!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ACLK_100_RATIO	include/mango310_val.h	180;"	d
ACLK_133_RATIO	include/mango310_val.h	178;"	d
ACLK_160_RATIO	include/mango310_val.h	179;"	d
ACLK_200_RATIO	include/mango310_val.h	181;"	d
ACP_PCLK_RATIO	include/mango310_val.h	136;"	d
ACP_RATIO	include/mango310_val.h	137;"	d
ADC_CONTROL_OFFSET	include/s5pv310.h	261;"	d
AHB_CON0	include/s5pv310.h	374;"	d
AHB_CON0_REG	include/s5pv310.h	320;"	d
AHB_CON1	include/s5pv310.h	375;"	d
AHB_CON1_REG	include/s5pv310.h	321;"	d
AHB_CON2	include/s5pv310.h	376;"	d
AHB_CON2_REG	include/s5pv310.h	322;"	d
APB_DMC_0_BASE	include/s5pv310.h	840;"	d
APB_DMC_1_BASE	include/s5pv310.h	841;"	d
APLL_AFC	include/mango310_val.h	21;"	d
APLL_AFC_ENB	include/mango310_val.h	20;"	d
APLL_CON	include/s5pv310.h	362;"	d
APLL_CON0_OFFSET	include/s5pv310.h	179;"	d
APLL_CON0_REG	include/s5pv310.h	192;"	d
APLL_CON0_REG	include/s5pv310.h	286;"	d
APLL_CON0_VAL	include/mango310_val.h	63;"	d
APLL_CON1_OFFSET	include/s5pv310.h	180;"	d
APLL_CON1_REG	include/s5pv310.h	287;"	d
APLL_CON1_VAL	include/mango310_val.h	24;"	d
APLL_LOCK	include/s5pv310.h	359;"	d
APLL_LOCK_OFFSET	include/s5pv310.h	177;"	d
APLL_LOCK_REG	include/s5pv310.h	282;"	d
APLL_LOCK_VAL	include/mango310_val.h	210;"	d
APLL_MDIV	include/mango310_val.h	9;"	d
APLL_PDIV	include/mango310_val.h	10;"	d
APLL_RATIO	include/mango310_val.h	95;"	d
APLL_SDIV	include/mango310_val.h	11;"	d
AS	Config.mk	/^AS                      := $(CROSS_PREFIX)as$/;"	m
ATB_RATIO	include/mango310_val.h	97;"	d
BIT0	include/s5pv310.h	51;"	d
BIT1	include/s5pv310.h	52;"	d
BIT10	include/s5pv310.h	61;"	d
BIT11	include/s5pv310.h	62;"	d
BIT12	include/s5pv310.h	63;"	d
BIT13	include/s5pv310.h	64;"	d
BIT14	include/s5pv310.h	65;"	d
BIT15	include/s5pv310.h	66;"	d
BIT16	include/s5pv310.h	67;"	d
BIT17	include/s5pv310.h	68;"	d
BIT18	include/s5pv310.h	69;"	d
BIT19	include/s5pv310.h	70;"	d
BIT2	include/s5pv310.h	53;"	d
BIT20	include/s5pv310.h	71;"	d
BIT21	include/s5pv310.h	72;"	d
BIT22	include/s5pv310.h	73;"	d
BIT23	include/s5pv310.h	74;"	d
BIT24	include/s5pv310.h	75;"	d
BIT25	include/s5pv310.h	76;"	d
BIT26	include/s5pv310.h	77;"	d
BIT27	include/s5pv310.h	78;"	d
BIT28	include/s5pv310.h	79;"	d
BIT29	include/s5pv310.h	80;"	d
BIT3	include/s5pv310.h	54;"	d
BIT30	include/s5pv310.h	81;"	d
BIT31	include/s5pv310.h	82;"	d
BIT4	include/s5pv310.h	55;"	d
BIT5	include/s5pv310.h	56;"	d
BIT6	include/s5pv310.h	57;"	d
BIT7	include/s5pv310.h	58;"	d
BIT8	include/s5pv310.h	59;"	d
BIT9	include/s5pv310.h	60;"	d
BIT_ADC	include/s5pv310.h	1980;"	d
BIT_ALLMSK	include/s5pv310.h	1981;"	d
BIT_BAT_FLT	include/s5pv310.h	1958;"	d
BIT_DMA0	include/s5pv310.h	1968;"	d
BIT_DMA1	include/s5pv310.h	1969;"	d
BIT_DMA2	include/s5pv310.h	1970;"	d
BIT_DMA3	include/s5pv310.h	1971;"	d
BIT_EINT0	include/s5pv310.h	1952;"	d
BIT_EINT1	include/s5pv310.h	1953;"	d
BIT_EINT2	include/s5pv310.h	1954;"	d
BIT_EINT3	include/s5pv310.h	1955;"	d
BIT_EINT4_7	include/s5pv310.h	1956;"	d
BIT_EINT8_23	include/s5pv310.h	1957;"	d
BIT_IIC	include/s5pv310.h	1976;"	d
BIT_LCD	include/s5pv310.h	1967;"	d
BIT_RTC	include/s5pv310.h	1979;"	d
BIT_SDI	include/s5pv310.h	1972;"	d
BIT_SPI0	include/s5pv310.h	1973;"	d
BIT_SPI1	include/s5pv310.h	1978;"	d
BIT_TICK	include/s5pv310.h	1959;"	d
BIT_TIMER0	include/s5pv310.h	1961;"	d
BIT_TIMER1	include/s5pv310.h	1962;"	d
BIT_TIMER2	include/s5pv310.h	1963;"	d
BIT_TIMER3	include/s5pv310.h	1964;"	d
BIT_TIMER4	include/s5pv310.h	1965;"	d
BIT_UART0	include/s5pv310.h	1977;"	d
BIT_UART1	include/s5pv310.h	1974;"	d
BIT_UART2	include/s5pv310.h	1966;"	d
BIT_USBH	include/s5pv310.h	1975;"	d
BIT_WDT	include/s5pv310.h	1960;"	d
BLK_PWR_STAT	include/s5pv310.h	397;"	d
BLK_PWR_STAT_OFFSET	include/s5pv310.h	248;"	d
BLK_PWR_STAT_REG	include/s5pv310.h	343;"	d
BODY_BIAS_CON_OFFSET	include/s5pv310.h	249;"	d
BOOT_EMMC	include/a9RegAddr.h	22;"	d
BOOT_EMMC_4_4	include/a9RegAddr.h	23;"	d
BOOT_MMCSD	include/a9RegAddr.h	19;"	d
BOOT_NAND	include/a9RegAddr.h	18;"	d
BOOT_NOR	include/a9RegAddr.h	20;"	d
BOOT_ONENAND	include/a9RegAddr.h	17;"	d
BOOT_SEC_DEV	include/a9RegAddr.h	21;"	d
BUFFER_SIZE	kernel/lib.c	8;"	d	file:
CC	Config.mk	/^CC                      := $(CROSS_PREFIX)gcc$/;"	m
CFLAGS	Config.mk	/^CFLAGS                  := -nostdinc $/;"	m
CHIP_ID_BASE	include/config.h	7;"	d
CLAMP_STABLE_OFFSET	include/s5pv310.h	246;"	d
CLK_DIV0	include/s5pv310.h	367;"	d
CLK_DIV0_OFFSET	include/s5pv310.h	207;"	d
CLK_DIV0_REG	include/s5pv310.h	296;"	d
CLK_DIV1	include/s5pv310.h	368;"	d
CLK_DIV1_OFFSET	include/s5pv310.h	208;"	d
CLK_DIV1_REG	include/s5pv310.h	297;"	d
CLK_DIV2	include/s5pv310.h	369;"	d
CLK_DIV2_OFFSET	include/s5pv310.h	209;"	d
CLK_DIV2_REG	include/s5pv310.h	298;"	d
CLK_DIV3_OFFSET	include/s5pv310.h	210;"	d
CLK_DIV3_REG	include/s5pv310.h	299;"	d
CLK_DIV4_OFFSET	include/s5pv310.h	211;"	d
CLK_DIV4_REG	include/s5pv310.h	300;"	d
CLK_DIV5_OFFSET	include/s5pv310.h	212;"	d
CLK_DIV5_REG	include/s5pv310.h	301;"	d
CLK_DIV6_OFFSET	include/s5pv310.h	213;"	d
CLK_DIV6_REG	include/s5pv310.h	302;"	d
CLK_DIV7_OFFSET	include/s5pv310.h	214;"	d
CLK_DIV7_REG	include/s5pv310.h	303;"	d
CLK_DIV_CPU0_OFFSET	include/s5pv310.h	185;"	d
CLK_DIV_CPU0_VAL	include/mango310_val.h	102;"	d
CLK_DIV_CPU1_OFFSET	include/s5pv310.h	186;"	d
CLK_DIV_CPU1_VAL	include/mango310_val.h	115;"	d
CLK_DIV_DMC0_OFFSET	include/s5pv310.h	174;"	d
CLK_DIV_DMC0_VAL	include/mango310_val.h	138;"	d
CLK_DIV_DMC1_OFFSET	include/s5pv310.h	175;"	d
CLK_DIV_DMC1_VAL	include/mango310_val.h	151;"	d
CLK_DIV_FSYS1	include/s5pv310.h	189;"	d
CLK_DIV_FSYS1_OFFSET	include/s5pv310.h	168;"	d
CLK_DIV_FSYS2	include/s5pv310.h	190;"	d
CLK_DIV_FSYS2_OFFSET	include/s5pv310.h	169;"	d
CLK_DIV_FSYS3	include/s5pv310.h	191;"	d
CLK_DIV_FSYS3_OFFSET	include/s5pv310.h	170;"	d
CLK_DIV_LEFRBUS_VAL	include/mango310_val.h	195;"	d
CLK_DIV_LEFTBUS_OFFSET	include/s5pv310.h	151;"	d
CLK_DIV_PERIL0_OFFSET	include/s5pv310.h	171;"	d
CLK_DIV_PERIL0_VAL	include/mango310_val.h	246;"	d
CLK_DIV_RIGHTBUS_OFFSET	include/s5pv310.h	154;"	d
CLK_DIV_RIGHTBUS_VAL	include/mango310_val.h	205;"	d
CLK_DIV_STAT0_OFFSET	include/s5pv310.h	224;"	d
CLK_DIV_STAT0_REG	include/s5pv310.h	314;"	d
CLK_DIV_STAT1_OFFSET	include/s5pv310.h	225;"	d
CLK_DIV_STAT1_REG	include/s5pv310.h	315;"	d
CLK_DIV_TOP_OFFSET	include/s5pv310.h	167;"	d
CLK_DIV_TOP_VAL	include/mango310_val.h	182;"	d
CLK_GATE_BLOCK_OFFSET	include/s5pv310.h	221;"	d
CLK_GATE_BLOCK_REG	include/s5pv310.h	312;"	d
CLK_GATE_IP0_OFFSET	include/s5pv310.h	216;"	d
CLK_GATE_IP0_REG	include/s5pv310.h	307;"	d
CLK_GATE_IP1_OFFSET	include/s5pv310.h	217;"	d
CLK_GATE_IP1_REG	include/s5pv310.h	308;"	d
CLK_GATE_IP2_OFFSET	include/s5pv310.h	218;"	d
CLK_GATE_IP2_REG	include/s5pv310.h	309;"	d
CLK_GATE_IP3_OFFSET	include/s5pv310.h	219;"	d
CLK_GATE_IP3_REG	include/s5pv310.h	310;"	d
CLK_GATE_IP4_OFFSET	include/s5pv310.h	220;"	d
CLK_GATE_IP4_REG	include/s5pv310.h	311;"	d
CLK_MUX_STAT0_OFFSET	include/s5pv310.h	226;"	d
CLK_MUX_STAT0_REG	include/s5pv310.h	316;"	d
CLK_MUX_STAT1_OFFSET	include/s5pv310.h	227;"	d
CLK_MUX_STAT1_REG	include/s5pv310.h	317;"	d
CLK_OUT	include/s5pv310.h	370;"	d
CLK_OUT_OFFSET	include/s5pv310.h	223;"	d
CLK_OUT_REG	include/s5pv310.h	305;"	d
CLK_SRC	include/s5pv310.h	366;"	d
CLK_SRC0_OFFSET	include/s5pv310.h	197;"	d
CLK_SRC0_REG	include/s5pv310.h	291;"	d
CLK_SRC1_OFFSET	include/s5pv310.h	198;"	d
CLK_SRC1_REG	include/s5pv310.h	292;"	d
CLK_SRC2_OFFSET	include/s5pv310.h	199;"	d
CLK_SRC2_REG	include/s5pv310.h	293;"	d
CLK_SRC3_OFFSET	include/s5pv310.h	200;"	d
CLK_SRC3_REG	include/s5pv310.h	294;"	d
CLK_SRC4_OFFSET	include/s5pv310.h	201;"	d
CLK_SRC4_REG	include/s5pv310.h	295;"	d
CLK_SRC5_OFFSET	include/s5pv310.h	202;"	d
CLK_SRC6_OFFSET	include/s5pv310.h	203;"	d
CLK_SRC_CPU_OFFSET	include/s5pv310.h	184;"	d
CLK_SRC_CPU_VAL_FINPLL	include/mango310_val.h	83;"	d
CLK_SRC_CPU_VAL_MOUTMPLLFOUT	include/mango310_val.h	89;"	d
CLK_SRC_DMC_OFFSET	include/s5pv310.h	173;"	d
CLK_SRC_DMC_VAL	include/mango310_val.h	122;"	d
CLK_SRC_FSYS	include/s5pv310.h	188;"	d
CLK_SRC_FSYS_OFFSET	include/s5pv310.h	165;"	d
CLK_SRC_LEFTBUS_OFFSET	include/s5pv310.h	150;"	d
CLK_SRC_LEFTBUS_VAL	include/mango310_val.h	190;"	d
CLK_SRC_MASK0_OFFSET	include/s5pv310.h	204;"	d
CLK_SRC_MASK1_OFFSET	include/s5pv310.h	205;"	d
CLK_SRC_PERIL0_OFFSET	include/s5pv310.h	166;"	d
CLK_SRC_PERIL0_VAL	include/mango310_val.h	231;"	d
CLK_SRC_RIGHTBUS_OFFSET	include/s5pv310.h	153;"	d
CLK_SRC_RIGHTBUS_VAL	include/mango310_val.h	200;"	d
CLK_SRC_TOP0_OFFSET	include/s5pv310.h	163;"	d
CLK_SRC_TOP0_VAL	include/mango310_val.h	164;"	d
CLK_SRC_TOP1_OFFSET	include/s5pv310.h	164;"	d
CLK_SRC_TOP1_VAL	include/mango310_val.h	174;"	d
CMU_BASE	include/s5pv310.h	117;"	d
COMBINER_GROUP	include/irqs.h	204;"	d
COMBINER_GROUP	include/irqs.h	348;"	d
COMBINER_GROUP	include/irqs.h	568;"	d
COMBINER_IRQ	include/irqs.h	205;"	d
COMBINER_IRQ	include/irqs.h	349;"	d
COMBINER_IRQ	include/irqs.h	569;"	d
CONFIG_EXCEPT_STACK_SIZE	include/kernel.h	5;"	d
CONFIG_MAX_PRIORITY	include/kernel.h	6;"	d
CONFIG_S5PV310	include/s5pv310.h	32;"	d
CONFIG_TASK_STACK_SIZE	include/kernel.h	4;"	d
COPY2_RATIO	include/mango310_val.h	131;"	d
COPY_RATIO	include/mango310_val.h	114;"	d
COREM0_RATIO	include/mango310_val.h	100;"	d
COREM1_RATIO	include/mango310_val.h	99;"	d
CORE_RATIO	include/mango310_val.h	101;"	d
CORE_TIMERS_RATIO	include/mango310_val.h	130;"	d
COUNT_4_OFF	include/s5pv310.h	1552;"	d
COUNT_4_ON	include/s5pv310.h	1551;"	d
CP	Config.mk	/^CP                      := \/bin\/cp -f$/;"	m
CROSS_PREFIX	Config.mk	/^CROSS_PREFIX            := \/home\/yhc\/bin\/arm-eabi-4.3.1\/bin\/arm-eabi-$/;"	m
CoCleanAndInvalidateDCacheIndex	arch/cp15a.S	/^CoCleanAndInvalidateDCacheIndex:$/;"	l
CoCleanAndInvalidateDCacheVA	arch/cp15a.S	/^CoCleanAndInvalidateDCacheVA:$/;"	l
CoCleanDCacheIndex	arch/cp15a.S	/^CoCleanDCacheIndex:$/;"	l
CoCleanDCacheVA	arch/cp15a.S	/^CoCleanDCacheVA:$/;"	l
CoClrIF	arch/cp15a.S	/^CoClrIF:$/;"	l
CoCopyFromL2Cache	arch/cp15a.S	/^CoCopyFromL2Cache:$/;"	l
CoCopyToL2Cache	arch/cp15a.S	/^CoCopyToL2Cache:$/;"	l
CoDataSyncBarrier	arch/cp15a.S	/^CoDataSyncBarrier:$/;"	l
CoDisableAlignFault	arch/cp15a.S	/^CoDisableAlignFault:$/;"	l
CoDisableBranchPrediction	arch/cp15a.S	/^CoDisableBranchPrediction:$/;"	l
CoDisableDCache	arch/cp15a.S	/^CoDisableDCache:$/;"	l
CoDisableFiq	arch/cp15a.S	/^CoDisableFiq:$/;"	l
CoDisableICache	arch/cp15a.S	/^CoDisableICache:$/;"	l
CoDisableIrq	arch/cp15a.S	/^CoDisableIrq:$/;"	l
CoDisableMmu	arch/cp15a.S	/^CoDisableMmu:$/;"	l
CoDisableUnalignedAccess	arch/cp15a.S	/^CoDisableUnalignedAccess:$/;"	l
CoDisableVectoredInt	arch/cp15a.S	/^CoDisableVectoredInt:$/;"	l
CoEnableAlignFault	arch/cp15a.S	/^CoEnableAlignFault:$/;"	l
CoEnableBranchPrediction	arch/cp15a.S	/^CoEnableBranchPrediction:$/;"	l
CoEnableDCache	arch/cp15a.S	/^CoEnableDCache:$/;"	l
CoEnableFiq	arch/cp15a.S	/^CoEnableFiq:$/;"	l
CoEnableICache	arch/cp15a.S	/^CoEnableICache:$/;"	l
CoEnableIrq	arch/cp15a.S	/^CoEnableIrq:$/;"	l
CoEnableL2Cache	arch/cp15a.S	/^CoEnableL2Cache:$/;"	l
CoEnableMmu	arch/cp15a.S	/^CoEnableMmu:$/;"	l
CoEnableNeon	arch/cp15a.S	/^CoEnableNeon:$/;"	l
CoEnableUnalignedAccess	arch/cp15a.S	/^CoEnableUnalignedAccess:$/;"	l
CoEnableVectoredInt	arch/cp15a.S	/^CoEnableVectoredInt:$/;"	l
CoEnableVfp	arch/cp15a.S	/^CoEnableVfp:$/;"	l
CoGetCacheSizeID	arch/cp15a.S	/^CoGetCacheSizeID:$/;"	l
CoGetNormalMemRemapReg	arch/cp15a.S	/^CoGetNormalMemRemapReg:$/;"	l
CoGetPAreg	arch/cp15a.S	/^CoGetPAreg:$/;"	l
CoInvalidateBothCaches	arch/cp15a.S	/^CoInvalidateBothCaches:$/;"	l
CoInvalidateBothTlbs	arch/cp15a.S	/^CoInvalidateBothTlbs:$/;"	l
CoInvalidateDCache	arch/cp15a.S	/^CoInvalidateDCache:$/;"	l
CoInvalidateDCacheForV7	arch/cp15a.S	/^CoInvalidateDCacheForV7:$/;"	l
CoInvalidateDCacheIndex	arch/cp15a.S	/^CoInvalidateDCacheIndex:$/;"	l
CoInvalidateDCacheVA	arch/cp15a.S	/^CoInvalidateDCacheVA:$/;"	l
CoInvalidateDTlb	arch/cp15a.S	/^CoInvalidateDTlb:$/;"	l
CoInvalidateDTlbVA	arch/cp15a.S	/^CoInvalidateDTlbVA:$/;"	l
CoInvalidateICache	arch/cp15a.S	/^CoInvalidateICache:$/;"	l
CoInvalidateITlb	arch/cp15a.S	/^CoInvalidateITlb:$/;"	l
CoInvalidateITlbVA	arch/cp15a.S	/^CoInvalidateITlbVA:$/;"	l
CoLockL2Cache	arch/cp15a.S	/^CoLockL2Cache:$/;"	l
CoNonSecureAccCtrl	arch/cp15a.S	/^CoNonSecureAccCtrl:$/;"	l
CoPrefetchICacheLineVA	arch/cp15a.S	/^CoPrefetchICacheLineVA:$/;"	l
CoSelTTBReg0	arch/cp15a.S	/^CoSelTTBReg0:$/;"	l
CoSetAsyncBusMode	arch/cp15a.S	/^CoSetAsyncBusMode:$/;"	l
CoSetDCacheLockdownBase	arch/cp15a.S	/^CoSetDCacheLockdownBase:$/;"	l
CoSetDTlbLockdown	arch/cp15a.S	/^CoSetDTlbLockdown:$/;"	l
CoSetDomain	arch/cp15a.S	/^CoSetDomain:$/;"	l
CoSetExceptonVectoerBase	arch/cp15a.S	/^CoSetExceptonVectoerBase:$/;"	l
CoSetFastBusMode	arch/cp15a.S	/^CoSetFastBusMode:$/;"	l
CoSetICacheLockdownBase	arch/cp15a.S	/^CoSetICacheLockdownBase:$/;"	l
CoSetIF	arch/cp15a.S	/^CoSetIF:$/;"	l
CoSetITlbLockdown	arch/cp15a.S	/^CoSetITlbLockdown:$/;"	l
CoSetL2CacheAuxCrtlReg	arch/cp15a.S	/^CoSetL2CacheAuxCrtlReg:$/;"	l
CoSetL2CacheLines	arch/cp15a.S	/^CoSetL2CacheLines:$/;"	l
CoSetMpll	arch/cp15a.S	/^CoSetMpll:$/;"	l
CoSetProcessId	arch/cp15a.S	/^CoSetProcessId:$/;"	l
CoSetTTBase	arch/cp15a.S	/^CoSetTTBase:$/;"	l
CoStopPLE	arch/cp15a.S	/^CoStopPLE:$/;"	l
CoUnLockL2Cache	arch/cp15a.S	/^CoUnLockL2Cache:$/;"	l
CoWaitForInterrupt	arch/cp15a.S	/^CoWaitForInterrupt:$/;"	l
CoWrIF	arch/cp15a.S	/^CoWrIF:$/;"	l
Context_switch	kernel/scheduler.c	/^void Context_switch(struct STask *current_task, struct STask *next_task)$/;"	f
DAC_CONTROL_OFFSET	include/s5pv310.h	259;"	d
DEFINES	Config.mk	/^DEFINES                 := -D__ARCH_$(TARGET_ARCH)__ -D__SUB_ARCH_$(TARGET_SUB_ARCH)__ $/;"	m
DMCD_RATIO	include/mango310_val.h	133;"	d
DMCP_RATIO	include/mango310_val.h	132;"	d
DMC_AREFSTATUS	include/s5pv310.h	861;"	d
DMC_CHIP0STATUS	include/s5pv310.h	859;"	d
DMC_CHIP1STATUS	include/s5pv310.h	860;"	d
DMC_CONCONTROL	include/s5pv310.h	843;"	d
DMC_DIRECTCMD	include/s5pv310.h	847;"	d
DMC_MEMCONFIG0	include/s5pv310.h	845;"	d
DMC_MEMCONFIG1	include/s5pv310.h	846;"	d
DMC_MEMCONTROL	include/s5pv310.h	844;"	d
DMC_MRSTATUS	include/s5pv310.h	862;"	d
DMC_PHYCONTROL0	include/s5pv310.h	849;"	d
DMC_PHYCONTROL1	include/s5pv310.h	850;"	d
DMC_PHYCONTROL2	include/s5pv310.h	851;"	d
DMC_PHYSTATUS	include/s5pv310.h	857;"	d
DMC_PHYTEST0	include/s5pv310.h	863;"	d
DMC_PHYTEST1	include/s5pv310.h	864;"	d
DMC_PHYZQCONTROL	include/s5pv310.h	858;"	d
DMC_PRECHCONFIG	include/s5pv310.h	848;"	d
DMC_PWRDNCONFIG	include/s5pv310.h	852;"	d
DMC_QOSCONFIG0	include/s5pv310.h	866;"	d
DMC_QOSCONFIG1	include/s5pv310.h	868;"	d
DMC_QOSCONFIG10	include/s5pv310.h	886;"	d
DMC_QOSCONFIG11	include/s5pv310.h	888;"	d
DMC_QOSCONFIG12	include/s5pv310.h	890;"	d
DMC_QOSCONFIG13	include/s5pv310.h	892;"	d
DMC_QOSCONFIG14	include/s5pv310.h	894;"	d
DMC_QOSCONFIG15	include/s5pv310.h	896;"	d
DMC_QOSCONFIG2	include/s5pv310.h	870;"	d
DMC_QOSCONFIG3	include/s5pv310.h	872;"	d
DMC_QOSCONFIG4	include/s5pv310.h	874;"	d
DMC_QOSCONFIG5	include/s5pv310.h	876;"	d
DMC_QOSCONFIG6	include/s5pv310.h	878;"	d
DMC_QOSCONFIG7	include/s5pv310.h	880;"	d
DMC_QOSCONFIG8	include/s5pv310.h	882;"	d
DMC_QOSCONFIG9	include/s5pv310.h	884;"	d
DMC_QOSCONTROL0	include/s5pv310.h	865;"	d
DMC_QOSCONTROL1	include/s5pv310.h	867;"	d
DMC_QOSCONTROL10	include/s5pv310.h	885;"	d
DMC_QOSCONTROL11	include/s5pv310.h	887;"	d
DMC_QOSCONTROL12	include/s5pv310.h	889;"	d
DMC_QOSCONTROL13	include/s5pv310.h	891;"	d
DMC_QOSCONTROL14	include/s5pv310.h	893;"	d
DMC_QOSCONTROL15	include/s5pv310.h	895;"	d
DMC_QOSCONTROL2	include/s5pv310.h	869;"	d
DMC_QOSCONTROL3	include/s5pv310.h	871;"	d
DMC_QOSCONTROL4	include/s5pv310.h	873;"	d
DMC_QOSCONTROL5	include/s5pv310.h	875;"	d
DMC_QOSCONTROL6	include/s5pv310.h	877;"	d
DMC_QOSCONTROL7	include/s5pv310.h	879;"	d
DMC_QOSCONTROL8	include/s5pv310.h	881;"	d
DMC_QOSCONTROL9	include/s5pv310.h	883;"	d
DMC_RATIO	include/mango310_val.h	134;"	d
DMC_TIMINGAREF	include/s5pv310.h	853;"	d
DMC_TIMINGDATA	include/s5pv310.h	855;"	d
DMC_TIMINGPOWER	include/s5pv310.h	856;"	d
DMC_TIMINGROW	include/s5pv310.h	854;"	d
DPHY_RATIO	include/mango310_val.h	135;"	d
DPM_RATIO	include/mango310_val.h	148;"	d
DVSEM_RATIO	include/mango310_val.h	149;"	d
Do_scheduling	kernel/scheduler.c	/^void Do_scheduling(void)$/;"	f
EINT_MASK	include/s5pv310.h	385;"	d
EINT_MASK_REG	include/s5pv310.h	331;"	d
EINT_NUMBER	include/irqs.h	271;"	d
EINT_NUMBER	include/irqs.h	526;"	d
EINT_OFFSET	include/irqs.h	76;"	d
EINT_WAKEUP_MASK_OFFSET	include/s5pv310.h	235;"	d
ELFIN_ADC_BASE	include/s5pv310.h	105;"	d
ELFIN_CLOCK_POWER_BASE	include/s5pv310.h	118;"	d
ELFIN_DMA_BASE	include/s5pv310.h	88;"	d
ELFIN_GPIO_BASE	include/s5pv310.h	415;"	d
ELFIN_HSMMC_0_BASE	include/s5pv310.h	109;"	d
ELFIN_HSMMC_1_BASE	include/s5pv310.h	110;"	d
ELFIN_HSMMC_2_BASE	include/s5pv310.h	111;"	d
ELFIN_HSMMC_3_BASE	include/s5pv310.h	112;"	d
ELFIN_HSMMC_4_BASE	include/s5pv310.h	113;"	d
ELFIN_HSMMC_BASE	include/s5pv310.h	950;"	d
ELFIN_I2C_BASE	include/s5pv310.h	93;"	d
ELFIN_I2S_BASE	include/s5pv310.h	104;"	d
ELFIN_LCD_BASE	include/s5pv310.h	89;"	d
ELFIN_MEM_SYS_CFG	include/s5pv310.h	809;"	d
ELFIN_NAND_BASE	include/s5pv310.h	988;"	d
ELFIN_NAND_ECC_BASE	include/s5pv310.h	989;"	d
ELFIN_ONENAND_BASE	include/s5pv310.h	1132;"	d
ELFIN_SPI_BASE	include/s5pv310.h	106;"	d
ELFIN_SROM_BASE	include/s5pv310.h	814;"	d
ELFIN_TIMER_BASE	include/s5pv310.h	1518;"	d
ELFIN_TZIC0_BASE_ADDR	include/s5pv310.h	1447;"	d
ELFIN_TZIC1_BASE_ADDR	include/s5pv310.h	1448;"	d
ELFIN_TZIC2_BASE_ADDR	include/s5pv310.h	1449;"	d
ELFIN_TZPC0_BASE	include/s5pv310.h	135;"	d
ELFIN_TZPC1_BASE	include/s5pv310.h	136;"	d
ELFIN_TZPC2_BASE	include/s5pv310.h	137;"	d
ELFIN_TZPC3_BASE	include/s5pv310.h	138;"	d
ELFIN_TZPC4_BASE	include/s5pv310.h	139;"	d
ELFIN_TZPC5_BASE	include/s5pv310.h	140;"	d
ELFIN_UART0_OFFSET	include/s5pv310.h	1477;"	d
ELFIN_UART1_OFFSET	include/s5pv310.h	1478;"	d
ELFIN_UART2_OFFSET	include/s5pv310.h	1479;"	d
ELFIN_UART3_OFFSET	include/s5pv310.h	1480;"	d
ELFIN_UART_BASE	include/s5pv310.h	1475;"	d
ELFIN_UART_CONSOLE_BASE	include/s5pv310.h	1483;"	d
ELFIN_UART_CONSOLE_BASE	include/s5pv310.h	1485;"	d
ELFIN_UART_CONSOLE_BASE	include/s5pv310.h	1487;"	d
ELFIN_UART_CONSOLE_BASE	include/s5pv310.h	1489;"	d
ELFIN_UART_CONSOLE_BASE	include/s5pv310.h	1491;"	d
ELFIN_USB_HOST_BASE	include/s5pv310.h	90;"	d
ELFIN_VIC0_BASE_ADDR	include/s5pv310.h	1443;"	d
ELFIN_VIC1_BASE_ADDR	include/s5pv310.h	1444;"	d
ELFIN_VIC2_BASE_ADDR	include/s5pv310.h	1445;"	d
ELFIN_WATCHDOG_BASE	include/s5pv310.h	1461;"	d
ELF_TARGET	Makefile	/^ELF_TARGET              := rtos.elf$/;"	m
EPLL_CON0	include/s5pv310.h	364;"	d
EPLL_CON0_OFFSET	include/s5pv310.h	158;"	d
EPLL_CON0_REG	include/s5pv310.h	194;"	d
EPLL_CON0_VAL	include/mango310_val.h	65;"	d
EPLL_CON1	include/s5pv310.h	365;"	d
EPLL_CON1_OFFSET	include/s5pv310.h	159;"	d
EPLL_CON1_VAL	include/mango310_val.h	42;"	d
EPLL_CON_OFFSET	include/s5pv310.h	147;"	d
EPLL_CON_REG	include/s5pv310.h	289;"	d
EPLL_K	include/mango310_val.h	41;"	d
EPLL_LOCK	include/s5pv310.h	361;"	d
EPLL_LOCK_OFFSET	include/s5pv310.h	156;"	d
EPLL_LOCK_REG	include/s5pv310.h	284;"	d
EPLL_LOCK_VAL	include/mango310_val.h	216;"	d
EPLL_MDIV	include/mango310_val.h	36;"	d
EPLL_PDIV	include/mango310_val.h	38;"	d
EPLL_SDIV	include/mango310_val.h	39;"	d
EXTGIC_CPU_BASE	include/s5pv310.h	925;"	d
EXTGIC_DIST_BASE	include/s5pv310.h	926;"	d
F1stBit	include/hardware.h	30;"	d
FAlnMsk	include/hardware.h	29;"	d
FClrBit	include/hardware.h	32;"	d
FClrFld	include/hardware.h	33;"	d
FExtr	include/hardware.h	38;"	d
FInsrt	include/hardware.h	35;"	d
FMsk	include/hardware.h	28;"	d
FPC_CNT_VAL	include/s5pv310.h	392;"	d
FPC_CNT_VAL_REG	include/s5pv310.h	338;"	d
FShft	include/hardware.h	27;"	d
FSize	include/hardware.h	26;"	d
Finished	arch/cp15a.S	/^Finished:$/;"	l
Fld	include/hardware.h	24;"	d
GDL_RATIO	include/mango310_val.h	194;"	d
GDR_RATIO	include/mango310_val.h	204;"	d
GET_DIVIDER_TIMER4	include/s5pv310.h	1567;"	d
GET_PRESCALE_TIMER4	include/s5pv310.h	1566;"	d
GIC_CPU_BINPOINT	include/s5pv310.h	929;"	d
GIC_CPU_CTRL	include/s5pv310.h	927;"	d
GIC_CPU_EOI	include/s5pv310.h	931;"	d
GIC_CPU_HIGHPRI	include/s5pv310.h	933;"	d
GIC_CPU_INTACK	include/s5pv310.h	930;"	d
GIC_CPU_PRIMASK	include/s5pv310.h	928;"	d
GIC_CPU_RUNNINGPRI	include/s5pv310.h	932;"	d
GIC_DIST_ACTIVE_BIT	include/s5pv310.h	941;"	d
GIC_DIST_CONFIG	include/s5pv310.h	944;"	d
GIC_DIST_CTR	include/s5pv310.h	936;"	d
GIC_DIST_CTRL	include/s5pv310.h	935;"	d
GIC_DIST_ENABLE_CLEAR	include/s5pv310.h	938;"	d
GIC_DIST_ENABLE_SET	include/s5pv310.h	937;"	d
GIC_DIST_PENDING_CLEAR	include/s5pv310.h	940;"	d
GIC_DIST_PENDING_SET	include/s5pv310.h	939;"	d
GIC_DIST_PRI	include/s5pv310.h	942;"	d
GIC_DIST_SOFTINT	include/s5pv310.h	945;"	d
GIC_DIST_TARGET	include/s5pv310.h	943;"	d
GINTSTS_EnumDone	include/s5pv310.h	1879;"	d
GINTSTS_IEPInt	include/s5pv310.h	1878;"	d
GINTSTS_OEPInt	include/s5pv310.h	1877;"	d
GINTSTS_RXFLvl	include/s5pv310.h	1882;"	d
GINTSTS_USBRst	include/s5pv310.h	1880;"	d
GINTSTS_USBSusp	include/s5pv310.h	1881;"	d
GINTSTS_WkUpInt	include/s5pv310.h	1876;"	d
GPA0CON	include/s5pv310.h	644;"	d
GPA0CONPDN	include/s5pv310.h	648;"	d
GPA0CONPDN_OFFSET	include/s5pv310.h	423;"	d
GPA0CON_OFFSET	include/s5pv310.h	419;"	d
GPA0DAT	include/s5pv310.h	645;"	d
GPA0DAT_OFFSET	include/s5pv310.h	420;"	d
GPA0DRV	include/s5pv310.h	647;"	d
GPA0DRV_SR_OFFSET	include/s5pv310.h	422;"	d
GPA0PUD	include/s5pv310.h	646;"	d
GPA0PUDPDN	include/s5pv310.h	649;"	d
GPA0PUDPDN_OFFSET	include/s5pv310.h	424;"	d
GPA0PUD_OFFSET	include/s5pv310.h	421;"	d
GPA1CON	include/s5pv310.h	650;"	d
GPA1CONPDN	include/s5pv310.h	654;"	d
GPA1CONPDN_OFFSET	include/s5pv310.h	430;"	d
GPA1CON_OFFSET	include/s5pv310.h	426;"	d
GPA1DAT	include/s5pv310.h	651;"	d
GPA1DAT_OFFSET	include/s5pv310.h	427;"	d
GPA1DRV	include/s5pv310.h	653;"	d
GPA1DRV_SR_OFFSET	include/s5pv310.h	429;"	d
GPA1PUD	include/s5pv310.h	652;"	d
GPA1PUDPDN	include/s5pv310.h	655;"	d
GPA1PUDPDN_OFFSET	include/s5pv310.h	431;"	d
GPA1PUD_OFFSET	include/s5pv310.h	428;"	d
GPBCON	include/s5pv310.h	656;"	d
GPBCONPDN	include/s5pv310.h	660;"	d
GPBCONPDN_OFFSET	include/s5pv310.h	437;"	d
GPBCON_OFFSET	include/s5pv310.h	433;"	d
GPBDAT	include/s5pv310.h	657;"	d
GPBDAT_OFFSET	include/s5pv310.h	434;"	d
GPBDRV_SR	include/s5pv310.h	659;"	d
GPBDRV_SR_OFFSET	include/s5pv310.h	436;"	d
GPBPUD	include/s5pv310.h	658;"	d
GPBPUDPDN	include/s5pv310.h	661;"	d
GPBPUDPDN_OFFSET	include/s5pv310.h	438;"	d
GPBPUD_OFFSET	include/s5pv310.h	435;"	d
GPC0CON	include/s5pv310.h	662;"	d
GPC0CONPDN	include/s5pv310.h	666;"	d
GPC0CONPDN_OFFSET	include/s5pv310.h	444;"	d
GPC0CON_OFFSET	include/s5pv310.h	440;"	d
GPC0DAT	include/s5pv310.h	663;"	d
GPC0DAT_OFFSET	include/s5pv310.h	441;"	d
GPC0DRV	include/s5pv310.h	665;"	d
GPC0DRV_SR_OFFSET	include/s5pv310.h	443;"	d
GPC0PUD	include/s5pv310.h	664;"	d
GPC0PUDPDN	include/s5pv310.h	667;"	d
GPC0PUDPDN_OFFSET	include/s5pv310.h	445;"	d
GPC0PUD_OFFSET	include/s5pv310.h	442;"	d
GPC1CON	include/s5pv310.h	668;"	d
GPC1CONPDN	include/s5pv310.h	672;"	d
GPC1CONPDN_OFFSET	include/s5pv310.h	451;"	d
GPC1CON_OFFSET	include/s5pv310.h	447;"	d
GPC1DAT	include/s5pv310.h	669;"	d
GPC1DAT_OFFSET	include/s5pv310.h	448;"	d
GPC1DRV	include/s5pv310.h	671;"	d
GPC1DRV_SR_OFFSET	include/s5pv310.h	450;"	d
GPC1PUD	include/s5pv310.h	670;"	d
GPC1PUDPDN	include/s5pv310.h	673;"	d
GPC1PUDPDN_OFFSET	include/s5pv310.h	452;"	d
GPC1PUD_OFFSET	include/s5pv310.h	449;"	d
GPD0CON	include/s5pv310.h	674;"	d
GPD0CONPDN	include/s5pv310.h	678;"	d
GPD0CONPDN_OFFSET	include/s5pv310.h	458;"	d
GPD0CON_OFFSET	include/s5pv310.h	454;"	d
GPD0DAT	include/s5pv310.h	675;"	d
GPD0DAT_OFFSET	include/s5pv310.h	455;"	d
GPD0DRV	include/s5pv310.h	677;"	d
GPD0DRV_SR_OFFSET	include/s5pv310.h	457;"	d
GPD0PUD	include/s5pv310.h	676;"	d
GPD0PUDPDN	include/s5pv310.h	679;"	d
GPD0PUDPDN_OFFSET	include/s5pv310.h	459;"	d
GPD0PUD_OFFSET	include/s5pv310.h	456;"	d
GPD1CON	include/s5pv310.h	680;"	d
GPD1CONPDN	include/s5pv310.h	684;"	d
GPD1CONPDN_OFFSET	include/s5pv310.h	465;"	d
GPD1CON_OFFSET	include/s5pv310.h	461;"	d
GPD1DAT	include/s5pv310.h	681;"	d
GPD1DAT_OFFSET	include/s5pv310.h	462;"	d
GPD1DRV	include/s5pv310.h	683;"	d
GPD1DRV_SR_OFFSET	include/s5pv310.h	464;"	d
GPD1PUD	include/s5pv310.h	682;"	d
GPD1PUDPDN	include/s5pv310.h	685;"	d
GPD1PUDPDN_OFFSET	include/s5pv310.h	466;"	d
GPD1PUD_OFFSET	include/s5pv310.h	463;"	d
GPE0CON	include/s5pv310.h	686;"	d
GPE0CONPDN	include/s5pv310.h	690;"	d
GPE0CONPDN_OFFSET	include/s5pv310.h	472;"	d
GPE0CON_OFFSET	include/s5pv310.h	468;"	d
GPE0DAT	include/s5pv310.h	687;"	d
GPE0DAT_OFFSET	include/s5pv310.h	469;"	d
GPE0DRV	include/s5pv310.h	689;"	d
GPE0DRV_SR_OFFSET	include/s5pv310.h	471;"	d
GPE0PUD	include/s5pv310.h	688;"	d
GPE0PUDPDN	include/s5pv310.h	691;"	d
GPE0PUDPDN_OFFSET	include/s5pv310.h	473;"	d
GPE0PUD_OFFSET	include/s5pv310.h	470;"	d
GPE1CON	include/s5pv310.h	692;"	d
GPE1CONPDN	include/s5pv310.h	696;"	d
GPE1CONPDN_OFFSET	include/s5pv310.h	479;"	d
GPE1CON_OFFSET	include/s5pv310.h	475;"	d
GPE1DAT	include/s5pv310.h	693;"	d
GPE1DAT_OFFSET	include/s5pv310.h	476;"	d
GPE1DRV	include/s5pv310.h	695;"	d
GPE1DRV_SR_OFFSET	include/s5pv310.h	478;"	d
GPE1PUD	include/s5pv310.h	694;"	d
GPE1PUDPDN	include/s5pv310.h	697;"	d
GPE1PUDPDN_OFFSET	include/s5pv310.h	480;"	d
GPE1PUD_OFFSET	include/s5pv310.h	477;"	d
GPF0CON	include/s5pv310.h	698;"	d
GPF0CONPDN	include/s5pv310.h	702;"	d
GPF0CONPDN_OFFSET	include/s5pv310.h	486;"	d
GPF0CON_OFFSET	include/s5pv310.h	482;"	d
GPF0DAT	include/s5pv310.h	699;"	d
GPF0DAT_OFFSET	include/s5pv310.h	483;"	d
GPF0DRV	include/s5pv310.h	701;"	d
GPF0DRV_SR_OFFSET	include/s5pv310.h	485;"	d
GPF0PUD	include/s5pv310.h	700;"	d
GPF0PUDPDN	include/s5pv310.h	703;"	d
GPF0PUDPDN_OFFSET	include/s5pv310.h	487;"	d
GPF0PUD_OFFSET	include/s5pv310.h	484;"	d
GPF1CON	include/s5pv310.h	704;"	d
GPF1CONPDN	include/s5pv310.h	708;"	d
GPF1CONPDN_OFFSET	include/s5pv310.h	493;"	d
GPF1CON_OFFSET	include/s5pv310.h	489;"	d
GPF1DAT	include/s5pv310.h	705;"	d
GPF1DAT_OFFSET	include/s5pv310.h	490;"	d
GPF1DRV	include/s5pv310.h	707;"	d
GPF1DRV_SR_OFFSET	include/s5pv310.h	492;"	d
GPF1PUD	include/s5pv310.h	706;"	d
GPF1PUDPDN	include/s5pv310.h	709;"	d
GPF1PUDPDN_OFFSET	include/s5pv310.h	494;"	d
GPF1PUD_OFFSET	include/s5pv310.h	491;"	d
GPF2CON	include/s5pv310.h	710;"	d
GPF2CONPDN	include/s5pv310.h	714;"	d
GPF2CONPDN_OFFSET	include/s5pv310.h	500;"	d
GPF2CON_OFFSET	include/s5pv310.h	496;"	d
GPF2DAT	include/s5pv310.h	711;"	d
GPF2DAT_OFFSET	include/s5pv310.h	497;"	d
GPF2DRV	include/s5pv310.h	713;"	d
GPF2DRV_SR_OFFSET	include/s5pv310.h	499;"	d
GPF2PUD	include/s5pv310.h	712;"	d
GPF2PUDPDN	include/s5pv310.h	715;"	d
GPF2PUDPDN_OFFSET	include/s5pv310.h	501;"	d
GPF2PUD_OFFSET	include/s5pv310.h	498;"	d
GPF3CON	include/s5pv310.h	716;"	d
GPF3CONPDN	include/s5pv310.h	720;"	d
GPF3CONPDN_OFFSET	include/s5pv310.h	507;"	d
GPF3CON_OFFSET	include/s5pv310.h	503;"	d
GPF3DAT	include/s5pv310.h	717;"	d
GPF3DAT_OFFSET	include/s5pv310.h	504;"	d
GPF3DRV	include/s5pv310.h	719;"	d
GPF3DRV_SR_OFFSET	include/s5pv310.h	506;"	d
GPF3PUD	include/s5pv310.h	718;"	d
GPF3PUDPDN	include/s5pv310.h	721;"	d
GPF3PUDPDN_OFFSET	include/s5pv310.h	508;"	d
GPF3PUD_OFFSET	include/s5pv310.h	505;"	d
GPG0CON	include/s5pv310.h	722;"	d
GPG0CONPDN	include/s5pv310.h	726;"	d
GPG0CONPDN_OFFSET	include/s5pv310.h	514;"	d
GPG0CON_OFFSET	include/s5pv310.h	510;"	d
GPG0DAT	include/s5pv310.h	723;"	d
GPG0DAT_OFFSET	include/s5pv310.h	511;"	d
GPG0DRV	include/s5pv310.h	725;"	d
GPG0DRV_SR_OFFSET	include/s5pv310.h	513;"	d
GPG0PUD	include/s5pv310.h	724;"	d
GPG0PUDPDN	include/s5pv310.h	727;"	d
GPG0PUDPDN_OFFSET	include/s5pv310.h	515;"	d
GPG0PUD_OFFSET	include/s5pv310.h	512;"	d
GPG1CON	include/s5pv310.h	728;"	d
GPG1CONPDN	include/s5pv310.h	732;"	d
GPG1CONPDN_OFFSET	include/s5pv310.h	521;"	d
GPG1CON_OFFSET	include/s5pv310.h	517;"	d
GPG1DAT	include/s5pv310.h	729;"	d
GPG1DAT_OFFSET	include/s5pv310.h	518;"	d
GPG1DRV	include/s5pv310.h	731;"	d
GPG1DRV_SR_OFFSET	include/s5pv310.h	520;"	d
GPG1PUD	include/s5pv310.h	730;"	d
GPG1PUDPDN	include/s5pv310.h	733;"	d
GPG1PUDPDN_OFFSET	include/s5pv310.h	522;"	d
GPG1PUD_OFFSET	include/s5pv310.h	519;"	d
GPG2CON	include/s5pv310.h	734;"	d
GPG2CONPDN	include/s5pv310.h	738;"	d
GPG2CONPDN_OFFSET	include/s5pv310.h	528;"	d
GPG2CON_OFFSET	include/s5pv310.h	524;"	d
GPG2DAT	include/s5pv310.h	735;"	d
GPG2DAT_OFFSET	include/s5pv310.h	525;"	d
GPG2DRV	include/s5pv310.h	737;"	d
GPG2DRV_SR_OFFSET	include/s5pv310.h	527;"	d
GPG2PUD	include/s5pv310.h	736;"	d
GPG2PUDPDN	include/s5pv310.h	739;"	d
GPG2PUDPDN_OFFSET	include/s5pv310.h	529;"	d
GPG2PUD_OFFSET	include/s5pv310.h	526;"	d
GPG3CON	include/s5pv310.h	740;"	d
GPG3CONPDN	include/s5pv310.h	744;"	d
GPG3CONPDN_OFFSET	include/s5pv310.h	535;"	d
GPG3CON_OFFSET	include/s5pv310.h	531;"	d
GPG3DAT	include/s5pv310.h	741;"	d
GPG3DAT_OFFSET	include/s5pv310.h	532;"	d
GPG3DRV	include/s5pv310.h	743;"	d
GPG3DRV_SR_OFFSET	include/s5pv310.h	534;"	d
GPG3PUD	include/s5pv310.h	742;"	d
GPG3PUDPDN	include/s5pv310.h	745;"	d
GPG3PUDPDN_OFFSET	include/s5pv310.h	536;"	d
GPG3PUD_OFFSET	include/s5pv310.h	533;"	d
GPH0CON_OFFSET	include/s5pv310.h	559;"	d
GPH0DAT_OFFSET	include/s5pv310.h	560;"	d
GPH0DRV_OFFSET	include/s5pv310.h	562;"	d
GPH0PUD_OFFSET	include/s5pv310.h	561;"	d
GPH1CON_OFFSET	include/s5pv310.h	565;"	d
GPH1DAT_OFFSET	include/s5pv310.h	566;"	d
GPH1DRV_OFFSET	include/s5pv310.h	568;"	d
GPH1PUD_OFFSET	include/s5pv310.h	567;"	d
GPH2CON_OFFSET	include/s5pv310.h	571;"	d
GPH2DAT_OFFSET	include/s5pv310.h	572;"	d
GPH2DRV_OFFSET	include/s5pv310.h	574;"	d
GPH2PUD_OFFSET	include/s5pv310.h	573;"	d
GPH3CON_OFFSET	include/s5pv310.h	577;"	d
GPH3DAT_OFFSET	include/s5pv310.h	578;"	d
GPH3DRV_OFFSET	include/s5pv310.h	580;"	d
GPH3PUD_OFFSET	include/s5pv310.h	579;"	d
GPICON	include/s5pv310.h	746;"	d
GPICON_OFFSET	include/s5pv310.h	583;"	d
GPIDRV	include/s5pv310.h	748;"	d
GPIDRV_OFFSET_SR	include/s5pv310.h	585;"	d
GPIO_BASE	include/s5pv310.h	416;"	d
GPIO_LB_BASE	include/s5pv310.h	417;"	d
GPIPUD	include/s5pv310.h	747;"	d
GPIPUDPDN	include/s5pv310.h	749;"	d
GPIPUDPDN_OFFSET	include/s5pv310.h	586;"	d
GPIPUD_OFFSET	include/s5pv310.h	584;"	d
GPJ0CON	include/s5pv310.h	750;"	d
GPJ0CONPDN	include/s5pv310.h	754;"	d
GPJ0CONPDN_OFFSET	include/s5pv310.h	592;"	d
GPJ0CON_OFFSET	include/s5pv310.h	588;"	d
GPJ0DAT	include/s5pv310.h	751;"	d
GPJ0DAT_OFFSET	include/s5pv310.h	589;"	d
GPJ0DRV	include/s5pv310.h	753;"	d
GPJ0DRV_SR_OFFSET	include/s5pv310.h	591;"	d
GPJ0PUD	include/s5pv310.h	752;"	d
GPJ0PUDPDN	include/s5pv310.h	755;"	d
GPJ0PUDPDN_OFFSET	include/s5pv310.h	593;"	d
GPJ0PUD_OFFSET	include/s5pv310.h	590;"	d
GPJ1CON	include/s5pv310.h	756;"	d
GPJ1CONPDN	include/s5pv310.h	760;"	d
GPJ1CONPDN_OFFSET	include/s5pv310.h	599;"	d
GPJ1CON_OFFSET	include/s5pv310.h	595;"	d
GPJ1DAT	include/s5pv310.h	757;"	d
GPJ1DAT_OFFSET	include/s5pv310.h	596;"	d
GPJ1DRV	include/s5pv310.h	759;"	d
GPJ1DRV_SR_OFFSET	include/s5pv310.h	598;"	d
GPJ1PUD	include/s5pv310.h	758;"	d
GPJ1PUDPDN	include/s5pv310.h	761;"	d
GPJ1PUDPDN_OFFSET	include/s5pv310.h	600;"	d
GPJ1PUD_OFFSET	include/s5pv310.h	597;"	d
GPJ2CON	include/s5pv310.h	762;"	d
GPJ2CONPDN	include/s5pv310.h	766;"	d
GPJ2CONPDN_OFFSET	include/s5pv310.h	606;"	d
GPJ2CON_OFFSET	include/s5pv310.h	602;"	d
GPJ2DAT	include/s5pv310.h	763;"	d
GPJ2DAT_OFFSET	include/s5pv310.h	603;"	d
GPJ2DRV	include/s5pv310.h	765;"	d
GPJ2DRV_SR_OFFSET	include/s5pv310.h	605;"	d
GPJ2PUD	include/s5pv310.h	764;"	d
GPJ2PUDPDN	include/s5pv310.h	767;"	d
GPJ2PUDPDN_OFFSET	include/s5pv310.h	607;"	d
GPJ2PUD_OFFSET	include/s5pv310.h	604;"	d
GPJ3CON	include/s5pv310.h	768;"	d
GPJ3CONPDN	include/s5pv310.h	772;"	d
GPJ3CONPDN_OFFSET	include/s5pv310.h	613;"	d
GPJ3CON_OFFSET	include/s5pv310.h	609;"	d
GPJ3DAT	include/s5pv310.h	769;"	d
GPJ3DAT_OFFSET	include/s5pv310.h	610;"	d
GPJ3DRV_SR	include/s5pv310.h	771;"	d
GPJ3DRV_SR_OFFSET	include/s5pv310.h	612;"	d
GPJ3PUD	include/s5pv310.h	770;"	d
GPJ3PUDPDN	include/s5pv310.h	773;"	d
GPJ3PUDPDN_OFFSET	include/s5pv310.h	614;"	d
GPJ3PUD_OFFSET	include/s5pv310.h	611;"	d
GPJ4CON	include/s5pv310.h	774;"	d
GPJ4CONPDN	include/s5pv310.h	778;"	d
GPJ4CONPDN_OFFSET	include/s5pv310.h	620;"	d
GPJ4CON_OFFSET	include/s5pv310.h	616;"	d
GPJ4DAT	include/s5pv310.h	775;"	d
GPJ4DAT_OFFSET	include/s5pv310.h	617;"	d
GPJ4DRV	include/s5pv310.h	777;"	d
GPJ4DRV_SR_OFFSET	include/s5pv310.h	619;"	d
GPJ4PUD	include/s5pv310.h	776;"	d
GPJ4PUDPDN	include/s5pv310.h	779;"	d
GPJ4PUDPDN_OFFSET	include/s5pv310.h	621;"	d
GPJ4PUD_OFFSET	include/s5pv310.h	618;"	d
GPL_RATIO	include/mango310_val.h	193;"	d
GPR_RATIO	include/mango310_val.h	203;"	d
HCLK_GATE	include/s5pv310.h	371;"	d
HDMI_CONTROL_OFFSET	include/s5pv310.h	257;"	d
HM_ACMD12ERRSTS	include/s5pv310.h	977;"	d
HM_ARGUMENT	include/s5pv310.h	955;"	d
HM_BDATA	include/s5pv310.h	962;"	d
HM_BLKCNT	include/s5pv310.h	954;"	d
HM_BLKGAP	include/s5pv310.h	966;"	d
HM_BLKSIZE	include/s5pv310.h	953;"	d
HM_CAPAREG	include/s5pv310.h	978;"	d
HM_CLKCON	include/s5pv310.h	968;"	d
HM_CMDREG	include/s5pv310.h	957;"	d
HM_CONTROL2	include/s5pv310.h	980;"	d
HM_CONTROL3	include/s5pv310.h	981;"	d
HM_CONTROL4	include/s5pv310.h	982;"	d
HM_ERRINTSIGEN	include/s5pv310.h	976;"	d
HM_ERRINTSTS	include/s5pv310.h	972;"	d
HM_ERRINTSTSEN	include/s5pv310.h	974;"	d
HM_HCVER	include/s5pv310.h	983;"	d
HM_HOSTCTL	include/s5pv310.h	964;"	d
HM_MAXCURR	include/s5pv310.h	979;"	d
HM_NORINTSIGEN	include/s5pv310.h	975;"	d
HM_NORINTSTS	include/s5pv310.h	971;"	d
HM_NORINTSTSEN	include/s5pv310.h	973;"	d
HM_PRNSTS	include/s5pv310.h	963;"	d
HM_PWRCON	include/s5pv310.h	965;"	d
HM_RSPREG0	include/s5pv310.h	958;"	d
HM_RSPREG1	include/s5pv310.h	959;"	d
HM_RSPREG2	include/s5pv310.h	960;"	d
HM_RSPREG3	include/s5pv310.h	961;"	d
HM_SWRST	include/s5pv310.h	970;"	d
HM_SYSAD	include/s5pv310.h	952;"	d
HM_TIMEOUTCON	include/s5pv310.h	969;"	d
HM_TRNMOD	include/s5pv310.h	956;"	d
HM_WAKCON	include/s5pv310.h	967;"	d
HPLL_CON_REG	include/s5pv310.h	290;"	d
HPLL_LOCK_REG	include/s5pv310.h	285;"	d
HPM_RATIO	include/mango310_val.h	113;"	d
I2C0_BASE	include/s5pv310.h	94;"	d
I2C1_BASE	include/s5pv310.h	95;"	d
I2C2_BASE	include/s5pv310.h	96;"	d
I2C3_BASE	include/s5pv310.h	97;"	d
I2C4_BASE	include/s5pv310.h	98;"	d
I2C5_BASE	include/s5pv310.h	99;"	d
I2C6_BASE	include/s5pv310.h	100;"	d
I2C7_BASE	include/s5pv310.h	101;"	d
I2C8_BASE	include/s5pv310.h	102;"	d
IC_STANDBY	include/s5pv310.h	131;"	d
IDLE_CFG_OFFSET	include/s5pv310.h	238;"	d
INCLUDES	Config.mk	/^INCLUDES                := -I. -I$(TOPDIR)\/include$/;"	m
INFORM0_OFFSET	include/s5pv310.h	264;"	d
INFORM1_OFFSET	include/s5pv310.h	265;"	d
INFORM2_OFFSET	include/s5pv310.h	266;"	d
INFORM3_OFFSET	include/s5pv310.h	267;"	d
INFORM4_OFFSET	include/s5pv310.h	268;"	d
INFORM5_OFFSET	include/s5pv310.h	269;"	d
INFORM6_OFFSET	include/s5pv310.h	270;"	d
INFORM7_OFFSET	include/s5pv310.h	271;"	d
INF_REG0	include/s5pv310.h	399;"	d
INF_REG0_OFFSET	include/a9RegAddr.h	32;"	d
INF_REG0_OFFSET	include/s5pv310.h	273;"	d
INF_REG0_REG	include/s5pv310.h	350;"	d
INF_REG1	include/s5pv310.h	400;"	d
INF_REG1_OFFSET	include/a9RegAddr.h	33;"	d
INF_REG1_OFFSET	include/s5pv310.h	274;"	d
INF_REG1_REG	include/s5pv310.h	351;"	d
INF_REG2	include/s5pv310.h	401;"	d
INF_REG2_OFFSET	include/a9RegAddr.h	34;"	d
INF_REG2_OFFSET	include/s5pv310.h	275;"	d
INF_REG2_REG	include/s5pv310.h	352;"	d
INF_REG3	include/s5pv310.h	402;"	d
INF_REG3_OFFSET	include/a9RegAddr.h	35;"	d
INF_REG3_OFFSET	include/s5pv310.h	276;"	d
INF_REG3_REG	include/s5pv310.h	353;"	d
INF_REG4	include/s5pv310.h	403;"	d
INF_REG4_OFFSET	include/a9RegAddr.h	36;"	d
INF_REG4_OFFSET	include/s5pv310.h	277;"	d
INF_REG4_REG	include/s5pv310.h	354;"	d
INF_REG5	include/s5pv310.h	404;"	d
INF_REG5_OFFSET	include/a9RegAddr.h	37;"	d
INF_REG5_OFFSET	include/s5pv310.h	278;"	d
INF_REG5_REG	include/s5pv310.h	355;"	d
INF_REG6	include/s5pv310.h	405;"	d
INF_REG6_OFFSET	include/a9RegAddr.h	38;"	d
INF_REG6_OFFSET	include/s5pv310.h	279;"	d
INF_REG6_REG	include/s5pv310.h	356;"	d
INF_REG7	include/s5pv310.h	406;"	d
INF_REG7_OFFSET	include/a9RegAddr.h	39;"	d
INF_REG7_OFFSET	include/s5pv310.h	280;"	d
INF_REG7_REG	include/s5pv310.h	357;"	d
INF_REG_BASE	include/a9RegAddr.h	30;"	d
INF_REG_BASE	include/s5pv310.h	349;"	d
IOFF_SKEW_CON_OFFSET	include/s5pv310.h	252;"	d
IOFF_SKEW_MON_OFFSET	include/s5pv310.h	253;"	d
ION_SKEW_CON_OFFSET	include/s5pv310.h	250;"	d
ION_SKEW_MON_OFFSET	include/s5pv310.h	251;"	d
IO_RET_REL	include/s5pv310.h	143;"	d
IRQ_AC97	include/irqs.h	174;"	d
IRQ_AC97	include/irqs.h	337;"	d
IRQ_ADC	include/irqs.h	299;"	d
IRQ_ADC	include/irqs.h	302;"	d
IRQ_ADC	include/irqs.h	560;"	d
IRQ_ADC	include/irqs.h	563;"	d
IRQ_ADC0	include/irqs.h	177;"	d
IRQ_ADC0	include/irqs.h	421;"	d
IRQ_ADC1	include/irqs.h	179;"	d
IRQ_ADC1	include/irqs.h	423;"	d
IRQ_AUDIO_SS	include/irqs.h	170;"	d
IRQ_AUDIO_SS	include/irqs.h	336;"	d
IRQ_BOARD_START	include/irqs.h	289;"	d
IRQ_BOARD_START	include/irqs.h	544;"	d
IRQ_CEC	include/irqs.h	186;"	d
IRQ_CEC	include/irqs.h	411;"	d
IRQ_EINT	include/irqs.h	73;"	d
IRQ_EINT0	include/irqs.h	312;"	d
IRQ_EINT0	include/irqs.h	92;"	d
IRQ_EINT1	include/irqs.h	313;"	d
IRQ_EINT1	include/irqs.h	93;"	d
IRQ_EINT10	include/irqs.h	102;"	d
IRQ_EINT10	include/irqs.h	491;"	d
IRQ_EINT11	include/irqs.h	103;"	d
IRQ_EINT11	include/irqs.h	490;"	d
IRQ_EINT12	include/irqs.h	104;"	d
IRQ_EINT12	include/irqs.h	489;"	d
IRQ_EINT13	include/irqs.h	105;"	d
IRQ_EINT13	include/irqs.h	488;"	d
IRQ_EINT14	include/irqs.h	106;"	d
IRQ_EINT14	include/irqs.h	487;"	d
IRQ_EINT15	include/irqs.h	107;"	d
IRQ_EINT15	include/irqs.h	486;"	d
IRQ_EINT16_31	include/irqs.h	108;"	d
IRQ_EINT16_31	include/irqs.h	500;"	d
IRQ_EINT2	include/irqs.h	314;"	d
IRQ_EINT2	include/irqs.h	94;"	d
IRQ_EINT3	include/irqs.h	315;"	d
IRQ_EINT3	include/irqs.h	95;"	d
IRQ_EINT4	include/irqs.h	498;"	d
IRQ_EINT4	include/irqs.h	96;"	d
IRQ_EINT5	include/irqs.h	497;"	d
IRQ_EINT5	include/irqs.h	97;"	d
IRQ_EINT6	include/irqs.h	496;"	d
IRQ_EINT6	include/irqs.h	98;"	d
IRQ_EINT7	include/irqs.h	495;"	d
IRQ_EINT7	include/irqs.h	99;"	d
IRQ_EINT8	include/irqs.h	100;"	d
IRQ_EINT8	include/irqs.h	493;"	d
IRQ_EINT9	include/irqs.h	101;"	d
IRQ_EINT9	include/irqs.h	492;"	d
IRQ_EINT_BASE	include/irqs.h	269;"	d
IRQ_EINT_BASE	include/irqs.h	524;"	d
IRQ_EINT_BIT	include/irqs.h	80;"	d
IRQ_FIMC0	include/irqs.h	158;"	d
IRQ_FIMC0	include/irqs.h	472;"	d
IRQ_FIMC1	include/irqs.h	159;"	d
IRQ_FIMC1	include/irqs.h	473;"	d
IRQ_FIMC2	include/irqs.h	160;"	d
IRQ_FIMC2	include/irqs.h	474;"	d
IRQ_FIMC3	include/irqs.h	161;"	d
IRQ_FIMC3	include/irqs.h	475;"	d
IRQ_FIMG2D	include/irqs.h	163;"	d
IRQ_FIMG2D	include/irqs.h	321;"	d
IRQ_GPIO1_NR_GROUPS	include/irqs.h	281;"	d
IRQ_GPIO1_NR_GROUPS	include/irqs.h	536;"	d
IRQ_GPIO2_NR_GROUPS	include/irqs.h	282;"	d
IRQ_GPIO2_NR_GROUPS	include/irqs.h	537;"	d
IRQ_GPIO_BASE	include/irqs.h	280;"	d
IRQ_GPIO_BASE	include/irqs.h	535;"	d
IRQ_GPIO_END	include/irqs.h	284;"	d
IRQ_GPIO_END	include/irqs.h	286;"	d
IRQ_GPIO_END	include/irqs.h	539;"	d
IRQ_GPIO_END	include/irqs.h	541;"	d
IRQ_GPIO_GROUP	include/irqs.h	283;"	d
IRQ_GPIO_GROUP	include/irqs.h	538;"	d
IRQ_GPIO_XA	include/irqs.h	123;"	d
IRQ_GPIO_XA	include/irqs.h	442;"	d
IRQ_GPIO_XB	include/irqs.h	122;"	d
IRQ_GPIO_XB	include/irqs.h	441;"	d
IRQ_GPMMU_3D	include/irqs.h	194;"	d
IRQ_GPMMU_3D	include/irqs.h	400;"	d
IRQ_GPS	include/irqs.h	183;"	d
IRQ_GPS	include/irqs.h	345;"	d
IRQ_GP_3D	include/irqs.h	200;"	d
IRQ_GP_3D	include/irqs.h	406;"	d
IRQ_HDMI	include/irqs.h	166;"	d
IRQ_HDMI	include/irqs.h	409;"	d
IRQ_HDMI_I2C	include/irqs.h	167;"	d
IRQ_HDMI_I2C	include/irqs.h	410;"	d
IRQ_HSMMC0	include/irqs.h	147;"	d
IRQ_HSMMC0	include/irqs.h	464;"	d
IRQ_HSMMC1	include/irqs.h	148;"	d
IRQ_HSMMC1	include/irqs.h	465;"	d
IRQ_HSMMC2	include/irqs.h	149;"	d
IRQ_HSMMC2	include/irqs.h	466;"	d
IRQ_HSMMC3	include/irqs.h	150;"	d
IRQ_HSMMC3	include/irqs.h	467;"	d
IRQ_I2S0	include/irqs.h	171;"	d
IRQ_I2S0	include/irqs.h	413;"	d
IRQ_I2S1	include/irqs.h	172;"	d
IRQ_I2S1	include/irqs.h	414;"	d
IRQ_I2S2	include/irqs.h	173;"	d
IRQ_I2S2	include/irqs.h	415;"	d
IRQ_IIC	include/irqs.h	132;"	d
IRQ_IIC	include/irqs.h	450;"	d
IRQ_IIC1	include/irqs.h	133;"	d
IRQ_IIC1	include/irqs.h	451;"	d
IRQ_IIC2	include/irqs.h	134;"	d
IRQ_IIC2	include/irqs.h	452;"	d
IRQ_IIC3	include/irqs.h	135;"	d
IRQ_IIC3	include/irqs.h	453;"	d
IRQ_IIC4	include/irqs.h	136;"	d
IRQ_IIC4	include/irqs.h	454;"	d
IRQ_IIC5	include/irqs.h	137;"	d
IRQ_IIC5	include/irqs.h	455;"	d
IRQ_IIC6	include/irqs.h	138;"	d
IRQ_IIC6	include/irqs.h	456;"	d
IRQ_IIC7	include/irqs.h	139;"	d
IRQ_IIC7	include/irqs.h	457;"	d
IRQ_INTFEEDCTRL_SSS	include/irqs.h	184;"	d
IRQ_INTFEEDCTRL_SSS	include/irqs.h	340;"	d
IRQ_JPEG	include/irqs.h	162;"	d
IRQ_JPEG	include/irqs.h	320;"	d
IRQ_KEYPAD	include/irqs.h	181;"	d
IRQ_KEYPAD	include/irqs.h	339;"	d
IRQ_LCD0	include/irqs.h	249;"	d
IRQ_LCD0	include/irqs.h	393;"	d
IRQ_LCD1	include/irqs.h	250;"	d
IRQ_LCD1	include/irqs.h	394;"	d
IRQ_LOCALTIMER	include/irqs.h	85;"	d
IRQ_MCT0	include/irqs.h	325;"	d
IRQ_MCT1	include/irqs.h	309;"	d
IRQ_MCT_G0	include/irqs.h	131;"	d
IRQ_MCT_L0	include/irqs.h	118;"	d
IRQ_MCT_L0	include/irqs.h	503;"	d
IRQ_MCT_L1	include/irqs.h	124;"	d
IRQ_MCT_L1	include/irqs.h	480;"	d
IRQ_MDMA0	include/irqs.h	109;"	d
IRQ_MDMA0	include/irqs.h	426;"	d
IRQ_MDMA1	include/irqs.h	110;"	d
IRQ_MDMA1	include/irqs.h	427;"	d
IRQ_MFC	include/irqs.h	168;"	d
IRQ_MFC	include/irqs.h	330;"	d
IRQ_MIPICSI0	include/irqs.h	152;"	d
IRQ_MIPICSI0	include/irqs.h	469;"	d
IRQ_MIPICSI1	include/irqs.h	154;"	d
IRQ_MIPICSI1	include/irqs.h	470;"	d
IRQ_MIXER	include/irqs.h	165;"	d
IRQ_MIXER	include/irqs.h	483;"	d
IRQ_MODEM_IF	include/irqs.h	146;"	d
IRQ_MODEM_IF	include/irqs.h	318;"	d
IRQ_MSHC	include/irqs.h	151;"	d
IRQ_MSHC	include/irqs.h	459;"	d
IRQ_NR_BOARD	include/irqs.h	290;"	d
IRQ_NR_BOARD	include/irqs.h	545;"	d
IRQ_ONENAND_AUDI	include/irqs.h	156;"	d
IRQ_ONENAND_AUDI	include/irqs.h	477;"	d
IRQ_OTG	include/irqs.h	145;"	d
IRQ_OTG	include/irqs.h	316;"	d
IRQ_PCIE	include/irqs.h	164;"	d
IRQ_PCIE	include/irqs.h	322;"	d
IRQ_PCM0	include/irqs.h	417;"	d
IRQ_PCM1	include/irqs.h	418;"	d
IRQ_PCM2	include/irqs.h	419;"	d
IRQ_PDMA0	include/irqs.h	111;"	d
IRQ_PDMA0	include/irqs.h	429;"	d
IRQ_PDMA1	include/irqs.h	112;"	d
IRQ_PDMA1	include/irqs.h	430;"	d
IRQ_PEN0	include/irqs.h	178;"	d
IRQ_PEN0	include/irqs.h	422;"	d
IRQ_PEN1	include/irqs.h	180;"	d
IRQ_PEN1	include/irqs.h	424;"	d
IRQ_PMU	include/irqs.h	182;"	d
IRQ_PMU	include/irqs.h	342;"	d
IRQ_PMU_0	include/irqs.h	207;"	d
IRQ_PMU_0	include/irqs.h	351;"	d
IRQ_PMU_1	include/irqs.h	210;"	d
IRQ_PMU_1	include/irqs.h	354;"	d
IRQ_PMU_3D	include/irqs.h	201;"	d
IRQ_PMU_3D	include/irqs.h	407;"	d
IRQ_PP0_3D	include/irqs.h	196;"	d
IRQ_PP0_3D	include/irqs.h	402;"	d
IRQ_PP1_3D	include/irqs.h	197;"	d
IRQ_PP1_3D	include/irqs.h	403;"	d
IRQ_PP2_3D	include/irqs.h	198;"	d
IRQ_PP2_3D	include/irqs.h	404;"	d
IRQ_PP3_3D	include/irqs.h	199;"	d
IRQ_PP3_3D	include/irqs.h	405;"	d
IRQ_PPI	include/irqs.h	83;"	d
IRQ_PPMMU0_3D	include/irqs.h	190;"	d
IRQ_PPMMU0_3D	include/irqs.h	396;"	d
IRQ_PPMMU1_3D	include/irqs.h	191;"	d
IRQ_PPMMU1_3D	include/irqs.h	397;"	d
IRQ_PPMMU2_3D	include/irqs.h	192;"	d
IRQ_PPMMU2_3D	include/irqs.h	398;"	d
IRQ_PPMMU3_3D	include/irqs.h	193;"	d
IRQ_PPMMU3_3D	include/irqs.h	399;"	d
IRQ_ROTATOR	include/irqs.h	157;"	d
IRQ_ROTATOR	include/irqs.h	319;"	d
IRQ_RTC_ALARM	include/irqs.h	120;"	d
IRQ_RTC_ALARM	include/irqs.h	438;"	d
IRQ_RTC_TIC	include/irqs.h	121;"	d
IRQ_RTC_TIC	include/irqs.h	439;"	d
IRQ_S3CUART_RX4	include/irqs.h	267;"	d
IRQ_S3CUART_RX4	include/irqs.h	522;"	d
IRQ_S5P_UART_BASE0	include/irqs.h	35;"	d
IRQ_S5P_UART_BASE1	include/irqs.h	36;"	d
IRQ_S5P_UART_BASE2	include/irqs.h	37;"	d
IRQ_S5P_UART_BASE3	include/irqs.h	38;"	d
IRQ_S5P_UART_BASE4	include/irqs.h	256;"	d
IRQ_S5P_UART_BASE4	include/irqs.h	511;"	d
IRQ_S5P_UART_ERR0	include/irqs.h	46;"	d
IRQ_S5P_UART_ERR1	include/irqs.h	50;"	d
IRQ_S5P_UART_ERR2	include/irqs.h	54;"	d
IRQ_S5P_UART_ERR3	include/irqs.h	58;"	d
IRQ_S5P_UART_ERR4	include/irqs.h	264;"	d
IRQ_S5P_UART_ERR4	include/irqs.h	519;"	d
IRQ_S5P_UART_RX0	include/irqs.h	44;"	d
IRQ_S5P_UART_RX1	include/irqs.h	48;"	d
IRQ_S5P_UART_RX2	include/irqs.h	52;"	d
IRQ_S5P_UART_RX3	include/irqs.h	56;"	d
IRQ_S5P_UART_RX4	include/irqs.h	262;"	d
IRQ_S5P_UART_RX4	include/irqs.h	517;"	d
IRQ_S5P_UART_TX0	include/irqs.h	45;"	d
IRQ_S5P_UART_TX1	include/irqs.h	49;"	d
IRQ_S5P_UART_TX2	include/irqs.h	53;"	d
IRQ_S5P_UART_TX3	include/irqs.h	57;"	d
IRQ_S5P_UART_TX4	include/irqs.h	263;"	d
IRQ_S5P_UART_TX4	include/irqs.h	518;"	d
IRQ_SATA	include/irqs.h	188;"	d
IRQ_SATA	include/irqs.h	344;"	d
IRQ_SLIMBUS	include/irqs.h	185;"	d
IRQ_SLIMBUS	include/irqs.h	341;"	d
IRQ_SPDIF	include/irqs.h	176;"	d
IRQ_SPDIF	include/irqs.h	338;"	d
IRQ_SPI	include/irqs.h	88;"	d
IRQ_SPI0	include/irqs.h	140;"	d
IRQ_SPI0	include/irqs.h	460;"	d
IRQ_SPI1	include/irqs.h	141;"	d
IRQ_SPI1	include/irqs.h	461;"	d
IRQ_SPI2	include/irqs.h	142;"	d
IRQ_SPI2	include/irqs.h	462;"	d
IRQ_SYSMMU_2D_0	include/irqs.h	220;"	d
IRQ_SYSMMU_2D_0	include/irqs.h	364;"	d
IRQ_SYSMMU_2D_1	include/irqs.h	238;"	d
IRQ_SYSMMU_2D_1	include/irqs.h	382;"	d
IRQ_SYSMMU_FIMC0_0	include/irqs.h	215;"	d
IRQ_SYSMMU_FIMC0_0	include/irqs.h	359;"	d
IRQ_SYSMMU_FIMC0_1	include/irqs.h	233;"	d
IRQ_SYSMMU_FIMC0_1	include/irqs.h	377;"	d
IRQ_SYSMMU_FIMC1_0	include/irqs.h	216;"	d
IRQ_SYSMMU_FIMC1_0	include/irqs.h	360;"	d
IRQ_SYSMMU_FIMC1_1	include/irqs.h	234;"	d
IRQ_SYSMMU_FIMC1_1	include/irqs.h	378;"	d
IRQ_SYSMMU_FIMC2_0	include/irqs.h	217;"	d
IRQ_SYSMMU_FIMC2_0	include/irqs.h	361;"	d
IRQ_SYSMMU_FIMC2_1	include/irqs.h	235;"	d
IRQ_SYSMMU_FIMC2_1	include/irqs.h	379;"	d
IRQ_SYSMMU_FIMC3_0	include/irqs.h	218;"	d
IRQ_SYSMMU_FIMC3_0	include/irqs.h	362;"	d
IRQ_SYSMMU_FIMC3_1	include/irqs.h	236;"	d
IRQ_SYSMMU_FIMC3_1	include/irqs.h	380;"	d
IRQ_SYSMMU_JPEG_0	include/irqs.h	219;"	d
IRQ_SYSMMU_JPEG_0	include/irqs.h	363;"	d
IRQ_SYSMMU_JPEG_1	include/irqs.h	237;"	d
IRQ_SYSMMU_JPEG_1	include/irqs.h	381;"	d
IRQ_SYSMMU_LCD0_M0_0	include/irqs.h	224;"	d
IRQ_SYSMMU_LCD0_M0_0	include/irqs.h	368;"	d
IRQ_SYSMMU_LCD0_M0_1	include/irqs.h	242;"	d
IRQ_SYSMMU_LCD0_M0_1	include/irqs.h	386;"	d
IRQ_SYSMMU_LCD1_M1_0	include/irqs.h	225;"	d
IRQ_SYSMMU_LCD1_M1_0	include/irqs.h	369;"	d
IRQ_SYSMMU_LCD1_M1_1	include/irqs.h	243;"	d
IRQ_SYSMMU_LCD1_M1_1	include/irqs.h	387;"	d
IRQ_SYSMMU_MDMA0_0	include/irqs.h	213;"	d
IRQ_SYSMMU_MDMA0_0	include/irqs.h	357;"	d
IRQ_SYSMMU_MDMA0_1	include/irqs.h	231;"	d
IRQ_SYSMMU_MDMA0_1	include/irqs.h	375;"	d
IRQ_SYSMMU_MDMA1_0	include/irqs.h	223;"	d
IRQ_SYSMMU_MDMA1_0	include/irqs.h	367;"	d
IRQ_SYSMMU_MDMA1_1	include/irqs.h	241;"	d
IRQ_SYSMMU_MDMA1_1	include/irqs.h	385;"	d
IRQ_SYSMMU_MFC_M0_0	include/irqs.h	227;"	d
IRQ_SYSMMU_MFC_M0_0	include/irqs.h	371;"	d
IRQ_SYSMMU_MFC_M0_1	include/irqs.h	245;"	d
IRQ_SYSMMU_MFC_M0_1	include/irqs.h	389;"	d
IRQ_SYSMMU_MFC_M1_0	include/irqs.h	228;"	d
IRQ_SYSMMU_MFC_M1_0	include/irqs.h	372;"	d
IRQ_SYSMMU_MFC_M1_1	include/irqs.h	246;"	d
IRQ_SYSMMU_MFC_M1_1	include/irqs.h	390;"	d
IRQ_SYSMMU_PCIE_0	include/irqs.h	229;"	d
IRQ_SYSMMU_PCIE_0	include/irqs.h	373;"	d
IRQ_SYSMMU_PCIE_1	include/irqs.h	247;"	d
IRQ_SYSMMU_PCIE_1	include/irqs.h	391;"	d
IRQ_SYSMMU_ROTATOR_0	include/irqs.h	222;"	d
IRQ_SYSMMU_ROTATOR_0	include/irqs.h	366;"	d
IRQ_SYSMMU_ROTATOR_1	include/irqs.h	240;"	d
IRQ_SYSMMU_ROTATOR_1	include/irqs.h	384;"	d
IRQ_SYSMMU_SSS_0	include/irqs.h	214;"	d
IRQ_SYSMMU_SSS_0	include/irqs.h	358;"	d
IRQ_SYSMMU_SSS_1	include/irqs.h	232;"	d
IRQ_SYSMMU_SSS_1	include/irqs.h	376;"	d
IRQ_SYSMMU_TV_M0_0	include/irqs.h	226;"	d
IRQ_SYSMMU_TV_M0_0	include/irqs.h	370;"	d
IRQ_SYSMMU_TV_M0_1	include/irqs.h	244;"	d
IRQ_SYSMMU_TV_M0_1	include/irqs.h	388;"	d
IRQ_SYSTEM_TIMER	include/irqs.h	327;"	d
IRQ_TC	include/irqs.h	300;"	d
IRQ_TC	include/irqs.h	303;"	d
IRQ_TC	include/irqs.h	561;"	d
IRQ_TC	include/irqs.h	564;"	d
IRQ_TIMER0	include/irqs.h	67;"	d
IRQ_TIMER0_VIC	include/irqs.h	113;"	d
IRQ_TIMER0_VIC	include/irqs.h	432;"	d
IRQ_TIMER1	include/irqs.h	68;"	d
IRQ_TIMER1_VIC	include/irqs.h	114;"	d
IRQ_TIMER1_VIC	include/irqs.h	433;"	d
IRQ_TIMER2	include/irqs.h	69;"	d
IRQ_TIMER2_VIC	include/irqs.h	115;"	d
IRQ_TIMER2_VIC	include/irqs.h	434;"	d
IRQ_TIMER3	include/irqs.h	70;"	d
IRQ_TIMER3_VIC	include/irqs.h	116;"	d
IRQ_TIMER3_VIC	include/irqs.h	435;"	d
IRQ_TIMER4	include/irqs.h	71;"	d
IRQ_TIMER4_VIC	include/irqs.h	117;"	d
IRQ_TIMER4_VIC	include/irqs.h	436;"	d
IRQ_TMU_TRIG0	include/irqs.h	208;"	d
IRQ_TMU_TRIG0	include/irqs.h	352;"	d
IRQ_TMU_TRIG1	include/irqs.h	211;"	d
IRQ_TMU_TRIG1	include/irqs.h	355;"	d
IRQ_TSI	include/irqs.h	187;"	d
IRQ_TSI	include/irqs.h	343;"	d
IRQ_TVENC	include/irqs.h	169;"	d
IRQ_TVENC	include/irqs.h	484;"	d
IRQ_TVOUT_HPD	include/irqs.h	276;"	d
IRQ_TVOUT_HPD	include/irqs.h	531;"	d
IRQ_UART0	include/irqs.h	126;"	d
IRQ_UART0	include/irqs.h	444;"	d
IRQ_UART1	include/irqs.h	127;"	d
IRQ_UART1	include/irqs.h	445;"	d
IRQ_UART2	include/irqs.h	128;"	d
IRQ_UART2	include/irqs.h	446;"	d
IRQ_UART3	include/irqs.h	129;"	d
IRQ_UART3	include/irqs.h	447;"	d
IRQ_UART4	include/irqs.h	130;"	d
IRQ_UART4	include/irqs.h	448;"	d
IRQ_UHOST	include/irqs.h	144;"	d
IRQ_UHOST	include/irqs.h	317;"	d
IRQ_VIC0_BASE	include/irqs.h	27;"	d
IRQ_VIC1_BASE	include/irqs.h	28;"	d
IRQ_VIC2_BASE	include/irqs.h	29;"	d
IRQ_WDT	include/irqs.h	119;"	d
IRQ_WDT	include/irqs.h	333;"	d
IRQ_WDT	include/irqs.h	505;"	d
Init_idle_task	kernel/task.c	/^int Init_idle_task(void)$/;"	f
Init_scheduler	kernel/scheduler.c	/^void Init_scheduler(void) $/;"	f
Init_task_main	kernel/test.c	/^int Init_task_main(void *args)$/;"	f
Interrupt_init	kernel/interrupt.c	/^void Interrupt_init(void)$/;"	f
L2C_BASE	include/s5pv310.h	126;"	d
L2C_DYNAMIC_CLK_GATING	include/s5pv310.h	128;"	d
L2C_POWERCON_OFFSET	include/s5pv310.h	127;"	d
L2C_STANDBY_MODE	include/s5pv310.h	129;"	d
LARGE	kernel/lib.c	7;"	d	file:
LCDBGCON_OFFSET	include/s5pv310.h	1947;"	d
LD	Config.mk	/^LD                      := $(CROSS_PREFIX)ld$/;"	m
LDFLAGS	Config.mk	/^LDFLAGS                 := -nostdlib -nostartfiles -nodefaultlibs -static -X$/;"	m
LDRELOC	Config.mk	/^LDRELOC					:= -r$/;"	m
LDSCRIPT	Config.mk	/^LDSCRIPT                := -T $(TOPDIR)\/arch\/kernel.lds$/;"	m
Loop1	arch/cp15a.S	/^Loop1:          ADD     r2,r10,r10,LSR #1   \/\/\/* R2 holds cache "Set" position *\/$/;"	l
Loop2	arch/cp15a.S	/^Loop2:          MOV     r9,r4               \/\/\/* R9 working copy of the max way size (right aligned) *\/$/;"	l
Loop3	arch/cp15a.S	/^Loop3:          ORR     r11,r10,r9,LSL r5   \/\/\/* Factor in the Way number and cache number into R11 *\/$/;"	l
MAX_COMBINER_NR	include/irqs.h	295;"	d
MAX_COMBINER_NR	include/irqs.h	551;"	d
MAX_COMBINER_NR	include/irqs.h	553;"	d
MAX_EXTCOMBINER_NR	include/irqs.h	556;"	d
MAX_IRQ_IN_COMBINER	include/irqs.h	203;"	d
MAX_IRQ_IN_COMBINER	include/irqs.h	347;"	d
MAX_IRQ_IN_COMBINER	include/irqs.h	567;"	d
MEM_CFG_STAT	include/s5pv310.h	383;"	d
MEM_CFG_STAT_REG	include/s5pv310.h	329;"	d
MEM_SYS_CFG	include/s5pv310.h	380;"	d
MEM_SYS_CFG_REG	include/s5pv310.h	326;"	d
MIE_CONTROL_OFFSET	include/s5pv310.h	256;"	d
MIPI_DPHY_CONTROL_OFFSET	include/s5pv310.h	260;"	d
MIU_BASE	include/s5pv310.h	824;"	d
MIU_INTLV_CONFIG	include/s5pv310.h	825;"	d
MIU_INTLV_END_ADDR	include/s5pv310.h	828;"	d
MIU_INTLV_START_ADDR	include/s5pv310.h	826;"	d
MIU_MAPPING_UPDATE	include/s5pv310.h	827;"	d
MIU_REG_UPDATE	include/s5pv310.h	835;"	d
MIU_SINGLE_MAPPING0_END_ADDR	include/s5pv310.h	831;"	d
MIU_SINGLE_MAPPING0_START_ADDR	include/s5pv310.h	830;"	d
MIU_SINGLE_MAPPING1_END_ADDR	include/s5pv310.h	833;"	d
MIU_SINGLE_MAPPING1_START_ADDR	include/s5pv310.h	832;"	d
MP01CONPDN_OFFSET	include/s5pv310.h	627;"	d
MP01CONPDN_REG	include/s5pv310.h	785;"	d
MP01CON_OFFSET	include/s5pv310.h	623;"	d
MP01CON_REG	include/s5pv310.h	781;"	d
MP01DAT_OFFSET	include/s5pv310.h	624;"	d
MP01DAT_REG	include/s5pv310.h	782;"	d
MP01DRV_REG	include/s5pv310.h	784;"	d
MP01DRV_SR_OFFSET	include/s5pv310.h	626;"	d
MP01PUDPDN_OFFSET	include/s5pv310.h	628;"	d
MP01PUDPDN_REG	include/s5pv310.h	786;"	d
MP01PUD_OFFSET	include/s5pv310.h	625;"	d
MP01PUD_REG	include/s5pv310.h	783;"	d
MP02CONPDN_OFFSET	include/s5pv310.h	634;"	d
MP02CONPDN_REG	include/s5pv310.h	793;"	d
MP02CON_OFFSET	include/s5pv310.h	630;"	d
MP02CON_REG	include/s5pv310.h	789;"	d
MP02DAT_OFFSET	include/s5pv310.h	631;"	d
MP02DAT_REG	include/s5pv310.h	790;"	d
MP02DRV_REG	include/s5pv310.h	792;"	d
MP02DRV_SR_OFFSET	include/s5pv310.h	633;"	d
MP02PUDPDN_OFFSET	include/s5pv310.h	635;"	d
MP02PUDPDN_REG	include/s5pv310.h	794;"	d
MP02PUD_OFFSET	include/s5pv310.h	632;"	d
MP02PUD_REG	include/s5pv310.h	791;"	d
MP03CONPDN_OFFSET	include/s5pv310.h	641;"	d
MP03CONPDN_REG	include/s5pv310.h	800;"	d
MP03CON_OFFSET	include/s5pv310.h	637;"	d
MP03CON_REG	include/s5pv310.h	796;"	d
MP03CON_VAL	include/s5pv310.h	805;"	d
MP03DAT_OFFSET	include/s5pv310.h	638;"	d
MP03DAT_REG	include/s5pv310.h	797;"	d
MP03DRV_REG	include/s5pv310.h	799;"	d
MP03DRV_SR_OFFSET	include/s5pv310.h	640;"	d
MP03PUDPDN_OFFSET	include/s5pv310.h	642;"	d
MP03PUDPDN_REG	include/s5pv310.h	801;"	d
MP03PUD_OFFSET	include/s5pv310.h	639;"	d
MP03PUD_REG	include/s5pv310.h	798;"	d
MP1_0DRV_SR_OFFSET	include/s5pv310.h	538;"	d
MP1_1DRV_SR_OFFSET	include/s5pv310.h	539;"	d
MP1_2DRV_SR_OFFSET	include/s5pv310.h	540;"	d
MP1_3DRV_SR_OFFSET	include/s5pv310.h	541;"	d
MP1_4DRV_SR_OFFSET	include/s5pv310.h	542;"	d
MP1_5DRV_SR_OFFSET	include/s5pv310.h	543;"	d
MP1_6DRV_SR_OFFSET	include/s5pv310.h	544;"	d
MP1_7DRV_SR_OFFSET	include/s5pv310.h	545;"	d
MP1_8DRV_SR_OFFSET	include/s5pv310.h	546;"	d
MP2_0DRV_SR_OFFSET	include/s5pv310.h	548;"	d
MP2_1DRV_SR_OFFSET	include/s5pv310.h	549;"	d
MP2_2DRV_SR_OFFSET	include/s5pv310.h	550;"	d
MP2_3DRV_SR_OFFSET	include/s5pv310.h	551;"	d
MP2_4DRV_SR_OFFSET	include/s5pv310.h	552;"	d
MP2_5DRV_SR_OFFSET	include/s5pv310.h	553;"	d
MP2_6DRV_SR_OFFSET	include/s5pv310.h	554;"	d
MP2_7DRV_SR_OFFSET	include/s5pv310.h	555;"	d
MP2_8DRV_SR_OFFSET	include/s5pv310.h	556;"	d
MPLL_AFC	include/mango310_val.h	31;"	d
MPLL_AFC_ENB	include/mango310_val.h	27;"	d
MPLL_CON	include/s5pv310.h	363;"	d
MPLL_CON0_OFFSET	include/s5pv310.h	181;"	d
MPLL_CON0_REG	include/s5pv310.h	193;"	d
MPLL_CON0_VAL	include/mango310_val.h	64;"	d
MPLL_CON1_OFFSET	include/s5pv310.h	182;"	d
MPLL_CON1_VAL	include/mango310_val.h	33;"	d
MPLL_CON_OFFSET	include/s5pv310.h	146;"	d
MPLL_CON_REG	include/s5pv310.h	288;"	d
MPLL_DEC	include/mango310_val.h	255;"	d
MPLL_LOCK	include/s5pv310.h	360;"	d
MPLL_LOCK_OFFSET	include/s5pv310.h	178;"	d
MPLL_LOCK_REG	include/s5pv310.h	283;"	d
MPLL_LOCK_VAL	include/mango310_val.h	213;"	d
MPLL_MDIV	include/mango310_val.h	13;"	d
MPLL_PDIV	include/mango310_val.h	14;"	d
MPLL_SDIV	include/mango310_val.h	15;"	d
MTC_CNT_VAL	include/s5pv310.h	393;"	d
MTC_CNT_VAL_REG	include/s5pv310.h	339;"	d
MTC_STABLE_OFFSET	include/s5pv310.h	245;"	d
MUX_ACLK_100_SEL	include/mango310_val.h	160;"	d
MUX_ACLK_133_SEL	include/mango310_val.h	158;"	d
MUX_ACLK_160_SEL	include/mango310_val.h	159;"	d
MUX_ACLK_200_SEL	include/mango310_val.h	161;"	d
MUX_APLL_SEL_FILPLL	include/mango310_val.h	80;"	d
MUX_APLL_SEL_MOUTMPLLFOUT	include/mango310_val.h	81;"	d
MUX_CORE_SEL_MOUTAPLL	include/mango310_val.h	73;"	d
MUX_CORE_SEL_SCLKMPLL	include/mango310_val.h	74;"	d
MUX_CORE_TIMERS_SEL	include/mango310_val.h	119;"	d
MUX_DMC_BUS_SEL	include/mango310_val.h	121;"	d
MUX_DPHY_SEL	include/mango310_val.h	120;"	d
MUX_EPLL_SEL	include/mango310_val.h	163;"	d
MUX_GDL_SEL	include/mango310_val.h	189;"	d
MUX_GDR_SEL	include/mango310_val.h	199;"	d
MUX_HPM_SEL_MOUTAPLL	include/mango310_val.h	71;"	d
MUX_HPM_SEL_SCLKMPLL	include/mango310_val.h	72;"	d
MUX_MPLL_SEL_FILPLL	include/mango310_val.h	77;"	d
MUX_MPLL_SEL_MOUTMPLLFOUT	include/mango310_val.h	78;"	d
MUX_ONENAND_SEL	include/mango310_val.h	156;"	d
MUX_PWI_SEL	include/mango310_val.h	118;"	d
MUX_VPLL_SEL	include/mango310_val.h	162;"	d
NFADDR	include/s5pv310.h	1042;"	d
NFADDR_OFFSET	include/s5pv310.h	994;"	d
NFADDR_REG	include/s5pv310.h	1092;"	d
NFCMD_REG	include/s5pv310.h	1091;"	d
NFCMMD	include/s5pv310.h	1041;"	d
NFCMMD_OFFSET	include/s5pv310.h	993;"	d
NFCONF	include/s5pv310.h	1039;"	d
NFCONF_ECC_1BIT	include/s5pv310.h	1110;"	d
NFCONF_ECC_4BIT	include/s5pv310.h	1111;"	d
NFCONF_ECC_8BIT	include/s5pv310.h	1112;"	d
NFCONF_ECC_MLC	include/s5pv310.h	1108;"	d
NFCONF_OFFSET	include/s5pv310.h	991;"	d
NFCONF_REG	include/s5pv310.h	1089;"	d
NFCONF_VAL	include/s5pv310.h	803;"	d
NFCONT	include/s5pv310.h	1040;"	d
NFCONT_CS	include/s5pv310.h	1121;"	d
NFCONT_ECC_ENC	include/s5pv310.h	1114;"	d
NFCONT_INITECC	include/s5pv310.h	1120;"	d
NFCONT_INITMECC	include/s5pv310.h	1118;"	d
NFCONT_INITSECC	include/s5pv310.h	1119;"	d
NFCONT_MECCLOCK	include/s5pv310.h	1116;"	d
NFCONT_OFFSET	include/s5pv310.h	992;"	d
NFCONT_REG	include/s5pv310.h	1090;"	d
NFCONT_SECCLOCK	include/s5pv310.h	1117;"	d
NFCONT_VAL	include/s5pv310.h	804;"	d
NFCONT_WP	include/s5pv310.h	1115;"	d
NFDATA	include/s5pv310.h	1043;"	d
NFDATA8_REG	include/s5pv310.h	1094;"	d
NFDATA_OFFSET	include/s5pv310.h	995;"	d
NFDATA_REG	include/s5pv310.h	1093;"	d
NFEBLK	include/s5pv310.h	1048;"	d
NFEBLK_OFFSET	include/s5pv310.h	1000;"	d
NFEBLK_REG	include/s5pv310.h	1099;"	d
NFECCCONECC0	include/s5pv310.h	1080;"	d
NFECCCONECC0_OFFSET	include/s5pv310.h	1031;"	d
NFECCCONECC1	include/s5pv310.h	1081;"	d
NFECCCONECC1_OFFSET	include/s5pv310.h	1032;"	d
NFECCCONECC2	include/s5pv310.h	1082;"	d
NFECCCONECC2_OFFSET	include/s5pv310.h	1033;"	d
NFECCCONECC3	include/s5pv310.h	1083;"	d
NFECCCONECC3_OFFSET	include/s5pv310.h	1034;"	d
NFECCCONECC4	include/s5pv310.h	1084;"	d
NFECCCONECC4_OFFSET	include/s5pv310.h	1035;"	d
NFECCCONECC5	include/s5pv310.h	1085;"	d
NFECCCONECC5_OFFSET	include/s5pv310.h	1036;"	d
NFECCCONECC6	include/s5pv310.h	1086;"	d
NFECCCONECC6_OFFSET	include/s5pv310.h	1037;"	d
NFECCCONF	include/s5pv310.h	1057;"	d
NFECCCONF_OFFSET	include/s5pv310.h	1008;"	d
NFECCCONT	include/s5pv310.h	1058;"	d
NFECCCONT_OFFSET	include/s5pv310.h	1009;"	d
NFECCERL0	include/s5pv310.h	1068;"	d
NFECCERL0_OFFSET	include/s5pv310.h	1019;"	d
NFECCERL1	include/s5pv310.h	1069;"	d
NFECCERL1_OFFSET	include/s5pv310.h	1020;"	d
NFECCERL2	include/s5pv310.h	1070;"	d
NFECCERL2_OFFSET	include/s5pv310.h	1021;"	d
NFECCERL3	include/s5pv310.h	1071;"	d
NFECCERL3_OFFSET	include/s5pv310.h	1022;"	d
NFECCERL4	include/s5pv310.h	1072;"	d
NFECCERL4_OFFSET	include/s5pv310.h	1023;"	d
NFECCERL5	include/s5pv310.h	1073;"	d
NFECCERL5_OFFSET	include/s5pv310.h	1024;"	d
NFECCERL6	include/s5pv310.h	1074;"	d
NFECCERL6_OFFSET	include/s5pv310.h	1025;"	d
NFECCERL7	include/s5pv310.h	1075;"	d
NFECCERL7_OFFSET	include/s5pv310.h	1026;"	d
NFECCERP0	include/s5pv310.h	1076;"	d
NFECCERP0_OFFSET	include/s5pv310.h	1027;"	d
NFECCERP1	include/s5pv310.h	1077;"	d
NFECCERP1_OFFSET	include/s5pv310.h	1028;"	d
NFECCERP2	include/s5pv310.h	1078;"	d
NFECCERP2_OFFSET	include/s5pv310.h	1029;"	d
NFECCERP3	include/s5pv310.h	1079;"	d
NFECCERP3_OFFSET	include/s5pv310.h	1030;"	d
NFECCPRGECC0	include/s5pv310.h	1061;"	d
NFECCPRGECC0_OFFSET	include/s5pv310.h	1012;"	d
NFECCPRGECC1	include/s5pv310.h	1062;"	d
NFECCPRGECC1_OFFSET	include/s5pv310.h	1013;"	d
NFECCPRGECC2	include/s5pv310.h	1063;"	d
NFECCPRGECC2_OFFSET	include/s5pv310.h	1014;"	d
NFECCPRGECC3	include/s5pv310.h	1064;"	d
NFECCPRGECC3_OFFSET	include/s5pv310.h	1015;"	d
NFECCPRGECC4	include/s5pv310.h	1065;"	d
NFECCPRGECC4_OFFSET	include/s5pv310.h	1016;"	d
NFECCPRGECC5	include/s5pv310.h	1066;"	d
NFECCPRGECC5_OFFSET	include/s5pv310.h	1017;"	d
NFECCPRGECC6	include/s5pv310.h	1067;"	d
NFECCPRGECC6_OFFSET	include/s5pv310.h	1018;"	d
NFECCSECSTAT	include/s5pv310.h	1060;"	d
NFECCSECSTAT_OFFSET	include/s5pv310.h	1011;"	d
NFECCSTAT	include/s5pv310.h	1059;"	d
NFECCSTAT_OFFSET	include/s5pv310.h	1010;"	d
NFESTAT0	include/s5pv310.h	1050;"	d
NFESTAT0_ECCBUSY	include/s5pv310.h	1125;"	d
NFESTAT0_OFFSET	include/s5pv310.h	1002;"	d
NFESTAT0_REG	include/s5pv310.h	1101;"	d
NFESTAT1	include/s5pv310.h	1051;"	d
NFESTAT1_OFFSET	include/s5pv310.h	1003;"	d
NFESTAT1_REG	include/s5pv310.h	1102;"	d
NFMECC0	include/s5pv310.h	1052;"	d
NFMECC0_OFFSET	include/s5pv310.h	1004;"	d
NFMECC0_REG	include/s5pv310.h	1103;"	d
NFMECC1	include/s5pv310.h	1053;"	d
NFMECC1_OFFSET	include/s5pv310.h	1005;"	d
NFMECC1_REG	include/s5pv310.h	1104;"	d
NFMECCDATA0	include/s5pv310.h	1044;"	d
NFMECCDATA0_OFFSET	include/s5pv310.h	996;"	d
NFMECCDATA0_REG	include/s5pv310.h	1095;"	d
NFMECCDATA1	include/s5pv310.h	1045;"	d
NFMECCDATA1_OFFSET	include/s5pv310.h	997;"	d
NFMECCDATA1_REG	include/s5pv310.h	1096;"	d
NFMLCBITPT	include/s5pv310.h	1055;"	d
NFMLCBITPT_OFFSET	include/s5pv310.h	1007;"	d
NFMLCBITPT_REG	include/s5pv310.h	1106;"	d
NFSBLK	include/s5pv310.h	1047;"	d
NFSBLK_OFFSET	include/s5pv310.h	999;"	d
NFSBLK_REG	include/s5pv310.h	1098;"	d
NFSECC	include/s5pv310.h	1054;"	d
NFSECCDATA0	include/s5pv310.h	1046;"	d
NFSECCDATA0_OFFSET	include/s5pv310.h	998;"	d
NFSECCDATA0_REG	include/s5pv310.h	1097;"	d
NFSECC_OFFSET	include/s5pv310.h	1006;"	d
NFSECC_REG	include/s5pv310.h	1105;"	d
NFSTAT	include/s5pv310.h	1049;"	d
NFSTAT_ECCDECDONE	include/s5pv310.h	1123;"	d
NFSTAT_ECCENCDONE	include/s5pv310.h	1122;"	d
NFSTAT_OFFSET	include/s5pv310.h	1001;"	d
NFSTAT_REG	include/s5pv310.h	1100;"	d
NFSTAT_RnB	include/s5pv310.h	1124;"	d
NM	Config.mk	/^NM                      := $(CROSS_PREFIX)nm$/;"	m
NOINT	arch/cp15a.S	/^#define NOINT             0xc0$/;"	d
NORMAL_CFG_OFFSET	include/s5pv310.h	237;"	d
NOR_CFG	include/s5pv310.h	386;"	d
NOR_CFG_REG	include/s5pv310.h	332;"	d
NR_IRQS	include/irqs.h	293;"	d
NR_IRQS	include/irqs.h	548;"	d
OBJCOPY	Config.mk	/^OBJCOPY                 := $(CROSS_PREFIX)objcopy$/;"	m
OBJS	arch/Makefile	/^OBJS		:= startup.o$/;"	m
OBJS	kernel/Makefile	/^OBJS		:= $(patsubst %.c, %.o, $(wildcard *.c))$/;"	m
OFLAGS	Config.mk	/^OFLAGS                  := -O binary -R .note -R .comment -S$/;"	m
OMR_OFFSET	include/a9RegAddr.h	13;"	d
OMR_OFFSET	include/s5pv310.h	116;"	d
OM_STAT_OFFSET	include/s5pv310.h	255;"	d
ONEDRAM_CFG_OFFSET	include/s5pv310.h	230;"	d
ONENAND_ACC_CLOCK_100_50	include/s5pv310.h	1255;"	d
ONENAND_ACC_CLOCK_134_67	include/s5pv310.h	1254;"	d
ONENAND_ACC_CLOCK_166_83	include/s5pv310.h	1253;"	d
ONENAND_ACC_CLOCK_266_133	include/s5pv310.h	1252;"	d
ONENAND_ACC_CLOCK_60_30	include/s5pv310.h	1256;"	d
ONENAND_AHB_ADDR	include/s5pv310.h	1338;"	d
ONENAND_BSA_BOOTRAM	include/s5pv310.h	1310;"	d
ONENAND_BSA_DATARAM0	include/s5pv310.h	1311;"	d
ONENAND_BSA_DATARAM1	include/s5pv310.h	1312;"	d
ONENAND_BSA_MASK	include/s5pv310.h	1308;"	d
ONENAND_BSA_SHIFT	include/s5pv310.h	1309;"	d
ONENAND_BSC_MASK	include/s5pv310.h	1313;"	d
ONENAND_BURST_LEN_16	include/s5pv310.h	1213;"	d
ONENAND_BURST_LEN_4	include/s5pv310.h	1211;"	d
ONENAND_BURST_LEN_8	include/s5pv310.h	1212;"	d
ONENAND_BURST_LEN_CONT	include/s5pv310.h	1210;"	d
ONENAND_CMD_ERASE	include/s5pv310.h	1326;"	d
ONENAND_CMD_LOCK	include/s5pv310.h	1323;"	d
ONENAND_CMD_LOCK_TIGHT	include/s5pv310.h	1324;"	d
ONENAND_CMD_MAP_00	include/s5pv310.h	1341;"	d
ONENAND_CMD_MAP_01	include/s5pv310.h	1342;"	d
ONENAND_CMD_MAP_10	include/s5pv310.h	1343;"	d
ONENAND_CMD_MAP_11	include/s5pv310.h	1344;"	d
ONENAND_CMD_MAP_FF	include/s5pv310.h	1345;"	d
ONENAND_CMD_OTP_ACCESS	include/s5pv310.h	1328;"	d
ONENAND_CMD_PIPELINE_READ	include/s5pv310.h	1332;"	d
ONENAND_CMD_PIPELINE_WRITE	include/s5pv310.h	1333;"	d
ONENAND_CMD_PROG	include/s5pv310.h	1320;"	d
ONENAND_CMD_PROGOOB	include/s5pv310.h	1321;"	d
ONENAND_CMD_READ	include/s5pv310.h	1318;"	d
ONENAND_CMD_READID	include/s5pv310.h	1329;"	d
ONENAND_CMD_READOOB	include/s5pv310.h	1319;"	d
ONENAND_CMD_RESET	include/s5pv310.h	1327;"	d
ONENAND_CMD_SHIFT	include/s5pv310.h	1340;"	d
ONENAND_CMD_STARTADDR1	include/s5pv310.h	1330;"	d
ONENAND_CMD_UNLOCK	include/s5pv310.h	1322;"	d
ONENAND_CMD_UNLOCK_ALL	include/s5pv310.h	1325;"	d
ONENAND_CMD_WP_STATUS	include/s5pv310.h	1331;"	d
ONENAND_CTRL_ERASE	include/s5pv310.h	1401;"	d
ONENAND_CTRL_ERROR	include/s5pv310.h	1402;"	d
ONENAND_CTRL_LOAD	include/s5pv310.h	1399;"	d
ONENAND_CTRL_LOCK	include/s5pv310.h	1398;"	d
ONENAND_CTRL_ONGO	include/s5pv310.h	1397;"	d
ONENAND_CTRL_OTP_BL	include/s5pv310.h	1405;"	d
ONENAND_CTRL_OTP_L	include/s5pv310.h	1404;"	d
ONENAND_CTRL_PROGRAM	include/s5pv310.h	1400;"	d
ONENAND_CTRL_RSTB	include/s5pv310.h	1403;"	d
ONENAND_DATAIN_ACCESS_MAIN	include/s5pv310.h	1277;"	d
ONENAND_DATAIN_ACCESS_MAIN_AND_SPARE	include/s5pv310.h	1279;"	d
ONENAND_DATAIN_ACCESS_OTP	include/s5pv310.h	1276;"	d
ONENAND_DATAIN_ACCESS_SPARE	include/s5pv310.h	1278;"	d
ONENAND_DATAIN_COPYBACK_DST	include/s5pv310.h	1275;"	d
ONENAND_DATAIN_COPYBACK_SRC	include/s5pv310.h	1274;"	d
ONENAND_DATAIN_ERASE_MULTI	include/s5pv310.h	1264;"	d
ONENAND_DATAIN_ERASE_SINGLE	include/s5pv310.h	1265;"	d
ONENAND_DATAIN_ERASE_STATUS	include/s5pv310.h	1263;"	d
ONENAND_DATAIN_ERASE_VERIFY	include/s5pv310.h	1266;"	d
ONENAND_DATAIN_LOCKTIGHT_END	include/s5pv310.h	1272;"	d
ONENAND_DATAIN_LOCKTIGHT_START	include/s5pv310.h	1271;"	d
ONENAND_DATAIN_LOCK_END	include/s5pv310.h	1270;"	d
ONENAND_DATAIN_LOCK_START	include/s5pv310.h	1269;"	d
ONENAND_DATAIN_PIPELINE_READ	include/s5pv310.h	1280;"	d
ONENAND_DATAIN_PIPELINE_WRITE	include/s5pv310.h	1281;"	d
ONENAND_DATAIN_RMW_LOAD	include/s5pv310.h	1282;"	d
ONENAND_DATAIN_RMW_MODIFY	include/s5pv310.h	1283;"	d
ONENAND_DATAIN_UNLOCK_ALL	include/s5pv310.h	1273;"	d
ONENAND_DATAIN_UNLOCK_END	include/s5pv310.h	1268;"	d
ONENAND_DATAIN_UNLOCK_START	include/s5pv310.h	1267;"	d
ONENAND_DDP_CHIP0	include/s5pv310.h	1302;"	d
ONENAND_DDP_CHIP1	include/s5pv310.h	1303;"	d
ONENAND_DDP_SHIFT	include/s5pv310.h	1301;"	d
ONENAND_DDP_SHIFT_1Gb	include/s5pv310.h	1351;"	d
ONENAND_DDP_SHIFT_2Gb	include/s5pv310.h	1352;"	d
ONENAND_DDP_SHIFT_4Gb	include/s5pv310.h	1353;"	d
ONENAND_DEVICE_DENSITY_128Mb	include/s5pv310.h	1238;"	d
ONENAND_DEVICE_DENSITY_1Gb	include/s5pv310.h	1241;"	d
ONENAND_DEVICE_DENSITY_256Mb	include/s5pv310.h	1239;"	d
ONENAND_DEVICE_DENSITY_2Gb	include/s5pv310.h	1242;"	d
ONENAND_DEVICE_DENSITY_4Gb	include/s5pv310.h	1243;"	d
ONENAND_DEVICE_DENSITY_512Mb	include/s5pv310.h	1240;"	d
ONENAND_DEVICE_DENSITY_SHIFT	include/s5pv310.h	1234;"	d
ONENAND_DEVICE_DENSITY_SHIFT	include/s5pv310.h	1288;"	d
ONENAND_DEVICE_IS_DDP	include/s5pv310.h	1235;"	d
ONENAND_DEVICE_IS_DDP	include/s5pv310.h	1289;"	d
ONENAND_DEVICE_IS_DEMUX	include/s5pv310.h	1236;"	d
ONENAND_DEVICE_IS_DEMUX	include/s5pv310.h	1290;"	d
ONENAND_DEVICE_VCC_MASK	include/s5pv310.h	1237;"	d
ONENAND_DEVICE_VCC_MASK	include/s5pv310.h	1291;"	d
ONENAND_DUMMY_ADDR	include/s5pv310.h	1339;"	d
ONENAND_ECC_1BIT	include/s5pv310.h	1427;"	d
ONENAND_ECC_1BIT_ALL	include/s5pv310.h	1428;"	d
ONENAND_ECC_2BIT	include/s5pv310.h	1429;"	d
ONENAND_ECC_2BIT_ALL	include/s5pv310.h	1430;"	d
ONENAND_FBA_MASK_128Mb	include/s5pv310.h	1357;"	d
ONENAND_FBA_MASK_1Gb	include/s5pv310.h	1361;"	d
ONENAND_FBA_MASK_1Gb_DDP	include/s5pv310.h	1360;"	d
ONENAND_FBA_MASK_256Mb	include/s5pv310.h	1358;"	d
ONENAND_FBA_MASK_2Gb	include/s5pv310.h	1363;"	d
ONENAND_FBA_MASK_2Gb_DDP	include/s5pv310.h	1362;"	d
ONENAND_FBA_MASK_4Gb	include/s5pv310.h	1365;"	d
ONENAND_FBA_MASK_4Gb_DDP	include/s5pv310.h	1364;"	d
ONENAND_FBA_MASK_512Mb	include/s5pv310.h	1359;"	d
ONENAND_FBA_SHIFT	include/s5pv310.h	1354;"	d
ONENAND_FLASH_AUX_WD_DISABLE	include/s5pv310.h	1258;"	d
ONENAND_FPA_MASK	include/s5pv310.h	1366;"	d
ONENAND_FPA_SHIFT	include/s5pv310.h	1355;"	d
ONENAND_FSA_MASK	include/s5pv310.h	1367;"	d
ONENAND_FSA_SHIFT	include/s5pv310.h	1356;"	d
ONENAND_INT_CLEAR	include/s5pv310.h	1415;"	d
ONENAND_INT_ERASE	include/s5pv310.h	1413;"	d
ONENAND_INT_ERR_BLK_RW_CMP	include/s5pv310.h	1225;"	d
ONENAND_INT_ERR_CACHE_OP_ERR	include/s5pv310.h	1219;"	d
ONENAND_INT_ERR_ERS_CMP	include/s5pv310.h	1226;"	d
ONENAND_INT_ERR_ERS_FAIL	include/s5pv310.h	1229;"	d
ONENAND_INT_ERR_INT_ACT	include/s5pv310.h	1222;"	d
ONENAND_INT_ERR_INT_TO	include/s5pv310.h	1231;"	d
ONENAND_INT_ERR_LD_FAIL_ECC_ERR	include/s5pv310.h	1232;"	d
ONENAND_INT_ERR_LOAD_CMP	include/s5pv310.h	1228;"	d
ONENAND_INT_ERR_LOCKED_BLK	include/s5pv310.h	1224;"	d
ONENAND_INT_ERR_PGM_CMP	include/s5pv310.h	1227;"	d
ONENAND_INT_ERR_PGM_FAIL	include/s5pv310.h	1230;"	d
ONENAND_INT_ERR_RDY_ACT	include/s5pv310.h	1221;"	d
ONENAND_INT_ERR_RST_CMP	include/s5pv310.h	1220;"	d
ONENAND_INT_ERR_UNSUP_CMD	include/s5pv310.h	1223;"	d
ONENAND_INT_MASTER	include/s5pv310.h	1410;"	d
ONENAND_INT_PIN_ENABLE	include/s5pv310.h	1250;"	d
ONENAND_INT_READ	include/s5pv310.h	1411;"	d
ONENAND_INT_RESET	include/s5pv310.h	1414;"	d
ONENAND_INT_WRITE	include/s5pv310.h	1412;"	d
ONENAND_MEM_ADDR_MASK	include/s5pv310.h	1350;"	d
ONENAND_MEM_CFG_BL_16	include/s5pv310.h	1196;"	d
ONENAND_MEM_CFG_BL_1K	include/s5pv310.h	1194;"	d
ONENAND_MEM_CFG_BL_32	include/s5pv310.h	1195;"	d
ONENAND_MEM_CFG_BL_4	include/s5pv310.h	1198;"	d
ONENAND_MEM_CFG_BL_8	include/s5pv310.h	1197;"	d
ONENAND_MEM_CFG_BL_CONT	include/s5pv310.h	1199;"	d
ONENAND_MEM_CFG_BL_SHIFT	include/s5pv310.h	1200;"	d
ONENAND_MEM_CFG_BRL_10	include/s5pv310.h	1190;"	d
ONENAND_MEM_CFG_BRL_3	include/s5pv310.h	1189;"	d
ONENAND_MEM_CFG_BRL_4	include/s5pv310.h	1188;"	d
ONENAND_MEM_CFG_BRL_5	include/s5pv310.h	1187;"	d
ONENAND_MEM_CFG_BRL_6	include/s5pv310.h	1186;"	d
ONENAND_MEM_CFG_BRL_7	include/s5pv310.h	1185;"	d
ONENAND_MEM_CFG_BRL_8	include/s5pv310.h	1192;"	d
ONENAND_MEM_CFG_BRL_9	include/s5pv310.h	1191;"	d
ONENAND_MEM_CFG_BRL_SHIFT	include/s5pv310.h	1193;"	d
ONENAND_MEM_CFG_BWPS_UNLOCK	include/s5pv310.h	1208;"	d
ONENAND_MEM_CFG_HF	include/s5pv310.h	1206;"	d
ONENAND_MEM_CFG_INT_HIGH	include/s5pv310.h	1203;"	d
ONENAND_MEM_CFG_IOBE	include/s5pv310.h	1204;"	d
ONENAND_MEM_CFG_NO_ECC	include/s5pv310.h	1201;"	d
ONENAND_MEM_CFG_RDY_CONF	include/s5pv310.h	1205;"	d
ONENAND_MEM_CFG_RDY_HIGH	include/s5pv310.h	1202;"	d
ONENAND_MEM_CFG_SYNC_READ	include/s5pv310.h	1184;"	d
ONENAND_MEM_CFG_WM_SYNC	include/s5pv310.h	1207;"	d
ONENAND_MEM_RESET_COLD	include/s5pv310.h	1216;"	d
ONENAND_MEM_RESET_HOT	include/s5pv310.h	1217;"	d
ONENAND_MEM_RESET_WARM	include/s5pv310.h	1215;"	d
ONENAND_OTP_LOCK_OFFSET	include/s5pv310.h	1435;"	d
ONENAND_RATIO	include/mango310_val.h	177;"	d
ONENAND_REG_ACC_CLOCK	include/s5pv310.h	1158;"	d
ONENAND_REG_BANK_EN	include/s5pv310.h	1161;"	d
ONENAND_REG_BOOT_BUF_SIZE	include/s5pv310.h	1144;"	d
ONENAND_REG_BUF_AMOUNT	include/s5pv310.h	1145;"	d
ONENAND_REG_BURST_LEN	include/s5pv310.h	1135;"	d
ONENAND_REG_BURST_RD_LAT	include/s5pv310.h	1155;"	d
ONENAND_REG_CACHE_PRG_EN	include/s5pv310.h	1178;"	d
ONENAND_REG_CACHE_READ	include/s5pv310.h	1165;"	d
ONENAND_REG_COLD_RST_DLY	include/s5pv310.h	1166;"	d
ONENAND_REG_DATA_BUF_SIZE	include/s5pv310.h	1143;"	d
ONENAND_REG_DDP_DEVICE	include/s5pv310.h	1167;"	d
ONENAND_REG_DEVICE_ID	include/s5pv310.h	1142;"	d
ONENAND_REG_DEV_PAGE_SIZE	include/s5pv310.h	1176;"	d
ONENAND_REG_DEV_STAT	include/s5pv310.h	1171;"	d
ONENAND_REG_ECC_ERR_STAT_1	include/s5pv310.h	1140;"	d
ONENAND_REG_ECC_ERR_STAT_2	include/s5pv310.h	1172;"	d
ONENAND_REG_ECC_ERR_STAT_3	include/s5pv310.h	1173;"	d
ONENAND_REG_ECC_ERR_STAT_4	include/s5pv310.h	1174;"	d
ONENAND_REG_EFCT_BUF_CNT	include/s5pv310.h	1175;"	d
ONENAND_REG_ERR_BLK_ADDR	include/s5pv310.h	1159;"	d
ONENAND_REG_ERR_PAGE_ADDR	include/s5pv310.h	1154;"	d
ONENAND_REG_FBA_WIDTH	include/s5pv310.h	1147;"	d
ONENAND_REG_FLASH_VER_ID	include/s5pv310.h	1160;"	d
ONENAND_REG_FPA_WIDTH	include/s5pv310.h	1148;"	d
ONENAND_REG_FSA_WIDTH	include/s5pv310.h	1149;"	d
ONENAND_REG_INT_ERR_ACK	include/s5pv310.h	1139;"	d
ONENAND_REG_INT_ERR_MASK	include/s5pv310.h	1138;"	d
ONENAND_REG_INT_ERR_STAT	include/s5pv310.h	1137;"	d
ONENAND_REG_INT_MON_CYC	include/s5pv310.h	1157;"	d
ONENAND_REG_INT_MON_STATUS	include/s5pv310.h	1181;"	d
ONENAND_REG_INT_PIN_ENABLE	include/s5pv310.h	1156;"	d
ONENAND_REG_MANUFACT_ID	include/s5pv310.h	1141;"	d
ONENAND_REG_MEM_CFG	include/s5pv310.h	1134;"	d
ONENAND_REG_MEM_CNT	include/s5pv310.h	1169;"	d
ONENAND_REG_MEM_RESET	include/s5pv310.h	1136;"	d
ONENAND_REG_MULTI_PLANE	include/s5pv310.h	1168;"	d
ONENAND_REG_OFFSET_ADDR	include/s5pv310.h	1180;"	d
ONENAND_REG_PAGE_CNT	include/s5pv310.h	1153;"	d
ONENAND_REG_REVISION	include/s5pv310.h	1150;"	d
ONENAND_REG_SINGLE_PAGE_BUF	include/s5pv310.h	1179;"	d
ONENAND_REG_SUPERLOAD_EN	include/s5pv310.h	1177;"	d
ONENAND_REG_SYNC_MODE	include/s5pv310.h	1151;"	d
ONENAND_REG_SYNC_WRITE	include/s5pv310.h	1164;"	d
ONENAND_REG_TECH	include/s5pv310.h	1146;"	d
ONENAND_REG_TRANS_MODE	include/s5pv310.h	1170;"	d
ONENAND_REG_TRANS_SPARE	include/s5pv310.h	1152;"	d
ONENAND_REG_WTCHDG_RST_H	include/s5pv310.h	1163;"	d
ONENAND_REG_WTCHDG_RST_L	include/s5pv310.h	1162;"	d
ONENAND_SYNC_MODE_RM_SYNC	include/s5pv310.h	1245;"	d
ONENAND_SYNC_MODE_WM_SYNC	include/s5pv310.h	1246;"	d
ONENAND_SYS_CFG1_BL_16	include/s5pv310.h	1383;"	d
ONENAND_SYS_CFG1_BL_32	include/s5pv310.h	1382;"	d
ONENAND_SYS_CFG1_BL_4	include/s5pv310.h	1385;"	d
ONENAND_SYS_CFG1_BL_8	include/s5pv310.h	1384;"	d
ONENAND_SYS_CFG1_BL_CONT	include/s5pv310.h	1386;"	d
ONENAND_SYS_CFG1_BL_SHIFT	include/s5pv310.h	1387;"	d
ONENAND_SYS_CFG1_BRL_10	include/s5pv310.h	1378;"	d
ONENAND_SYS_CFG1_BRL_3	include/s5pv310.h	1377;"	d
ONENAND_SYS_CFG1_BRL_4	include/s5pv310.h	1376;"	d
ONENAND_SYS_CFG1_BRL_5	include/s5pv310.h	1375;"	d
ONENAND_SYS_CFG1_BRL_6	include/s5pv310.h	1374;"	d
ONENAND_SYS_CFG1_BRL_7	include/s5pv310.h	1373;"	d
ONENAND_SYS_CFG1_BRL_8	include/s5pv310.h	1380;"	d
ONENAND_SYS_CFG1_BRL_9	include/s5pv310.h	1379;"	d
ONENAND_SYS_CFG1_BRL_SHIFT	include/s5pv310.h	1381;"	d
ONENAND_SYS_CFG1_INT	include/s5pv310.h	1390;"	d
ONENAND_SYS_CFG1_IOBE	include/s5pv310.h	1391;"	d
ONENAND_SYS_CFG1_NO_ECC	include/s5pv310.h	1388;"	d
ONENAND_SYS_CFG1_RDY	include/s5pv310.h	1389;"	d
ONENAND_SYS_CFG1_RDY_CONF	include/s5pv310.h	1392;"	d
ONENAND_SYS_CFG1_SYNC_READ	include/s5pv310.h	1372;"	d
ONENAND_TRANS_SPARE_TSRF_INC	include/s5pv310.h	1248;"	d
ONENAND_VERSION_PROCESS_SHIFT	include/s5pv310.h	1296;"	d
ONENAND_WP_LS	include/s5pv310.h	1421;"	d
ONENAND_WP_LTS	include/s5pv310.h	1422;"	d
ONENAND_WP_US	include/s5pv310.h	1420;"	d
OSC_CNT_VAL	include/s5pv310.h	390;"	d
OSC_CNT_VAL_REG	include/s5pv310.h	336;"	d
OSC_CON_OFFSET	include/s5pv310.h	232;"	d
OSC_FREQ	include/s5pv310.h	389;"	d
OSC_FREQ_OFFSET	include/s5pv310.h	242;"	d
OSC_FREQ_REG	include/s5pv310.h	335;"	d
OSC_STABLE_OFFSET	include/s5pv310.h	243;"	d
OTHERS	include/s5pv310.h	394;"	d
OTHERS_OFFSET	include/s5pv310.h	254;"	d
OTHERS_REG	include/s5pv310.h	340;"	d
PCLK_DBG_RATIO	include/mango310_val.h	96;"	d
PCLK_GATE	include/s5pv310.h	372;"	d
PERIPH_RATIO	include/mango310_val.h	98;"	d
PKG_ID_OFFSET	include/s5pv310.h	347;"	d
PLL_LOCKTIME	include/mango310_val.h	208;"	d
POWER_BASE	include/s5pv310.h	115;"	d
PRO_ID_BASE	include/s5pv310.h	345;"	d
PRO_ID_OFFSET	include/s5pv310.h	346;"	d
PS_HOLD_CONTROL_OFFSET	include/s5pv310.h	262;"	d
PWI_RATIO	include/mango310_val.h	150;"	d
PWM_SEL	include/mango310_val.h	224;"	d
PWR_CFG	include/s5pv310.h	384;"	d
PWR_CFG_OFFSET	include/s5pv310.h	234;"	d
PWR_CFG_REG	include/s5pv310.h	330;"	d
PWR_CNT_VAL	include/s5pv310.h	391;"	d
PWR_CNT_VAL_REG	include/s5pv310.h	337;"	d
PWR_STABLE_OFFSET	include/s5pv310.h	244;"	d
QOS_OVERRIDE0	include/s5pv310.h	381;"	d
QOS_OVERRIDE0_REG	include/s5pv310.h	327;"	d
QOS_OVERRIDE1	include/s5pv310.h	382;"	d
QOS_OVERRIDE1_REG	include/s5pv310.h	328;"	d
RM	Config.mk	/^RM                      := \/bin\/rm -rf$/;"	m
RST_STAT	include/s5pv310.h	395;"	d
RST_STAT_OFFSET	include/s5pv310.h	233;"	d
RST_STAT_REG	include/s5pv310.h	341;"	d
S5PV310_POWER_BASE	include/a9RegAddr.h	5;"	d
S5PV31X_SPI_CHANNELS	include/s5pv310.h	36;"	d
S5PV31X_UART_CHANNELS	include/s5pv310.h	35;"	d
S5P_CHECK_DIDLE	include/a9RegAddr.h	45;"	d
S5P_CHECK_DIDLE	include/mango310_val.h	7;"	d
S5P_CHECK_LPA	include/a9RegAddr.h	46;"	d
S5P_CHECK_SLEEP	include/a9RegAddr.h	44;"	d
S5P_CHECK_SLEEP	include/mango310_val.h	6;"	d
S5P_EINT_BASE1	include/irqs.h	273;"	d
S5P_EINT_BASE1	include/irqs.h	528;"	d
S5P_EINT_BASE2	include/irqs.h	274;"	d
S5P_EINT_BASE2	include/irqs.h	529;"	d
S5P_IRQ	include/irqs.h	18;"	d
S5P_IRQ_OFFSET	include/irqs.h	16;"	d
S5P_IRQ_VIC0	include/irqs.h	60;"	d
S5P_IRQ_VIC1	include/irqs.h	61;"	d
S5P_IRQ_VIC2	include/irqs.h	62;"	d
S5P_IRQ_VIC3	include/irqs.h	63;"	d
S5P_OTG_DAINT	include/s5pv310.h	1728;"	d
S5P_OTG_DAINTMSK	include/s5pv310.h	1729;"	d
S5P_OTG_DCFG	include/s5pv310.h	1723;"	d
S5P_OTG_DCTL	include/s5pv310.h	1724;"	d
S5P_OTG_DIEPCTL0	include/s5pv310.h	1738;"	d
S5P_OTG_DIEPCTL1	include/s5pv310.h	1742;"	d
S5P_OTG_DIEPCTL10	include/s5pv310.h	1778;"	d
S5P_OTG_DIEPCTL11	include/s5pv310.h	1782;"	d
S5P_OTG_DIEPCTL12	include/s5pv310.h	1786;"	d
S5P_OTG_DIEPCTL13	include/s5pv310.h	1790;"	d
S5P_OTG_DIEPCTL14	include/s5pv310.h	1794;"	d
S5P_OTG_DIEPCTL15	include/s5pv310.h	1798;"	d
S5P_OTG_DIEPCTL2	include/s5pv310.h	1746;"	d
S5P_OTG_DIEPCTL3	include/s5pv310.h	1750;"	d
S5P_OTG_DIEPCTL4	include/s5pv310.h	1754;"	d
S5P_OTG_DIEPCTL5	include/s5pv310.h	1758;"	d
S5P_OTG_DIEPCTL6	include/s5pv310.h	1762;"	d
S5P_OTG_DIEPCTL7	include/s5pv310.h	1766;"	d
S5P_OTG_DIEPCTL8	include/s5pv310.h	1770;"	d
S5P_OTG_DIEPCTL9	include/s5pv310.h	1774;"	d
S5P_OTG_DIEPDMA0	include/s5pv310.h	1741;"	d
S5P_OTG_DIEPDMA1	include/s5pv310.h	1745;"	d
S5P_OTG_DIEPDMA10	include/s5pv310.h	1781;"	d
S5P_OTG_DIEPDMA11	include/s5pv310.h	1785;"	d
S5P_OTG_DIEPDMA12	include/s5pv310.h	1789;"	d
S5P_OTG_DIEPDMA13	include/s5pv310.h	1793;"	d
S5P_OTG_DIEPDMA14	include/s5pv310.h	1797;"	d
S5P_OTG_DIEPDMA15	include/s5pv310.h	1801;"	d
S5P_OTG_DIEPDMA2	include/s5pv310.h	1749;"	d
S5P_OTG_DIEPDMA3	include/s5pv310.h	1753;"	d
S5P_OTG_DIEPDMA4	include/s5pv310.h	1757;"	d
S5P_OTG_DIEPDMA5	include/s5pv310.h	1761;"	d
S5P_OTG_DIEPDMA6	include/s5pv310.h	1765;"	d
S5P_OTG_DIEPDMA7	include/s5pv310.h	1769;"	d
S5P_OTG_DIEPDMA8	include/s5pv310.h	1773;"	d
S5P_OTG_DIEPDMA9	include/s5pv310.h	1777;"	d
S5P_OTG_DIEPINT0	include/s5pv310.h	1739;"	d
S5P_OTG_DIEPINT1	include/s5pv310.h	1743;"	d
S5P_OTG_DIEPINT10	include/s5pv310.h	1779;"	d
S5P_OTG_DIEPINT11	include/s5pv310.h	1783;"	d
S5P_OTG_DIEPINT12	include/s5pv310.h	1787;"	d
S5P_OTG_DIEPINT13	include/s5pv310.h	1791;"	d
S5P_OTG_DIEPINT14	include/s5pv310.h	1795;"	d
S5P_OTG_DIEPINT15	include/s5pv310.h	1799;"	d
S5P_OTG_DIEPINT2	include/s5pv310.h	1747;"	d
S5P_OTG_DIEPINT3	include/s5pv310.h	1751;"	d
S5P_OTG_DIEPINT4	include/s5pv310.h	1755;"	d
S5P_OTG_DIEPINT5	include/s5pv310.h	1759;"	d
S5P_OTG_DIEPINT6	include/s5pv310.h	1763;"	d
S5P_OTG_DIEPINT7	include/s5pv310.h	1767;"	d
S5P_OTG_DIEPINT8	include/s5pv310.h	1771;"	d
S5P_OTG_DIEPINT9	include/s5pv310.h	1775;"	d
S5P_OTG_DIEPMSK	include/s5pv310.h	1726;"	d
S5P_OTG_DIEPTSIZ0	include/s5pv310.h	1740;"	d
S5P_OTG_DIEPTSIZ1	include/s5pv310.h	1744;"	d
S5P_OTG_DIEPTSIZ10	include/s5pv310.h	1780;"	d
S5P_OTG_DIEPTSIZ11	include/s5pv310.h	1784;"	d
S5P_OTG_DIEPTSIZ12	include/s5pv310.h	1788;"	d
S5P_OTG_DIEPTSIZ13	include/s5pv310.h	1792;"	d
S5P_OTG_DIEPTSIZ14	include/s5pv310.h	1796;"	d
S5P_OTG_DIEPTSIZ15	include/s5pv310.h	1800;"	d
S5P_OTG_DIEPTSIZ2	include/s5pv310.h	1748;"	d
S5P_OTG_DIEPTSIZ3	include/s5pv310.h	1752;"	d
S5P_OTG_DIEPTSIZ4	include/s5pv310.h	1756;"	d
S5P_OTG_DIEPTSIZ5	include/s5pv310.h	1760;"	d
S5P_OTG_DIEPTSIZ6	include/s5pv310.h	1764;"	d
S5P_OTG_DIEPTSIZ7	include/s5pv310.h	1768;"	d
S5P_OTG_DIEPTSIZ8	include/s5pv310.h	1772;"	d
S5P_OTG_DIEPTSIZ9	include/s5pv310.h	1776;"	d
S5P_OTG_DOEPCTL0	include/s5pv310.h	1804;"	d
S5P_OTG_DOEPCTL1	include/s5pv310.h	1808;"	d
S5P_OTG_DOEPCTL10	include/s5pv310.h	1844;"	d
S5P_OTG_DOEPCTL11	include/s5pv310.h	1848;"	d
S5P_OTG_DOEPCTL12	include/s5pv310.h	1852;"	d
S5P_OTG_DOEPCTL13	include/s5pv310.h	1856;"	d
S5P_OTG_DOEPCTL14	include/s5pv310.h	1860;"	d
S5P_OTG_DOEPCTL15	include/s5pv310.h	1864;"	d
S5P_OTG_DOEPCTL2	include/s5pv310.h	1812;"	d
S5P_OTG_DOEPCTL3	include/s5pv310.h	1816;"	d
S5P_OTG_DOEPCTL4	include/s5pv310.h	1820;"	d
S5P_OTG_DOEPCTL5	include/s5pv310.h	1824;"	d
S5P_OTG_DOEPCTL6	include/s5pv310.h	1828;"	d
S5P_OTG_DOEPCTL7	include/s5pv310.h	1832;"	d
S5P_OTG_DOEPCTL8	include/s5pv310.h	1836;"	d
S5P_OTG_DOEPCTL9	include/s5pv310.h	1840;"	d
S5P_OTG_DOEPDMA0	include/s5pv310.h	1807;"	d
S5P_OTG_DOEPDMA1	include/s5pv310.h	1811;"	d
S5P_OTG_DOEPDMA10	include/s5pv310.h	1847;"	d
S5P_OTG_DOEPDMA11	include/s5pv310.h	1851;"	d
S5P_OTG_DOEPDMA12	include/s5pv310.h	1855;"	d
S5P_OTG_DOEPDMA13	include/s5pv310.h	1859;"	d
S5P_OTG_DOEPDMA14	include/s5pv310.h	1863;"	d
S5P_OTG_DOEPDMA15	include/s5pv310.h	1867;"	d
S5P_OTG_DOEPDMA2	include/s5pv310.h	1815;"	d
S5P_OTG_DOEPDMA3	include/s5pv310.h	1819;"	d
S5P_OTG_DOEPDMA4	include/s5pv310.h	1823;"	d
S5P_OTG_DOEPDMA5	include/s5pv310.h	1827;"	d
S5P_OTG_DOEPDMA6	include/s5pv310.h	1831;"	d
S5P_OTG_DOEPDMA7	include/s5pv310.h	1835;"	d
S5P_OTG_DOEPDMA8	include/s5pv310.h	1839;"	d
S5P_OTG_DOEPDMA9	include/s5pv310.h	1843;"	d
S5P_OTG_DOEPINT0	include/s5pv310.h	1805;"	d
S5P_OTG_DOEPINT1	include/s5pv310.h	1809;"	d
S5P_OTG_DOEPINT10	include/s5pv310.h	1845;"	d
S5P_OTG_DOEPINT11	include/s5pv310.h	1849;"	d
S5P_OTG_DOEPINT12	include/s5pv310.h	1853;"	d
S5P_OTG_DOEPINT13	include/s5pv310.h	1857;"	d
S5P_OTG_DOEPINT14	include/s5pv310.h	1861;"	d
S5P_OTG_DOEPINT2	include/s5pv310.h	1813;"	d
S5P_OTG_DOEPINT3	include/s5pv310.h	1817;"	d
S5P_OTG_DOEPINT4	include/s5pv310.h	1821;"	d
S5P_OTG_DOEPINT5	include/s5pv310.h	1825;"	d
S5P_OTG_DOEPINT6	include/s5pv310.h	1829;"	d
S5P_OTG_DOEPINT7	include/s5pv310.h	1833;"	d
S5P_OTG_DOEPINT8	include/s5pv310.h	1837;"	d
S5P_OTG_DOEPINT9	include/s5pv310.h	1841;"	d
S5P_OTG_DOEPMSK	include/s5pv310.h	1727;"	d
S5P_OTG_DOEPTSIZ0	include/s5pv310.h	1806;"	d
S5P_OTG_DOEPTSIZ1	include/s5pv310.h	1810;"	d
S5P_OTG_DOEPTSIZ10	include/s5pv310.h	1846;"	d
S5P_OTG_DOEPTSIZ11	include/s5pv310.h	1850;"	d
S5P_OTG_DOEPTSIZ12	include/s5pv310.h	1854;"	d
S5P_OTG_DOEPTSIZ13	include/s5pv310.h	1858;"	d
S5P_OTG_DOEPTSIZ14	include/s5pv310.h	1862;"	d
S5P_OTG_DOEPTSIZ15	include/s5pv310.h	1866;"	d
S5P_OTG_DOEPTSIZ2	include/s5pv310.h	1814;"	d
S5P_OTG_DOEPTSIZ3	include/s5pv310.h	1818;"	d
S5P_OTG_DOEPTSIZ4	include/s5pv310.h	1822;"	d
S5P_OTG_DOEPTSIZ5	include/s5pv310.h	1826;"	d
S5P_OTG_DOEPTSIZ6	include/s5pv310.h	1830;"	d
S5P_OTG_DOEPTSIZ7	include/s5pv310.h	1834;"	d
S5P_OTG_DOEPTSIZ8	include/s5pv310.h	1838;"	d
S5P_OTG_DOEPTSIZ9	include/s5pv310.h	1842;"	d
S5P_OTG_DPTXFSIZ1	include/s5pv310.h	1595;"	d
S5P_OTG_DPTXFSIZ10	include/s5pv310.h	1604;"	d
S5P_OTG_DPTXFSIZ11	include/s5pv310.h	1605;"	d
S5P_OTG_DPTXFSIZ12	include/s5pv310.h	1606;"	d
S5P_OTG_DPTXFSIZ13	include/s5pv310.h	1607;"	d
S5P_OTG_DPTXFSIZ14	include/s5pv310.h	1608;"	d
S5P_OTG_DPTXFSIZ15	include/s5pv310.h	1609;"	d
S5P_OTG_DPTXFSIZ2	include/s5pv310.h	1596;"	d
S5P_OTG_DPTXFSIZ3	include/s5pv310.h	1597;"	d
S5P_OTG_DPTXFSIZ4	include/s5pv310.h	1598;"	d
S5P_OTG_DPTXFSIZ5	include/s5pv310.h	1599;"	d
S5P_OTG_DPTXFSIZ6	include/s5pv310.h	1600;"	d
S5P_OTG_DPTXFSIZ7	include/s5pv310.h	1601;"	d
S5P_OTG_DPTXFSIZ8	include/s5pv310.h	1602;"	d
S5P_OTG_DPTXFSIZ9	include/s5pv310.h	1603;"	d
S5P_OTG_DSTS	include/s5pv310.h	1725;"	d
S5P_OTG_DTKNQR1	include/s5pv310.h	1730;"	d
S5P_OTG_DTKNQR2	include/s5pv310.h	1731;"	d
S5P_OTG_DTKNQR3	include/s5pv310.h	1734;"	d
S5P_OTG_DTKNQR4	include/s5pv310.h	1735;"	d
S5P_OTG_DVBUSDIS	include/s5pv310.h	1732;"	d
S5P_OTG_DVBUSPULSE	include/s5pv310.h	1733;"	d
S5P_OTG_EP0_FIFO	include/s5pv310.h	1873;"	d
S5P_OTG_GAHBCFG	include/s5pv310.h	1584;"	d
S5P_OTG_GINTMSK	include/s5pv310.h	1588;"	d
S5P_OTG_GINTSTS	include/s5pv310.h	1587;"	d
S5P_OTG_GNPTXFSIZ	include/s5pv310.h	1592;"	d
S5P_OTG_GNPTXSTS	include/s5pv310.h	1593;"	d
S5P_OTG_GOTGCTL	include/s5pv310.h	1582;"	d
S5P_OTG_GOTGINT	include/s5pv310.h	1583;"	d
S5P_OTG_GRSTCTL	include/s5pv310.h	1586;"	d
S5P_OTG_GRXFSIZ	include/s5pv310.h	1591;"	d
S5P_OTG_GRXSTSP	include/s5pv310.h	1590;"	d
S5P_OTG_GRXSTSR	include/s5pv310.h	1589;"	d
S5P_OTG_GUSBCFG	include/s5pv310.h	1585;"	d
S5P_OTG_HAINT	include/s5pv310.h	1618;"	d
S5P_OTG_HAINTMSK	include/s5pv310.h	1619;"	d
S5P_OTG_HCCHAR0	include/s5pv310.h	1625;"	d
S5P_OTG_HCCHAR1	include/s5pv310.h	1631;"	d
S5P_OTG_HCCHAR10	include/s5pv310.h	1685;"	d
S5P_OTG_HCCHAR11	include/s5pv310.h	1691;"	d
S5P_OTG_HCCHAR12	include/s5pv310.h	1697;"	d
S5P_OTG_HCCHAR13	include/s5pv310.h	1703;"	d
S5P_OTG_HCCHAR14	include/s5pv310.h	1709;"	d
S5P_OTG_HCCHAR15	include/s5pv310.h	1715;"	d
S5P_OTG_HCCHAR2	include/s5pv310.h	1637;"	d
S5P_OTG_HCCHAR3	include/s5pv310.h	1643;"	d
S5P_OTG_HCCHAR4	include/s5pv310.h	1649;"	d
S5P_OTG_HCCHAR5	include/s5pv310.h	1655;"	d
S5P_OTG_HCCHAR6	include/s5pv310.h	1661;"	d
S5P_OTG_HCCHAR7	include/s5pv310.h	1667;"	d
S5P_OTG_HCCHAR8	include/s5pv310.h	1673;"	d
S5P_OTG_HCCHAR9	include/s5pv310.h	1679;"	d
S5P_OTG_HCDMA0	include/s5pv310.h	1630;"	d
S5P_OTG_HCDMA1	include/s5pv310.h	1636;"	d
S5P_OTG_HCDMA10	include/s5pv310.h	1690;"	d
S5P_OTG_HCDMA11	include/s5pv310.h	1696;"	d
S5P_OTG_HCDMA12	include/s5pv310.h	1702;"	d
S5P_OTG_HCDMA13	include/s5pv310.h	1708;"	d
S5P_OTG_HCDMA14	include/s5pv310.h	1714;"	d
S5P_OTG_HCDMA15	include/s5pv310.h	1720;"	d
S5P_OTG_HCDMA2	include/s5pv310.h	1642;"	d
S5P_OTG_HCDMA3	include/s5pv310.h	1648;"	d
S5P_OTG_HCDMA4	include/s5pv310.h	1654;"	d
S5P_OTG_HCDMA5	include/s5pv310.h	1660;"	d
S5P_OTG_HCDMA6	include/s5pv310.h	1666;"	d
S5P_OTG_HCDMA7	include/s5pv310.h	1672;"	d
S5P_OTG_HCDMA8	include/s5pv310.h	1678;"	d
S5P_OTG_HCDMA9	include/s5pv310.h	1684;"	d
S5P_OTG_HCFG	include/s5pv310.h	1613;"	d
S5P_OTG_HCINT0	include/s5pv310.h	1627;"	d
S5P_OTG_HCINT1	include/s5pv310.h	1633;"	d
S5P_OTG_HCINT10	include/s5pv310.h	1687;"	d
S5P_OTG_HCINT11	include/s5pv310.h	1693;"	d
S5P_OTG_HCINT12	include/s5pv310.h	1699;"	d
S5P_OTG_HCINT13	include/s5pv310.h	1705;"	d
S5P_OTG_HCINT14	include/s5pv310.h	1711;"	d
S5P_OTG_HCINT15	include/s5pv310.h	1717;"	d
S5P_OTG_HCINT2	include/s5pv310.h	1639;"	d
S5P_OTG_HCINT3	include/s5pv310.h	1645;"	d
S5P_OTG_HCINT4	include/s5pv310.h	1651;"	d
S5P_OTG_HCINT5	include/s5pv310.h	1657;"	d
S5P_OTG_HCINT6	include/s5pv310.h	1663;"	d
S5P_OTG_HCINT7	include/s5pv310.h	1669;"	d
S5P_OTG_HCINT8	include/s5pv310.h	1675;"	d
S5P_OTG_HCINT9	include/s5pv310.h	1681;"	d
S5P_OTG_HCINTMSK0	include/s5pv310.h	1628;"	d
S5P_OTG_HCINTMSK1	include/s5pv310.h	1634;"	d
S5P_OTG_HCINTMSK10	include/s5pv310.h	1688;"	d
S5P_OTG_HCINTMSK11	include/s5pv310.h	1694;"	d
S5P_OTG_HCINTMSK12	include/s5pv310.h	1700;"	d
S5P_OTG_HCINTMSK13	include/s5pv310.h	1706;"	d
S5P_OTG_HCINTMSK14	include/s5pv310.h	1712;"	d
S5P_OTG_HCINTMSK15	include/s5pv310.h	1718;"	d
S5P_OTG_HCINTMSK2	include/s5pv310.h	1640;"	d
S5P_OTG_HCINTMSK3	include/s5pv310.h	1646;"	d
S5P_OTG_HCINTMSK4	include/s5pv310.h	1652;"	d
S5P_OTG_HCINTMSK5	include/s5pv310.h	1658;"	d
S5P_OTG_HCINTMSK6	include/s5pv310.h	1664;"	d
S5P_OTG_HCINTMSK7	include/s5pv310.h	1670;"	d
S5P_OTG_HCINTMSK8	include/s5pv310.h	1676;"	d
S5P_OTG_HCINTMSK9	include/s5pv310.h	1682;"	d
S5P_OTG_HCSPLT0	include/s5pv310.h	1626;"	d
S5P_OTG_HCSPLT1	include/s5pv310.h	1632;"	d
S5P_OTG_HCSPLT10	include/s5pv310.h	1686;"	d
S5P_OTG_HCSPLT11	include/s5pv310.h	1692;"	d
S5P_OTG_HCSPLT12	include/s5pv310.h	1698;"	d
S5P_OTG_HCSPLT13	include/s5pv310.h	1704;"	d
S5P_OTG_HCSPLT14	include/s5pv310.h	1710;"	d
S5P_OTG_HCSPLT15	include/s5pv310.h	1716;"	d
S5P_OTG_HCSPLT2	include/s5pv310.h	1638;"	d
S5P_OTG_HCSPLT3	include/s5pv310.h	1644;"	d
S5P_OTG_HCSPLT4	include/s5pv310.h	1650;"	d
S5P_OTG_HCSPLT5	include/s5pv310.h	1656;"	d
S5P_OTG_HCSPLT6	include/s5pv310.h	1662;"	d
S5P_OTG_HCSPLT7	include/s5pv310.h	1668;"	d
S5P_OTG_HCSPLT8	include/s5pv310.h	1674;"	d
S5P_OTG_HCSPLT9	include/s5pv310.h	1680;"	d
S5P_OTG_HCTSIZ0	include/s5pv310.h	1629;"	d
S5P_OTG_HCTSIZ1	include/s5pv310.h	1635;"	d
S5P_OTG_HCTSIZ10	include/s5pv310.h	1689;"	d
S5P_OTG_HCTSIZ11	include/s5pv310.h	1695;"	d
S5P_OTG_HCTSIZ12	include/s5pv310.h	1701;"	d
S5P_OTG_HCTSIZ13	include/s5pv310.h	1707;"	d
S5P_OTG_HCTSIZ14	include/s5pv310.h	1713;"	d
S5P_OTG_HCTSIZ15	include/s5pv310.h	1719;"	d
S5P_OTG_HCTSIZ2	include/s5pv310.h	1641;"	d
S5P_OTG_HCTSIZ3	include/s5pv310.h	1647;"	d
S5P_OTG_HCTSIZ4	include/s5pv310.h	1653;"	d
S5P_OTG_HCTSIZ5	include/s5pv310.h	1659;"	d
S5P_OTG_HCTSIZ6	include/s5pv310.h	1665;"	d
S5P_OTG_HCTSIZ7	include/s5pv310.h	1671;"	d
S5P_OTG_HCTSIZ8	include/s5pv310.h	1677;"	d
S5P_OTG_HCTSIZ9	include/s5pv310.h	1683;"	d
S5P_OTG_HFIR	include/s5pv310.h	1614;"	d
S5P_OTG_HFNUM	include/s5pv310.h	1615;"	d
S5P_OTG_HPRT	include/s5pv310.h	1622;"	d
S5P_OTG_HPTXFSIZ	include/s5pv310.h	1594;"	d
S5P_OTG_HPTXSTS	include/s5pv310.h	1617;"	d
S5P_OTG_OTG_DOEPINT15	include/s5pv310.h	1865;"	d
S5P_OTG_PCGCCTL	include/s5pv310.h	1870;"	d
S5P_OTG_PHYCLK	include/s5pv310.h	1576;"	d
S5P_OTG_PHYPWR	include/s5pv310.h	1575;"	d
S5P_OTG_PHYTUNE0	include/s5pv310.h	1578;"	d
S5P_OTG_PHYTUNE1	include/s5pv310.h	1579;"	d
S5P_OTG_RSTCON	include/s5pv310.h	1577;"	d
S5P_TIMER_IRQ	include/irqs.h	65;"	d
S5P_VIC0_BASE	include/irqs.h	20;"	d
S5P_VIC1_BASE	include/irqs.h	21;"	d
S5P_VIC2_BASE	include/irqs.h	22;"	d
S5P_VIC3_BASE	include/irqs.h	23;"	d
SCHED_TIME_QUANTUM	include/scheduler.h	5;"	d
SCLK_GATE	include/s5pv310.h	373;"	d
SCLK_UART	include/mango310_val.h	256;"	d
SCU_BASE	include/s5pv310.h	130;"	d
SCU_ENABLE	include/s5pv310.h	133;"	d
SCU_STANDBY	include/s5pv310.h	132;"	d
SContextFrame	include/scheduler.h	/^struct SContextFrame{$/;"	s
SELECT_DMA	include/s5pv310.h	377;"	d
SELECT_DMA_REG	include/s5pv310.h	323;"	d
SFR_BASE	include/s5pv310.h	120;"	d
SIGN	kernel/lib.c	6;"	d	file:
SLEEP_CFG	include/s5pv310.h	388;"	d
SLEEP_CFG_OFFSET	include/s5pv310.h	241;"	d
SLEEP_CFG_REG	include/s5pv310.h	334;"	d
SROM_BC0_REG	include/s5pv310.h	817;"	d
SROM_BC1_REG	include/s5pv310.h	818;"	d
SROM_BC2_REG	include/s5pv310.h	819;"	d
SROM_BC3_REG	include/s5pv310.h	820;"	d
SROM_BC4_REG	include/s5pv310.h	821;"	d
SROM_BC5_REG	include/s5pv310.h	822;"	d
SROM_BW_REG	include/s5pv310.h	816;"	d
STOP_CFG	include/s5pv310.h	387;"	d
STOP_CFG_OFFSET	include/s5pv310.h	239;"	d
STOP_CFG_REG	include/s5pv310.h	333;"	d
STOP_MEM_CFG_OFFSET	include/s5pv310.h	240;"	d
STRIP	Config.mk	/^STRIP                   := $(CROSS_PREFIX)strip$/;"	m
STask	include/task.h	/^struct STask {$/;"	s
STaskQ	include/scheduler.h	/^struct STaskQ{$/;"	s
SUBDIRS	Makefile	/^SUBDIRS                 := arch kernel$/;"	m
SUBDIRS	arch/Makefile	/^SUBDIRS     :=$/;"	m
SUBDIRS	kernel/Makefile	/^SUBDIRS     :=$/;"	m
SW_RST	include/s5pv310.h	378;"	d
SW_RST_OFFSET	include/s5pv310.h	228;"	d
SW_RST_REG	include/s5pv310.h	324;"	d
SYSC_CMU_CORE_BASE	include/s5pv310.h	124;"	d
SYSC_CMU_TOP_BASE	include/s5pv310.h	123;"	d
SYSC_PMU_BASE	include/s5pv310.h	122;"	d
SYSREG_CON_BASE	include/s5pv310.h	121;"	d
SYS_ID	include/s5pv310.h	379;"	d
SYS_ID_REG	include/s5pv310.h	325;"	d
SZ_128K	include/sizes.h	32;"	d
SZ_128M	include/sizes.h	43;"	d
SZ_16K	include/sizes.h	30;"	d
SZ_16M	include/sizes.h	40;"	d
SZ_1G	include/sizes.h	47;"	d
SZ_1K	include/sizes.h	27;"	d
SZ_1M	include/sizes.h	36;"	d
SZ_256K	include/sizes.h	33;"	d
SZ_256M	include/sizes.h	44;"	d
SZ_2G	include/sizes.h	48;"	d
SZ_2M	include/sizes.h	37;"	d
SZ_32M	include/sizes.h	41;"	d
SZ_4K	include/sizes.h	28;"	d
SZ_4M	include/sizes.h	38;"	d
SZ_512K	include/sizes.h	34;"	d
SZ_512M	include/sizes.h	45;"	d
SZ_64K	include/sizes.h	31;"	d
SZ_64M	include/sizes.h	42;"	d
SZ_8K	include/sizes.h	29;"	d
SZ_8M	include/sizes.h	39;"	d
S_FRAME_SIZE	arch/startup.S	/^#define S_FRAME_SIZE    72$/;"	d
S_PC	arch/startup.S	/^#define S_PC        60$/;"	d
Skip	arch/cp15a.S	/^Skip:           ADD     r10,r10,#2          \/\/\/* increment the cache number *\/$/;"	l
Start_function	include/task.h	/^	int (*Start_function)(void *);$/;"	m	struct:STask
TARGET	Makefile	/^TARGET                  := rtos.img$/;"	m
TARGET	arch/Makefile	/^TARGET      := built-in.o$/;"	m
TARGET	kernel/Makefile	/^TARGET      := built-in.o$/;"	m
TARGET_ARCH	Config.mk	/^TARGET_ARCH				:= arm$/;"	m
TARGET_SUB_ARCH	Config.mk	/^TARGET_SUB_ARCH			:= cortex_a8$/;"	m
TASK_STATE_READY	include/task.h	5;"	d
TASK_STATE_WAITING	include/task.h	7;"	d
TASK_STATE_ZOMBI	include/task.h	8;"	d
TCFG0_DZONE	include/s5pv310.h	1545;"	d
TCFG0_PRE0	include/s5pv310.h	1547;"	d
TCFG0_PRE1	include/s5pv310.h	1546;"	d
TCFG0_REG	include/s5pv310.h	1520;"	d
TCFG1_REG	include/s5pv310.h	1521;"	d
TCMPB0_REG	include/s5pv310.h	1524;"	d
TCMPB1_REG	include/s5pv310.h	1527;"	d
TCMPB2_REG	include/s5pv310.h	1530;"	d
TCMPB3_REG	include/s5pv310.h	1533;"	d
TCNTB0_REG	include/s5pv310.h	1523;"	d
TCNTB1_REG	include/s5pv310.h	1526;"	d
TCNTB2_REG	include/s5pv310.h	1529;"	d
TCNTB3_REG	include/s5pv310.h	1532;"	d
TCNTB4_REG	include/s5pv310.h	1535;"	d
TCNTO0_REG	include/s5pv310.h	1525;"	d
TCNTO1_REG	include/s5pv310.h	1528;"	d
TCNTO2_REG	include/s5pv310.h	1531;"	d
TCNTO3_REG	include/s5pv310.h	1534;"	d
TCNTO4_REG	include/s5pv310.h	1536;"	d
TCON_3_AUTO	include/s5pv310.h	1553;"	d
TCON_3_INVERT	include/s5pv310.h	1556;"	d
TCON_3_MAN	include/s5pv310.h	1559;"	d
TCON_3_ONOFF	include/s5pv310.h	1562;"	d
TCON_4_AUTO	include/s5pv310.h	1548;"	d
TCON_4_ONOFF	include/s5pv310.h	1550;"	d
TCON_4_UPDATE	include/s5pv310.h	1549;"	d
TCON_REG	include/s5pv310.h	1522;"	d
TIMER3_ATLAOD_OFF	include/s5pv310.h	1555;"	d
TIMER3_ATLOAD_ON	include/s5pv310.h	1554;"	d
TIMER3_IVT_OFF	include/s5pv310.h	1558;"	d
TIMER3_IVT_ON	include/s5pv310.h	1557;"	d
TIMER3_MANUP	include/s5pv310.h	1560;"	d
TIMER3_NOP	include/s5pv310.h	1561;"	d
TIMER3_OFF	include/s5pv310.h	1564;"	d
TIMER3_ON	include/s5pv310.h	1563;"	d
TINT_CSTAT	include/s5pv310.h	1537;"	d
TOPDIR	Makefile	/^TOPDIR                  := $(shell \/bin\/pwd)$/;"	m
TOPDIR	arch/Makefile	/^TOPDIR := ..$/;"	m
TOPDIR	kernel/Makefile	/^TOPDIR := ..$/;"	m
TZPC_DECPROT0SET_OFFSET	include/s5pv310.h	409;"	d
TZPC_DECPROT1SET_OFFSET	include/s5pv310.h	410;"	d
TZPC_DECPROT2SET_OFFSET	include/s5pv310.h	411;"	d
TZPC_DECPROT3SET_OFFSET	include/s5pv310.h	412;"	d
Task0_main	kernel/test.c	/^int Task0_main(void *args)$/;"	f
Task1_main	kernel/test.c	/^int Task1_main(void *args)$/;"	f
Task2_main	kernel/test.c	/^int Task2_main(void *args)$/;"	f
Task_dequeue	kernel/scheduler.c	/^int Task_dequeue(struct STask *task)$/;"	f
Task_enqueue	kernel/scheduler.c	/^int Task_enqueue(struct STask *task)$/;"	f
Task_exit	kernel/task.c	/^int Task_exit(void)$/;"	f
Task_getID	kernel/task.c	/^struct STask *Task_getID(void)$/;"	f
Task_get_priority	kernel/task.c	/^int Task_get_priority(struct STask *task)$/;"	f
Task_init	kernel/task.c	/^int Task_init(struct STask *task, int (*Start_function)(void *), void *args, unsigned int prio,$/;"	f
Task_init_context	kernel/task.c	/^void Task_init_context(struct STask *task)$/;"	f
Task_select	kernel/scheduler.c	/^struct STask *Task_select(void)$/;"	f
Task_set_priority	kernel/task.c	/^int Task_set_priority(struct STask *task, unsigned int prio)$/;"	f
Task_wait	kernel/scheduler.c	/^int Task_wait(struct STaskQ *waitQ, struct STask *task)$/;"	f
Task_wakeup	kernel/scheduler.c	/^int Task_wakeup(struct STask *task)$/;"	f
Task_wakeup_all	kernel/scheduler.c	/^int Task_wakeup_all(struct STaskQ *waitQ)$/;"	f
Task_yield	kernel/task.c	/^int Task_yield(void)$/;"	f
Timer_init	kernel/timer.c	/^void Timer_init(void)$/;"	f
Timer_irq	kernel/timer.c	/^void Timer_irq(void)$/;"	f
UART0_RATIO	include/mango310_val.h	245;"	d
UART0_SEL	include/mango310_val.h	230;"	d
UART1_RATIO	include/mango310_val.h	244;"	d
UART1_SEL	include/mango310_val.h	229;"	d
UART2_RATIO	include/mango310_val.h	243;"	d
UART2_SEL	include/mango310_val.h	228;"	d
UART3_RATIO	include/mango310_val.h	242;"	d
UART3_SEL	include/mango310_val.h	227;"	d
UART4_RATIO	include/mango310_val.h	241;"	d
UART4_SEL	include/mango310_val.h	226;"	d
UART5_RATIO	include/mango310_val.h	240;"	d
UART5_SEL	include/mango310_val.h	225;"	d
UART_ERR_MASK	include/s5pv310.h	1512;"	d
UART_IRQ_ERR	include/irqs.h	259;"	d
UART_IRQ_ERR	include/irqs.h	41;"	d
UART_IRQ_ERR	include/irqs.h	514;"	d
UART_IRQ_RXD	include/irqs.h	258;"	d
UART_IRQ_RXD	include/irqs.h	40;"	d
UART_IRQ_RXD	include/irqs.h	513;"	d
UART_IRQ_TXD	include/irqs.h	260;"	d
UART_IRQ_TXD	include/irqs.h	42;"	d
UART_IRQ_TXD	include/irqs.h	515;"	d
UART_UBRDIV_VAL	include/mango310_val.h	258;"	d
UART_UDIVSLOT_VAL	include/mango310_val.h	259;"	d
UBRDIV_OFFSET	include/s5pv310.h	1504;"	d
UCON_OFFSET	include/s5pv310.h	1495;"	d
UDIVSLOT_OFFSET	include/s5pv310.h	1505;"	d
UData	include/hardware.h	15;"	d
UData	include/hardware.h	7;"	d
UERSTAT_OFFSET	include/s5pv310.h	1499;"	d
UFCON_OFFSET	include/s5pv310.h	1496;"	d
UFSTAT_OFFSET	include/s5pv310.h	1500;"	d
UINTM_OFFSET	include/s5pv310.h	1508;"	d
UINTP_OFFSET	include/s5pv310.h	1506;"	d
UINTSP_OFFSET	include/s5pv310.h	1507;"	d
ULCON_OFFSET	include/s5pv310.h	1494;"	d
UMCON_OFFSET	include/s5pv310.h	1497;"	d
UMSTAT_OFFSET	include/s5pv310.h	1501;"	d
URXH_OFFSET	include/s5pv310.h	1503;"	d
USBOTG_LINK_BASE	include/s5pv310.h	1572;"	d
USBOTG_PHY_BASE	include/s5pv310.h	1573;"	d
USB_PHY_CONTROL	include/s5pv310.h	398;"	d
USB_PHY_CONTROL_OFFSET	include/s5pv310.h	258;"	d
UTRSTAT_OFFSET	include/s5pv310.h	1498;"	d
UTRSTAT_RX_READY	include/s5pv310.h	1511;"	d
UTRSTAT_TX_EMPTY	include/s5pv310.h	1510;"	d
UTXH_OFFSET	include/s5pv310.h	1502;"	d
VIC_BASE	include/irqs.h	25;"	d
VPLLSRC_SEL	include/mango310_val.h	173;"	d
VPLL_CON0_OFFSET	include/s5pv310.h	160;"	d
VPLL_CON0_REG	include/s5pv310.h	195;"	d
VPLL_CON0_VAL	include/mango310_val.h	66;"	d
VPLL_CON1_OFFSET	include/s5pv310.h	161;"	d
VPLL_CON1_VAL	include/mango310_val.h	53;"	d
VPLL_CON_OFFSET	include/s5pv310.h	148;"	d
VPLL_K	include/mango310_val.h	52;"	d
VPLL_LOCK_OFFSET	include/s5pv310.h	157;"	d
VPLL_LOCK_VAL	include/mango310_val.h	219;"	d
VPLL_MDIV	include/mango310_val.h	44;"	d
VPLL_MFR	include/mango310_val.h	51;"	d
VPLL_MRR	include/mango310_val.h	50;"	d
VPLL_PDIV	include/mango310_val.h	45;"	d
VPLL_SDIV	include/mango310_val.h	46;"	d
VPLL_SEL_PF	include/mango310_val.h	49;"	d
VPLL_SSCG_EN	include/mango310_val.h	48;"	d
WAKEUP_MASK_OFFSET	include/s5pv310.h	236;"	d
WAKEUP_STAT	include/s5pv310.h	396;"	d
WAKEUP_STAT_OFFSET	include/s5pv310.h	247;"	d
WAKEUP_STAT_REG	include/s5pv310.h	342;"	d
WTCNT_OFFSET	include/s5pv310.h	1465;"	d
WTCNT_REG	include/s5pv310.h	1469;"	d
WTCON	include/a9RegAddr.h	26;"	d
WTCON	include/config.h	5;"	d
WTCON_OFFSET	include/s5pv310.h	1463;"	d
WTCON_REG	include/s5pv310.h	1467;"	d
WTDAT_OFFSET	include/s5pv310.h	1464;"	d
WTDAT_REG	include/s5pv310.h	1468;"	d
_ADDRESSOF	include/stdarg.h	8;"	d
_ARCH_HARDWARE_H_	include/hardware.h	2;"	d
_INTSIZEOF	include/stdarg.h	9;"	d
_STDARG_H_	include/stdarg.h	2;"	d
_VAL_SMDKC210_H	include/mango310_val.h	2;"	d
_VSPRINTF_H_	include/vsprintf.h	2;"	d
__ARM_CORTEXA9_H__	include/a9RegAddr.h	2;"	d
__ASM_ARCH_IRQS_H	include/irqs.h	14;"	d
__ASSEMBLY__	arch/dev_init.S	/^#define __ASSEMBLY__$/;"	d
__ASSEMBLY__	arch/startup.S	/^#define __ASSEMBLY__$/;"	d
__CONFIG_H	include/config.h	2;"	d
__INTERRUPT_H__	include/interrupt.h	2;"	d
__KERNEL_H__	include/kernel.h	2;"	d
__REG	include/hardware.h	17;"	d
__REG	include/hardware.h	9;"	d
__REG2	include/hardware.h	13;"	d
__REG2	include/hardware.h	21;"	d
__REGb	include/hardware.h	12;"	d
__REGb	include/hardware.h	20;"	d
__REGl	include/hardware.h	10;"	d
__REGl	include/hardware.h	18;"	d
__REGw	include/hardware.h	11;"	d
__REGw	include/hardware.h	19;"	d
__S5PV310_H__	include/s5pv310.h	29;"	d
__SCHEDULER_H__	include/scheduler.h	3;"	d
__TASK_H__	include/task.h	2;"	d
__TEST_H__	include/test.h	2;"	d
__TIMER_H__	include/timer.h	2;"	d
__sizes_h	include/sizes.h	24;"	d
args	include/task.h	/^	void *args;$/;"	m	struct:STask
asm_init_bss	arch/startup.S	/^asm_init_bss:$/;"	l
asm_init_clock	arch/startup.S	/^asm_init_clock:$/;"	l
asm_init_cpu	arch/startup.S	/^asm_init_cpu:$/;"	l
asm_init_execption_vector	arch/startup.S	/^asm_init_execption_vector:$/;"	l
asm_init_memory	arch/startup.S	/^asm_init_memory:$/;"	l
asm_init_stack	arch/startup.S	/^asm_init_stack:$/;"	l
asm_init_uart	arch/startup.S	/^asm_init_uart:$/;"	l
asm_init_wdt	arch/startup.S	/^asm_init_wdt:$/;"	l
cpsr	include/scheduler.h	/^	unsigned int cpsr;$/;"	m	struct:SContextFrame
current_task	kernel/scheduler.c	/^struct STask *current_task = &idle_task;$/;"	v	typeref:struct:STask
delay	kernel/lib.c	/^void delay(unsigned int cnt) {$/;"	f
enable_interrupts	kernel/interrupt.c	/^void enable_interrupts(void)$/;"	f
except_vec_end	arch/startup.S	/^except_vec_end:$/;"	l
except_vec_start	arch/startup.S	/^except_vec_start:     $/;"	l
exception_stack	kernel/interrupt.c	/^unsigned char exception_stack[CONFIG_EXCEPT_STACK_SIZE];$/;"	v
fTCFG0_DZONE	include/s5pv310.h	1540;"	d
fTCFG0_PRE0	include/s5pv310.h	1542;"	d
fTCFG0_PRE1	include/s5pv310.h	1541;"	d
fTCFG1_MUX4	include/s5pv310.h	1543;"	d
ffmt	kernel/lib.c	/^static int ffmt(char *buf, const char *fmt, va_list args) {$/;"	f	file:
get_pc	arch/dev_init.S	/^get_pc:$/;"	l
high_prio	kernel/scheduler.c	/^unsigned char high_prio;$/;"	v
id	include/task.h	/^	unsigned int id;$/;"	m	struct:STask
idle_count	kernel/main.c	/^unsigned int idle_count;$/;"	v
idle_stack	kernel/task.c	/^unsigned char idle_stack[CONFIG_TASK_STACK_SIZE];$/;"	v
idle_task	kernel/task.c	/^struct STask idle_task;$/;"	v	typeref:struct:STask
init_stack	kernel/task.c	/^unsigned char init_stack[CONFIG_TASK_STACK_SIZE];$/;"	v
init_task	kernel/task.c	/^struct STask init_task;$/;"	v	typeref:struct:STask
irq_handler	kernel/interrupt.c	/^void irq_handler(unsigned int my_cpsr)$/;"	f
kernel_main	kernel/main.c	/^int kernel_main(void) {$/;"	f
low_prio	kernel/scheduler.c	/^unsigned char low_prio[32];$/;"	v
lr	include/scheduler.h	/^	unsigned int lr;$/;"	m	struct:SContextFrame
mid_prio	kernel/scheduler.c	/^unsigned char mid_prio[4];$/;"	v
next	include/scheduler.h	/^	struct STask *next;$/;"	m	struct:STaskQ	typeref:struct:STaskQ::STask
next	include/task.h	/^	struct STask *next;$/;"	m	struct:STask	typeref:struct:STask::STask
oINTMOD	include/s5pv310.h	1451;"	d
oINTMSK	include/s5pv310.h	1453;"	d
oINTSUBMSK	include/s5pv310.h	1454;"	d
oINTUNMSK	include/s5pv310.h	1452;"	d
oVECTADDR	include/s5pv310.h	1455;"	d
pc	include/scheduler.h	/^	unsigned int pc;$/;"	m	struct:SContextFrame
prev	include/scheduler.h	/^	struct STask *prev;$/;"	m	struct:STaskQ	typeref:struct:STaskQ::STask
prev	include/task.h	/^	struct STask *prev;$/;"	m	struct:STask	typeref:struct:STask::STask
printf	kernel/lib.c	/^void printf(const char *fmt, ...) {$/;"	f
prio	include/task.h	/^	unsigned int prio;$/;"	m	struct:STask
prio_map	kernel/scheduler.c	/^unsigned int prio_map[256]=$/;"	v
putchar	kernel/lib.c	/^inline void putchar(char ch) {$/;"	f
puts	kernel/lib.c	/^inline void puts(const char *str) {$/;"	f
r0	include/scheduler.h	/^	unsigned int r0;$/;"	m	struct:SContextFrame
r1	include/scheduler.h	/^	unsigned int r1;$/;"	m	struct:SContextFrame
r10	include/scheduler.h	/^	unsigned int r10;$/;"	m	struct:SContextFrame
r11	include/scheduler.h	/^	unsigned int r11;$/;"	m	struct:SContextFrame
r12	include/scheduler.h	/^	unsigned int r12;$/;"	m	struct:SContextFrame
r2	include/scheduler.h	/^	unsigned int r2;$/;"	m	struct:SContextFrame
r3	include/scheduler.h	/^	unsigned int r3;$/;"	m	struct:SContextFrame
r4	include/scheduler.h	/^	unsigned int r4;$/;"	m	struct:SContextFrame
r5	include/scheduler.h	/^	unsigned int r5;$/;"	m	struct:SContextFrame
r6	include/scheduler.h	/^	unsigned int r6;$/;"	m	struct:SContextFrame
r7	include/scheduler.h	/^	unsigned int r7;$/;"	m	struct:SContextFrame
r8	include/scheduler.h	/^	unsigned int r8;$/;"	m	struct:SContextFrame
r9	include/scheduler.h	/^	unsigned int r9;$/;"	m	struct:SContextFrame
raise	kernel/lib.c	/^void raise(void) {$/;"	f
readyQ	kernel/scheduler.c	/^struct STaskQ readyQ[CONFIG_MAX_PRIORITY];$/;"	v	typeref:struct:STaskQ
reset	arch/startup.S	/^reset:$/;"	l
secure_irq	arch/startup.S	/^secure_irq:$/;"	l
set_pll	include/mango310_val.h	61;"	d
set_reg	kernel/test.c	/^void set_reg(unsigned int addr, unsigned int data)$/;"	f
sprintf	kernel/lib.c	/^int sprintf(char *buf, const char *fmt, ...) {$/;"	f
stack_addr	include/task.h	/^	unsigned char *stack_addr;$/;"	m	struct:STask
stack_pointer	include/task.h	/^	unsigned char *stack_pointer;$/;"	m	struct:STask
stack_size	include/task.h	/^	unsigned int stack_size;$/;"	m	struct:STask
state	include/task.h	/^	unsigned int state;$/;"	m	struct:STask
system_tick	kernel/timer.c	/^unsigned int system_tick = 0;$/;"	v
task0	kernel/test.c	/^struct STask task0,task1,task2;$/;"	v	typeref:struct:STask
task0_stack	kernel/test.c	/^unsigned char task0_stack[2048],$/;"	v
task1	kernel/test.c	/^struct STask task0,task1,task2;$/;"	v	typeref:struct:
task1_stack	kernel/test.c	/^			  task1_stack[2048],$/;"	v
task2	kernel/test.c	/^struct STask task0,task1,task2;$/;"	v	typeref:struct:
task2_stack	kernel/test.c	/^			  task2_stack[2048];$/;"	v
time_quantum	include/task.h	/^	unsigned int time_quantum;$/;"	m	struct:STask
uart_putc	arch/dev_init.S	/^uart_putc:$/;"	l
va_arg	include/stdarg.h	12;"	d
va_end	include/stdarg.h	13;"	d
va_list	include/stdarg.h	/^typedef char			*va_list;$/;"	t
va_start	include/stdarg.h	11;"	d
vsprintf	kernel/lib.c	/^int vsprintf(char *buf, const char *fmt, va_list args) {$/;"	f
