{"name":"fde_i2c_lab0_v2","file_lists":[{"name":"lab0_v2_gate.v","path":"E:\\FDU\\FPGA Course\\I2C Project\\fde_i2c_lab0_v2\\lab0_v2_gate.v","type":"verilog"},{"name":"fde_i2c_lab0_v2_cons.xml","path":"E:\\FDU\\FPGA Course\\I2C Project\\fde_i2c_lab0_v2\\fde_i2c_lab0_v2_cons.xml","type":"constraint"}],"target_device":"FDP3P7","settings":{"route":{"mode":"Direct Search"},"place":{"mode":"Timing Driven"}}}