\subsection{arch Architecture Reference}
\label{classunpack__64__to__48_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{d9/d5f/classunpack__64__to__48_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+482}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+483}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+484}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+485}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+486}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf word128\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+1\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data128\+\_\+out\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data128\+\_\+out\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data64\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 32} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.



\subsubsection{Member Function Documentation}
\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+482@{P\+R\+O\+C\+E\+S\+S\+\_\+482}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+482@{P\+R\+O\+C\+E\+S\+S\+\_\+482}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+482reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+482(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__48_1_1arch_adb84ad201913c677a9a0fc2ea3a8e54a}


Definition at line {\bf 53} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+483@{P\+R\+O\+C\+E\+S\+S\+\_\+483}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+483@{P\+R\+O\+C\+E\+S\+S\+\_\+483}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+483clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+483(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__48_1_1arch_a4786c0d83f1880718fb53b51f9d18adb}


Definition at line {\bf 69} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+484@{P\+R\+O\+C\+E\+S\+S\+\_\+484}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+484@{P\+R\+O\+C\+E\+S\+S\+\_\+484}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+484reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+484(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__48_1_1arch_af6195167d635ddb260a7ca64bb3914fd}


Definition at line {\bf 90} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+485@{P\+R\+O\+C\+E\+S\+S\+\_\+485}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+485@{P\+R\+O\+C\+E\+S\+S\+\_\+485}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+485reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+485(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__48_1_1arch_a4b4bc90b80adbc9bf8fc6577994de1b5}


Definition at line {\bf 113} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+486@{P\+R\+O\+C\+E\+S\+S\+\_\+486}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+486@{P\+R\+O\+C\+E\+S\+S\+\_\+486}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+486reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+486(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__48_1_1arch_aa9693c700af2353918b014061eaec0c3}


Definition at line {\bf 145} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.



\subsubsection{Member Data Documentation}
\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!data128\+\_\+out\+\_\+mux@{data128\+\_\+out\+\_\+mux}}
\index{data128\+\_\+out\+\_\+mux@{data128\+\_\+out\+\_\+mux}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{data128\+\_\+out\+\_\+mux}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data128\+\_\+out\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__48_1_1arch_a870bea5c20fb15ebcc1cea4ccf0845f5}


Definition at line {\bf 40} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!data128\+\_\+out\+\_\+reg@{data128\+\_\+out\+\_\+reg}}
\index{data128\+\_\+out\+\_\+reg@{data128\+\_\+out\+\_\+reg}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{data128\+\_\+out\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data128\+\_\+out\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__48_1_1arch_aebad0ff61588c776c9df2fbac9fb5a70}


Definition at line {\bf 41} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!data64\+\_\+in\+\_\+reg@{data64\+\_\+in\+\_\+reg}}
\index{data64\+\_\+in\+\_\+reg@{data64\+\_\+in\+\_\+reg}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{data64\+\_\+in\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data64\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__48_1_1arch_a90eca475156f2595c0689db123e05b9b}


Definition at line {\bf 45} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!data\+\_\+out\+\_\+valid\+\_\+reg@{data\+\_\+out\+\_\+valid\+\_\+reg}}
\index{data\+\_\+out\+\_\+valid\+\_\+reg@{data\+\_\+out\+\_\+valid\+\_\+reg}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{data\+\_\+out\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__48_1_1arch_aa772e9f9b76e61efaa6a66b0908d429c}


Definition at line {\bf 42} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!word128\+\_\+0@{word128\+\_\+0}}
\index{word128\+\_\+0@{word128\+\_\+0}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{word128\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__48_1_1arch_a8f63992d31878f55d3c3d55618cfcb2d}


Definition at line {\bf 34} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!word128\+\_\+0\+\_\+valid@{word128\+\_\+0\+\_\+valid}}
\index{word128\+\_\+0\+\_\+valid@{word128\+\_\+0\+\_\+valid}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{word128\+\_\+0\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__48_1_1arch_a5dbba88a3e67cbf28137460527ffbacb}


Definition at line {\bf 37} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!word128\+\_\+1@{word128\+\_\+1}}
\index{word128\+\_\+1@{word128\+\_\+1}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{word128\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__48_1_1arch_a0a02fb8d7aa0a8de440e4ffb6c6e1b3e}


Definition at line {\bf 35} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!word128\+\_\+1\+\_\+valid@{word128\+\_\+1\+\_\+valid}}
\index{word128\+\_\+1\+\_\+valid@{word128\+\_\+1\+\_\+valid}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{word128\+\_\+1\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+1\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__48_1_1arch_aba3015e529e28bc82345d415dd02572e}


Definition at line {\bf 38} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}!wr\+\_\+cnt@{wr\+\_\+cnt}}
\index{wr\+\_\+cnt@{wr\+\_\+cnt}!unpack\+\_\+64\+\_\+to\+\_\+48\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+48\+::arch}}
\paragraph[{wr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__48_1_1arch_ae210ddb2ea4c7747db001754329a24fc}


Definition at line {\bf 44} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/bit\+\_\+unpack/synth/{\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}\end{DoxyCompactItemize}
