// Seed: 20885654
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    output wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6
);
  wire id_8;
  assign id_3 = id_6;
endmodule
module module_1 (
    input  wand  id_0,
    id_3,
    output uwire id_1
);
  supply0 id_4, id_5;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
  assign id_5 = id_4 ? -1 && ~id_0 <-> -1'b0 : -1'b0;
  tri1 id_7, id_8 = (id_0);
endmodule
