## K14.2 Alphabetical index of AArch64 registers and System instructions

This section is an index of AArch64 registers and System instructions in alphabetical order.

Table K14-9 Alphabetical index of AArch64 Registers

| Register        | Description, see                                               |
|-----------------|----------------------------------------------------------------|
| ACCDATA_EL1     | Accelerator Data                                               |
| ACTLR_EL1       | Auxiliary Control Register (EL1)                               |
| ACTLR_EL2       | Auxiliary Control Register (EL2)                               |
| ACTLR_EL3       | Auxiliary Control Register (EL3)                               |
| ACTLRMASK_EL1   | Auxiliary Control Masking Register (EL1)                       |
| ACTLRMASK_EL2   | Auxiliary Control Masking Register (EL2)                       |
| AFSR0_EL1       | Auxiliary Fault Status Register 0 (EL1)                        |
| AFSR0_EL2       | Auxiliary Fault Status Register 0 (EL2)                        |
| AFSR0_EL3       | Auxiliary Fault Status Register 0 (EL3)                        |
| AFSR1_EL1       | Auxiliary Fault Status Register 1 (EL1)                        |
| AFSR1_EL2       | Auxiliary Fault Status Register 1 (EL2)                        |
| AFSR1_EL3       | Auxiliary Fault Status Register 1 (EL3)                        |
| AIDR_EL1        | Auxiliary ID Register                                          |
| ALLINT          | All Interrupt Mask Bit                                         |
| AMAIR2_EL1      | Extended Auxiliary Memory Attribute Indirection Register (EL1) |
| AMAIR2_EL2      | Extended Auxiliary Memory Attribute Indirection Register (EL2) |
| AMAIR2_EL3      | Extended Auxiliary Memory Attribute Indirection Register (EL3) |
| AMAIR_EL1       | Auxiliary Memory Attribute Indirection Register (EL1)          |
| AMAIR_EL2       | Auxiliary Memory Attribute Indirection Register (EL2)          |
| AMAIR_EL3       | Auxiliary Memory Attribute Indirection Register (EL3)          |
| AMCFGR_EL0      | Activity Monitors Configuration Register                       |
| AMCG1IDR_EL0    | Activity Monitors Counter Group 1 Identification Register      |
| AMCGCR_EL0      | Activity Monitors Counter Group Configuration Register         |
| AMCNTENCLR0_EL0 | Activity Monitors Count Enable Clear Register 0                |
| AMCNTENCLR1_EL0 | Activity Monitors Count Enable Clear Register 1                |
| AMCNTENSET0_EL0 | Activity Monitors Count Enable Set Register 0                  |
| AMCNTENSET1_EL0 | Activity Monitors Count Enable Set Register 1                  |
| AMCR_EL0        | Activity Monitors Control Register                             |
| AMUSERENR_EL0   | Activity Monitors User Enable Register                         |
| APAS            | Associate PA space                                             |
| APDAKeyHi_EL1   | Pointer Authentication Key Afor Data (bits[127:64])            |
| APDAKeyLo_EL1   | Pointer Authentication Key Afor Data (bits[63:0])              |
| APDBKeyHi_EL1   | Pointer Authentication Key Bfor Data (bits[127:64])            |
| APDBKeyLo_EL1   | Pointer Authentication Key Bfor Data (bits[63:0])              |

| Register      | Description, see                                           |
|---------------|------------------------------------------------------------|
| APGAKeyHi_EL1 | Pointer Authentication Key Afor Code (bits[127:64])        |
| APGAKeyLo_EL1 | Pointer Authentication Key Afor Code (bits[63:0])          |
| APIAKeyHi_EL1 | Pointer Authentication Key Afor Instruction (bits[127:64]) |
| APIAKeyLo_EL1 | Pointer Authentication Key Afor Instruction (bits[63:0])   |
| APIBKeyHi_EL1 | Pointer Authentication Key Bfor Instruction (bits[127:64]) |
| APIBKeyLo_EL1 | Pointer Authentication Key Bfor Instruction (bits[63:0])   |
| AT S12E0R     | Address Translate Stages 1 and 2 EL0 Read                  |
| AT S12E0W     | Address Translate Stages 1 and 2 EL0 Write                 |
| AT S12E1R     | Address Translate Stages 1 and 2 EL1 Read                  |
| AT S12E1W     | Address Translate Stages 1 and 2 EL1 Write                 |
| AT S1E0R      | Address Translate Stage 1 EL0 Read                         |
| AT S1E0W      | Address Translate Stage 1 EL0 Write                        |
| AT S1E1A      | Address Translate Stage 1 EL1 Without Permission checks    |
| AT S1E1R      | Address Translate Stage 1 EL1 Read                         |
| AT S1E1RP     | Address Translate Stage 1 EL1 Read PAN                     |
| AT S1E1W      | Address Translate Stage 1 EL1 Write                        |
| AT S1E1WP     | Address Translate Stage 1 EL1 Write PAN                    |
| AT S1E2A      | Address Translate Stage 1 EL2 Without Permission checks    |
| AT S1E2R      | Address Translate Stage 1 EL2 Read                         |
| AT S1E2W      | Address Translate Stage 1 EL2 Write                        |
| AT S1E3A      | Address Translate Stage 1 EL3 Without Permission checks    |
| AT S1E3R      | Address Translate Stage 1 EL3 Read                         |
| AT S1E3W      | Address Translate Stage 1 EL3 Write                        |
| BRBIALL       | Invalidate the Branch Record Buffer                        |
| BRBINJ        | Branch Record Injection into the Branch Record Buffer      |
| BRBCR_EL1     | Branch Record Buffer Control Register (EL1)                |
| BRBCR_EL2     | Branch Record Buffer Control Register (EL2)                |
| BRBFCR_EL1    | Branch Record Buffer Function Control Register             |
| BRBIDR0_EL1   | Branch Record Buffer ID0 Register                          |
| BRBINFINJ_EL1 | Branch Record Buffer Information Injection Register        |
| BRBSRCINJ_EL1 | Branch Record Buffer Source Address Injection Register     |
| BRBTGTINJ_EL1 | Branch Record Buffer Target Address Injection Register     |
| BRBTS_EL1     | Branch Record Buffer Timestamp Register                    |
| CCSIDR2_EL1   | Current Cache Size ID Register 2                           |
| CCSIDR_EL1    | Current Cache Size ID Register                             |
| CFPRCTX       | Control Flow Prediction Restriction by Context             |
| CLIDR_EL1     | Cache Level ID Register                                    |
| CNTFRQ_EL0    | Counter-timer Frequency Register                           |
| CNTHCTL_EL2   | Counter-timer Hypervisor Control Register                  |
| CNTHP_CTL_EL2 | Counter-timer Hypervisor Physical Timer Control Register   |

| Register        | Description, see                                                |
|-----------------|-----------------------------------------------------------------|
| CNTHP_CVAL_EL2  | Counter-timer Physical Timer CompareValue Register (EL2)        |
| CNTHP_TVAL_EL2  | Counter-timer Physical Timer TimerValue Register (EL2)          |
| CNTHPS_CTL_EL2  | Counter-timer Secure Physical Timer Control Register (EL2)      |
| CNTHPS_CVAL_EL2 | Counter-timer Secure Physical Timer CompareValue Register (EL2) |
| CNTHPS_TVAL_EL2 | Counter-timer Secure Physical Timer TimerValue Register (EL2)   |
| CNTHV_CTL_EL2   | Counter-timer Virtual Timer Control Register (EL2)              |
| CNTHV_CVAL_EL2  | Counter-timer Virtual Timer CompareValue Register (EL2)         |
| CNTHV_TVAL_EL2  | Counter-timer Virtual Timer TimerValue Register (EL2)           |
| CNTHVS_CTL_EL2  | Counter-timer Secure Virtual Timer Control Register (EL2)       |
| CNTHVS_CVAL_EL2 | Counter-timer Secure Virtual Timer CompareValue Register (EL2)  |
| CNTHVS_TVAL_EL2 | Counter-timer Secure Virtual Timer TimerValue Register (EL2)    |
| CNTKCTL_EL1     | Counter-timer Kernel Control Register                           |
| CNTP_CTL_EL0    | Counter-timer Physical Timer Control Register                   |
| CNTP_CVAL_EL0   | Counter-timer Physical Timer CompareValue Register              |
| CNTP_TVAL_EL0   | Counter-timer Physical Timer TimerValue Register                |
| CNTPCT_EL0      | Counter-timer Physical Count Register                           |
| CNTPCTSS_EL0    | Counter-timer Self-Synchronized Physical Count Register         |
| CNTPOFF_EL2     | Counter-timer Physical Offset Register                          |
| CNTPS_CTL_EL1   | Counter-timer Physical Secure Timer Control Register            |
| CNTPS_CVAL_EL1  | Counter-timer Physical Secure Timer CompareValue Register       |
| CNTPS_TVAL_EL1  | Counter-timer Physical Secure Timer TimerValue Register         |
| CNTV_CTL_EL0    | Counter-timer Virtual Timer Control Register                    |
| CNTV_CVAL_EL0   | Counter-timer Virtual Timer CompareValue Register               |
| CNTV_TVAL_EL0   | Counter-timer Virtual Timer TimerValue Register                 |
| CNTVCT_EL0      | Counter-timer Virtual Count Register                            |
| CNTVCTSS_EL0    | Counter-timer Self-Synchronized Virtual Count Register          |
| CNTVOFF_EL2     | Counter-timer Virtual Offset Register                           |
| CONTEXTIDR_EL1  | Context ID Register (EL1)                                       |
| CONTEXTIDR_EL2  | Context ID Register (EL2)                                       |
| COSPRCTX        | Clear Other Speculative Prediction Restriction by Context       |
| CPACR_EL1       | Architectural Feature Access Control Register                   |
| CPACRMASK_EL1   | Architectural Feature Access Control Masking Register           |
| CPPRCTX         | Cache Prefetch Prediction Restriction by Context                |
| CPTR_EL2        | Architectural Feature Trap Register (EL2)                       |
| CPTR_EL3        | Architectural Feature Trap Register (EL3)                       |
| CPTRMASK_EL2    | Architectural Feature Trap Masking Register                     |
| CSSELR_EL1      | Cache Size Selection Register                                   |
| CTR_EL0         | Cache Type Register                                             |
| CurrentEL       | Current Exception Level                                         |
| DACR32_EL2      | Domain Access Control Register                                  |

| Register          | Description, see                                                            |
|-------------------|-----------------------------------------------------------------------------|
| DAIF              | Interrupt Mask Bits                                                         |
| DBGAUTHSTATUS_EL1 | Debug Authentication Status Register                                        |
| DBGCLAIMCLR_EL1   | Debug CLAIM Tag Clear Register                                              |
| DBGCLAIMSET_EL1   | Debug CLAIM Tag Set Register                                                |
| DBGDTR_EL0        | Debug Data Transfer Register, half-duplex                                   |
| DBGDTRRX_EL0      | Debug Data Transfer Register, Receive                                       |
| DBGDTRTX_EL0      | Debug Data Transfer Register, Transmit                                      |
| DBGPRCR_EL1       | Debug Power Control Register                                                |
| DBGVCR32_EL2      | Debug Vector Catch Register                                                 |
| DCCGDSW           | Clean of Data and Allocation Tags by Set-Way                                |
| DCCGDVAC          | Clean of Data and Allocation Tags by VA to PoC                              |
| DCCGDVADP         | Clean of Data and Allocation Tags by VA to PoDP                             |
| DCCGDVAOC         | Clean of Data and Allocation Tags by VA to Outer Cache level                |
| DCCGDVAP          | Clean of Data and Allocation Tags by VA to PoP                              |
| DCCGSW            | Clean of Allocation Tags by Set-Way                                         |
| DCCGVAC           | Clean of Allocation Tags by VA to PoC                                       |
| DCCGVADP          | Clean of Allocation Tags by VA to PoDP                                      |
| DCCGVAP           | Clean of Allocation Tags by VA to PoP                                       |
| DCCIGDPAE         | Clean and invalidate of data and allocation tags by PA to PoE               |
| DCCIGDPAPA        | Clean and Invalidate of Data and Allocation Tags by PA to PoPA              |
| DCCIGDSW          | Clean and Invalidate of Data and Allocation Tags by Set-Way                 |
| DCCIGDVAC         | Clean and Invalidate of Data and Allocation Tags by VA to PoC               |
| DCCIGDVAOC        | Clean and Invalidate of Data and Allocation Tags by VA to Outer Cache level |
| DCCIGDVAPS        | Clean and Invalidate of Data and Allocation Tags by VA to PoPS              |
| DCCIGSW           | Clean and Invalidate of Allocation Tags by Set-Way                          |
| DCCIGVAC          | Clean and Invalidate of Allocation Tags by VA to PoC                        |
| DCCIPAE           | Data or unified Cache line Clean and Invalidate by PA to PoE                |
| DCCIPAPA          | Data or unified Cache line Clean and Invalidate by PA to PoPA               |
| DCCISW            | Data or unified Cache line Clean and Invalidate by Set-Way                  |
| DCCIVAC           | Data or unified Cache line Clean and Invalidate by VA to PoC                |
| DCCIVAOC          | Data or unified Cache line Clean and Invalidate by VA to Outer Cache level  |
| DCCIVAPS          | Clean and Invalidate of Data by VA to PoPS                                  |
| DCCSW             | Data or unified Cache line Clean by Set-Way                                 |
| DCCVAC            | Data or unified Cache line Clean by VA to PoC                               |
| DCCVADP           | Data or unified Cache line Clean by VA to PoDP                              |
| DCCVAOC           | Data or unified Cache line Clean by VA to Outer Cache level                 |
| DCCVAP            | Data or unified Cache line Clean by VA to PoP                               |
| DCCVAU            | Data or unified Cache line Clean by VA to PoU                               |
| DCGVA             | Data Cache set Allocation Tag by VA                                         |

| Register      | Description, see                                    |
|---------------|-----------------------------------------------------|
| DCGZVA        | Data Cache set Allocation Tags and Zero by VA       |
| DCIGDSW       | Invalidate of Data and Allocation Tags by Set-Way   |
| DCIGDVAC      | Invalidate of Data and Allocation Tags by VA to PoC |
| DCIGSW        | Invalidate of Allocation Tags by Set-Way            |
| DCIGVAC       | Invalidate of Allocation Tags by VA to PoC          |
| DCISW         | Data or unified Cache line Invalidate by Set-Way    |
| DCIVAC        | Data or unified Cache line Invalidate by VA to PoC  |
| DCZVA         | Data Cache Zero by VA                               |
| DCZID_EL0     | Data Cache Zero ID Register                         |
| DISR_EL1      | Deferred Interrupt Status Register                  |
| DIT           | Data Independent Timing                             |
| DLR_EL0       | Debug Link Register                                 |
| DSPSR_EL0     | Debug Saved Program Status Register                 |
| DVPRCTX       | Data Value Prediction Restriction by Context        |
| ELR_EL1       | Exception Link Register (EL1)                       |
| ELR_EL2       | Exception Link Register (EL2)                       |
| ELR_EL3       | Exception Link Register (EL3)                       |
| ERRIDR_EL1    | Error Record ID Register                            |
| ERRSELR_EL1   | Error Record Select Register                        |
| ERXADDR_EL1   | Selected Error Record Address Register              |
| ERXCTLR_EL1   | Selected Error Record Control Register              |
| ERXFR_EL1     | Selected Error Record Feature Register              |
| ERXGSR_EL1    | Selected Error Record Group Status Register         |
| ERXMISC0_EL1  | Selected Error Record Miscellaneous Register 0      |
| ERXMISC1_EL1  | Selected Error Record Miscellaneous Register 1      |
| ERXMISC2_EL1  | Selected Error Record Miscellaneous Register 2      |
| ERXMISC3_EL1  | Selected Error Record Miscellaneous Register 3      |
| ERXPFGCDN_EL1 | Selected Pseudo-fault Generation Countdown Register |
| ERXPFGCTL_EL1 | Selected Pseudo-fault Generation Control Register   |
| ERXPFGF_EL1   | Selected Pseudo-fault Generation Feature Register   |
| ERXSTATUS_EL1 | Selected Error Record Primary Status Register       |
| ESR_EL1       | Exception Syndrome Register (EL1)                   |
| ESR_EL2       | Exception Syndrome Register (EL2)                   |
| ESR_EL3       | Exception Syndrome Register (EL3)                   |
| FAR_EL1       | Fault Address Register (EL1)                        |
| FAR_EL2       | Fault Address Register (EL2)                        |
| FAR_EL3       | Fault Address Register (EL3)                        |
| FGWTE3_EL3    | Fine-Grained Write Traps EL3                        |
| FPCR          | Floating-point Control Register                     |
| FPEXC32_EL2   | Floating-Point Exception Control Register           |

| Register       | Description, see                                                |
|----------------|-----------------------------------------------------------------|
| FPMR           | Floating-point Mode Register                                    |
| FPSR           | Floating-point Status Register                                  |
| GCR_EL1        | Tag Control Register.                                           |
| GCSCR_EL1      | Guarded Control Stack Control Register (EL1)                    |
| GCSCR_EL2      | Guarded Control Stack Control Register (EL2)                    |
| GCSCR_EL3      | Guarded Control Stack Control Register (EL3)                    |
| GCSCRE0_EL1    | Guarded Control Stack Control Register (EL0)                    |
| GCSPOPCX       | Guarded Control Stack Pop and Compare exception return record   |
| GCSPOPM        | Guarded Control Stack Pop                                       |
| GCSPOPX        | Guarded Control Stack Pop exception return record               |
| GCSPR_EL0      | Guarded Control Stack Pointer Register (EL0)                    |
| GCSPR_EL1      | Guarded Control Stack Pointer Register (EL1)                    |
| GCSPR_EL2      | Guarded Control Stack Pointer Register (EL2)                    |
| GCSPR_EL3      | Guarded Control Stack Pointer Register (EL3)                    |
| GCSPUSHM       | Guarded Control Stack Push                                      |
| GCSPUSHX       | Guarded Control Stack Push exception return record              |
| GCSSS1         | Guarded Control Stack Switch Stack 1                            |
| GCSSS2         | Guarded Control Stack Switch Stack 2                            |
| GMID_EL1       | Multiple tag transfer ID Register                               |
| GPCBW_EL3      | Granule Protection Check Bypass Window Register (EL3)           |
| GPCCR_EL3      | Granule Protection Check Control Register (EL3)                 |
| GPTBR_EL3      | Granule Protection Table Base Register                          |
| HACDBSBR_EL2   | Hardware Accelerator for Cleaning Dirty State Base Register     |
| HACDBSCONS_EL2 | Hardware Accelerator for Cleaning Dirty State Consumer Register |
| HACR_EL2       | Hypervisor Auxiliary Control Register                           |
| HAFGRTR_EL2    | Hypervisor Activity Monitors Fine-Grained Read Trap Register    |
| HCR_EL2        | Hypervisor Configuration Register                               |
| HCRX_EL2       | Extended Hypervisor Configuration Register                      |
| HDBSSBR_EL2    | Hardware Dirty State Tracking Structure Base Register           |
| HDBSSPROD_EL2  | Hardware Dirty State Tracking Structure Producer Register       |
| HDFGRTR2_EL2   | Hypervisor Debug Fine-Grained Read Trap Register 2              |
| HDFGRTR_EL2    | Hypervisor Debug Fine-Grained Read Trap Register                |
| HDFGWTR2_EL2   | Hypervisor Debug Fine-Grained Write Trap Register 2             |
| HDFGWTR_EL2    | Hypervisor Debug Fine-Grained Write Trap Register               |
| HFGITR2_EL2    | Hypervisor Fine-Grained Instruction Trap Register 2             |
| HFGITR_EL2     | Hypervisor Fine-Grained Instruction Trap Register               |
| HFGRTR2_EL2    | Hypervisor Fine-Grained Read Trap Register 2                    |
| HFGRTR_EL2     | Hypervisor Fine-Grained Read Trap Register                      |
| HFGWTR2_EL2    | Hypervisor Fine-Grained Write Trap Register 2                   |
| HFGWTR_EL2     | Hypervisor Fine-Grained Write Trap Register                     |

| Register        | Description, see                                                         |
|-----------------|--------------------------------------------------------------------------|
| HPFAR_EL2       | Hypervisor IPA Fault Address Register                                    |
| HSTR_EL2        | Hypervisor System Trap Register                                          |
| IC IALLU        | Instruction Cache Invalidate All to PoU                                  |
| IC IALLUIS      | Instruction Cache Invalidate All to PoU, Inner Shareable                 |
| IC IVAU         | Instruction Cache line Invalidate by VA to PoU                           |
| ICC_ASGI1R_EL1  | Interrupt Controller Alias Software Generated Interrupt Group 1 Register |
| ICC_BPR0_EL1    | Interrupt Controller Binary Point Register 0                             |
| ICC_BPR1_EL1    | Interrupt Controller Binary Point Register 1                             |
| ICC_CTLR_EL1    | Interrupt Controller Control Register (EL1)                              |
| ICC_CTLR_EL3    | Interrupt Controller Control Register (EL3)                              |
| ICC_DIR_EL1     | Interrupt Controller Deactivate Interrupt Register                       |
| ICC_EOIR0_EL1   | Interrupt Controller End Of Interrupt Register 0                         |
| ICC_EOIR1_EL1   | Interrupt Controller End Of Interrupt Register 1                         |
| ICC_HPPIR0_EL1  | Interrupt Controller Highest Priority Pending Interrupt Register 0       |
| ICC_HPPIR1_EL1  | Interrupt Controller Highest Priority Pending Interrupt Register 1       |
| ICC_IAR0_EL1    | Interrupt Controller Interrupt Acknowledge Register 0                    |
| ICC_IAR1_EL1    | Interrupt Controller Interrupt Acknowledge Register 1                    |
| ICC_IGRPEN0_EL1 | Interrupt Controller Interrupt Group 0 Enable Register                   |
| ICC_IGRPEN1_EL1 | Interrupt Controller Interrupt Group 1 Enable Register                   |
| ICC_IGRPEN1_EL3 | Interrupt Controller Interrupt Group 1 Enable Register (EL3)             |
| ICC_NMIAR1_EL1  | Interrupt Controller Non-maskable Interrupt Acknowledge Register         |
| ICC_PMR_EL1     | Interrupt Controller Interrupt Priority Mask Register                    |
| ICC_RPR_EL1     | Interrupt Controller Running Priority Register                           |
| ICC_SGI0R_EL1   | Interrupt Controller Software Generated Interrupt Group 0 Register       |
| ICC_SGI1R_EL1   | Interrupt Controller Software Generated Interrupt Group 1 Register       |
| ICC_SRE_EL1     | Interrupt Controller System Register Enable Register (EL1)               |
| ICC_SRE_EL2     | Interrupt Controller System Register Enable Register (EL2)               |
| ICC_SRE_EL3     | Interrupt Controller System Register Enable Register (EL3)               |
| ICH_EISR_EL2    | Interrupt Controller End of Interrupt Status Register                    |
| ICH_ELRSR_EL2   | Interrupt Controller Empty List Register Status Register                 |
| ICH_HCR_EL2     | Interrupt Controller Hyp Control Register                                |
| ICH_MISR_EL2    | Interrupt Controller Maintenance Interrupt State Register                |
| ICH_VMCR_EL2    | Interrupt Controller Virtual Machine Control Register                    |
| ICH_VTR_EL2     | Interrupt Controller VGIC Type Register                                  |
| ICV_BPR0_EL1    | Interrupt Controller Virtual Binary Point Register 0                     |
| ICV_BPR1_EL1    | Interrupt Controller Virtual Binary Point Register 1                     |
| ICV_CTLR_EL1    | Interrupt Controller Virtual Control Register                            |
| ICV_DIR_EL1     | Interrupt Controller Deactivate Virtual Interrupt Register               |
| ICV_EOIR0_EL1   | Interrupt Controller Virtual End Of Interrupt Register 0                 |

| Register         | Description, see                                                           |
|------------------|----------------------------------------------------------------------------|
| ICV_EOIR1_EL1    | Interrupt Controller Virtual End Of Interrupt Register 1                   |
| ICV_HPPIR0_EL1   | Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0 |
| ICV_HPPIR1_EL1   | Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1 |
| ICV_IAR0_EL1     | Interrupt Controller Virtual Interrupt Acknowledge Register 0              |
| ICV_IAR1_EL1     | Interrupt Controller Virtual Interrupt Acknowledge Register 1              |
| ICV_IGRPEN0_EL1  | Interrupt Controller Virtual Interrupt Group 0 Enable Register             |
| ICV_IGRPEN1_EL1  | Interrupt Controller Virtual Interrupt Group 1 Enable Register             |
| ICV_NMIAR1_EL1   | Interrupt Controller Virtual Non-maskable Interrupt Acknowledge Register 1 |
| ICV_PMR_EL1      | Interrupt Controller Virtual Interrupt Priority Mask Register              |
| ICV_RPR_EL1      | Interrupt Controller Virtual Running Priority Register                     |
| ID_AA64AFR0_EL1  | AArch64 Auxiliary Feature Register 0                                       |
| ID_AA64AFR1_EL1  | AArch64 Auxiliary Feature Register 1                                       |
| ID_AA64DFR0_EL1  | AArch64 Debug Feature Register 0                                           |
| ID_AA64DFR1_EL1  | AArch64 Debug Feature Register 1                                           |
| ID_AA64DFR2_EL1  | AArch64 Debug Feature Register 2                                           |
| ID_AA64FPFR0_EL1 | AArch64 Floating-point Feature Register 0                                  |
| ID_AA64ISAR0_EL1 | AArch64 Instruction Set Attribute Register 0                               |
| ID_AA64ISAR1_EL1 | AArch64 Instruction Set Attribute Register 1                               |
| ID_AA64ISAR2_EL1 | AArch64 Instruction Set Attribute Register 2                               |
| ID_AA64ISAR3_EL1 | AArch64 Instruction Set Attribute Register 3                               |
| ID_AA64MMFR0_EL1 | AArch64 Memory Model Feature Register 0                                    |
| ID_AA64MMFR1_EL1 | AArch64 Memory Model Feature Register 1                                    |
| ID_AA64MMFR2_EL1 | AArch64 Memory Model Feature Register 2                                    |
| ID_AA64MMFR3_EL1 | AArch64 Memory Model Feature Register 3                                    |
| ID_AA64MMFR4_EL1 | AArch64 Memory Model Feature Register 4                                    |
| ID_AA64PFR0_EL1  | AArch64 Processor Feature Register 0                                       |
| ID_AA64PFR1_EL1  | AArch64 Processor Feature Register 1                                       |
| ID_AA64PFR2_EL1  | AArch64 Processor Feature Register 2                                       |
| ID_AA64SMFR0_EL1 | SMEFeature ID Register 0                                                   |
| ID_AA64ZFR0_EL1  | SVE Feature ID Register 0                                                  |
| ID_AFR0_EL1      | AArch32 Auxiliary Feature Register 0                                       |
| ID_DFR0_EL1      | AArch32 Debug Feature Register 0                                           |
| ID_DFR1_EL1      | AArch32 Debug Feature Register 1                                           |
| ID_ISAR0_EL1     | AArch32 Instruction Set Attribute Register 0                               |
| ID_ISAR1_EL1     | AArch32 Instruction Set Attribute Register 1                               |
| ID_ISAR2_EL1     | AArch32 Instruction Set Attribute Register 2                               |
| ID_ISAR3_EL1     | AArch32 Instruction Set Attribute Register 3                               |

| Register       | Description, see                                                  |
|----------------|-------------------------------------------------------------------|
| ID_ISAR5_EL1   | AArch32 Instruction Set Attribute Register 5                      |
| ID_ISAR6_EL1   | AArch32 Instruction Set Attribute Register 6                      |
| ID_MMFR0_EL1   | AArch32 Memory Model Feature Register 0                           |
| ID_MMFR1_EL1   | AArch32 Memory Model Feature Register 1                           |
| ID_MMFR2_EL1   | AArch32 Memory Model Feature Register 2                           |
| ID_MMFR3_EL1   | AArch32 Memory Model Feature Register 3                           |
| ID_MMFR4_EL1   | AArch32 Memory Model Feature Register 4                           |
| ID_MMFR5_EL1   | AArch32 Memory Model Feature Register 5                           |
| ID_PFR0_EL1    | AArch32 Processor Feature Register 0                              |
| ID_PFR1_EL1    | AArch32 Processor Feature Register 1                              |
| ID_PFR2_EL1    | AArch32 Processor Feature Register 2                              |
| IFSR32_EL2     | Instruction Fault Status Register (EL2)                           |
| ISR_EL1        | Interrupt Status Register                                         |
| LORC_EL1       | LORegion Control (EL1)                                            |
| LOREA_EL1      | LORegion End Address (EL1)                                        |
| LORID_EL1      | LORegionID (EL1)                                                  |
| LORN_EL1       | LORegion Number (EL1)                                             |
| LORSA_EL1      | LORegion Start Address (EL1)                                      |
| MAIR2_EL1      | Extended Memory Attribute Indirection Register (EL1)              |
| MAIR2_EL2      | Extended Memory Attribute Indirection Register (EL2)              |
| MAIR2_EL3      | Extended Memory Attribute Indirection Register (EL3)              |
| MAIR_EL1       | Memory Attribute Indirection Register (EL1)                       |
| MAIR_EL2       | Memory Attribute Indirection Register (EL2)                       |
| MAIR_EL3       | Memory Attribute Indirection Register (EL3)                       |
| MDCCINT_EL1    | Monitor DCCInterrupt Enable Register                              |
| MDCCSR_EL0     | Monitor DCCStatus Register                                        |
| MDCR_EL2       | Monitor Debug Configuration Register (EL2)                        |
| MDCR_EL3       | Monitor Debug Configuration Register (EL3)                        |
| MDRAR_EL1      | Monitor Debug ROMAddress Register                                 |
| MDSCR_EL1      | Monitor Debug System Control Register                             |
| MDSELR_EL1     | Breakpoint and Watchpoint Selection Register                      |
| MDSTEPOP_EL1   | Monitor Debug Step Opcode Register                                |
| MECID_A0_EL2   | Alternate MECID for EL2 and EL2&0 translation regimes             |
| MECID_A1_EL2   | Alternate MECID for EL2&0 translation regimes.                    |
| MECID_P0_EL2   | Primary MECID for EL2 and EL2&0 translation regimes               |
| MECID_P1_EL2   | Primary MECID for EL2&0 translation regimes                       |
| MECID_RL_A_EL3 | Realm PA space Alternate MECID for EL3 stage 1 translation regime |
| MECIDR_EL2     | MECIdentification Register                                        |
| MFAR_EL3       | Physical Fault Address Register (EL3)                             |
| MIDR_EL1       | Main ID Register                                                  |

| Register      | Description, see                                            |
|---------------|-------------------------------------------------------------|
| MPAM0_EL1     | MPAM0Register (EL1)                                         |
| MPAM1_EL1     | MPAM1Register (EL1)                                         |
| MPAM2_EL2     | MPAM2Register (EL2)                                         |
| MPAM3_EL3     | MPAM3Register (EL3)                                         |
| MPAMBW0_EL1   | MPAMPE-side Maximum-bandwidth Control Register (EL0)        |
| MPAMBW1_EL1   | MPAMPE-side Maximum-bandwidth Control Register (EL1)        |
| MPAMBW2_EL2   | MPAMPE-side Maximum-bandwidth Control Register (EL2)        |
| MPAMBW3_EL3   | MPAMPE-side Maximum-bandwidth Control Register (EL3)        |
| MPAMBWCAP_EL2 | MPAMPE-side Maximum-bandwidth Limit Virtualization Register |
| MPAMBWIDR_EL1 | MPAMPE-side Bandwidth Controls ID Register                  |
| MPAMBWSM_EL1  | MPAMStreaming Mode Bandwidth Control Register (EL1)         |
| MPAMHCR_EL2   | MPAMHypervisor Control Register (EL2)                       |
| MPAMIDR_EL1   | MPAMIDRegister (EL1)                                        |
| MPAMSM_EL1    | MPAMStreaming Mode Register                                 |
| MPAMVPM0_EL2  | MPAMVirtual PARTID Mapping Register 0                       |
| MPAMVPM1_EL2  | MPAMVirtual PARTID Mapping Register 1                       |
| MPAMVPM2_EL2  | MPAMVirtual PARTID Mapping Register 2                       |
| MPAMVPM3_EL2  | MPAMVirtual PARTID Mapping Register 3                       |
| MPAMVPM4_EL2  | MPAMVirtual PARTID Mapping Register 4                       |
| MPAMVPM5_EL2  | MPAMVirtual PARTID Mapping Register 5                       |
| MPAMVPM6_EL2  | MPAMVirtual PARTID Mapping Register 6                       |
| MPAMVPM7_EL2  | MPAMVirtual PARTID Mapping Register 7                       |
| MPAMVPMV_EL2  | MPAMVirtual Partition Mapping Valid Register                |
| MPIDR_EL1     | Multiprocessor Affinity Register                            |
| MVFR0_EL1     | AArch32 Media and VFP Feature Register 0                    |
| MVFR1_EL1     | AArch32 Media and VFP Feature Register 1                    |
| MVFR2_EL1     | AArch32 Media and VFP Feature Register 2                    |
| NZCV          | Condition Flags                                             |
| OSDLR_EL1     | OS Double Lock Register                                     |
| OSDTRRX_EL1   | OS Lock Data Transfer Register, Receive                     |
| OSDTRTX_EL1   | OS Lock Data Transfer Register, Transmit                    |
| OSECCR_EL1    | OS Lock Exception Catch Control Register                    |
| OSLAR_EL1     | OS Lock Access Register                                     |
| OSLSR_EL1     | OS Lock Status Register                                     |
| PAN           | Privileged Access Never                                     |
| PAR_EL1       | Physical Address Register                                   |
| PFAR_EL1      | Physical Fault Address Register (EL1)                       |
| PFAR_EL2      | Physical Fault Address Register (EL2)                       |
| PIR_EL1       | Permission Indirection Register 1 (EL1)                     |
| PIR_EL2       | Permission Indirection Register 2 (EL2)                     |

| Register       | Description, see                                            |
|----------------|-------------------------------------------------------------|
| PIR_EL3        | Permission Indirection Register 3 (EL3)                     |
| PIRE0_EL1      | Permission Indirection Register 0 (EL1)                     |
| PIRE0_EL2      | Permission Indirection Register 0 (EL2)                     |
| PM             | Profiling Exception Mask                                    |
| PMBIDR_EL1     | Profiling Buffer ID Register                                |
| PMBLIMITR_EL1  | Profiling Buffer Limit Address Register                     |
| PMBMAR_EL1     | Profiling Buffer Memory Attribute Register                  |
| PMBPTR_EL1     | Profiling Buffer Write Pointer Register                     |
| PMBSR_EL1      | Profiling Buffer Status-syndrome Register (EL1)             |
| PMBSR_EL2      | Profiling Buffer Syndrome Register (EL2)                    |
| PMBSR_EL3      | Profiling Buffer Syndrome Register (EL3)                    |
| PMCCFILTR_EL0  | Performance Monitors Cycle Count Filter Register            |
| PMCCNTR_EL0    | Performance Monitors Cycle Count Register                   |
| PMCCNTSVR_EL1  | Performance Monitors Cycle Count Saved Value Register       |
| PMCEID0_EL0    | Performance Monitors Common Event Identification Register 0 |
| PMCEID1_EL0    | Performance Monitors Common Event Identification Register 1 |
| PMCNTENCLR_EL0 | Performance Monitors Count Enable Clear Register            |
| PMCNTENSET_EL0 | Performance Monitors Count Enable Set Register              |
| PMCR_EL0       | Performance Monitors Control Register                       |
| PMECR_EL1      | Performance Monitors Extended Control Register (EL1)        |
| PMIAR_EL1      | Performance Monitors Instruction Address Register           |
| PMICFILTR_EL0  | Performance Monitors Instruction Counter Filter Register    |
| PMICNTR_EL0    | Performance Monitors Instruction Counter Register           |
| PMICNTSVR_EL1  | Performance Monitors Instruction Count Saved Value Register |
| PMINTENCLR_EL1 | Performance Monitors Interrupt Enable Clear Register        |
| PMINTENSET_EL1 | Performance Monitors Interrupt Enable Set Register          |
| PMMIR_EL1      | Performance Monitors Machine Identification Register        |
| PMOVSCLR_EL0   | Performance Monitors Overflow Flag Status Clear Register    |
| PMOVSSET_EL0   | Performance Monitors Overflow Flag Status Set Register      |
| PMSCR_EL1      | Statistical Profiling Control Register (EL1)                |
| PMSCR_EL2      | Statistical Profiling Control Register (EL2)                |
| PMSDSFR_EL1    | Sampling Data Source Filter Register                        |
| PMSELR_EL0     | Performance Monitors Event Counter Selection Register       |
| PMSEVFR_EL1    | Sampling Event Filter Register                              |
| PMSFCR_EL1     | Sampling Filter Control Register                            |
| PMSICR_EL1     | Sampling Interval Counter Register                          |
| PMSIDR_EL1     | Sampling Profiling ID Register                              |
| PMSIRR_EL1     | Sampling Interval Reload Register                           |
| PMSLATFR_EL1   | Sampling Latency Filter Register                            |
| PMSNEVFR_EL1   | Sampling Inverted Event Filter Register                     |

| Register                 | Description, see                                                    |
|--------------------------|---------------------------------------------------------------------|
| PMSSCR_EL1               | Performance Monitors Snapshot Status and Capture Register           |
| PMSWINC_EL0              | Performance Monitors Software Increment Register                    |
| PMUACR_EL1               | Performance Monitors User Access Control Register                   |
| PMUSERENR_EL0            | Performance Monitors User Enable Register                           |
| PMXEVCNTR_EL0            | Performance Monitors Selected Event Count Register                  |
| PMXEVTYPER_EL0           | Performance Monitors Selected Event Type Register                   |
| PMZR_EL0                 | Performance Monitors Zero with Mask                                 |
| POR_EL0                  | Permission Overlay Register 0 (EL0)                                 |
| POR_EL1                  | Permission Overlay Register 1 (EL1)                                 |
| POR_EL2                  | Permission Overlay Register 2 (EL2)                                 |
| POR_EL3                  | Permission Overlay Register 3 (EL3)                                 |
| RCWMASK_EL1              | Read Check Write Instruction Mask (EL1)                             |
| RCWSMASK_EL1             | Software Read Check Write Instruction Mask (EL1)                    |
| REVIDR_EL1               | Revision ID Register                                                |
| RGSR_EL1                 | Random Allocation Tag Seed Register.                                |
| RMR_EL1                  | Reset Management Register (EL1)                                     |
| RMR_EL2                  | Reset Management Register (EL2)                                     |
| RMR_EL3                  | Reset Management Register (EL3)                                     |
| RNDR                     | Random Number                                                       |
| RNDRRS                   | Random Number Full Entropy                                          |
| RVBAR_EL1                | Reset Vector Base Address Register (if EL2 and EL3 not implemented) |
| RVBAR_EL2                | Reset Vector Base Address Register (if EL3 not implemented)         |
| RVBAR_EL3                | Reset Vector Base Address Register (if EL3 implemented)             |
| S1_<op1> <Cn> <Cm>_<op2> | IMPLEMENTATION DEFINED System instructions                          |
| S2PIR_EL2                | Stage 2 Permission Indirection Register (EL2)                       |
| S2POR_EL1                | Stage 2 Permission Overlay Register (EL1)                           |
| S3_<op1> <Cn> <Cm>_<op2> | IMPLEMENTATION DEFINED Registers                                    |
| SCR_EL3                  | Secure Configuration Register                                       |
| SCTLR2_EL1               | System Control Register (EL1)                                       |
| SCTLR2_EL2               | System Control Register (EL2)                                       |
| SCTLR2_EL3               | System Control Register (EL3)                                       |
| SCTLR2MASK_EL1           | Extended System Control Masking Register (EL1)                      |
| SCTLR2MASK_EL2           | Extended System Control Masking Register (EL2)                      |
| SCTLR_EL1                | System Control Register (EL1)                                       |
| SCTLR_EL2                | System Control Register (EL2)                                       |
| SCTLR_EL3                | System Control Register (EL3)                                       |
| SCTLRMASK_EL1            | System Control Masking Register (EL1)                               |
| SCTLRMASK_EL2            | System Control Masking Register (EL2)                               |
| SCXTNUM_EL0              | EL0 Read-Write Software Context Number                              |
| SCXTNUM_EL1              | EL1 Read-Write Software Context Number                              |

| Register        | Description, see                                                |
|-----------------|-----------------------------------------------------------------|
| SCXTNUM_EL2     | EL2 Read-Write Software Context Number                          |
| SCXTNUM_EL3     | EL3 Read-Write Software Context Number                          |
| SDER32_EL2      | AArch32 Secure Debug Enable Register                            |
| SDER32_EL3      | AArch32 Secure Debug Enable Register                            |
| SMCR_EL1        | SMEControl Register (EL1)                                       |
| SMCR_EL2        | SMEControl Register (EL2)                                       |
| SMCR_EL3        | SMEControl Register (EL3)                                       |
| SMIDR_EL1       | Streaming Mode Identification Register                          |
| SMPRI_EL1       | Streaming Mode Priority Register                                |
| SMPRIMAP_EL2    | Streaming Mode Priority Mapping Register                        |
| SP_EL0          | Stack Pointer (EL0)                                             |
| SP_EL1          | Stack Pointer (EL1)                                             |
| SP_EL2          | Stack Pointer (EL2)                                             |
| SP_EL3          | Stack Pointer (EL3)                                             |
| SPMACCESSR_EL1  | System Performance Monitors Access Register (EL1)               |
| SPMACCESSR_EL2  | System Performance Monitors Access Register (EL2)               |
| SPMACCESSR_EL3  | System Performance Monitors Access Register (EL3)               |
| SPMCFGR_EL1     | System Performance Monitors Configuration Register              |
| SPMCNTENCLR_EL0 | System Performance Monitors Count Enable Clear Register         |
| SPMCNTENSET_EL0 | System Performance Monitors Count Enable Set Register           |
| SPMCR_EL0       | System Performance Monitor Control Register                     |
| SPMDEVAFF_EL1   | System Performance Monitors Device Affinity Register            |
| SPMDEVARCH_EL1  | System Performance Monitors Device Architecture Register        |
| SPMIIDR_EL1     | System PMUImplementation Identification Register                |
| SPMINTENCLR_EL1 | System Performance Monitors Interrupt Enable Clear Register     |
| SPMINTENSET_EL1 | System Performance Monitors Interrupt Enable Set Register       |
| SPMOVSCLR_EL0   | System Performance Monitors Overflow Flag Status Clear Register |
| SPMOVSSET_EL0   | System Performance Monitors Overflow Flag Status Set Register   |
| SPMROOTCR_EL3   | System Performance Monitors Root and Realm Control Register     |
| SPMSCR_EL1      | System Performance Monitors Secure Control Register             |
| SPMSELR_EL0     | System Performance Monitors Select Register                     |
| SPMZR_EL0       | System Performance Monitors Zero with Mask                      |
| SPSel           | Stack Pointer Select                                            |
| SPSR_EL1        |                                                                 |
|                 | Saved Program Status Register (EL1)                             |
| SPSR_EL2        | Saved Program Status Register (EL2)                             |
| SPSR_EL3        | Saved Program Status Register (EL3)                             |
| SPSR_fiq        | Saved Program Status Register (FIQ mode)                        |
| SPSR_irq        | Saved Program Status Register (IRQ mode)                        |

| Register                            | Description, see                                                                           |
|-------------------------------------|--------------------------------------------------------------------------------------------|
| SSBS                                | Speculative Store Bypass Safe                                                              |
| SVCR                                | Streaming Vector Control Register                                                          |
| TCO                                 | Tag Check Override                                                                         |
| TCR2_EL1                            | Extended Translation Control Register (EL1)                                                |
| TCR2_EL2                            | Extended Translation Control Register (EL2)                                                |
| TCR2MASK_EL1                        | Extended Translation Control Masking Register (EL1)                                        |
| TCR2MASK_EL2                        | Extended Translation Control Masking Register (EL2)                                        |
| TCR_EL1                             | Translation Control Register (EL1)                                                         |
| TCR_EL2                             | Translation Control Register (EL2)                                                         |
| TCR_EL3                             | Translation Control Register (EL3)                                                         |
| TCRMASK_EL1                         | Translation Control Masking Register (EL1)                                                 |
| TCRMASK_EL2                         | Translation Control Masking Register (EL2)                                                 |
| TFSR_EL1                            | Tag Fault Status Register (EL1)                                                            |
| TFSR_EL2                            | Tag Fault Status Register (EL2)                                                            |
| TFSR_EL3                            | Tag Fault Status Register (EL3)                                                            |
| TFSRE0_EL1                          | Tag Fault Status Register (EL0).                                                           |
| TLBI ALLE1, TLBI ALLE1NXS           | TLB Invalidate All, EL1                                                                    |
| TLBI ALLE1IS, TLBI ALLE1ISNXS       | TLB Invalidate All, EL1, Inner Shareable                                                   |
| TLBI ALLE1OS, TLBI ALLE1OSNXS       | TLB Invalidate All, EL1, Outer Shareable                                                   |
| TLBI ALLE2, TLBI ALLE2NXS           | TLB Invalidate All, EL2                                                                    |
| TLBI ALLE2IS, TLBI ALLE2ISNXS       | TLB Invalidate All, EL2, Inner Shareable                                                   |
| TLBI ALLE2OS, TLBI ALLE2OSNXS       | TLB Invalidate All, EL2, Outer Shareable                                                   |
| TLBI ALLE3, TLBI ALLE3NXS           | TLB Invalidate All, EL3                                                                    |
| TLBI ALLE3IS, TLBI ALLE3ISNXS       | TLB Invalidate All, EL3, Inner Shareable                                                   |
| TLBI ALLE3OS, TLBI ALLE3OSNXS       | TLB Invalidate All, EL3, Outer Shareable                                                   |
| TLBI ASIDE1, TLBI ASIDE1NXS         | TLB Invalidate by ASID, EL1                                                                |
| TLBI ASIDE1IS, TLBI ASIDE1ISNXS     | TLB Invalidate by ASID, EL1, Inner Shareable                                               |
| TLBI ASIDE1OS, TLBI ASIDE1OSNXS     | TLB Invalidate by ASID, EL1, Outer Shareable                                               |
| TLBI IPAS2E1, TLBI IPAS2E1NXS       | TLB Invalidate by Intermediate Physical Address, Stage 2, EL1                              |
| TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS   | TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable             |
| TLBI IPAS2E1OS, TLBI IPAS2E1OSNXS   | TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable             |
| TLBI IPAS2LE1, TLBI IPAS2LE1NXS     | TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1                  |
| TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS | TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable |
| TLBI IPAS2LE1OS, TLBI IPAS2LE1OSNXS | TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable |
| TLBI PAALL                          | TLB Invalidate GPT Information by PA, All Entries, Local                                   |
| TLBI PAALLOS                        | TLB Invalidate GPT Information by PA, All Entries, Outer Shareable                         |
| TLBI RIPAS2E1, TLBI RIPAS2E1NXS     | TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1                        |

| Register                              | Description, see                                                                                 |
|---------------------------------------|--------------------------------------------------------------------------------------------------|
| TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS   | TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable             |
| TLBI RIPAS2E1OS, TLBI RIPAS2E1OSNXS   | TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable             |
| TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS     | TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1                  |
| TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS | TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable |
| TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS | TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable |
| TLBI RPALOS                           | TLB Range Invalidate GPT Information by PA, Last level, Outer Shareable                          |
| TLBI RPAOS                            | TLB Range Invalidate GPT Information by PA, Outer Shareable                                      |
| TLBI RVAAE1, TLBI RVAAE1NXS           | TLB Range Invalidate by VA, All ASID, EL1                                                        |
| TLBI RVAAE1IS, TLBI RVAAE1ISNXS       | TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable                                       |
| TLBI RVAAE1OS, TLBI RVAAE1OSNXS       | TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable                                       |
| TLBI RVAALE1, TLBI RVAALE1NXS         | TLB Range Invalidate by VA, All ASID, Last level, EL1                                            |
| TLBI RVAALE1IS, TLBI RVAALE1ISNXS     | TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable                           |
| TLBI RVAALE1OS, TLBI RVAALE1OSNXS     | TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable                           |
| TLBI RVAE1, TLBI RVAE1NXS             | TLB Range Invalidate by VA, EL1                                                                  |
| TLBI RVAE1IS, TLBI RVAE1ISNXS         | TLB Range Invalidate by VA, EL1, Inner Shareable                                                 |
| TLBI RVAE1OS, TLBI RVAE1OSNXS         | TLB Range Invalidate by VA, EL1, Outer Shareable                                                 |
| TLBI RVAE2, TLBI RVAE2NXS             | TLB Range Invalidate by VA, EL2                                                                  |
| TLBI RVAE2IS, TLBI RVAE2ISNXS         | TLB Range Invalidate by VA, EL2, Inner Shareable                                                 |
| TLBI RVAE2OS, TLBI RVAE2OSNXS         | TLB Range Invalidate by VA, EL2, Outer Shareable                                                 |
| TLBI RVAE3, TLBI RVAE3NXS             | TLB Range Invalidate by VA, EL3                                                                  |
| TLBI RVAE3IS, TLBI RVAE3ISNXS         | TLB Range Invalidate by VA, EL3, Inner Shareable                                                 |
| TLBI RVAE3OS, TLBI RVAE3OSNXS         | TLB Range Invalidate by VA, EL3, Outer Shareable                                                 |
| TLBI RVALE1, TLBI RVALE1NXS           | TLB Range Invalidate by VA, Last level, EL1                                                      |
| TLBI RVALE1IS, TLBI RVALE1ISNXS       | TLB Range Invalidate by VA, Last level, EL1, Inner Shareable                                     |
| TLBI RVALE1OS, TLBI RVALE1OSNXS       | TLB Range Invalidate by VA, Last level, EL1, Outer Shareable                                     |
| TLBI RVALE2, TLBI RVALE2NXS           | TLB Range Invalidate by VA, Last level, EL2                                                      |
| TLBI RVALE2IS, TLBI RVALE2ISNXS       | TLB Range Invalidate by VA, Last level, EL2, Inner Shareable                                     |
| TLBI RVALE2OS, TLBI RVALE2OSNXS       | TLB Range Invalidate by VA, Last level, EL2, Outer Shareable                                     |
| TLBI RVALE3, TLBI RVALE3NXS           | TLB Range Invalidate by VA, Last level, EL3                                                      |
| TLBI RVALE3IS, TLBI RVALE3ISNXS       | TLB Range Invalidate by VA, Last level, EL3, Inner Shareable                                     |
| TLBI RVALE3OS, TLBI RVALE3OSNXS       | TLB Range Invalidate by VA, Last level, EL3, Outer Shareable                                     |
| TLBI VAAE1, TLBI VAAE1NXS             | TLB Invalidate by VA, All ASID, EL1                                                              |
| TLBI VAAE1IS, TLBI VAAE1ISNXS         | TLB Invalidate by VA, All ASID, EL1, Inner Shareable                                             |
| TLBI VAAE1OS, TLBI VAAE1OSNXS         | TLB Invalidate by VA, All ASID, EL1, Outer Shareable                                             |
| TLBI VAALE1, TLBI VAALE1NXS           | TLB Invalidate by VA, All ASID, Last level, EL1                                                  |

| Register                                | Description, see                                                                                |
|-----------------------------------------|-------------------------------------------------------------------------------------------------|
| TLBI VAALE1IS, TLBI VAALE1ISNXS         | TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable                                |
| TLBI VAALE1OS, TLBI VAALE1OSNXS         | TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable                                |
| TLBI VAE1, TLBI VAE1NXS                 | TLB Invalidate by VA, EL1                                                                       |
| TLBI VAE1IS, TLBI VAE1ISNXS             | TLB Invalidate by VA, EL1, Inner Shareable                                                      |
| TLBI VAE1OS, TLBI VAE1OSNXS             | TLB Invalidate by VA, EL1, Outer Shareable                                                      |
| TLBI VAE2, TLBI VAE2NXS                 | TLB Invalidate by VA, EL2                                                                       |
| TLBI VAE2IS, TLBI VAE2ISNXS             | TLB Invalidate by VA, EL2, Inner Shareable                                                      |
| TLBI VAE2OS, TLBI VAE2OSNXS             | TLB Invalidate by VA, EL2, Outer Shareable                                                      |
| TLBI VAE3, TLBI VAE3NXS                 | TLB Invalidate by VA, EL3                                                                       |
| TLBI VAE3IS, TLBI VAE3ISNXS             | TLB Invalidate by VA, EL3, Inner Shareable                                                      |
| TLBI VAE3OS, TLBI VAE3OSNXS             | TLB Invalidate by VA, EL3, Outer Shareable                                                      |
| TLBI VALE1, TLBI VALE1NXS               | TLB Invalidate by VA, Last level, EL1                                                           |
| TLBI VALE1IS, TLBI VALE1ISNXS           | TLB Invalidate by VA, Last level, EL1, Inner Shareable                                          |
| TLBI VALE1OS, TLBI VALE1OSNXS           | TLB Invalidate by VA, Last level, EL1, Outer Shareable                                          |
| TLBI VALE2, TLBI VALE2NXS               | TLB Invalidate by VA, Last level, EL2                                                           |
| TLBI VALE2IS, TLBI VALE2ISNXS           | TLB Invalidate by VA, Last level, EL2, Inner Shareable                                          |
| TLBI VALE2OS, TLBI VALE2OSNXS           | TLB Invalidate by VA, Last level, EL2, Outer Shareable                                          |
| TLBI VALE3, TLBI VALE3NXS               | TLB Invalidate by VA, Last level, EL3                                                           |
| TLBI VALE3IS, TLBI VALE3ISNXS           | TLB Invalidate by VA, Last level, EL3, Inner Shareable                                          |
| TLBI VALE3OS, TLBI VALE3OSNXS           | TLB Invalidate by VA, Last level, EL3, Outer Shareable                                          |
| TLBI VMALLE1, TLBIVMALLE1NXS            | TLB Invalidate by VMID, All at stage 1, EL1                                                     |
| TLBI VMALLE1IS, TLBI VMALLE1ISNXS       | TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable                                    |
| TLBI VMALLE1OS, TLBI VMALLE1OSNXS       | TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable                                    |
| TLBI VMALLS12E1, TLBI VMALLS12E1NXS     | TLB Invalidate by VMID, All at Stage 1 and 2, EL1                                               |
| TLBI VMALLS12E1IS, TLBI VMALLS12E1ISNXS | TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable                              |
| TLBI VMALLS12E1OS, TLBI VMALLS12E1OSNXS | TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable                              |
| TLBI VMALLWS2E1, TLBI VMALLWS2E1NXS     | TLB Invalidate stage 2 dirty state by VMID, EL1&0                                               |
| TLBI VMALLWS2E1IS, TLBI VMALLWS2E1ISNXS | TLB Invalidate stage 2 dirty state by VMID, EL1&0, Inner Shareable                              |
| TLBI VMALLWS2E1OS, TLBI VMALLWS2E1OSNXS | TLB Invalidate stage 2 write permission by VMID, EL1&0, Outer Shareable                         |
| TLBIP IPAS2E1, TLBIP IPAS2E1NXS         | TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1                              |
| TLBIP IPAS2E1IS, TLBIP IPAS2E1ISNXS     | TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable             |
| TLBIP IPAS2E1OS, TLBIP IPAS2E1OSNXS     | TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable             |
| TLBIP IPAS2LE1, TLBIP IPAS2LE1NXS       | TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1                  |
| TLBIP IPAS2LE1IS, TLBIP IPAS2LE1ISNXS   | TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable |
| TLBIP IPAS2LE1OS, TLBIP IPAS2LE1OSNXS   | TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable |
| TLBIP RIPAS2E1, TLBIP RIPAS2E1NXS       | TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1                             |

| Register                                | Description, see                                                                                 |
|-----------------------------------------|--------------------------------------------------------------------------------------------------|
| TLBIP RIPAS2E1IS, TLBIP RIPAS2E1ISNXS   | TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable             |
| TLBIP RIPAS2E1OS, TLBIP RIPAS2E1OSNXS   | TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable             |
| TLBIP RIPAS2LE1, TLBIP RIPAS2LE1NXS     | TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1                  |
| TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS | TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable |
| TLBIP RIPAS2LE1OS, TLBIP RIPAS2LE1OSNXS | TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable |
| TLBIP RVAAE1, TLBIP RVAAE1NXS           | TLB Range Invalidate by VA, All ASID, EL1                                                        |
| TLBIP RVAAE1IS, TLBIP RVAAE1ISNXS       | TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable                                       |
| TLBIP RVAAE1OS, TLBIP RVAAE1OSNXS       | TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable                                       |
| TLBIP RVAALE1, TLBIP RVAALE1NXS         | TLB Range Invalidate by VA, All ASID, Last level, EL1                                            |
| TLBIP RVAALE1IS, TLBIP RVAALE1ISNXS     | TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable                           |
| TLBIP RVAALE1OS, TLBIP RVAALE1OSNXS     | TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable                           |
| TLBIP RVAE1, TLBIP RVAE1NXS             | TLB Range Invalidate by VA, EL1                                                                  |
| TLBIP RVAE1IS, TLBIP RVAE1ISNXS         | TLB Range Invalidate by VA, EL1, Inner Shareable                                                 |
| TLBIP RVAE1OS, TLBIP RVAE1OSNXS         | TLB Range Invalidate by VA, EL1, Outer Shareable                                                 |
| TLBIP RVAE2, TLBIP RVAE2NXS             | TLB Range Invalidate by VA, EL2                                                                  |
| TLBIP RVAE2IS, TLBIP RVAE2ISNXS         | TLB Range Invalidate by VA, EL2, Inner Shareable                                                 |
| TLBIP RVAE2OS, TLBIP RVAE2OSNXS         | TLB Range Invalidate by VA, EL2, Outer Shareable                                                 |
| TLBIP RVAE3, TLBIP RVAE3NXS             | TLB Range Invalidate by VA, EL3                                                                  |
| TLBIP RVAE3IS, TLBIP RVAE3ISNXS         | TLB Range Invalidate by VA, EL3, Inner Shareable                                                 |
| TLBIP RVAE3OS, TLBIP RVAE3OSNXS         | TLB Range Invalidate by VA, EL3, Outer Shareable                                                 |
| TLBIP RVALE1, TLBIP RVALE1NXS           | TLB Range Invalidate by VA, Last level, EL1                                                      |
| TLBIP RVALE1IS, TLBIP RVALE1ISNXS       | TLB Range Invalidate by VA, Last level, EL1, Inner Shareable                                     |
| TLBIP RVALE1OS, TLBIP RVALE1OSNXS       | TLB Range Invalidate by VA, Last level, EL1, Outer Shareable                                     |
| TLBIP RVALE2, TLBIP RVALE2NXS           | TLB Range Invalidate by VA, Last level, EL2                                                      |
| TLBIP RVALE2IS, TLBIP RVALE2ISNXS       | TLB Range Invalidate by VA, Last level, EL2, Inner Shareable                                     |
| TLBIP RVALE2OS, TLBIP RVALE2OSNXS       | TLB Range Invalidate by VA, Last level, EL2, Outer Shareable                                     |
| TLBIP RVALE3, TLBIP RVALE3NXS           | TLB Range Invalidate by VA, Last level, EL3                                                      |
| TLBIP RVALE3IS, TLBIP RVALE3ISNXS       | TLB Range Invalidate by VA, Last level, EL3, Inner Shareable                                     |
| TLBIP RVALE3OS, TLBIP RVALE3OSNXS       | TLB Range Invalidate by VA, Last level, EL3, Outer Shareable                                     |
| TLBIP VAAE1, TLBIP VAAE1NXS             | TLB Invalidate Pair by VA, All ASID, EL1                                                         |
| TLBIP VAAE1IS, TLBIP VAAE1ISNXS         | TLB Invalidate Pair by VA, All ASID, EL1, Inner Shareable                                        |
| TLBIP VAAE1OS, TLBIP VAAE1OSNXS         | TLB Invalidate Pair by VA, All ASID, EL1, Outer Shareable                                        |
| TLBIP VAALE1, TLBIP VAALE1NXS           | TLB Invalidate Pair by VA, All ASID, Last level, EL1                                             |
| TLBIP VAALE1IS, TLBIP VAALE1ISNXS       | TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Inner Shareable                            |

| Register                          | Description, see                                                      |
|-----------------------------------|-----------------------------------------------------------------------|
| TLBIP VAALE1OS, TLBIP VAALE1OSNXS | TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Outer Shareable |
| TLBIP VAE1, TLBIP VAE1NXS         | TLB Invalidate Pair by VA, EL1                                        |
| TLBIP VAE1IS, TLBIP VAE1ISNXS     | TLB Invalidate Pair by VA, EL1, Inner Shareable                       |
| TLBIP VAE1OS, TLBIP VAE1OSNXS     | TLB Invalidate Pair by VA, EL1, Outer Shareable                       |
| TLBIP VAE2, TLBIP VAE2NXS         | TLB Invalidate Pair by VA, EL2                                        |
| TLBIP VAE2IS, TLBIP VAE2ISNXS     | TLB Invalidate Pair by VA, EL2, Inner Shareable                       |
| TLBIP VAE2OS, TLBIP VAE2OSNXS     | TLB Invalidate Pair by VA, EL2, Outer Shareable                       |
| TLBIP VAE3, TLBIP VAE3NXS         | TLB Invalidate Pair by VA, EL3                                        |
| TLBIP VAE3IS, TLBIP VAE3ISNXS     | TLB Invalidate Pair by VA, EL3, Inner Shareable                       |
| TLBIP VAE3OS, TLBIP VAE3OSNXS     | TLB Invalidate Pair by VA, EL3, Outer Shareable                       |
| TLBIP VALE1, TLBIP VALE1NXS       | TLB Invalidate Pair by VA, Last level, EL1                            |
| TLBIP VALE1IS, TLBIP VALE1ISNXS   | TLB Invalidate Pair by VA, Last level, EL1, Inner Shareable           |
| TLBIP VALE1OS, TLBIP VALE1OSNXS   | TLB Invalidate Pair by VA, Last level, EL1, Outer Shareable           |
| TLBIP VALE2, TLBIP VALE2NXS       | TLB Invalidate Pair by VA, Last level, EL2                            |
| TLBIP VALE2IS, TLBIP VALE2ISNXS   | TLB Invalidate Pair by VA, Last level, EL2, Inner Shareable           |
| TLBIP VALE2OS, TLBIP VALE2OSNXS   | TLB Invalidate Pair by VA, Last level, EL2, Outer Shareable           |
| TLBIP VALE3, TLBIP VALE3NXS       | TLB Invalidate Pair by VA, Last level, EL3                            |
| TLBIP VALE3IS, TLBIP VALE3ISNXS   | TLB Invalidate Pair by VA, Last level, EL3, Inner Shareable           |
| TLBIP VALE3OS, TLBIP VALE3OSNXS   | TLB Invalidate Pair by VA, Last level, EL3, Outer Shareable           |
| TPIDR2_EL0                        | EL0 Read-Write Software Thread ID Register 2                          |
| TPIDR_EL0                         | EL0 Read-Write Software Thread ID Register                            |
| TPIDR_EL1                         | EL1 Software Thread ID Register                                       |
| TPIDR_EL2                         | EL2 Software Thread ID Register                                       |
| TPIDR_EL3                         | EL3 Software Thread ID Register                                       |
| TPIDRRO_EL0                       | EL0 Read-Only Software Thread ID Register                             |
| TRBBASER_EL1                      | Trace Buffer Base Address Register                                    |
| TRBIDR_EL1                        | Trace Buffer ID Register                                              |
| TRBLIMITR_EL1                     | Trace Buffer Limit Address Register                                   |
| TRBMAR_EL1                        | Trace Buffer Memory Attribute Register                                |
| TRBMPAM_EL1                       | Trace Buffer MPAMConfiguration Register                               |
| TRBPTR_EL1                        | Trace Buffer Write Pointer Register                                   |
| TRBSR_EL1                         | Trace Buffer Status-syndrome Register (EL1)                           |
| TRBSR_EL2                         | Trace Buffer Syndrome Register (EL2)                                  |
| TRBSR_EL3                         | Trace Buffer Syndrome Register (EL3)                                  |
| TRBTRG_EL1                        | Trace Buffer Trigger Counter Register                                 |
| TRCAUTHSTATUS                     | Trace Authentication Status Register                                  |
| TRCAUXCTLR                        | Trace Auxiliary Control Register                                      |
| TRCBBCTLR                         | Trace Branch Broadcast Control Register                               |
| TRCCCCTLR                         | Trace Cycle Count Control Register                                    |

| Register      | Description, see                                                |
|---------------|-----------------------------------------------------------------|
| TRCCIDCCTLR0  | Trace Context Identifier Comparator Control Register 0          |
| TRCCIDCCTLR1  | Trace Context Identifier Comparator Control Register 1          |
| TRCCLAIMCLR   | Trace Claim Tag Clear Register                                  |
| TRCCLAIMSET   | Trace Claim Tag Set Register                                    |
| TRCCONFIGR    | Trace Configuration Register                                    |
| TRCDEVARCH    | Trace Device Architecture Register                              |
| TRCDEVID      | Trace Device Configuration Register                             |
| TRCEVENTCTL0R | Trace Event Control 0 Register                                  |
| TRCEVENTCTL1R | Trace Event Control 1 Register                                  |
| TRCIDR0       | Trace ID Register 0                                             |
| TRCIDR1       | Trace ID Register 1                                             |
| TRCIDR10      | Trace ID Register 10                                            |
| TRCIDR11      | Trace ID Register 11                                            |
| TRCIDR12      | Trace ID Register 12                                            |
| TRCIDR13      | Trace ID Register 13                                            |
| TRCIDR2       | Trace ID Register 2                                             |
| TRCIDR3       | Trace ID Register 3                                             |
| TRCIDR4       | Trace ID Register 4                                             |
| TRCIDR5       | Trace ID Register 5                                             |
| TRCIDR6       | Trace ID Register 6                                             |
| TRCIDR7       | Trace ID Register 7                                             |
| TRCIDR8       | Trace ID Register 8                                             |
| TRCIDR9       | Trace ID Register 9                                             |
| TRCIMSPEC0    | Trace IMP DEF Register 0                                        |
| TRCIT         | Trace Instrumentation                                           |
| TRCITECR_EL1  | Instrumentation Trace Control Register (EL1)                    |
| TRCITECR_EL2  | Instrumentation Trace Control Register (EL2)                    |
| TRCITEEDCR    | Instrumentation Trace Extension External Debug Control Register |
| TRCOSLSR      | Trace OS Lock Status Register                                   |
| TRCPRGCTLR    | Trace Programming Control Register                              |
| TRCQCTLR      | Trace QElement Control Register                                 |
| TRCRSR        | Trace Resources Status Register                                 |
| TRCSEQRSTEVR  | Trace Sequencer Reset Control Register                          |
| TRCSEQSTR     | Trace Sequencer State Register                                  |
| TRCSTALLCTLR  | Trace Stall Control Register                                    |
| TRCSTATR      | Trace Status Register                                           |
| TRCSYNCPR     | Trace Synchronization Period Register                           |
| TRCTRACEIDR   | Trace ID Register                                               |
| TRCTSCTLR     | Trace Timestamp Control Register                                |
| TRCVICTLR     | Trace ViewInst Main Control Register                            |

| Register      | Description, see                                               |
|---------------|----------------------------------------------------------------|
| TRCVIIECTLR   | Trace ViewInst Include-Exclude Control Register                |
| TRCVIPCSSCTLR | Trace ViewInst Start-Stop PE Comparator Control Register       |
| TRCVISSCTLR   | Trace ViewInst Start-Stop Control Register                     |
| TRCVMIDCCTLR0 | Trace Virtual Context Identifier Comparator Control Register 0 |
| TRCVMIDCCTLR1 | Trace Virtual Context Identifier Comparator Control Register 1 |
| TRFCR_EL1     | Trace Filter Control Register (EL1)                            |
| TRFCR_EL2     | Trace Filter Control Register (EL2)                            |
| TTBR0_EL1     | Translation Table Base Register 0 (EL1)                        |
| TTBR0_EL2     | Translation Table Base Register 0 (EL2)                        |
| TTBR0_EL3     | Translation Table Base Register 0 (EL3)                        |
| TTBR1_EL1     | Translation Table Base Register 1 (EL1)                        |
| TTBR1_EL2     | Translation Table Base Register 1 (EL2)                        |
| UAO           | User Access Override                                           |
| VBAR_EL1      | Vector Base Address Register (EL1)                             |
| VBAR_EL2      | Vector Base Address Register (EL2)                             |
| VBAR_EL3      | Vector Base Address Register (EL3)                             |
| VDISR_EL2     | Virtual Deferred Interrupt Status Register (EL2)               |
| VDISR_EL3     | Virtual Deferred Interrupt Status Register (EL3)               |
| VMECID_A_EL2  | Alternate MECID for EL1&0 stage 2 translation regime           |
| VMECID_P_EL2  | Primary MECID for EL1&0 stage 2 translation regime             |
| VMPIDR_EL2    | Virtualization Multiprocessor ID Register                      |
| VNCR_EL2      | Virtual Nested Control Register                                |
| VPIDR_EL2     | Virtualization Processor ID Register                           |
| VSESR_EL2     | Virtual SError Exception Syndrome Register (EL2)               |
| VSESR_EL3     | Virtual SError Exception Syndrome Register (EL3)               |
| VSTCR_EL2     | Virtualization Secure Translation Control Register             |
| VSTTBR_EL2    | Virtualization Secure Translation Table Base Register          |
| VTCR_EL2      | Virtualization Translation Control Register                    |
| VTTBR_EL2     | Virtualization Translation Table Base Register                 |
| ZCR_EL1       | SVE Control Register (EL1)                                     |
| ZCR_EL2       | SVE Control Register (EL2)                                     |
| ZCR_EL3       | SVE Control Register (EL3)                                     |