Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 20 14:54 2019
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 205f0002203f0003 : 2332583141132140547
@@@ mem[    8] = 209f0005207f0004 : 2350597552530718724
@@@ mem[   16] = 406404064c220405 : 4639837941192066053
@@@ mem[   24] = 40e704084ca60407 : 4676711171739747335
@@@ mem[   32] = 0000000000000555 : 1365
@@@
@@@
@@                  4820 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  45 cycles / 8 instrs = 5.625000 CPI
@@
@@  1320.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                 5820
           V C S   S i m u l a t i o n   R e p o r t 
Time: 582000 ps
CPU Time:      0.280 seconds;       Data structure size:   0.2Mb
Sat Apr 20 14:54:25 2019
