

================================================================
== Vivado HLS Report for 'readB'
================================================================
* Date:           Thu Apr  8 15:55:45 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mm
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        17|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 29 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 12 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 30 [1/1] (1.21ns)   --->   "%B_p_V_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %B_p_V_offset)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:47->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 30 'read' 'B_p_V_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %B_p_V_offset_read, i32 6, i32 63)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:47->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.21ns)   --->   "%N_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %N)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:47->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 32 'read' 'N_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %N_read, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 33 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_13_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %N_read, i32 8, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 34 'partselect' 'tmp_13_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 35 [1/1] (0.66ns)   --->   "%sub_ln48 = sub i32 0, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 35 'sub' 'sub_ln48' <Predicate = (tmp_8)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sub_ln48, i32 8, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 36 'partselect' 'tmp_i' <Predicate = (tmp_8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i24 %tmp_i to i25" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 37 'zext' 'zext_ln48' <Predicate = (tmp_8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.61ns)   --->   "%sub_ln48_1 = sub i25 0, %zext_ln48" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 38 'sub' 'sub_ln48_1' <Predicate = (tmp_8)> <Delay = 0.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i24 %tmp_13_i to i25" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 39 'zext' 'zext_ln48_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.35ns)   --->   "%select_ln48 = select i1 %tmp_8, i25 %sub_ln48_1, i25 %zext_ln48_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 40 'select' 'select_ln48' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i25 %select_ln48 to i32" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 41 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14_i = call i36 @_ssdm_op_BitConcatenate.i36.i25.i11(i25 %select_ln48, i11 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 42 'bitconcatenate' 'tmp_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty = sext i36 %tmp_14_i to i43" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 43 'sext' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%cast47_cast_i = zext i32 %sext_ln48 to i75" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 44 'zext' 'cast47_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%cast48_cast_i = zext i43 %empty to i75" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 45 'zext' 'cast48_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [4/4] (2.10ns)   --->   "%bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 46 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 47 [3/4] (2.10ns)   --->   "%bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 47 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 48 [2/4] (2.10ns)   --->   "%bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 48 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 49 [1/4] (2.10ns)   --->   "%bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 49 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%cast101_cast_i = zext i25 %select_ln48 to i100" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 50 'zext' 'cast101_cast_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%cast102_cast_i = zext i75 %bound49_i to i100" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 51 'zext' 'cast102_cast_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [5/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 52 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.77ns)   --->   "%icmp_ln50 = icmp eq i25 %select_ln48, 0" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:50->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 53 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 54 [4/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 54 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 55 [3/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 55 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 56 [2/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 56 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str22, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str22, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %BStream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str124, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str126, [1 x i8]* @p_str127, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str128, [11 x i8]* @ScalarProp_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %B_p_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [11 x i8]* @ScalarProp_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln47_cast_i = zext i58 %tmp to i60" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:47->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 62 'zext' 'zext_ln47_cast_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %BStream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str22, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str124, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str126, [1 x i8]* @p_str127, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str128, [11 x i8]* @ScalarProp_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str22, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%bound5_i = zext i43 %empty to i44" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 67 'zext' 'bound5_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%bound49_cast_i = zext i75 %bound49_i to i76" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 68 'zext' 'bound49_cast_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 69 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.60ns)   --->   "br label %.preheader.i.i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.60>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten162_i = phi i100 [ 0, %entry ], [ %add_ln48, %hls_label_2_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 71 'phi' 'indvar_flatten162_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten98_i = phi i76 [ 0, %entry ], [ %select_ln49_5, %hls_label_2_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 72 'phi' 'indvar_flatten98_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten44_i = phi i44 [ 0, %entry ], [ %select_ln50_1, %hls_label_2_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:50->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 73 'phi' 'indvar_flatten44_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.17ns)   --->   "%icmp_ln48 = icmp eq i100 %indvar_flatten162_i, %bound103_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 74 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.17> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.98ns)   --->   "%add_ln48 = add i100 1, %indvar_flatten162_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 75 'add' 'add_ln48' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (1.10ns)   --->   "%icmp_ln49 = icmp eq i76 %indvar_flatten98_i, %bound49_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 76 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (1.02ns)   --->   "%icmp_ln50_1 = icmp eq i44 %indvar_flatten44_i, %bound5_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:50->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 77 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.27ns)   --->   "%select_ln49_3 = select i1 %icmp_ln49, i1 %icmp_ln50, i1 %icmp_ln50_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 78 'select' 'select_ln49_3' <Predicate = (!icmp_ln48)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.12ns)   --->   "%or_ln54 = or i1 %select_ln49_3, %icmp_ln49" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 79 'or' 'or_ln54' <Predicate = (!icmp_ln48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%empty_18 = trunc i100 %indvar_flatten162_i to i3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 80 'trunc' 'empty_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_13 = call i100 @_ssdm_op_BitConcatenate.i100.i97.i3(i97 0, i3 %empty_18)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 81 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (1.17ns)   --->   "%empty_19 = icmp eq i100 %tmp_13, 0" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 82 'icmp' 'empty_19' <Predicate = (!icmp_ln48)> <Delay = 1.17> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %empty_19, label %ReqBB, label %hls_label_2_end" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 83 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.69ns)   --->   "%add_ln50_1 = add i44 %indvar_flatten44_i, 1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:50->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 84 'add' 'add_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.25ns)   --->   "%select_ln50_1 = select i1 %or_ln54, i44 1, i44 %add_ln50_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:50->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 85 'select' 'select_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.87ns)   --->   "%add_ln49_1 = add i76 %indvar_flatten98_i, 1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 86 'add' 'add_ln49_1' <Predicate = (!icmp_ln48)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.35ns)   --->   "%select_ln49_5 = select i1 %icmp_ln49, i76 1, i76 %add_ln49_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 87 'select' 'select_ln49_5' <Predicate = (!icmp_ln48)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.36>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%kb_0_i_i = phi i32 [ 0, %entry ], [ %select_ln50, %hls_label_2_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:50->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 88 'phi' 'kb_0_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten_i = phi i13 [ 0, %entry ], [ %select_ln51_2, %hls_label_2_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 89 'phi' 'indvar_flatten_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%k_0_i_i = phi i9 [ 0, %entry ], [ %select_ln51_1, %hls_label_2_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 90 'phi' 'k_0_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%jj_0_i_i = phi i4 [ 0, %entry ], [ %jj, %hls_label_2_end ]"   --->   Operation 91 'phi' 'jj_0_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln54_1 = shl i32 %kb_0_i_i, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 92 'shl' 'shl_ln54_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %k_0_i_i to i32" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 93 'zext' 'zext_ln51' <Predicate = (!icmp_ln49 & !select_ln49_3)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.66ns)   --->   "%add_ln54 = add nsw i32 %shl_ln54_1, %zext_ln51" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 94 'add' 'add_ln54' <Predicate = (!icmp_ln49 & !select_ln49_3)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.12ns)   --->   "%xor_ln49 = xor i1 %icmp_ln49, true" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 95 'xor' 'xor_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (0.65ns)   --->   "%icmp_ln52 = icmp eq i4 %jj_0_i_i, -8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:52->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 96 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_2)   --->   "%and_ln49 = and i1 %icmp_ln52, %xor_ln49" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 97 'and' 'and_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.64ns)   --->   "%icmp_ln51 = icmp eq i13 %indvar_flatten_i, 2048" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 98 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_1)   --->   "%and_ln49_1 = and i1 %icmp_ln51, %xor_ln49" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 99 'and' 'and_ln49_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.22ns)   --->   "%select_ln54_1 = select i1 %or_ln54, i32 0, i32 %kb_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 100 'select' 'select_ln54_1' <Predicate = (!icmp_ln48)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_3)   --->   "%select_ln54_3 = select i1 %or_ln54, i32 0, i32 %shl_ln54_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 101 'select' 'select_ln54_3' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.12ns)   --->   "%xor_ln54 = xor i1 %select_ln49_3, true" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 102 'xor' 'xor_ln54' <Predicate = (!icmp_ln48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_2)   --->   "%and_ln54 = and i1 %and_ln49, %xor_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 103 'and' 'and_ln54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln54_1 = and i1 %and_ln49_1, %xor_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 104 'and' 'and_ln54_1' <Predicate = (!icmp_ln48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.66ns)   --->   "%add_ln50 = add nsw i32 1, %select_ln54_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:50->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 105 'add' 'add_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_2)   --->   "%or_ln54_1 = or i1 %and_ln54_1, %select_ln49_3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 106 'or' 'or_ln54_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln54_2 = or i1 %or_ln54_1, %icmp_ln49" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 107 'or' 'or_ln54_2' <Predicate = (!icmp_ln48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.30ns)   --->   "%select_ln54_6 = select i1 %or_ln54_2, i9 0, i9 %k_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 108 'select' 'select_ln54_6' <Predicate = (!icmp_ln48)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_3)   --->   "%shl_ln54_3 = shl i32 %add_ln50, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 109 'shl' 'shl_ln54_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_3)   --->   "%select_ln54_7 = select i1 %and_ln54_1, i32 %shl_ln54_3, i32 %select_ln54_3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 110 'select' 'select_ln54_7' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_2)   --->   "%xor_ln54_1 = xor i1 %icmp_ln51, true" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 111 'xor' 'xor_ln54_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_2)   --->   "%or_ln54_3 = or i1 %icmp_ln49, %xor_ln54_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 112 'or' 'or_ln54_3' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_2)   --->   "%or_ln54_4 = or i1 %select_ln49_3, %or_ln54_3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 113 'or' 'or_ln54_4' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln54_2 = and i1 %and_ln54, %or_ln54_4" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 114 'and' 'and_ln54_2' <Predicate = (!icmp_ln48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.22ns)   --->   "%select_ln50 = select i1 %and_ln54_1, i32 %add_ln50, i32 %select_ln54_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:50->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 115 'select' 'select_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.51ns)   --->   "%add_ln51 = add i9 1, %select_ln54_6" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 116 'add' 'add_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln51_1)   --->   "%or_ln51 = or i1 %and_ln54_2, %and_ln54_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 117 'or' 'or_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln51_1 = or i1 %or_ln51, %or_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 118 'or' 'or_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_3)   --->   "%zext_ln51_1 = zext i9 %add_ln51 to i32" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 119 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln54_3 = add nsw i32 %zext_ln51_1, %select_ln54_7" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 120 'add' 'add_ln54_3' <Predicate = (!icmp_ln48)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.30ns)   --->   "%select_ln51_1 = select i1 %and_ln54_2, i9 %add_ln51, i9 %select_ln54_6" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 121 'select' 'select_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.33ns)   --->   "%add_ln52 = add i4 %jj_0_i_i, 1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:52->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 122 'add' 'add_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.35ns)   --->   "%jj = select i1 %or_ln51_1, i4 1, i4 %add_ln52" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:52->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 123 'select' 'jj' <Predicate = (!icmp_ln48)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.54ns)   --->   "%add_ln51_1 = add i13 %indvar_flatten_i, 1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 124 'add' 'add_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.32ns)   --->   "%select_ln51_2 = select i1 %or_ln54_2, i13 1, i13 %add_ln51_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 125 'select' 'select_ln51_2' <Predicate = (!icmp_ln48)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.10>
ST_14 : Operation 126 [4/4] (2.10ns)   --->   "%mul_ln54 = mul nsw i32 %N_read, %add_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 126 'mul' 'mul_ln54' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [4/4] (2.10ns)   --->   "%mul_ln54_1 = mul i32 %N_read, %add_ln50" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 127 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [4/4] (2.10ns)   --->   "%mul_ln54_2 = mul nsw i32 %add_ln54_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 128 'mul' 'mul_ln54_2' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.10>
ST_15 : Operation 129 [3/4] (2.10ns)   --->   "%mul_ln54 = mul nsw i32 %N_read, %add_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 129 'mul' 'mul_ln54' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [3/4] (2.10ns)   --->   "%mul_ln54_1 = mul i32 %N_read, %add_ln50" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 130 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [3/4] (2.10ns)   --->   "%mul_ln54_2 = mul nsw i32 %add_ln54_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 131 'mul' 'mul_ln54_2' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.10>
ST_16 : Operation 132 [2/4] (2.10ns)   --->   "%mul_ln54 = mul nsw i32 %N_read, %add_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 132 'mul' 'mul_ln54' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [2/4] (2.10ns)   --->   "%mul_ln54_1 = mul i32 %N_read, %add_ln50" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 133 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [2/4] (2.10ns)   --->   "%mul_ln54_2 = mul nsw i32 %add_ln54_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 134 'mul' 'mul_ln54_2' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.10>
ST_17 : Operation 135 [1/4] (2.10ns)   --->   "%mul_ln54 = mul nsw i32 %N_read, %add_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 135 'mul' 'mul_ln54' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/4] (2.10ns)   --->   "%mul_ln54_1 = mul i32 %N_read, %add_ln50" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 136 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/4] (2.10ns)   --->   "%mul_ln54_2 = mul nsw i32 %add_ln54_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 137 'mul' 'mul_ln54_2' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.29>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%jb_0_i_i = phi i32 [ 0, %entry ], [ %select_ln49_4, %hls_label_2_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 138 'phi' 'jb_0_i_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln54 = shl i32 %jb_0_i_i, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 139 'shl' 'shl_ln54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.66ns)   --->   "%add_ln54_1 = add nsw i32 %shl_ln54, %mul_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 140 'add' 'add_ln54_1' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln54_1, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 141 'bitselect' 'tmp_9' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.66ns)   --->   "%sub_ln54 = sub i32 0, %add_ln54_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 142 'sub' 'sub_ln54' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_17_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln54, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 143 'partselect' 'tmp_17_i' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i27 %tmp_17_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 144 'zext' 'zext_ln54' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.63ns)   --->   "%sub_ln54_1 = sub i28 0, %zext_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 145 'sub' 'sub_ln54_1' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_18_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln54_1, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 146 'partselect' 'tmp_18_i' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i27 %tmp_18_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 147 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.32ns)   --->   "%select_ln54 = select i1 %tmp_9, i28 %sub_ln54_1, i28 %zext_ln54_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 148 'select' 'select_ln54' <Predicate = (!icmp_ln49 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %.exit, label %hls_label_2_begin" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:48->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.22ns)   --->   "%select_ln49 = select i1 %icmp_ln49, i32 0, i32 %jb_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 150 'select' 'select_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_2)   --->   "%select_ln49_1 = select i1 %icmp_ln49, i32 0, i32 %shl_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 151 'select' 'select_ln49_1' <Predicate = (!icmp_ln48 & !select_ln49_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.66ns)   --->   "%add_ln49 = add nsw i32 1, %select_ln49" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 152 'add' 'add_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln54_2 = shl i32 %add_ln49, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 153 'shl' 'shl_ln54_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln54_2 = select i1 %select_ln49_3, i32 %shl_ln54_2, i32 %select_ln49_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 154 'select' 'select_ln54_2' <Predicate = (!icmp_ln48)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.66ns)   --->   "%sub_ln54_2 = sub i32 0, %shl_ln54_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 155 'sub' 'sub_ln54_2' <Predicate = (!icmp_ln48 & select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_20_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln54_2, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 156 'partselect' 'tmp_20_i' <Predicate = (!icmp_ln48 & select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.22ns)   --->   "%select_ln49_4 = select i1 %select_ln49_3, i32 %add_ln49, i32 %select_ln49" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 157 'select' 'select_ln49_4' <Predicate = (!icmp_ln48)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_2)   --->   "%shl_ln54_4 = shl i32 %mul_ln54_1, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 158 'shl' 'shl_ln54_4' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln54_2 = add nsw i32 %shl_ln54_4, %select_ln54_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 159 'add' 'add_ln54_2' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.66ns)   --->   "%add_ln54_4 = add nsw i32 %mul_ln54_2, %select_ln54_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 160 'add' 'add_ln54_4' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.41>
ST_19 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%select_ln49_2 = select i1 %icmp_ln49, i28 0, i28 %select_ln54" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:49->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 161 'select' 'select_ln49_2' <Predicate = (!icmp_ln48 & !select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%trunc_ln54 = trunc i32 %add_ln49 to i24" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 162 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln48 & select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln49, i32 23)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 163 'bitselect' 'tmp_10' <Predicate = (!icmp_ln48 & select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i27 %tmp_20_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 164 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln48 & select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.63ns)   --->   "%sub_ln54_3 = sub i28 0, %zext_ln54_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 165 'sub' 'sub_ln54_3' <Predicate = (!icmp_ln48 & select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%trunc_ln54_2_mid_i = call i28 @_ssdm_op_BitConcatenate.i28.i1.i24.i3(i1 false, i24 %trunc_ln54, i3 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 166 'bitconcatenate' 'trunc_ln54_2_mid_i' <Predicate = (!icmp_ln48 & select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%select_ln54_4 = select i1 %tmp_10, i28 %sub_ln54_3, i28 %trunc_ln54_2_mid_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 167 'select' 'select_ln54_4' <Predicate = (!icmp_ln48 & select_ln49_3 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln54_5 = select i1 %select_ln49_3, i28 %select_ln54_4, i28 %select_ln49_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 168 'select' 'select_ln54_5' <Predicate = (!icmp_ln48 & !and_ln54_1 & !and_ln54_2)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_9)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln54_2, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 169 'bitselect' 'tmp_11' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.66ns)   --->   "%sub_ln54_4 = sub i32 0, %add_ln54_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 170 'sub' 'sub_ln54_4' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_24_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln54_4, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 171 'partselect' 'tmp_24_i' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i27 %tmp_24_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 172 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.63ns)   --->   "%sub_ln54_5 = sub i28 0, %zext_ln54_3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 173 'sub' 'sub_ln54_5' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_9)   --->   "%tmp_25_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln54_2, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 174 'partselect' 'tmp_25_i' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_9)   --->   "%zext_ln54_4 = zext i27 %tmp_25_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 175 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_9)   --->   "%select_ln54_8 = select i1 %tmp_11, i28 %sub_ln54_5, i28 %zext_ln54_4" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 176 'select' 'select_ln54_8' <Predicate = (!icmp_ln48 & and_ln54_1 & !and_ln54_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln54_9 = select i1 %and_ln54_1, i28 %select_ln54_8, i28 %select_ln54_5" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 177 'select' 'select_ln54_9' <Predicate = (!icmp_ln48 & !and_ln54_2)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln54_4, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 178 'bitselect' 'tmp_12' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.66ns)   --->   "%sub_ln54_6 = sub i32 0, %add_ln54_4" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 179 'sub' 'sub_ln54_6' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_26_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln54_6, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 180 'partselect' 'tmp_26_i' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i27 %tmp_26_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 181 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.63ns)   --->   "%sub_ln54_7 = sub i28 0, %zext_ln54_5" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 182 'sub' 'sub_ln54_7' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%tmp_27_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln54_4, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 183 'partselect' 'tmp_27_i' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%zext_ln54_6 = zext i27 %tmp_27_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 184 'zext' 'zext_ln54_6' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%select_ln54_10 = select i1 %tmp_12, i28 %sub_ln54_7, i28 %zext_ln54_6" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 185 'select' 'select_ln54_10' <Predicate = (!icmp_ln48 & and_ln54_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%select_ln51 = select i1 %and_ln54_2, i28 %select_ln54_10, i28 %select_ln54_9" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 186 'select' 'select_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%sext_ln51 = sext i28 %select_ln51 to i60" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:51->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 187 'sext' 'sext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln176 = add i60 %zext_ln47_cast_i, %sext_ln51" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 188 'add' 'add_ln176' <Predicate = (!icmp_ln48)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:52->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 189 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:53->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 190 'specpipeline' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i60 %add_ln176 to i64" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 191 'sext' 'sext_ln176' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%B_p_V_addr = getelementptr i512* %B_p_V, i64 %sext_ln176" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 192 'getelementptr' 'B_p_V_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 193 [7/7] (2.43ns)   --->   "%B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 193 'readreq' 'B_p_V_addr_1_i_rd_req' <Predicate = (empty_19)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 194 [6/7] (2.43ns)   --->   "%B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 194 'readreq' 'B_p_V_addr_1_i_rd_req' <Predicate = (empty_19)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 195 [5/7] (2.43ns)   --->   "%B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 195 'readreq' 'B_p_V_addr_1_i_rd_req' <Predicate = (empty_19)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 196 [4/7] (2.43ns)   --->   "%B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 196 'readreq' 'B_p_V_addr_1_i_rd_req' <Predicate = (empty_19)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 197 [3/7] (2.43ns)   --->   "%B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 197 'readreq' 'B_p_V_addr_1_i_rd_req' <Predicate = (empty_19)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 198 [2/7] (2.43ns)   --->   "%B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 198 'readreq' 'B_p_V_addr_1_i_rd_req' <Predicate = (empty_19)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 199 [1/7] (2.43ns)   --->   "%B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 199 'readreq' 'B_p_V_addr_1_i_rd_req' <Predicate = (empty_19)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "br label %hls_label_2_end"   --->   Operation 200 'br' <Predicate = (empty_19)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 201 [1/1] (2.43ns)   --->   "%tmp_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_p_V_addr)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 201 'read' 'tmp_V' <Predicate = (!icmp_ln48)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 202 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* %BStream_V_V, i512 %tmp_V)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:54->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 202 'write' <Predicate = (!icmp_ln48)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_i_i)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:55->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 203 'specregionend' 'empty_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:52->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 204 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 29 <SV = 18> <Delay = 0.00>
ST_29 : Operation 205 [1/1] (0.00ns)   --->   "ret void" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 205 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B_p_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_p_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ BStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_p_V_offset_read     (read           ) [ 000000000000000000000000000000]
tmp                   (partselect     ) [ 001111111111000000000000000000]
N_read                (read           ) [ 001111111111111111111111111110]
tmp_8                 (bitselect      ) [ 001000000000000000000000000000]
tmp_13_i              (partselect     ) [ 001000000000000000000000000000]
sub_ln48              (sub            ) [ 000000000000000000000000000000]
tmp_i                 (partselect     ) [ 000000000000000000000000000000]
zext_ln48             (zext           ) [ 000000000000000000000000000000]
sub_ln48_1            (sub            ) [ 000000000000000000000000000000]
zext_ln48_1           (zext           ) [ 000000000000000000000000000000]
select_ln48           (select         ) [ 000111110000000000000000000000]
sext_ln48             (sext           ) [ 000000000000000000000000000000]
tmp_14_i              (bitconcatenate ) [ 000000000000000000000000000000]
empty                 (sext           ) [ 000011111111000000000000000000]
cast47_cast_i         (zext           ) [ 000011100000000000000000000000]
cast48_cast_i         (zext           ) [ 000011100000000000000000000000]
bound49_i             (mul            ) [ 000000011111000000000000000000]
cast101_cast_i        (zext           ) [ 000000001111000000000000000000]
cast102_cast_i        (zext           ) [ 000000001111000000000000000000]
icmp_ln50             (icmp           ) [ 000000001111111111111111111110]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
zext_ln47_cast_i      (zext           ) [ 000000000000111111111111111110]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
bound5_i              (zext           ) [ 000000000000111111111111111110]
bound49_cast_i        (zext           ) [ 000000000000111111111111111110]
bound103_i            (mul            ) [ 000000000000111111111111111110]
br_ln48               (br             ) [ 000000000001111111111111111110]
indvar_flatten162_i   (phi            ) [ 000000000000100000000000000000]
indvar_flatten98_i    (phi            ) [ 000000000000100000000000000000]
indvar_flatten44_i    (phi            ) [ 000000000000100000000000000000]
icmp_ln48             (icmp           ) [ 000000000000111111111111111110]
add_ln48              (add            ) [ 000000000001111111111111111110]
icmp_ln49             (icmp           ) [ 000000000000111111110000000000]
icmp_ln50_1           (icmp           ) [ 000000000000000000000000000000]
select_ln49_3         (select         ) [ 000000000000111111110000000000]
or_ln54               (or             ) [ 000000000000110000000000000000]
empty_18              (trunc          ) [ 000000000000000000000000000000]
tmp_13                (bitconcatenate ) [ 000000000000000000000000000000]
empty_19              (icmp           ) [ 000000000000111111111111111000]
br_ln48               (br             ) [ 000000000000000000000000000000]
add_ln50_1            (add            ) [ 000000000000000000000000000000]
select_ln50_1         (select         ) [ 000000000001111111111111111110]
add_ln49_1            (add            ) [ 000000000000000000000000000000]
select_ln49_5         (select         ) [ 000000000001111111111111111110]
kb_0_i_i              (phi            ) [ 000000000000110000000000000000]
indvar_flatten_i      (phi            ) [ 000000000000110000000000000000]
k_0_i_i               (phi            ) [ 000000000000110000000000000000]
jj_0_i_i              (phi            ) [ 000000000000110000000000000000]
shl_ln54_1            (shl            ) [ 000000000000000000000000000000]
zext_ln51             (zext           ) [ 000000000000000000000000000000]
add_ln54              (add            ) [ 000000000000101111000000000000]
xor_ln49              (xor            ) [ 000000000000000000000000000000]
icmp_ln52             (icmp           ) [ 000000000000000000000000000000]
and_ln49              (and            ) [ 000000000000000000000000000000]
icmp_ln51             (icmp           ) [ 000000000000000000000000000000]
and_ln49_1            (and            ) [ 000000000000000000000000000000]
select_ln54_1         (select         ) [ 000000000000000000000000000000]
select_ln54_3         (select         ) [ 000000000000000000000000000000]
xor_ln54              (xor            ) [ 000000000000000000000000000000]
and_ln54              (and            ) [ 000000000000000000000000000000]
and_ln54_1            (and            ) [ 000000000000101111110000000000]
add_ln50              (add            ) [ 000000000000101111000000000000]
or_ln54_1             (or             ) [ 000000000000000000000000000000]
or_ln54_2             (or             ) [ 000000000000000000000000000000]
select_ln54_6         (select         ) [ 000000000000000000000000000000]
shl_ln54_3            (shl            ) [ 000000000000000000000000000000]
select_ln54_7         (select         ) [ 000000000000000000000000000000]
xor_ln54_1            (xor            ) [ 000000000000000000000000000000]
or_ln54_3             (or             ) [ 000000000000000000000000000000]
or_ln54_4             (or             ) [ 000000000000000000000000000000]
and_ln54_2            (and            ) [ 000000000000101111110000000000]
select_ln50           (select         ) [ 000000000001111111111111111110]
add_ln51              (add            ) [ 000000000000000000000000000000]
or_ln51               (or             ) [ 000000000000000000000000000000]
or_ln51_1             (or             ) [ 000000000000000000000000000000]
zext_ln51_1           (zext           ) [ 000000000000000000000000000000]
add_ln54_3            (add            ) [ 000000000000101111000000000000]
select_ln51_1         (select         ) [ 000000000001111111111111111110]
add_ln52              (add            ) [ 000000000000000000000000000000]
jj                    (select         ) [ 000000000001111111111111111110]
add_ln51_1            (add            ) [ 000000000000000000000000000000]
select_ln51_2         (select         ) [ 000000000001111111111111111110]
mul_ln54              (mul            ) [ 000000000000100000100000000000]
mul_ln54_1            (mul            ) [ 000000000000100000100000000000]
mul_ln54_2            (mul            ) [ 000000000000100000100000000000]
jb_0_i_i              (phi            ) [ 000000000000111111100000000000]
shl_ln54              (shl            ) [ 000000000000000000000000000000]
add_ln54_1            (add            ) [ 000000000000000000000000000000]
tmp_9                 (bitselect      ) [ 000000000000000000000000000000]
sub_ln54              (sub            ) [ 000000000000000000000000000000]
tmp_17_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln54             (zext           ) [ 000000000000000000000000000000]
sub_ln54_1            (sub            ) [ 000000000000000000000000000000]
tmp_18_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln54_1           (zext           ) [ 000000000000000000000000000000]
select_ln54           (select         ) [ 000000000000100000010000000000]
br_ln48               (br             ) [ 000000000000000000000000000000]
select_ln49           (select         ) [ 000000000000000000000000000000]
select_ln49_1         (select         ) [ 000000000000000000000000000000]
add_ln49              (add            ) [ 000000000000100000010000000000]
shl_ln54_2            (shl            ) [ 000000000000000000000000000000]
select_ln54_2         (select         ) [ 000000000000000000000000000000]
sub_ln54_2            (sub            ) [ 000000000000000000000000000000]
tmp_20_i              (partselect     ) [ 000000000000100000010000000000]
select_ln49_4         (select         ) [ 000000000001111111111111111110]
shl_ln54_4            (shl            ) [ 000000000000000000000000000000]
add_ln54_2            (add            ) [ 000000000000100000010000000000]
add_ln54_4            (add            ) [ 000000000000100000010000000000]
select_ln49_2         (select         ) [ 000000000000000000000000000000]
trunc_ln54            (trunc          ) [ 000000000000000000000000000000]
tmp_10                (bitselect      ) [ 000000000000000000000000000000]
zext_ln54_2           (zext           ) [ 000000000000000000000000000000]
sub_ln54_3            (sub            ) [ 000000000000000000000000000000]
trunc_ln54_2_mid_i    (bitconcatenate ) [ 000000000000000000000000000000]
select_ln54_4         (select         ) [ 000000000000000000000000000000]
select_ln54_5         (select         ) [ 000000000000000000000000000000]
tmp_11                (bitselect      ) [ 000000000000000000000000000000]
sub_ln54_4            (sub            ) [ 000000000000000000000000000000]
tmp_24_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln54_3           (zext           ) [ 000000000000000000000000000000]
sub_ln54_5            (sub            ) [ 000000000000000000000000000000]
tmp_25_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln54_4           (zext           ) [ 000000000000000000000000000000]
select_ln54_8         (select         ) [ 000000000000000000000000000000]
select_ln54_9         (select         ) [ 000000000000000000000000000000]
tmp_12                (bitselect      ) [ 000000000000000000000000000000]
sub_ln54_6            (sub            ) [ 000000000000000000000000000000]
tmp_26_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln54_5           (zext           ) [ 000000000000000000000000000000]
sub_ln54_7            (sub            ) [ 000000000000000000000000000000]
tmp_27_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln54_6           (zext           ) [ 000000000000000000000000000000]
select_ln54_10        (select         ) [ 000000000000000000000000000000]
select_ln51           (select         ) [ 000000000000000000000000000000]
sext_ln51             (sext           ) [ 000000000000000000000000000000]
add_ln176             (add            ) [ 000000000000100000001000000000]
tmp_i_i               (specregionbegin) [ 000000000000100000000111111110]
specpipeline_ln53     (specpipeline   ) [ 000000000000000000000000000000]
sext_ln176            (sext           ) [ 000000000000000000000000000000]
B_p_V_addr            (getelementptr  ) [ 000000000000100000000111111100]
B_p_V_addr_1_i_rd_req (readreq        ) [ 000000000000000000000000000000]
br_ln0                (br             ) [ 000000000000000000000000000000]
tmp_V                 (read           ) [ 000000000000100000000000000010]
write_ln54            (write          ) [ 000000000000000000000000000000]
empty_20              (specregionend  ) [ 000000000000000000000000000000]
br_ln52               (br             ) [ 000000000001111111111111111110]
ret_ln133             (ret            ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B_p_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_p_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_p_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_p_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="BStream_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="N">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i25.i11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i100.i97.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i1.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="B_p_V_offset_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_p_V_offset_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="N_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_readreq_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="512" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_p_V_addr_1_i_rd_req/20 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_V_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="512" slack="0"/>
<pin id="169" dir="0" index="1" bw="512" slack="7"/>
<pin id="170" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/27 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln54_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="512" slack="0"/>
<pin id="175" dir="0" index="2" bw="512" slack="1"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/28 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvar_flatten162_i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="100" slack="1"/>
<pin id="181" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten162_i (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten162_i_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="100" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten162_i/12 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten98_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="76" slack="1"/>
<pin id="192" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten98_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten98_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="76" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten98_i/12 "/>
</bind>
</comp>

<comp id="201" class="1005" name="indvar_flatten44_i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="44" slack="1"/>
<pin id="203" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten44_i (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten44_i_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="44" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten44_i/12 "/>
</bind>
</comp>

<comp id="212" class="1005" name="kb_0_i_i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2"/>
<pin id="214" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kb_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="kb_0_i_i_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="2"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kb_0_i_i/13 "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="13" slack="2"/>
<pin id="225" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten_i (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten_i_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="2"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="13" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten_i/13 "/>
</bind>
</comp>

<comp id="234" class="1005" name="k_0_i_i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="2"/>
<pin id="236" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="k_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="k_0_i_i_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="9" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i_i/13 "/>
</bind>
</comp>

<comp id="245" class="1005" name="jj_0_i_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="2"/>
<pin id="247" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="jj_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="jj_0_i_i_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="2"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj_0_i_i/13 "/>
</bind>
</comp>

<comp id="256" class="1005" name="jb_0_i_i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="7"/>
<pin id="258" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="jb_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="jb_0_i_i_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="7"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jb_0_i_i/18 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="58" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="58" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_8_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_13_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="24" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_i/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sub_ln48_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_i_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="24" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln48_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="24" slack="0"/>
<pin id="312" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln48_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="0"/>
<pin id="317" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln48_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="1"/>
<pin id="322" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln48_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="25" slack="0"/>
<pin id="326" dir="0" index="2" bw="24" slack="0"/>
<pin id="327" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln48_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="25" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_14_i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="36" slack="0"/>
<pin id="335" dir="0" index="1" bw="25" slack="1"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_i/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="empty_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="36" slack="0"/>
<pin id="342" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="cast47_cast_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="25" slack="0"/>
<pin id="346" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast47_cast_i/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="cast48_cast_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="36" slack="0"/>
<pin id="350" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast48_cast_i/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="43" slack="0"/>
<pin id="355" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound49_i/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="cast101_cast_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="25" slack="5"/>
<pin id="360" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast101_cast_i/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="cast102_cast_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="75" slack="1"/>
<pin id="363" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast102_cast_i/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="25" slack="0"/>
<pin id="366" dir="0" index="1" bw="75" slack="0"/>
<pin id="367" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound103_i/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln50_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="25" slack="5"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln47_cast_i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="58" slack="10"/>
<pin id="377" dir="1" index="1" bw="60" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_cast_i/11 "/>
</bind>
</comp>

<comp id="378" class="1004" name="bound5_i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="36" slack="8"/>
<pin id="380" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound5_i/11 "/>
</bind>
</comp>

<comp id="381" class="1004" name="bound49_cast_i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="75" slack="5"/>
<pin id="383" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound49_cast_i/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln48_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="100" slack="0"/>
<pin id="386" dir="0" index="1" bw="100" slack="1"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln48_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="100" slack="0"/>
<pin id="392" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/12 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln49_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="76" slack="0"/>
<pin id="397" dir="0" index="1" bw="75" slack="1"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/12 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln50_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="44" slack="0"/>
<pin id="402" dir="0" index="1" bw="43" slack="1"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln49_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="5"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_3/12 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_ln54_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/12 "/>
</bind>
</comp>

<comp id="418" class="1004" name="empty_18_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="100" slack="0"/>
<pin id="420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_13_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="100" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="430" class="1004" name="empty_19_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="100" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_19/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln50_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="44" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/12 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln50_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="44" slack="0"/>
<pin id="446" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/12 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln49_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="76" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln49_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="76" slack="0"/>
<pin id="460" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_5/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln54_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54_1/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln51_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/13 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln54_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="9" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/13 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln49_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49/13 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln52_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/13 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln49_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln51_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="13" slack="0"/>
<pin id="499" dir="0" index="1" bw="13" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/13 "/>
</bind>
</comp>

<comp id="503" class="1004" name="and_ln49_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49_1/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln54_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln54_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="0"/>
<pin id="520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_3/13 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln54_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/13 "/>
</bind>
</comp>

<comp id="528" class="1004" name="and_ln54_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/13 "/>
</bind>
</comp>

<comp id="534" class="1004" name="and_ln54_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54_1/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln50_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln54_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="1"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_1/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="or_ln54_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="1"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_2/13 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln54_6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="9" slack="0"/>
<pin id="560" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_6/13 "/>
</bind>
</comp>

<comp id="564" class="1004" name="shl_ln54_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54_3/13 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln54_7_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_7/13 "/>
</bind>
</comp>

<comp id="578" class="1004" name="xor_ln54_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_1/13 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_ln54_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_3/13 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln54_4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_4/13 "/>
</bind>
</comp>

<comp id="594" class="1004" name="and_ln54_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54_2/13 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln50_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/13 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln51_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="9" slack="0"/>
<pin id="611" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/13 "/>
</bind>
</comp>

<comp id="614" class="1004" name="or_ln51_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/13 "/>
</bind>
</comp>

<comp id="620" class="1004" name="or_ln51_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="1"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51_1/13 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln51_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/13 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln54_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_3/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln51_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="9" slack="0"/>
<pin id="638" dir="0" index="2" bw="9" slack="0"/>
<pin id="639" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/13 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln52_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="jj_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="0" index="2" bw="4" slack="0"/>
<pin id="653" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="jj/13 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln51_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="13" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/13 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln51_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="0" index="2" bw="13" slack="0"/>
<pin id="667" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_2/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="13"/>
<pin id="673" dir="0" index="1" bw="32" slack="1"/>
<pin id="674" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="grp_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="13"/>
<pin id="677" dir="0" index="1" bw="32" slack="1"/>
<pin id="678" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_1/14 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="0" index="1" bw="32" slack="13"/>
<pin id="682" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_2/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="shl_ln54_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="5" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54/18 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln54_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="1"/>
<pin id="692" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/18 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_9_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="6" slack="0"/>
<pin id="698" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/18 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sub_ln54_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54/18 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_17_i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="27" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="0" index="2" bw="4" slack="0"/>
<pin id="712" dir="0" index="3" bw="6" slack="0"/>
<pin id="713" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17_i/18 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln54_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="27" slack="0"/>
<pin id="720" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/18 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sub_ln54_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="27" slack="0"/>
<pin id="725" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_1/18 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_18_i_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="27" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="4" slack="0"/>
<pin id="732" dir="0" index="3" bw="6" slack="0"/>
<pin id="733" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18_i/18 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln54_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="27" slack="0"/>
<pin id="740" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/18 "/>
</bind>
</comp>

<comp id="742" class="1004" name="select_ln54_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="28" slack="0"/>
<pin id="745" dir="0" index="2" bw="27" slack="0"/>
<pin id="746" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/18 "/>
</bind>
</comp>

<comp id="750" class="1004" name="select_ln49_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="6"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="32" slack="0"/>
<pin id="754" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/18 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln49_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="6"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="0" index="2" bw="32" slack="0"/>
<pin id="761" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/18 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln49_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/18 "/>
</bind>
</comp>

<comp id="770" class="1004" name="shl_ln54_2_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="5" slack="0"/>
<pin id="773" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54_2/18 "/>
</bind>
</comp>

<comp id="776" class="1004" name="select_ln54_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="6"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="32" slack="0"/>
<pin id="780" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_2/18 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sub_ln54_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_2/18 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_20_i_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="27" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="4" slack="0"/>
<pin id="793" dir="0" index="3" bw="6" slack="0"/>
<pin id="794" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20_i/18 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln49_4_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="6"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="32" slack="0"/>
<pin id="803" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_4/18 "/>
</bind>
</comp>

<comp id="806" class="1004" name="shl_ln54_4_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="0" index="1" bw="5" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54_4/18 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln54_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_2/18 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln54_4_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_4/18 "/>
</bind>
</comp>

<comp id="822" class="1004" name="select_ln49_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="7"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="0" index="2" bw="28" slack="1"/>
<pin id="826" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_2/19 "/>
</bind>
</comp>

<comp id="828" class="1004" name="trunc_ln54_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/19 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_10_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="1"/>
<pin id="834" dir="0" index="2" bw="6" slack="0"/>
<pin id="835" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/19 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln54_2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="27" slack="1"/>
<pin id="840" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/19 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sub_ln54_3_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="27" slack="0"/>
<pin id="844" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_3/19 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln54_2_mid_i_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="28" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="0" index="2" bw="24" slack="0"/>
<pin id="851" dir="0" index="3" bw="1" slack="0"/>
<pin id="852" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln54_2_mid_i/19 "/>
</bind>
</comp>

<comp id="857" class="1004" name="select_ln54_4_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="28" slack="0"/>
<pin id="860" dir="0" index="2" bw="28" slack="0"/>
<pin id="861" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_4/19 "/>
</bind>
</comp>

<comp id="865" class="1004" name="select_ln54_5_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="7"/>
<pin id="867" dir="0" index="1" bw="28" slack="0"/>
<pin id="868" dir="0" index="2" bw="28" slack="0"/>
<pin id="869" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_5/19 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_11_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="1"/>
<pin id="875" dir="0" index="2" bw="6" slack="0"/>
<pin id="876" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/19 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sub_ln54_4_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="32" slack="1"/>
<pin id="882" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_4/19 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_24_i_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="27" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="0" index="2" bw="4" slack="0"/>
<pin id="888" dir="0" index="3" bw="6" slack="0"/>
<pin id="889" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24_i/19 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln54_3_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="27" slack="0"/>
<pin id="896" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_3/19 "/>
</bind>
</comp>

<comp id="898" class="1004" name="sub_ln54_5_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="27" slack="0"/>
<pin id="901" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_5/19 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_25_i_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="27" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="1"/>
<pin id="907" dir="0" index="2" bw="4" slack="0"/>
<pin id="908" dir="0" index="3" bw="6" slack="0"/>
<pin id="909" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25_i/19 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln54_4_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="27" slack="0"/>
<pin id="915" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_4/19 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln54_8_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="28" slack="0"/>
<pin id="920" dir="0" index="2" bw="27" slack="0"/>
<pin id="921" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_8/19 "/>
</bind>
</comp>

<comp id="925" class="1004" name="select_ln54_9_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="6"/>
<pin id="927" dir="0" index="1" bw="28" slack="0"/>
<pin id="928" dir="0" index="2" bw="28" slack="0"/>
<pin id="929" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_9/19 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_12_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="1"/>
<pin id="935" dir="0" index="2" bw="6" slack="0"/>
<pin id="936" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sub_ln54_6_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="1"/>
<pin id="942" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_6/19 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_26_i_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="27" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="4" slack="0"/>
<pin id="948" dir="0" index="3" bw="6" slack="0"/>
<pin id="949" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26_i/19 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln54_5_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="27" slack="0"/>
<pin id="956" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_5/19 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sub_ln54_7_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="27" slack="0"/>
<pin id="961" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_7/19 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_27_i_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="27" slack="0"/>
<pin id="966" dir="0" index="1" bw="32" slack="1"/>
<pin id="967" dir="0" index="2" bw="4" slack="0"/>
<pin id="968" dir="0" index="3" bw="6" slack="0"/>
<pin id="969" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27_i/19 "/>
</bind>
</comp>

<comp id="973" class="1004" name="zext_ln54_6_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="27" slack="0"/>
<pin id="975" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_6/19 "/>
</bind>
</comp>

<comp id="977" class="1004" name="select_ln54_10_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="28" slack="0"/>
<pin id="980" dir="0" index="2" bw="27" slack="0"/>
<pin id="981" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_10/19 "/>
</bind>
</comp>

<comp id="985" class="1004" name="select_ln51_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="6"/>
<pin id="987" dir="0" index="1" bw="28" slack="0"/>
<pin id="988" dir="0" index="2" bw="28" slack="0"/>
<pin id="989" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/19 "/>
</bind>
</comp>

<comp id="992" class="1004" name="sext_ln51_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="28" slack="0"/>
<pin id="994" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/19 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln176_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="58" slack="8"/>
<pin id="998" dir="0" index="1" bw="28" slack="0"/>
<pin id="999" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/19 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sext_ln176_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="60" slack="1"/>
<pin id="1003" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln176/20 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="B_p_V_addr_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="512" slack="0"/>
<pin id="1006" dir="0" index="1" bw="60" slack="0"/>
<pin id="1007" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_p_V_addr/20 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="tmp_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="58" slack="10"/>
<pin id="1013" dir="1" index="1" bw="58" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1016" class="1005" name="N_read_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_8_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_13_i_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="24" slack="1"/>
<pin id="1031" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="1034" class="1005" name="select_ln48_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="25" slack="1"/>
<pin id="1036" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="empty_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="43" slack="8"/>
<pin id="1044" dir="1" index="1" bw="43" slack="8"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1047" class="1005" name="cast47_cast_i_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="75" slack="1"/>
<pin id="1049" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="cast47_cast_i "/>
</bind>
</comp>

<comp id="1052" class="1005" name="cast48_cast_i_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="75" slack="1"/>
<pin id="1054" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="cast48_cast_i "/>
</bind>
</comp>

<comp id="1057" class="1005" name="bound49_i_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="75" slack="1"/>
<pin id="1059" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="bound49_i "/>
</bind>
</comp>

<comp id="1063" class="1005" name="cast101_cast_i_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="100" slack="1"/>
<pin id="1065" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="cast101_cast_i "/>
</bind>
</comp>

<comp id="1068" class="1005" name="cast102_cast_i_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="100" slack="1"/>
<pin id="1070" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="cast102_cast_i "/>
</bind>
</comp>

<comp id="1073" class="1005" name="icmp_ln50_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="5"/>
<pin id="1075" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="zext_ln47_cast_i_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="60" slack="8"/>
<pin id="1080" dir="1" index="1" bw="60" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln47_cast_i "/>
</bind>
</comp>

<comp id="1083" class="1005" name="bound5_i_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="44" slack="1"/>
<pin id="1085" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="bound5_i "/>
</bind>
</comp>

<comp id="1088" class="1005" name="bound49_cast_i_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="76" slack="1"/>
<pin id="1090" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="bound49_cast_i "/>
</bind>
</comp>

<comp id="1093" class="1005" name="bound103_i_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="100" slack="1"/>
<pin id="1095" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="bound103_i "/>
</bind>
</comp>

<comp id="1098" class="1005" name="icmp_ln48_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="add_ln48_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="100" slack="0"/>
<pin id="1104" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="icmp_ln49_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="select_ln49_3_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln49_3 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="or_ln54_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln54 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="empty_19_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="8"/>
<pin id="1136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="select_ln50_1_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="44" slack="0"/>
<pin id="1140" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opset="select_ln50_1 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="select_ln49_5_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="76" slack="0"/>
<pin id="1145" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opset="select_ln49_5 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="add_ln54_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="and_ln54_1_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="1"/>
<pin id="1155" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln54_1 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="add_ln50_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="and_ln54_2_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="1"/>
<pin id="1165" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln54_2 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="select_ln50_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="add_ln54_3_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54_3 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="select_ln51_1_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="9" slack="0"/>
<pin id="1180" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="jj_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="4" slack="0"/>
<pin id="1185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="1188" class="1005" name="select_ln51_2_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="13" slack="0"/>
<pin id="1190" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="select_ln51_2 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="mul_ln54_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="1"/>
<pin id="1195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln54 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="mul_ln54_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln54_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="mul_ln54_2_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="1"/>
<pin id="1205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln54_2 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="select_ln54_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="28" slack="1"/>
<pin id="1210" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="add_ln49_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="tmp_20_i_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="27" slack="1"/>
<pin id="1221" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="1224" class="1005" name="select_ln49_4_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="0"/>
<pin id="1226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln49_4 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="add_ln54_2_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54_2 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="add_ln54_4_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54_4 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="add_ln176_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="60" slack="1"/>
<pin id="1245" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="B_p_V_addr_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="512" slack="1"/>
<pin id="1250" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_p_V_addr "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_V_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="512" slack="1"/>
<pin id="1256" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="152"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="140" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="142" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="144" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="86" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="88" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="100" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="102" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="104" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="148" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="154" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="154" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="295" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="328"><net_src comp="314" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="330" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="340" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="344" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="388"><net_src comp="183" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="90" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="183" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="194" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="205" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="395" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="395" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="183" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="92" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="94" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="418" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="84" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="205" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="96" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="412" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="96" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="194" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="395" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="98" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="216" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="24" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="238" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="464" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="106" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="249" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="108" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="480" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="227" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="110" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="480" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="26" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="216" pin="4"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="26" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="464" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="106" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="491" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="503" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="523" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="112" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="509" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="534" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="102" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="238" pin="4"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="540" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="24" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="534" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="516" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="497" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="106" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="528" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="534" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="540" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="509" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="114" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="556" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="594" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="534" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="608" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="570" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="594" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="608" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="556" pin="3"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="249" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="116" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="620" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="116" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="643" pin="2"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="227" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="118" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="551" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="118" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="657" pin="2"/><net_sink comp="663" pin=2"/></net>

<net id="687"><net_src comp="260" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="24" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="18" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="20" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="26" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="689" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="120" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="702" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="122" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="20" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="721"><net_src comp="708" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="124" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="120" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="689" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="122" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="20" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="741"><net_src comp="728" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="694" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="722" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="738" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="755"><net_src comp="26" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="260" pin="4"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="26" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="683" pin="2"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="112" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="750" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="24" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="781"><net_src comp="770" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="757" pin="3"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="26" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="770" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="120" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="122" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="20" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="804"><net_src comp="764" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="805"><net_src comp="750" pin="3"/><net_sink comp="799" pin=2"/></net>

<net id="810"><net_src comp="24" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="776" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="776" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="124" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="836"><net_src comp="18" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="126" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="845"><net_src comp="124" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="853"><net_src comp="128" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="130" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="828" pin="1"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="132" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="862"><net_src comp="831" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="841" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="847" pin="4"/><net_sink comp="857" pin=2"/></net>

<net id="870"><net_src comp="857" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="871"><net_src comp="822" pin="3"/><net_sink comp="865" pin=2"/></net>

<net id="877"><net_src comp="18" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="20" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="883"><net_src comp="26" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="890"><net_src comp="120" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="879" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="122" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="893"><net_src comp="20" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="897"><net_src comp="884" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="124" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="894" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="910"><net_src comp="120" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="122" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="912"><net_src comp="20" pin="0"/><net_sink comp="904" pin=3"/></net>

<net id="916"><net_src comp="904" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="872" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="898" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="913" pin="1"/><net_sink comp="917" pin=2"/></net>

<net id="930"><net_src comp="917" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="931"><net_src comp="865" pin="3"/><net_sink comp="925" pin=2"/></net>

<net id="937"><net_src comp="18" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="20" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="943"><net_src comp="26" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="950"><net_src comp="120" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="939" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="122" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="953"><net_src comp="20" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="957"><net_src comp="944" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="962"><net_src comp="124" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="954" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="970"><net_src comp="120" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="122" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="972"><net_src comp="20" pin="0"/><net_sink comp="964" pin=3"/></net>

<net id="976"><net_src comp="964" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="982"><net_src comp="932" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="958" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="973" pin="1"/><net_sink comp="977" pin=2"/></net>

<net id="990"><net_src comp="977" pin="3"/><net_sink comp="985" pin=1"/></net>

<net id="991"><net_src comp="925" pin="3"/><net_sink comp="985" pin=2"/></net>

<net id="995"><net_src comp="985" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="992" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1008"><net_src comp="0" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1010"><net_src comp="1004" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="1014"><net_src comp="267" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1019"><net_src comp="154" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1023"><net_src comp="1016" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1027"><net_src comp="277" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1032"><net_src comp="285" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1037"><net_src comp="323" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1045"><net_src comp="340" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1050"><net_src comp="344" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1055"><net_src comp="348" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1060"><net_src comp="352" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1066"><net_src comp="358" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1071"><net_src comp="361" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1076"><net_src comp="370" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1081"><net_src comp="375" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1086"><net_src comp="378" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1091"><net_src comp="381" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1096"><net_src comp="364" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1101"><net_src comp="384" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="389" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1110"><net_src comp="395" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1113"><net_src comp="1107" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1114"><net_src comp="1107" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1115"><net_src comp="1107" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1116"><net_src comp="1107" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1120"><net_src comp="405" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1124"><net_src comp="1117" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1126"><net_src comp="1117" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1130"><net_src comp="412" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1133"><net_src comp="1127" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1137"><net_src comp="430" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="442" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1146"><net_src comp="456" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="1151"><net_src comp="474" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1156"><net_src comp="534" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1161"><net_src comp="540" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1166"><net_src comp="594" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1171"><net_src comp="600" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1176"><net_src comp="629" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1181"><net_src comp="635" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1186"><net_src comp="649" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1191"><net_src comp="663" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1196"><net_src comp="671" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1201"><net_src comp="675" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1206"><net_src comp="679" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1211"><net_src comp="742" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="1216"><net_src comp="764" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1222"><net_src comp="789" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1227"><net_src comp="799" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1232"><net_src comp="811" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1235"><net_src comp="1229" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1239"><net_src comp="817" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1242"><net_src comp="1236" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1246"><net_src comp="996" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1251"><net_src comp="1004" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="1257"><net_src comp="167" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="172" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: BStream_V_V | {28 }
 - Input state : 
	Port: readB : B_p_V | {20 21 22 23 24 25 26 27 }
	Port: readB : B_p_V_offset | {1 }
	Port: readB : N | {1 }
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		zext_ln48 : 2
		sub_ln48_1 : 3
		select_ln48 : 4
	State 3
		empty : 1
		cast47_cast_i : 1
		cast48_cast_i : 2
		bound49_i : 3
	State 4
	State 5
	State 6
	State 7
		bound103_i : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln48 : 1
		add_ln48 : 1
		icmp_ln49 : 1
		icmp_ln50_1 : 1
		select_ln49_3 : 2
		or_ln54 : 3
		empty_18 : 1
		tmp_13 : 2
		empty_19 : 3
		br_ln48 : 4
		add_ln50_1 : 1
		select_ln50_1 : 3
		add_ln49_1 : 1
		select_ln49_5 : 2
	State 13
		shl_ln54_1 : 1
		zext_ln51 : 1
		add_ln54 : 2
		icmp_ln52 : 1
		and_ln49 : 2
		icmp_ln51 : 1
		and_ln49_1 : 2
		select_ln54_1 : 1
		select_ln54_3 : 1
		and_ln54 : 2
		and_ln54_1 : 2
		add_ln50 : 2
		or_ln54_1 : 2
		or_ln54_2 : 2
		select_ln54_6 : 2
		shl_ln54_3 : 3
		select_ln54_7 : 2
		xor_ln54_1 : 2
		or_ln54_3 : 2
		or_ln54_4 : 2
		and_ln54_2 : 2
		select_ln50 : 2
		add_ln51 : 3
		or_ln51 : 2
		or_ln51_1 : 2
		zext_ln51_1 : 4
		add_ln54_3 : 5
		select_ln51_1 : 4
		add_ln52 : 1
		jj : 2
		add_ln51_1 : 1
		select_ln51_2 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
		shl_ln54 : 1
		add_ln54_1 : 1
		tmp_9 : 2
		sub_ln54 : 2
		tmp_17_i : 3
		zext_ln54 : 4
		sub_ln54_1 : 5
		tmp_18_i : 2
		zext_ln54_1 : 3
		select_ln54 : 6
		select_ln49 : 1
		select_ln49_1 : 1
		add_ln49 : 2
		shl_ln54_2 : 3
		select_ln54_2 : 3
		sub_ln54_2 : 3
		tmp_20_i : 4
		select_ln49_4 : 3
		add_ln54_2 : 4
		add_ln54_4 : 4
	State 19
		sub_ln54_3 : 1
		trunc_ln54_2_mid_i : 1
		select_ln54_4 : 2
		select_ln54_5 : 3
		tmp_24_i : 1
		zext_ln54_3 : 2
		sub_ln54_5 : 3
		zext_ln54_4 : 1
		select_ln54_8 : 4
		select_ln54_9 : 5
		tmp_26_i : 1
		zext_ln54_5 : 2
		sub_ln54_7 : 3
		zext_ln54_6 : 1
		select_ln54_10 : 4
		select_ln51 : 6
		sext_ln51 : 7
		add_ln176 : 8
	State 20
		B_p_V_addr : 1
		B_p_V_addr_1_i_rd_req : 2
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_352          |    5    |   297   |    89   |
|          |           grp_fu_364          |    5    |   441   |   249   |
|    mul   |           grp_fu_671          |    4    |   231   |    49   |
|          |           grp_fu_675          |    4    |   231   |    49   |
|          |           grp_fu_679          |    4    |   231   |    49   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln48_fu_323      |    0    |    0    |    25   |
|          |      select_ln49_3_fu_405     |    0    |    0    |    2    |
|          |      select_ln50_1_fu_442     |    0    |    0    |    44   |
|          |      select_ln49_5_fu_456     |    0    |    0    |    75   |
|          |      select_ln54_1_fu_509     |    0    |    0    |    32   |
|          |      select_ln54_3_fu_516     |    0    |    0    |    32   |
|          |      select_ln54_6_fu_556     |    0    |    0    |    9    |
|          |      select_ln54_7_fu_570     |    0    |    0    |    32   |
|          |       select_ln50_fu_600      |    0    |    0    |    32   |
|          |      select_ln51_1_fu_635     |    0    |    0    |    9    |
|          |           jj_fu_649           |    0    |    0    |    4    |
|  select  |      select_ln51_2_fu_663     |    0    |    0    |    13   |
|          |       select_ln54_fu_742      |    0    |    0    |    28   |
|          |       select_ln49_fu_750      |    0    |    0    |    32   |
|          |      select_ln49_1_fu_757     |    0    |    0    |    32   |
|          |      select_ln54_2_fu_776     |    0    |    0    |    32   |
|          |      select_ln49_4_fu_799     |    0    |    0    |    32   |
|          |      select_ln49_2_fu_822     |    0    |    0    |    28   |
|          |      select_ln54_4_fu_857     |    0    |    0    |    28   |
|          |      select_ln54_5_fu_865     |    0    |    0    |    28   |
|          |      select_ln54_8_fu_917     |    0    |    0    |    28   |
|          |      select_ln54_9_fu_925     |    0    |    0    |    28   |
|          |     select_ln54_10_fu_977     |    0    |    0    |    28   |
|          |       select_ln51_fu_985      |    0    |    0    |    28   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln48_fu_389        |    0    |    0    |   100   |
|          |       add_ln50_1_fu_436       |    0    |    0    |    44   |
|          |       add_ln49_1_fu_450       |    0    |    0    |    76   |
|          |        add_ln54_fu_474        |    0    |    0    |    32   |
|          |        add_ln50_fu_540        |    0    |    0    |    32   |
|          |        add_ln51_fu_608        |    0    |    0    |    9    |
|    add   |       add_ln54_3_fu_629       |    0    |    0    |    32   |
|          |        add_ln52_fu_643        |    0    |    0    |    6    |
|          |       add_ln51_1_fu_657       |    0    |    0    |    13   |
|          |       add_ln54_1_fu_689       |    0    |    0    |    32   |
|          |        add_ln49_fu_764        |    0    |    0    |    32   |
|          |       add_ln54_2_fu_811       |    0    |    0    |    32   |
|          |       add_ln54_4_fu_817       |    0    |    0    |    32   |
|          |        add_ln176_fu_996       |    0    |    0    |    58   |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln48_fu_295        |    0    |    0    |    32   |
|          |       sub_ln48_1_fu_314       |    0    |    0    |    24   |
|          |        sub_ln54_fu_702        |    0    |    0    |    32   |
|          |       sub_ln54_1_fu_722       |    0    |    0    |    27   |
|    sub   |       sub_ln54_2_fu_783       |    0    |    0    |    32   |
|          |       sub_ln54_3_fu_841       |    0    |    0    |    27   |
|          |       sub_ln54_4_fu_879       |    0    |    0    |    32   |
|          |       sub_ln54_5_fu_898       |    0    |    0    |    27   |
|          |       sub_ln54_6_fu_939       |    0    |    0    |    32   |
|          |       sub_ln54_7_fu_958       |    0    |    0    |    27   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln50_fu_370       |    0    |    0    |    20   |
|          |        icmp_ln48_fu_384       |    0    |    0    |    50   |
|          |        icmp_ln49_fu_395       |    0    |    0    |    50   |
|   icmp   |       icmp_ln50_1_fu_400      |    0    |    0    |    24   |
|          |        empty_19_fu_430        |    0    |    0    |    50   |
|          |        icmp_ln52_fu_485       |    0    |    0    |    9    |
|          |        icmp_ln51_fu_497       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |         or_ln54_fu_412        |    0    |    0    |    2    |
|          |        or_ln54_1_fu_546       |    0    |    0    |    2    |
|          |        or_ln54_2_fu_551       |    0    |    0    |    2    |
|    or    |        or_ln54_3_fu_584       |    0    |    0    |    2    |
|          |        or_ln54_4_fu_589       |    0    |    0    |    2    |
|          |         or_ln51_fu_614        |    0    |    0    |    2    |
|          |        or_ln51_1_fu_620       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln49_fu_491        |    0    |    0    |    2    |
|          |       and_ln49_1_fu_503       |    0    |    0    |    2    |
|    and   |        and_ln54_fu_528        |    0    |    0    |    2    |
|          |       and_ln54_1_fu_534       |    0    |    0    |    2    |
|          |       and_ln54_2_fu_594       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln49_fu_480        |    0    |    0    |    2    |
|    xor   |        xor_ln54_fu_523        |    0    |    0    |    2    |
|          |       xor_ln54_1_fu_578       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          | B_p_V_offset_read_read_fu_148 |    0    |    0    |    0    |
|   read   |       N_read_read_fu_154      |    0    |    0    |    0    |
|          |       tmp_V_read_fu_167       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_160      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln54_write_fu_172    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_267          |    0    |    0    |    0    |
|          |        tmp_13_i_fu_285        |    0    |    0    |    0    |
|          |          tmp_i_fu_300         |    0    |    0    |    0    |
|          |        tmp_17_i_fu_708        |    0    |    0    |    0    |
|partselect|        tmp_18_i_fu_728        |    0    |    0    |    0    |
|          |        tmp_20_i_fu_789        |    0    |    0    |    0    |
|          |        tmp_24_i_fu_884        |    0    |    0    |    0    |
|          |        tmp_25_i_fu_904        |    0    |    0    |    0    |
|          |        tmp_26_i_fu_944        |    0    |    0    |    0    |
|          |        tmp_27_i_fu_964        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_8_fu_277         |    0    |    0    |    0    |
|          |          tmp_9_fu_694         |    0    |    0    |    0    |
| bitselect|         tmp_10_fu_831         |    0    |    0    |    0    |
|          |         tmp_11_fu_872         |    0    |    0    |    0    |
|          |         tmp_12_fu_932         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln48_fu_310       |    0    |    0    |    0    |
|          |       zext_ln48_1_fu_320      |    0    |    0    |    0    |
|          |      cast47_cast_i_fu_344     |    0    |    0    |    0    |
|          |      cast48_cast_i_fu_348     |    0    |    0    |    0    |
|          |     cast101_cast_i_fu_358     |    0    |    0    |    0    |
|          |     cast102_cast_i_fu_361     |    0    |    0    |    0    |
|          |    zext_ln47_cast_i_fu_375    |    0    |    0    |    0    |
|          |        bound5_i_fu_378        |    0    |    0    |    0    |
|   zext   |     bound49_cast_i_fu_381     |    0    |    0    |    0    |
|          |        zext_ln51_fu_470       |    0    |    0    |    0    |
|          |       zext_ln51_1_fu_625      |    0    |    0    |    0    |
|          |        zext_ln54_fu_718       |    0    |    0    |    0    |
|          |       zext_ln54_1_fu_738      |    0    |    0    |    0    |
|          |       zext_ln54_2_fu_838      |    0    |    0    |    0    |
|          |       zext_ln54_3_fu_894      |    0    |    0    |    0    |
|          |       zext_ln54_4_fu_913      |    0    |    0    |    0    |
|          |       zext_ln54_5_fu_954      |    0    |    0    |    0    |
|          |       zext_ln54_6_fu_973      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln48_fu_330       |    0    |    0    |    0    |
|   sext   |          empty_fu_340         |    0    |    0    |    0    |
|          |        sext_ln51_fu_992       |    0    |    0    |    0    |
|          |       sext_ln176_fu_1001      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_14_i_fu_333        |    0    |    0    |    0    |
|bitconcatenate|         tmp_13_fu_422         |    0    |    0    |    0    |
|          |   trunc_ln54_2_mid_i_fu_847   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |        empty_18_fu_418        |    0    |    0    |    0    |
|          |       trunc_ln54_fu_828       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       shl_ln54_1_fu_464       |    0    |    0    |    0    |
|          |       shl_ln54_3_fu_564       |    0    |    0    |    0    |
|    shl   |        shl_ln54_fu_683        |    0    |    0    |    0    |
|          |       shl_ln54_2_fu_770       |    0    |    0    |    0    |
|          |       shl_ln54_4_fu_806       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    22   |   1431  |   2214  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    B_p_V_addr_reg_1248    |   512  |
|      N_read_reg_1016      |   32   |
|     add_ln176_reg_1243    |   60   |
|     add_ln48_reg_1102     |   100  |
|     add_ln49_reg_1213     |   32   |
|     add_ln50_reg_1158     |   32   |
|    add_ln54_2_reg_1229    |   32   |
|    add_ln54_3_reg_1173    |   32   |
|    add_ln54_4_reg_1236    |   32   |
|     add_ln54_reg_1148     |   32   |
|    and_ln54_1_reg_1153    |    1   |
|    and_ln54_2_reg_1163    |    1   |
|    bound103_i_reg_1093    |   100  |
|  bound49_cast_i_reg_1088  |   76   |
|     bound49_i_reg_1057    |   75   |
|     bound5_i_reg_1083     |   44   |
|  cast101_cast_i_reg_1063  |   100  |
|  cast102_cast_i_reg_1068  |   100  |
|   cast47_cast_i_reg_1047  |   75   |
|   cast48_cast_i_reg_1052  |   75   |
|     empty_19_reg_1134     |    1   |
|       empty_reg_1042      |   43   |
|     icmp_ln48_reg_1098    |    1   |
|     icmp_ln49_reg_1107    |    1   |
|     icmp_ln50_reg_1073    |    1   |
|indvar_flatten162_i_reg_179|   100  |
| indvar_flatten44_i_reg_201|   44   |
| indvar_flatten98_i_reg_190|   76   |
|  indvar_flatten_i_reg_223 |   13   |
|      jb_0_i_i_reg_256     |   32   |
|      jj_0_i_i_reg_245     |    4   |
|        jj_reg_1183        |    4   |
|      k_0_i_i_reg_234      |    9   |
|      kb_0_i_i_reg_212     |   32   |
|    mul_ln54_1_reg_1198    |   32   |
|    mul_ln54_2_reg_1203    |   32   |
|     mul_ln54_reg_1193     |   32   |
|      or_ln54_reg_1127     |    1   |
|    select_ln48_reg_1034   |   25   |
|   select_ln49_3_reg_1117  |    1   |
|   select_ln49_4_reg_1224  |   32   |
|   select_ln49_5_reg_1143  |   76   |
|   select_ln50_1_reg_1138  |   44   |
|    select_ln50_reg_1168   |   32   |
|   select_ln51_1_reg_1178  |    9   |
|   select_ln51_2_reg_1188  |   13   |
|    select_ln54_reg_1208   |   28   |
|     tmp_13_i_reg_1029     |   24   |
|     tmp_20_i_reg_1219     |   27   |
|       tmp_8_reg_1024      |    1   |
|       tmp_V_reg_1254      |   512  |
|        tmp_reg_1011       |   58   |
| zext_ln47_cast_i_reg_1078 |   60   |
+---------------------------+--------+
|           Total           |  2943  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_160 |  p1  |   2  |  512 |  1024  ||    9    |
|     grp_fu_352     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_352     |  p1  |   2  |  43  |   86   ||    9    |
|     grp_fu_364     |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_364     |  p1  |   2  |  75  |   150  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1374  ||  3.015  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1431  |  2214  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |  2943  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |    3   |  4374  |  2259  |
+-----------+--------+--------+--------+--------+
