{
    "id": "correct_subsidiary_00027_3",
    "rank": 28,
    "data": {
        "url": "https://www.design-reuse.com/articles/15502/an-implementation-study-on-fault-tolerant-leon-3-processor-system.html",
        "read_more_link": "",
        "language": "en",
        "title": "An Implementation Study on Fault Tolerant LEON-3 Processor System",
        "top_image": "https://static.designandreuse.com/img11/drlogo16.gif",
        "meta_img": "https://static.designandreuse.com/img11/drlogo16.gif",
        "images": [
            "https://static.designandreuse.com/img16/cn.png",
            "https://static.designandreuse.com/img16/en.png",
            "https://static.designandreuse.com/img16/cn.png",
            "https://static.designandreuse.com/sip/logo/moschip.webp",
            "https://static.designandreuse.com/sip/logo/synopsys.svg",
            "https://static.designandreuse.com/sip/logo/siliconcreations23.webp",
            "https://static.designandreuse.com/sip/logo/cast.webp",
            "https://static.designandreuse.com/news_img2/news56535/r.jpg.webp",
            "https://static.designandreuse.com/news_img2/news56527/s.jpg.webp",
            "https://static.designandreuse.com/news_img2/news56526/q.jpg.webp",
            "https://static.designandreuse.com/news_img2/news56538/e.jpg.webp",
            "https://static.designandreuse.com/news_img2/news56485/e.jpg.webp",
            "https://static.designandreuse.com/news_img2/news56473/e2.jpg.webp",
            "https://static.designandreuse.com/industryexpertblogs/images/quadric.jpg",
            "https://static.designandreuse.com/industryexpertblogs/images/synopsys.gif",
            "https://static.designandreuse.com/industryexpertblogs/images/synopsys.gif",
            "https://static.designandreuse.com/img11/ajax-loader2.gif",
            "https://static.designandreuse.com/img11/ajax-loader2.gif",
            "https://www.design-reuse.com/NEWS/IMAGES/resource_centerHeader.gif",
            "https://static.designandreuse.com/img16/facebook.png",
            "https://static.designandreuse.com/img16/x.jpg",
            "https://static.designandreuse.com/img16/linkedin.png",
            "https://static.designandreuse.com//image/icon_lock.gif",
            "https://static.designandreuse.com//image/icon_lock.gif",
            "https://static.designandreuse.com//image/icon_lock.gif",
            "https://static.designandreuse.com//image/icon_lock.gif",
            "https://static.designandreuse.com/NEWS/IMAGES/icn_emailarticle.gif",
            "https://www.design-reuse.com/IMG2002/spacer.gif",
            "https://static.designandreuse.com/NEWS/IMAGES/icn_print.gif"
        ],
        "movies": [],
        "keywords": [],
        "meta_keywords": [
            "an",
            "implementation",
            "study",
            "on",
            "fault",
            "tolerant",
            "leon",
            "3",
            "processor",
            "system"
        ],
        "tags": null,
        "authors": [],
        "publish_date": null,
        "summary": "",
        "meta_description": "The paper presents a case study on implementation of the fault tolerant LEON-3 processor system on a chip for space applications. The single-event upset (SEU) tolerance is provided by design. The technique applied detects and corrects up to 4 errors in the register file and caches. The implementation details and system-on-chip features are summarized.",
        "meta_lang": "en",
        "meta_favicon": "//static.designandreuse.com/IMAGES/favicon.ico",
        "meta_site_name": "Design And Reuse",
        "canonical_link": "https://www.design-reuse.com/articles/15502/an-implementation-study-on-fault-tolerant-leon-3-processor-system.html",
        "text": "Â© 2024 Design And Reuse\n\nAll Rights Reserved.\n\nNo portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse."
    }
}