// Seed: 2643685595
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2
);
  parameter id_4 = -1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_40 = 32'd59
) (
    output uwire id_0,
    input supply1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output supply0 id_14,
    input wor id_15,
    input wor id_16,
    input supply0 id_17,
    input wand id_18,
    output uwire id_19,
    input supply0 id_20,
    input wire id_21,
    input tri0 id_22,
    output tri id_23,
    input wand id_24,
    output tri0 id_25,
    input uwire id_26,
    output tri0 id_27,
    input wor id_28,
    input tri0 id_29,
    output uwire id_30,
    input tri1 id_31,
    input supply0 id_32,
    output wire id_33,
    output wand id_34,
    output supply0 id_35,
    input supply1 id_36,
    input tri1 id_37,
    input uwire id_38,
    input supply0 id_39,
    input wor _id_40,
    output wor id_41,
    output wire id_42,
    output tri0 id_43,
    input wand id_44,
    input wor id_45,
    input tri0 id_46,
    output tri0 id_47,
    inout tri0 id_48,
    output wand id_49,
    input uwire id_50,
    output wire id_51,
    output tri id_52,
    input wor id_53
);
  assign id_9 = id_28;
  module_0 modCall_1 (
      id_45,
      id_7,
      id_45
  );
  assign modCall_1.id_0 = 0;
  logic [id_40 : (  -1  )] id_55;
  assign id_47 = id_39;
endmodule
