# Pipeline-RISC-microprocessor

Designed and implemented a six-staged Pipelined architecture of a multicycle RISC processor using VHDL as part of EE309 Autumn 2017. The architecture was augmented with hazard mitigation techniques and data forwarding.
