Design an 8-bit synchronous reset module with inputs: 1-bit clock clk, asynchronous reset rst, 8-bit data d, and output: 8-bit q. module_name is "reset_8bit". input pin: clk, rst, d[7:0]. output pin: q[7:0].
