<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/regs/svr.rs`."><title>svr.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="x86_vlapic" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-63605ae7.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">x86_vlapic/regs/</div>svr.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="kw">use </span>tock_registers::LocalRegisterCopy;
<a href=#2 id=2 data-nosnippet>2</a><span class="kw">use </span>tock_registers::register_bitfields;
<a href=#3 id=3 data-nosnippet>3</a><span class="kw">use </span>tock_registers::registers::ReadWrite;
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a><span class="macro">register_bitfields!</span> {
<a href=#6 id=6 data-nosnippet>6</a>    u32,
<a href=#7 id=7 data-nosnippet>7</a>    <span class="kw">pub </span>SPURIOUS_INTERRUPT_VECTOR [
<a href=#8 id=8 data-nosnippet>8</a>        <span class="doccomment">/// Reserved2
<a href=#9 id=9 data-nosnippet>9</a>        </span>Reserved1 OFFSET(<span class="number">13</span>) NUMBITS(<span class="number">19</span>) [],
<a href=#10 id=10 data-nosnippet>10</a>        <span class="doccomment">/// Suppress EOI Broadcasts
<a href=#11 id=11 data-nosnippet>11</a>        /// Determines whether an EOI for a level-triggered interrupt causes EOI messages to be broadcast to the I/O APICs (0) or not (1).
<a href=#12 id=12 data-nosnippet>12</a>        /// See Section 11.8.5.
<a href=#13 id=13 data-nosnippet>13</a>        /// The default value for this bit is 0, indicating that EOI broadcasts are performed.
<a href=#14 id=14 data-nosnippet>14</a>        /// This bit is reserved to 0 if the processor does not support EOI-broadcast suppression.
<a href=#15 id=15 data-nosnippet>15</a>        /// - 0: Disabled
<a href=#16 id=16 data-nosnippet>16</a>        /// - 1: Enabled
<a href=#17 id=17 data-nosnippet>17</a>        </span>EOIBroadcastSuppression OFFSET(<span class="number">12</span>) NUMBITS(<span class="number">1</span>) [
<a href=#18 id=18 data-nosnippet>18</a>            <span class="doccomment">/// Disabled
<a href=#19 id=19 data-nosnippet>19</a>            </span>Disabled = <span class="number">0</span>,
<a href=#20 id=20 data-nosnippet>20</a>            <span class="doccomment">/// Enabled
<a href=#21 id=21 data-nosnippet>21</a>            </span>Enabled = <span class="number">1
<a href=#22 id=22 data-nosnippet>22</a>        </span>],
<a href=#23 id=23 data-nosnippet>23</a>        Reserved0 OFFSET(<span class="number">10</span>) NUMBITS(<span class="number">2</span>) [],
<a href=#24 id=24 data-nosnippet>24</a>        <span class="doccomment">/// Focus Processor Checking
<a href=#25 id=25 data-nosnippet>25</a>        /// Determines if focus processor checking is enabled (0) or disabled (1) when using the lowestpriority delivery mode.
<a href=#26 id=26 data-nosnippet>26</a>        /// In Pentium 4 and Intel Xeon processors, this bit is reserved and should be cleared to 0.
<a href=#27 id=27 data-nosnippet>27</a>        /// - 0: Enabled
<a href=#28 id=28 data-nosnippet>28</a>        /// - 1: Disabled
<a href=#29 id=29 data-nosnippet>29</a>        </span>FocusProcessorChecking OFFSET(<span class="number">9</span>) NUMBITS(<span class="number">1</span>) [
<a href=#30 id=30 data-nosnippet>30</a>            <span class="doccomment">/// Enabled
<a href=#31 id=31 data-nosnippet>31</a>            </span>Enabled = <span class="number">0</span>,
<a href=#32 id=32 data-nosnippet>32</a>            <span class="doccomment">/// Disabled
<a href=#33 id=33 data-nosnippet>33</a>            </span>Disabled = <span class="number">1
<a href=#34 id=34 data-nosnippet>34</a>        </span>],
<a href=#35 id=35 data-nosnippet>35</a>        <span class="doccomment">/// APIC Software Enable/Disable
<a href=#36 id=36 data-nosnippet>36</a>        /// Allows software to temporarily enable (1) or disable (0) the local APIC
<a href=#37 id=37 data-nosnippet>37</a>        /// (see Section 11.4.3, “Enabling or Disabling the Local APIC”).
<a href=#38 id=38 data-nosnippet>38</a>        /// - 0: APIC Disabled
<a href=#39 id=39 data-nosnippet>39</a>        /// - 1: APIC Enabled
<a href=#40 id=40 data-nosnippet>40</a>        </span>APICSoftwareEnableDisable OFFSET(<span class="number">8</span>) NUMBITS(<span class="number">1</span>) [
<a href=#41 id=41 data-nosnippet>41</a>            <span class="doccomment">/// APIC Disabled
<a href=#42 id=42 data-nosnippet>42</a>            </span>Disabled = <span class="number">0</span>,
<a href=#43 id=43 data-nosnippet>43</a>            <span class="doccomment">/// APIC Enabled
<a href=#44 id=44 data-nosnippet>44</a>            </span>Enabled = <span class="number">1
<a href=#45 id=45 data-nosnippet>45</a>        </span>],
<a href=#46 id=46 data-nosnippet>46</a>        <span class="doccomment">/// Spurious Vector.
<a href=#47 id=47 data-nosnippet>47</a>        /// Determines the vector number to be delivered to the processor when the local APIC generates a spurious vector.
<a href=#48 id=48 data-nosnippet>48</a>        /// - (Pentium 4 and Intel Xeon processors.) Bits 0 through 7 of the this field are programmable by software.
<a href=#49 id=49 data-nosnippet>49</a>        /// - (P6 family and Pentium processors). Bits 4 through 7 of the this field are programmable by software, and bits 0 through 3 are hardwired to logical ones. Software writes to bits 0 through 3 have no effect.
<a href=#50 id=50 data-nosnippet>50</a>        /// For the P6 family and Pentium processors, bits 0 through 3 are always 1.
<a href=#51 id=51 data-nosnippet>51</a>        </span>SPURIOUS_VECTOR OFFSET(<span class="number">0</span>) NUMBITS(<span class="number">8</span>) [],
<a href=#52 id=52 data-nosnippet>52</a>    ]
<a href=#53 id=53 data-nosnippet>53</a>}
<a href=#54 id=54 data-nosnippet>54</a>
<a href=#55 id=55 data-nosnippet>55</a><span class="doccomment">/// Spurious-Interrupt Vector Register using MMIO.
<a href=#56 id=56 data-nosnippet>56</a>/// - Address: FEE0 00F0H
<a href=#57 id=57 data-nosnippet>57</a>/// - Value after reset: 0000 00FFH
<a href=#58 id=58 data-nosnippet>58</a>///
<a href=#59 id=59 data-nosnippet>59</a>/// A special situation may occur when a processor raises its task priority to be greater than or equal to the level of the interrupt for which the processor INTR signal is currently being asserted.
<a href=#60 id=60 data-nosnippet>60</a>/// If at the time the INTA cycle is issued, the interrupt that was to be dispensed has become masked (programmed by software), the local APIC will deliver a spurious-interrupt vector.
<a href=#61 id=61 data-nosnippet>61</a>/// Dispensing the spurious-interrupt vector does not affect the ISR, so the handler for this vector should return without an EOI.
<a href=#62 id=62 data-nosnippet>62</a></span><span class="kw">pub type </span>SpuriousInterruptVectorRegisterMmio = ReadWrite&lt;u32, SPURIOUS_INTERRUPT_VECTOR::Register&gt;;
<a href=#63 id=63 data-nosnippet>63</a>
<a href=#64 id=64 data-nosnippet>64</a><span class="doccomment">/// A read-write copy of Spurious-Interrupt Vector Register (FEE0 00F0H).
<a href=#65 id=65 data-nosnippet>65</a>///
<a href=#66 id=66 data-nosnippet>66</a>/// This behaves very similarly to a MMIO read-write register, but instead of doing a
<a href=#67 id=67 data-nosnippet>67</a>/// volatile read to MMIO to get the value for each function call, a copy of the
<a href=#68 id=68 data-nosnippet>68</a>/// register contents are stored locally in memory.
<a href=#69 id=69 data-nosnippet>69</a></span><span class="kw">pub type </span>SpuriousInterruptVectorRegisterLocal =
<a href=#70 id=70 data-nosnippet>70</a>    LocalRegisterCopy&lt;u32, SPURIOUS_INTERRUPT_VECTOR::Register&gt;;</code></pre></div></section></main></body></html>