Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Apr  3 17:51:32 2024
| Host             : pc running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.525        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.377        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.026 |       10 |       --- |             --- |
| Slice Logic             |     0.012 |    12283 |       --- |             --- |
|   LUT as Logic          |     0.010 |     4839 |    133800 |            3.62 |
|   CARRY4                |    <0.001 |      634 |     33450 |            1.90 |
|   Register              |    <0.001 |     4648 |    267600 |            1.74 |
|   LUT as Shift Register |    <0.001 |       17 |     46200 |            0.04 |
|   F7/F8 Muxes           |    <0.001 |        2 |    133800 |           <0.01 |
|   Others                |     0.000 |      599 |       --- |             --- |
| Signals                 |     0.018 |    13450 |       --- |             --- |
| Block RAM               |     0.054 |      155 |       365 |           42.47 |
| MMCM                    |     0.106 |        1 |        10 |           10.00 |
| DSPs                    |     0.020 |      111 |       740 |           15.00 |
| I/O                     |     0.141 |       40 |       285 |           14.04 |
| Static Power            |     0.148 |          |           |                 |
| Total                   |     0.525 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.162 |       0.126 |      0.036 |
| Vccaux    |       1.800 |     0.090 |       0.059 |      0.031 |
| Vcco33    |       3.300 |     0.047 |       0.042 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.004 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------+-----------------+
| Clock              | Domain                           | Constraint (ns) |
+--------------------+----------------------------------+-----------------+
| CLK                | CLK                              |            10.0 |
| CLK                | CLK_IBUF_BUFG                    |            10.0 |
| OV7670_PCLK        | OV7670_PCLK                      |            40.0 |
| clk250_clk_wiz_0   | mult_clk/inst/clk250_clk_wiz_0   |             4.0 |
| clk25_clk_wiz_0    | mult_clk/inst/clk25_clk_wiz_0    |            40.0 |
| clkfbout_clk_wiz_0 | mult_clk/inst/clkfbout_clk_wiz_0 |            10.0 |
| div2/clkb          | div2/CLK                         |            20.0 |
| div4/CLK           | div4/OV7670_XCLK_OBUF            |            40.0 |
+--------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top                            |     0.377 |
|   Mini_LeNet_inst0             |     0.036 |
|     conv1                      |     0.010 |
|     conv2                      |     0.016 |
|       conv2_single_inst0       |     0.013 |
|     linear                     |     0.003 |
|     maxpool1                   |     0.003 |
|     maxpool2                   |     0.003 |
|   buffer_b                     |     0.017 |
|     U0                         |     0.017 |
|       inst_blk_mem_gen         |     0.017 |
|   buffer_g                     |     0.017 |
|     U0                         |     0.017 |
|       inst_blk_mem_gen         |     0.017 |
|   buffer_r                     |     0.017 |
|     U0                         |     0.017 |
|       inst_blk_mem_gen         |     0.017 |
|   dbi_sw                       |     0.001 |
|   hdmi_ctrl                    |     0.111 |
|     hdmi                       |     0.110 |
|       encode_B                 |     0.001 |
|       encode_G                 |     0.001 |
|   mult_clk                     |     0.108 |
|     inst                       |     0.108 |
|   process                      |     0.024 |
|     axi2bram                   |     0.002 |
|     frame_read                 |     0.002 |
|       frame_buff               |     0.002 |
|     image_filer                |     0.020 |
|       img_filter_am_addhbi_U10 |     0.001 |
|       img_filter_mul_42g8j_U8  |     0.002 |
|       img_filter_mul_42g8j_U9  |     0.002 |
|       img_filter_mul_66fYi_U7  |     0.008 |
+--------------------------------+-----------+


