In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libclangHandleLLVM.a_clang_-O2:

handle_llvm.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>:
       0:	stp	x29, x30, [sp, #-96]!
       4:	stp	x28, x27, [sp, #16]
       8:	stp	x26, x25, [sp, #32]
       c:	stp	x24, x23, [sp, #48]
      10:	stp	x22, x21, [sp, #64]
      14:	stp	x20, x19, [sp, #80]
      18:	mov	x29, sp
      1c:	sub	sp, sp, #0x490
      20:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      24:	mov	x21, x0
      28:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      2c:	add	x20, x20, #0x0
      30:	mov	x19, x1
      34:	add	x0, x0, #0x0
      38:	mov	w2, #0x5d00                	// #23808
      3c:	mov	x1, x20
      40:	bl	0 <memcpy>
      44:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      48:	add	x0, x0, #0x0
      4c:	mov	w2, #0x5d00                	// #23808
      50:	mov	x1, x20
      54:	bl	0 <memcpy>
      58:	ldp	x8, x9, [x19]
      5c:	mov	w22, #0x2                   	// #2
      60:	cmp	x8, x9
      64:	b.ne	228 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x228>  // b.any
      68:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      6c:	ldr	d0, [x8]
      70:	add	x10, sp, #0x248
      74:	add	x23, x10, #0x20
      78:	add	x20, x10, #0x50
      7c:	add	x9, x10, #0x70
      80:	add	x8, x10, #0xa8
      84:	add	x0, sp, #0x240
      88:	str	xzr, [sp, #592]
      8c:	str	xzr, [sp, #584]
      90:	strb	wzr, [sp, #616]
      94:	str	xzr, [sp, #632]
      98:	str	wzr, [sp, #640]
      9c:	strb	wzr, [sp, #664]
      a0:	strb	wzr, [sp, #696]
      a4:	str	xzr, [sp, #712]
      a8:	str	xzr, [sp, #720]
      ac:	str	x23, [sp, #600]
      b0:	str	xzr, [sp, #608]
      b4:	str	x20, [sp, #648]
      b8:	str	xzr, [sp, #656]
      bc:	str	x9, [sp, #48]
      c0:	str	x9, [sp, #680]
      c4:	str	xzr, [sp, #688]
      c8:	str	xzr, [sp, #728]
      cc:	str	x8, [sp, #736]
      d0:	str	d0, [sp, #744]
      d4:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
      d8:	ldr	q0, [x21]
      dc:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      e0:	add	x8, x8, #0x0
      e4:	adrp	x4, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      e8:	mov	w9, #0x2                   	// #2
      ec:	str	x8, [sp, #544]
      f0:	add	x4, x4, #0x0
      f4:	add	x8, sp, #0x238
      f8:	add	x0, sp, #0x210
      fc:	add	x1, sp, #0x248
     100:	add	x2, sp, #0x240
     104:	mov	w3, #0x1                   	// #1
     108:	mov	x5, xzr
     10c:	str	x21, [sp, #72]
     110:	str	q0, [sp, #528]
     114:	str	x9, [sp, #552]
     118:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     11c:	ldr	x19, [sp, #568]
     120:	cbz	x19, c54 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc54>
     124:	bl	0 <_ZN4llvm4errsEv>
     128:	mov	x1, x0
     12c:	mov	x0, x19
     130:	mov	x2, xzr
     134:	bl	0 <_ZN4llvm12verifyModuleERKNS_6ModuleEPNS_11raw_ostreamEPb>
     138:	tbnz	w0, #0, c54 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc54>
     13c:	ldr	x8, [sp, #568]
     140:	mov	w9, #0x104                 	// #260
     144:	add	x0, sp, #0x1d8
     148:	sub	x1, x29, #0xd0
     14c:	add	x8, x8, #0xf0
     150:	str	x20, [sp, #56]
     154:	sturh	w9, [x29, #-192]
     158:	stp	x8, xzr, [x29, #-208]
     15c:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     160:	add	x8, sp, #0x140
     164:	bl	1474 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     168:	add	x8, sp, #0x120
     16c:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     170:	add	x8, x8, #0x10
     174:	add	x0, x0, #0x0
     178:	add	x1, sp, #0x1d8
     17c:	add	x2, sp, #0x120
     180:	str	x8, [sp, #40]
     184:	stp	x8, xzr, [sp, #288]
     188:	strb	wzr, [sp, #304]
     18c:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_6TripleERS6_>
     190:	ldr	x8, [sp, #568]
     194:	adrp	x21, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     198:	add	x21, x21, #0x0
     19c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     1a0:	ldp	x24, x25, [x8, #240]
     1a4:	mov	x19, x0
     1a8:	add	x1, x1, #0x0
     1ac:	mov	x0, x21
     1b0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     1b4:	str	w22, [sp, #84]
     1b8:	str	x23, [sp, #64]
     1bc:	cbz	w0, 26c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x26c>
     1c0:	ldp	x20, x21, [x21]
     1c4:	add	x8, sp, #0x100
     1c8:	add	x0, x8, #0x10
     1cc:	str	x0, [sp, #256]
     1d0:	cbnz	x20, 1d8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x1d8>
     1d4:	cbnz	x21, c48 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc48>
     1d8:	cmp	x21, #0x10
     1dc:	stur	x21, [x29, #-208]
     1e0:	b.cc	200 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x200>  // b.lo, b.ul, b.last
     1e4:	add	x0, sp, #0x100
     1e8:	sub	x1, x29, #0xd0
     1ec:	mov	x2, xzr
     1f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     1f4:	ldur	x8, [x29, #-208]
     1f8:	str	x0, [sp, #256]
     1fc:	str	x8, [sp, #272]
     200:	cbz	x21, 2a4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x2a4>
     204:	cmp	x21, #0x1
     208:	b.ne	298 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x298>  // b.any
     20c:	ldrb	w8, [x20]
     210:	strb	w8, [x0]
     214:	b	2a4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x2a4>
     218:	and	w22, w10, #0xff
     21c:	add	x8, x8, #0x8
     220:	cmp	x9, x8
     224:	b.eq	68 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x68>  // b.none
     228:	ldr	x10, [x8]
     22c:	ldrb	w11, [x10]
     230:	cmp	w11, #0x2d
     234:	b.ne	21c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x21c>  // b.any
     238:	ldrb	w11, [x10, #1]
     23c:	cmp	w11, #0x4f
     240:	b.ne	21c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x21c>  // b.any
     244:	ldrb	w10, [x10, #2]
     248:	sub	w10, w10, #0x30
     24c:	cmp	w10, #0x4
     250:	b.cc	218 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x218>  // b.lo, b.ul, b.last
     254:	bl	0 <_ZN4llvm4errsEv>
     258:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     25c:	add	x1, x1, #0x0
     260:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     264:	mov	w0, #0x1                   	// #1
     268:	bl	0 <exit>
     26c:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     270:	add	x8, sp, #0x100
     274:	mov	x20, x0
     278:	add	x0, x8, #0x10
     27c:	str	x0, [sp, #256]
     280:	cbz	x20, bd0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xbd0>
     284:	mov	x21, x1
     288:	cmp	x1, #0x10
     28c:	stur	x1, [x29, #-208]
     290:	b.cc	200 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x200>  // b.lo, b.ul, b.last
     294:	b	1e4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x1e4>
     298:	mov	x1, x20
     29c:	mov	x2, x21
     2a0:	bl	0 <memcpy>
     2a4:	ldur	x8, [x29, #-208]
     2a8:	ldr	x9, [sp, #256]
     2ac:	str	x8, [sp, #264]
     2b0:	strb	wzr, [x9, x8]
     2b4:	ldp	x21, x22, [sp, #256]
     2b8:	add	x8, sp, #0xe0
     2bc:	add	x26, sp, #0xe0
     2c0:	bl	17bc <_ZL14getFeaturesStrB5cxx11v>
     2c4:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     2c8:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     2cc:	add	x8, x8, #0x0
     2d0:	add	x10, x10, #0x0
     2d4:	stp	x24, x25, [x29, #-224]
     2d8:	ldp	x20, x23, [sp, #224]
     2dc:	ldrh	w9, [x8]
     2e0:	ldr	w8, [x8, #128]
     2e4:	ldrh	w11, [x10]
     2e8:	ldr	x25, [x19, #88]
     2ec:	ldr	w10, [x10, #128]
     2f0:	cbz	x25, 3a4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3a4>
     2f4:	cmp	w11, #0x0
     2f8:	and	w11, w10, #0xff
     2fc:	cset	w12, ne  // ne = any
     300:	csel	w11, wzr, w11, eq  // eq = none
     304:	cmp	w9, #0x0
     308:	mov	w9, #0x105                 	// #261
     30c:	strh	w9, [sp, #208]
     310:	and	w9, w8, #0xff
     314:	and	x10, x10, #0xffffff00
     318:	and	x8, x8, #0xffffff00
     31c:	csel	w9, wzr, w9, eq  // eq = none
     320:	orr	x27, x11, x10
     324:	sub	x10, x29, #0xe0
     328:	cset	w11, ne  // ne = any
     32c:	orr	x24, x9, x8
     330:	sub	x0, x29, #0xd0
     334:	add	x1, sp, #0xc0
     338:	bfi	x27, x12, #32, #1
     33c:	bfi	x24, x11, #32, #1
     340:	stp	x10, xzr, [sp, #192]
     344:	sub	x28, x29, #0xd0
     348:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     34c:	ldr	w8, [sp, #84]
     350:	sub	x1, x29, #0xd0
     354:	add	x6, sp, #0x140
     358:	mov	x0, x19
     35c:	mov	x2, x21
     360:	mov	x3, x22
     364:	mov	x4, x20
     368:	mov	x5, x23
     36c:	mov	x7, x24
     370:	strb	wzr, [sp, #16]
     374:	str	w8, [sp, #8]
     378:	str	x27, [sp]
     37c:	blr	x25
     380:	ldur	x8, [x29, #-208]
     384:	add	x9, x28, #0x10
     388:	mov	x24, x0
     38c:	cmp	x8, x9
     390:	b.eq	39c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x39c>  // b.none
     394:	mov	x0, x8
     398:	bl	0 <_ZdlPv>
     39c:	ldr	x20, [sp, #224]
     3a0:	b	3a8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3a8>
     3a4:	mov	x24, xzr
     3a8:	add	x8, x26, #0x10
     3ac:	cmp	x20, x8
     3b0:	b.eq	3bc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3bc>  // b.none
     3b4:	mov	x0, x20
     3b8:	bl	0 <_ZdlPv>
     3bc:	ldr	x0, [sp, #256]
     3c0:	add	x8, sp, #0x100
     3c4:	add	x8, x8, #0x10
     3c8:	cmp	x0, x8
     3cc:	b.eq	3d4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3d4>  // b.none
     3d0:	bl	0 <_ZdlPv>
     3d4:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     3d8:	add	x20, x20, #0x0
     3dc:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     3e0:	add	x1, x1, #0x0
     3e4:	mov	x0, x20
     3e8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     3ec:	cbz	w0, 448 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x448>
     3f0:	ldp	x19, x20, [x20]
     3f4:	add	x8, sp, #0x100
     3f8:	add	x0, x8, #0x10
     3fc:	str	x0, [sp, #256]
     400:	cbnz	x19, 408 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x408>
     404:	cbnz	x20, c48 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc48>
     408:	cmp	x20, #0x10
     40c:	stur	x20, [x29, #-208]
     410:	b.cc	430 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x430>  // b.lo, b.ul, b.last
     414:	add	x0, sp, #0x100
     418:	sub	x1, x29, #0xd0
     41c:	mov	x2, xzr
     420:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     424:	ldur	x8, [x29, #-208]
     428:	str	x0, [sp, #256]
     42c:	str	x8, [sp, #272]
     430:	cbz	x20, 480 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x480>
     434:	cmp	x20, #0x1
     438:	b.ne	474 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x474>  // b.any
     43c:	ldrb	w8, [x19]
     440:	strb	w8, [x0]
     444:	b	480 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x480>
     448:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     44c:	add	x8, sp, #0x100
     450:	mov	x19, x0
     454:	add	x0, x8, #0x10
     458:	str	x0, [sp, #256]
     45c:	cbz	x19, bdc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xbdc>
     460:	mov	x20, x1
     464:	cmp	x1, #0x10
     468:	stur	x1, [x29, #-208]
     46c:	b.cc	430 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x430>  // b.lo, b.ul, b.last
     470:	b	414 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x414>
     474:	mov	x1, x19
     478:	mov	x2, x20
     47c:	bl	0 <memcpy>
     480:	ldur	x8, [x29, #-208]
     484:	ldr	x9, [sp, #256]
     488:	str	x8, [sp, #264]
     48c:	strb	wzr, [x9, x8]
     490:	ldr	x8, [sp, #256]
     494:	add	x20, sp, #0xe0
     498:	str	x8, [sp, #88]
     49c:	ldr	x8, [sp, #264]
     4a0:	str	x8, [sp, #144]
     4a4:	add	x8, sp, #0xe0
     4a8:	bl	17bc <_ZL14getFeaturesStrB5cxx11v>
     4ac:	ldr	x8, [sp, #568]
     4b0:	ldr	x0, [sp, #224]
     4b4:	ldr	x19, [x8, #32]
     4b8:	add	x8, x8, #0x18
     4bc:	str	x8, [sp, #136]
     4c0:	cmp	x8, x19
     4c4:	b.eq	7d0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7d0>  // b.none
     4c8:	ldr	x20, [sp, #232]
     4cc:	sub	x8, x29, #0xd0
     4d0:	adrp	x22, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     4d4:	adrp	x26, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     4d8:	add	x9, x8, #0x10
     4dc:	add	x22, x22, #0x0
     4e0:	add	x26, x26, #0x0
     4e4:	stp	x0, x9, [sp, #96]
     4e8:	add	x9, x8, #0x18
     4ec:	add	x8, x8, #0x48
     4f0:	str	x24, [sp, #32]
     4f4:	stp	x8, x9, [sp, #120]
     4f8:	str	x20, [sp, #112]
     4fc:	b	53c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x53c>
     500:	sub	x0, x29, #0xe0
     504:	sub	x3, x29, #0xd0
     508:	mov	w2, #0xffffffff            	// #-1
     50c:	mov	x1, x27
     510:	bl	0 <_ZNK4llvm13AttributeList13addAttributesERNS_11LLVMContextEjRKNS_11AttrBuilderE>
     514:	ldr	x8, [sp, #152]
     518:	str	x0, [x8, #112]
     51c:	ldur	x1, [x29, #-176]
     520:	ldr	x0, [sp, #104]
     524:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     528:	ldr	x19, [x19, #8]
     52c:	ldr	x8, [sp, #136]
     530:	ldr	x20, [sp, #112]
     534:	cmp	x8, x19
     538:	b.eq	7c4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7c4>  // b.none
     53c:	ldrb	w8, [x19]
     540:	tbnz	w8, #2, c28 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc28>
     544:	sub	x8, x19, #0x38
     548:	cmp	x19, #0x0
     54c:	csel	x21, xzr, x8, eq  // eq = none
     550:	mov	x0, x21
     554:	bl	0 <_ZNK4llvm8Function10getContextEv>
     558:	ldr	x8, [x21, #112]
     55c:	ldr	x9, [sp, #128]
     560:	movi	v0.2d, #0x0
     564:	stp	xzr, xzr, [x29, #-208]
     568:	stur	x8, [x29, #-224]
     56c:	ldr	x8, [sp, #120]
     570:	stur	wzr, [x29, #-184]
     574:	stp	xzr, x9, [x29, #-176]
     578:	stp	x9, xzr, [x29, #-160]
     57c:	stur	wzr, [x29, #-144]
     580:	stp	q0, q0, [x8]
     584:	ldr	x8, [sp, #144]
     588:	mov	x27, x0
     58c:	str	x21, [sp, #152]
     590:	cbz	x8, 5cc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x5cc>
     594:	ldr	x8, [sp, #152]
     598:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     59c:	mov	w2, #0xa                   	// #10
     5a0:	add	x1, x1, #0x0
     5a4:	add	x0, x8, #0x70
     5a8:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
     5ac:	tbnz	w0, #0, 5cc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x5cc>
     5b0:	ldr	x3, [sp, #88]
     5b4:	ldr	x4, [sp, #144]
     5b8:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     5bc:	sub	x0, x29, #0xd0
     5c0:	mov	w2, #0xa                   	// #10
     5c4:	add	x1, x1, #0x0
     5c8:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     5cc:	cbz	x20, 5ec <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x5ec>
     5d0:	ldr	x3, [sp, #96]
     5d4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     5d8:	sub	x0, x29, #0xd0
     5dc:	mov	w2, #0xf                   	// #15
     5e0:	add	x1, x1, #0x0
     5e4:	mov	x4, x20
     5e8:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     5ec:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     5f0:	ldrh	w8, [x8]
     5f4:	cbz	w8, 674 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x674>
     5f8:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     5fc:	ldr	w8, [x8]
     600:	cmp	w8, #0x2
     604:	b.eq	654 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x654>  // b.none
     608:	cmp	w8, #0x1
     60c:	b.eq	634 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x634>  // b.none
     610:	cbnz	w8, 674 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x674>
     614:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     618:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     61c:	sub	x0, x29, #0xd0
     620:	mov	w2, #0xd                   	// #13
     624:	mov	w4, #0x3                   	// #3
     628:	add	x1, x1, #0x0
     62c:	add	x3, x3, #0x0
     630:	b	670 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x670>
     634:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     638:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     63c:	sub	x0, x29, #0xd0
     640:	mov	w2, #0xd                   	// #13
     644:	mov	w4, #0x8                   	// #8
     648:	add	x1, x1, #0x0
     64c:	add	x3, x3, #0x0
     650:	b	670 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x670>
     654:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     658:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     65c:	sub	x0, x29, #0xd0
     660:	mov	w2, #0xd                   	// #13
     664:	mov	w4, #0x4                   	// #4
     668:	add	x1, x1, #0x0
     66c:	add	x3, x3, #0x0
     670:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     674:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     678:	ldrh	w8, [x8]
     67c:	cbz	w8, 6bc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x6bc>
     680:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     684:	ldrb	w8, [x8]
     688:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     68c:	add	x9, x9, #0x0
     690:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     694:	cmp	w8, #0x0
     698:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     69c:	add	x8, x8, #0x0
     6a0:	csel	x3, x9, x8, ne  // ne = any
     6a4:	mov	w8, #0x4                   	// #4
     6a8:	cinc	x4, x8, eq  // eq = none
     6ac:	sub	x0, x29, #0xd0
     6b0:	mov	w2, #0x12                  	// #18
     6b4:	add	x1, x1, #0x0
     6b8:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     6bc:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     6c0:	ldrb	w8, [x8]
     6c4:	cbz	w8, 6e4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x6e4>
     6c8:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     6cc:	sub	x0, x29, #0xd0
     6d0:	mov	w2, #0xc                   	// #12
     6d4:	add	x1, x1, #0x0
     6d8:	mov	x3, xzr
     6dc:	mov	x4, xzr
     6e0:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     6e4:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     6e8:	ldrh	w8, [x8]
     6ec:	cbz	w8, 500 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x500>
     6f0:	ldr	x8, [sp, #152]
     6f4:	ldr	x25, [x8, #80]
     6f8:	add	x20, x8, #0x48
     6fc:	b	704 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x704>
     700:	ldr	x25, [x25, #8]
     704:	cmp	x20, x25
     708:	b.eq	500 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x500>  // b.none
     70c:	ldrb	w8, [x25]
     710:	tbnz	w8, #2, c08 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc08>
     714:	sub	x8, x25, #0x18
     718:	cmp	x25, #0x0
     71c:	csel	x8, xzr, x8, eq  // eq = none
     720:	ldr	x24, [x8, #48]
     724:	add	x23, x8, #0x28
     728:	b	770 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x770>
     72c:	ldp	x3, x4, [x22]
     730:	mov	w2, #0xe                   	// #14
     734:	mov	x0, x27
     738:	mov	x1, x26
     73c:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS_9StringRefES3_>
     740:	ldr	x8, [x28, #56]
     744:	mov	x21, x0
     748:	mov	x0, x28
     74c:	str	x8, [sp, #192]
     750:	bl	0 <_ZNK4llvm5Value10getContextEv>
     754:	mov	x1, x0
     758:	add	x0, sp, #0xc0
     75c:	mov	w2, #0xffffffff            	// #-1
     760:	mov	x3, x21
     764:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9AttributeE>
     768:	str	x0, [x28, #56]
     76c:	ldr	x24, [x24, #8]
     770:	cmp	x23, x24
     774:	b.eq	700 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x700>  // b.none
     778:	ldrb	w8, [x24]
     77c:	tbnz	w8, #2, be8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xbe8>
     780:	sub	x8, x24, #0x18
     784:	cmp	x24, #0x0
     788:	csel	x28, xzr, x8, eq  // eq = none
     78c:	cbz	x24, 76c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x76c>
     790:	ldrb	w8, [x28, #16]
     794:	cmp	w8, #0x50
     798:	b.ne	76c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x76c>  // b.any
     79c:	ldur	x8, [x28, #-24]
     7a0:	cbz	x8, 76c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x76c>
     7a4:	ldrb	w9, [x8, #16]
     7a8:	cbnz	w9, 76c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x76c>
     7ac:	ldr	w8, [x8, #36]
     7b0:	cmp	w8, #0xf9
     7b4:	b.eq	72c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x72c>  // b.none
     7b8:	cmp	w8, #0x2d
     7bc:	b.eq	72c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x72c>  // b.none
     7c0:	b	76c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x76c>
     7c4:	ldr	x0, [sp, #224]
     7c8:	ldr	x24, [sp, #32]
     7cc:	add	x20, sp, #0xe0
     7d0:	ldr	w23, [sp, #84]
     7d4:	add	x8, x20, #0x10
     7d8:	cmp	x0, x8
     7dc:	b.eq	7e4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7e4>  // b.none
     7e0:	bl	0 <_ZdlPv>
     7e4:	ldr	x0, [sp, #256]
     7e8:	add	x8, sp, #0x100
     7ec:	add	x8, x8, #0x10
     7f0:	cmp	x0, x8
     7f4:	b.eq	7fc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7fc>  // b.none
     7f8:	bl	0 <_ZdlPv>
     7fc:	sub	x0, x29, #0xe0
     800:	bl	0 <_ZN4llvm6legacy11PassManagerC1Ev>
     804:	mov	w0, #0x118                 	// #280
     808:	bl	0 <_Znwm>
     80c:	add	x1, sp, #0x1d8
     810:	mov	x19, x0
     814:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPassC1ERKNS_6TripleE>
     818:	sub	x0, x29, #0xe0
     81c:	mov	x1, x19
     820:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     824:	add	x8, sp, #0x100
     828:	mov	x0, x24
     82c:	bl	0 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>
     830:	add	x0, sp, #0x100
     834:	bl	0 <_ZN4llvm36createTargetTransformInfoWrapperPassENS_16TargetIRAnalysisE>
     838:	mov	x1, x0
     83c:	sub	x0, x29, #0xe0
     840:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     844:	ldr	x8, [sp, #272]
     848:	cbz	x8, 85c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x85c>
     84c:	add	x0, sp, #0x100
     850:	add	x1, sp, #0x100
     854:	mov	w2, #0x3                   	// #3
     858:	blr	x8
     85c:	ldr	x8, [x24]
     860:	sub	x1, x29, #0xe0
     864:	mov	x0, x24
     868:	ldr	x8, [x8, #104]
     86c:	blr	x8
     870:	mov	x1, x0
     874:	sub	x0, x29, #0xe0
     878:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     87c:	mov	w0, #0x1                   	// #1
     880:	mov	w19, #0x1                   	// #1
     884:	bl	0 <_ZN4llvm18createVerifierPassEb>
     888:	mov	x1, x0
     88c:	sub	x0, x29, #0xe0
     890:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     894:	sub	x0, x29, #0xd0
     898:	bl	0 <_ZN4llvm18PassManagerBuilderC1Ev>
     89c:	mov	w0, w23
     8a0:	mov	w1, wzr
     8a4:	mov	w2, wzr
     8a8:	stp	w23, wzr, [x29, #-208]
     8ac:	bl	0 <_ZN4llvm26createFunctionInliningPassEjjb>
     8b0:	stur	x0, [x29, #-192]
     8b4:	sub	x0, x29, #0xd0
     8b8:	sub	x1, x29, #0xe0
     8bc:	sturb	w19, [x29, #-165]
     8c0:	bl	0 <_ZN4llvm18PassManagerBuilder25populateModulePassManagerERNS_6legacy15PassManagerBaseE>
     8c4:	sub	x0, x29, #0xd0
     8c8:	bl	0 <_ZN4llvm18PassManagerBuilderD1Ev>
     8cc:	strb	wzr, [sp, #240]
     8d0:	stur	w19, [x29, #-176]
     8d4:	stp	xzr, xzr, [x29, #-192]
     8d8:	adrp	x9, 0 <_ZTVN4llvm18raw_string_ostreamE>
     8dc:	ldr	x9, [x9]
     8e0:	add	x8, sp, #0xe0
     8e4:	add	x10, sp, #0xc0
     8e8:	stur	x8, [x29, #-168]
     8ec:	add	x22, x8, #0x10
     8f0:	add	x8, x9, #0x10
     8f4:	add	x19, x10, #0x10
     8f8:	sub	x0, x29, #0xd0
     8fc:	add	x1, sp, #0xc0
     900:	mov	w2, wzr
     904:	stp	x22, xzr, [sp, #224]
     908:	stp	x8, xzr, [x29, #-208]
     90c:	stp	x19, xzr, [sp, #192]
     910:	strb	wzr, [sp, #208]
     914:	bl	0 <_ZN4llvm21createPrintModulePassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
     918:	mov	x1, x0
     91c:	sub	x0, x29, #0xe0
     920:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     924:	ldr	x0, [sp, #192]
     928:	cmp	x0, x19
     92c:	b.eq	934 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x934>  // b.none
     930:	bl	0 <_ZdlPv>
     934:	ldr	x1, [sp, #568]
     938:	sub	x0, x29, #0xe0
     93c:	bl	0 <_ZN4llvm6legacy11PassManager3runERNS_6ModuleE>
     940:	ldur	x8, [x29, #-184]
     944:	ldur	x9, [x29, #-200]
     948:	cmp	x8, x9
     94c:	b.eq	958 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x958>  // b.none
     950:	sub	x0, x29, #0xd0
     954:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     958:	ldur	x8, [x29, #-168]
     95c:	add	x9, sp, #0xc0
     960:	add	x21, x9, #0x10
     964:	str	x21, [sp, #192]
     968:	ldp	x19, x20, [x8]
     96c:	cbnz	x19, 974 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x974>
     970:	cbnz	x20, c48 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc48>
     974:	cmp	x20, #0x10
     978:	stur	x20, [x29, #-16]
     97c:	b.cc	9a4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9a4>  // b.lo, b.ul, b.last
     980:	add	x0, sp, #0xc0
     984:	sub	x1, x29, #0x10
     988:	mov	x2, xzr
     98c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     990:	ldur	x8, [x29, #-16]
     994:	str	x0, [sp, #192]
     998:	str	x8, [sp, #208]
     99c:	cbnz	x20, 9ac <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9ac>
     9a0:	b	9cc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9cc>
     9a4:	mov	x0, x21
     9a8:	cbz	x20, 9cc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9cc>
     9ac:	cmp	x20, #0x1
     9b0:	b.ne	9c0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9c0>  // b.any
     9b4:	ldrb	w8, [x19]
     9b8:	strb	w8, [x0]
     9bc:	b	9cc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9cc>
     9c0:	mov	x1, x19
     9c4:	mov	x2, x20
     9c8:	bl	0 <memcpy>
     9cc:	ldur	x8, [x29, #-16]
     9d0:	ldr	x9, [sp, #192]
     9d4:	sub	x0, x29, #0xd0
     9d8:	str	x8, [sp, #200]
     9dc:	strb	wzr, [x9, x8]
     9e0:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
     9e4:	ldr	x0, [sp, #224]
     9e8:	cmp	x0, x22
     9ec:	b.eq	9f4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9f4>  // b.none
     9f0:	bl	0 <_ZdlPv>
     9f4:	sub	x0, x29, #0xe0
     9f8:	bl	0 <_ZN4llvm6legacy11PassManagerD1Ev>
     9fc:	ldr	x8, [x24]
     a00:	mov	x0, x24
     a04:	ldr	x8, [x8, #8]
     a08:	blr	x8
     a0c:	ldr	x0, [sp, #288]
     a10:	ldr	x8, [sp, #40]
     a14:	cmp	x0, x8
     a18:	b.eq	a20 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa20>  // b.none
     a1c:	bl	0 <_ZdlPv>
     a20:	ldp	x19, x20, [sp, #448]
     a24:	cmp	x19, x20
     a28:	b.ne	ac8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xac8>  // b.any
     a2c:	cbz	x19, a38 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa38>
     a30:	mov	x0, x19
     a34:	bl	0 <_ZdlPv>
     a38:	ldr	x0, [sp, #416]
     a3c:	add	x19, sp, #0x140
     a40:	add	x8, x19, #0x70
     a44:	cmp	x0, x8
     a48:	b.eq	a50 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa50>  // b.none
     a4c:	bl	0 <_ZdlPv>
     a50:	ldr	x0, [sp, #384]
     a54:	add	x8, x19, #0x50
     a58:	cmp	x0, x8
     a5c:	b.eq	a64 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa64>  // b.none
     a60:	bl	0 <_ZdlPv>
     a64:	ldr	x0, [sp, #472]
     a68:	add	x8, sp, #0x1d8
     a6c:	add	x8, x8, #0x10
     a70:	cmp	x0, x8
     a74:	b.eq	a7c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa7c>  // b.none
     a78:	bl	0 <_ZdlPv>
     a7c:	ldr	x19, [sp, #568]
     a80:	cbz	x19, a94 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa94>
     a84:	mov	x0, x19
     a88:	bl	0 <_ZN4llvm6ModuleD1Ev>
     a8c:	mov	x0, x19
     a90:	bl	0 <_ZdlPv>
     a94:	add	x8, sp, #0x248
     a98:	add	x0, sp, #0x240
     a9c:	add	x20, x8, #0x98
     aa0:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
     aa4:	ldr	w8, [sp, #744]
     aa8:	ldr	x19, [sp, #736]
     aac:	cbz	w8, b10 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb10>
     ab0:	add	x8, x8, x8, lsl #1
     ab4:	lsl	x22, x8, #4
     ab8:	b	ae4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xae4>
     abc:	add	x19, x19, #0x10
     ac0:	cmp	x19, x20
     ac4:	b.eq	b00 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb00>  // b.none
     ac8:	ldr	x0, [x19], #16
     acc:	cmp	x0, x19
     ad0:	b.eq	abc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xabc>  // b.none
     ad4:	bl	0 <_ZdlPv>
     ad8:	b	abc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xabc>
     adc:	subs	x22, x22, #0x30
     ae0:	b.eq	b0c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb0c>  // b.none
     ae4:	add	x8, x19, x22
     ae8:	ldur	x0, [x8, #-32]
     aec:	sub	x8, x8, #0x10
     af0:	cmp	x8, x0
     af4:	b.eq	adc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xadc>  // b.none
     af8:	bl	0 <_ZdlPv>
     afc:	b	adc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xadc>
     b00:	ldr	x19, [sp, #448]
     b04:	cbnz	x19, a30 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa30>
     b08:	b	a38 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa38>
     b0c:	ldr	x19, [sp, #736]
     b10:	add	x8, x20, #0x10
     b14:	cmp	x19, x8
     b18:	b.eq	b24 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb24>  // b.none
     b1c:	mov	x0, x19
     b20:	bl	0 <free>
     b24:	ldr	x0, [sp, #712]
     b28:	ldr	x19, [sp, #56]
     b2c:	cbz	x0, b34 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb34>
     b30:	bl	0 <_ZdlPv>
     b34:	ldr	x0, [sp, #680]
     b38:	ldr	x8, [sp, #48]
     b3c:	cmp	x0, x8
     b40:	b.eq	b48 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb48>  // b.none
     b44:	bl	0 <_ZdlPv>
     b48:	ldr	x0, [sp, #648]
     b4c:	cmp	x0, x19
     b50:	b.eq	b58 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb58>  // b.none
     b54:	bl	0 <_ZdlPv>
     b58:	ldr	x0, [sp, #600]
     b5c:	ldr	x8, [sp, #64]
     b60:	cmp	x0, x8
     b64:	b.eq	b6c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb6c>  // b.none
     b68:	bl	0 <_ZdlPv>
     b6c:	add	x0, sp, #0xc0
     b70:	mov	w1, w23
     b74:	bl	c8c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
     b78:	ldr	x0, [sp, #72]
     b7c:	mov	w1, wzr
     b80:	bl	c8c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
     b84:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     b88:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     b8c:	add	x0, x0, #0x0
     b90:	add	x1, x1, #0x0
     b94:	mov	w2, #0x5d00                	// #23808
     b98:	bl	0 <bcmp>
     b9c:	cbnz	w0, c70 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc70>
     ba0:	ldr	x0, [sp, #192]
     ba4:	cmp	x0, x21
     ba8:	b.eq	bb0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xbb0>  // b.none
     bac:	bl	0 <_ZdlPv>
     bb0:	add	sp, sp, #0x490
     bb4:	ldp	x20, x19, [sp, #80]
     bb8:	ldp	x22, x21, [sp, #64]
     bbc:	ldp	x24, x23, [sp, #48]
     bc0:	ldp	x26, x25, [sp, #32]
     bc4:	ldp	x28, x27, [sp, #16]
     bc8:	ldp	x29, x30, [sp], #96
     bcc:	ret
     bd0:	str	xzr, [sp, #264]
     bd4:	strb	wzr, [sp, #272]
     bd8:	b	2b4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x2b4>
     bdc:	str	xzr, [sp, #264]
     be0:	strb	wzr, [sp, #272]
     be4:	b	490 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x490>
     be8:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     bec:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     bf0:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     bf4:	add	x0, x0, #0x0
     bf8:	add	x1, x1, #0x0
     bfc:	add	x3, x3, #0x0
     c00:	mov	w2, #0x8b                  	// #139
     c04:	bl	0 <__assert_fail>
     c08:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c0c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c10:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c14:	add	x0, x0, #0x0
     c18:	add	x1, x1, #0x0
     c1c:	add	x3, x3, #0x0
     c20:	mov	w2, #0x8b                  	// #139
     c24:	bl	0 <__assert_fail>
     c28:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c2c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c30:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c34:	add	x0, x0, #0x0
     c38:	add	x1, x1, #0x0
     c3c:	add	x3, x3, #0x0
     c40:	mov	w2, #0x8b                  	// #139
     c44:	bl	0 <__assert_fail>
     c48:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c4c:	add	x0, x0, #0x0
     c50:	bl	0 <_ZSt19__throw_logic_errorPKc>
     c54:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c58:	add	x1, x1, #0x0
     c5c:	sub	x0, x29, #0xd0
     c60:	add	x2, sp, #0x140
     c64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     c68:	sub	x0, x29, #0xd0
     c6c:	bl	1438 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     c70:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c74:	add	x1, x1, #0x0
     c78:	add	x0, sp, #0xa0
     c7c:	add	x2, sp, #0x248
     c80:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     c84:	add	x0, sp, #0xa0
     c88:	bl	1438 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>

0000000000000c8c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
     c8c:	stp	x29, x30, [sp, #-96]!
     c90:	stp	x28, x27, [sp, #16]
     c94:	stp	x26, x25, [sp, #32]
     c98:	stp	x24, x23, [sp, #48]
     c9c:	stp	x22, x21, [sp, #64]
     ca0:	stp	x20, x19, [sp, #80]
     ca4:	mov	x29, sp
     ca8:	sub	sp, sp, #0x4b0
     cac:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     cb0:	ldr	d0, [x8]
     cb4:	add	x26, sp, #0x320
     cb8:	mov	x20, x0
     cbc:	add	x23, x26, #0x20
     cc0:	add	x24, x26, #0x50
     cc4:	add	x25, x26, #0x70
     cc8:	add	x8, x26, #0xa8
     ccc:	add	x0, sp, #0x318
     cd0:	mov	w19, w1
     cd4:	add	x28, sp, #0xd0
     cd8:	str	xzr, [sp, #808]
     cdc:	str	xzr, [sp, #800]
     ce0:	strb	wzr, [sp, #832]
     ce4:	str	xzr, [sp, #848]
     ce8:	str	wzr, [sp, #856]
     cec:	strb	wzr, [sp, #880]
     cf0:	strb	wzr, [sp, #912]
     cf4:	str	xzr, [sp, #928]
     cf8:	str	xzr, [sp, #936]
     cfc:	str	x23, [sp, #816]
     d00:	str	xzr, [sp, #824]
     d04:	str	x24, [sp, #864]
     d08:	str	xzr, [sp, #872]
     d0c:	str	x25, [sp, #896]
     d10:	str	xzr, [sp, #904]
     d14:	str	xzr, [sp, #944]
     d18:	str	x8, [sp, #952]
     d1c:	str	d0, [sp, #960]
     d20:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
     d24:	ldr	q0, [x20]
     d28:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     d2c:	add	x8, x8, #0x0
     d30:	adrp	x4, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     d34:	mov	w9, #0x2                   	// #2
     d38:	str	q0, [x28, #544]
     d3c:	str	x8, [sp, #768]
     d40:	add	x4, x4, #0x0
     d44:	add	x8, sp, #0x310
     d48:	add	x0, sp, #0x2f0
     d4c:	add	x1, sp, #0x320
     d50:	add	x2, sp, #0x318
     d54:	mov	w3, #0x1                   	// #1
     d58:	mov	x5, xzr
     d5c:	str	x9, [sp, #776]
     d60:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     d64:	ldr	x0, [sp, #784]
     d68:	cbz	x0, 13d8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x74c>
     d6c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     d70:	add	x1, x1, #0x0
     d74:	mov	w2, #0x3                   	// #3
     d78:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     d7c:	cbz	x0, 13f4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x768>
     d80:	ldr	x9, [sp, #784]
     d84:	add	x8, sp, #0x290
     d88:	mov	x20, x0
     d8c:	add	x27, x8, #0x10
     d90:	add	x0, sp, #0xd0
     d94:	add	x1, sp, #0xc8
     d98:	str	x27, [sp, #656]
     d9c:	str	xzr, [sp, #664]
     da0:	strb	wzr, [sp, #672]
     da4:	str	xzr, [sp, #784]
     da8:	str	x9, [sp, #200]
     dac:	add	x22, sp, #0xd0
     db0:	bl	0 <_ZN4llvm13EngineBuilderC1ESt10unique_ptrINS_6ModuleESt14default_deleteIS2_EE>
     db4:	ldr	x21, [sp, #200]
     db8:	cbz	x21, dcc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x140>
     dbc:	mov	x0, x21
     dc0:	bl	0 <_ZN4llvm6ModuleD1Ev>
     dc4:	mov	x0, x21
     dc8:	bl	0 <_ZdlPv>
     dcc:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     dd0:	add	x8, x8, #0x0
     dd4:	ldp	x3, x4, [x8]
     dd8:	ldr	x2, [sp, #448]
     ddc:	add	x0, x22, #0xe8
     de0:	mov	x1, xzr
     de4:	str	x23, [sp]
     de8:	str	xzr, [sp, #200]
     dec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     df0:	adrp	x22, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     df4:	add	x22, x22, #0x0
     df8:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     dfc:	add	x1, x1, #0x0
     e00:	mov	x0, x22
     e04:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     e08:	cbz	w0, e68 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1dc>
     e0c:	ldp	x21, x22, [x22]
     e10:	add	x8, sp, #0x28
     e14:	add	x23, x8, #0x10
     e18:	str	x23, [sp, #40]
     e1c:	cbnz	x21, e24 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x198>
     e20:	cbnz	x22, 142c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7a0>
     e24:	cmp	x22, #0x10
     e28:	mov	x0, x23
     e2c:	stur	x22, [x29, #-40]
     e30:	b.cc	e50 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1c4>  // b.lo, b.ul, b.last
     e34:	add	x0, sp, #0x28
     e38:	sub	x1, x29, #0x28
     e3c:	mov	x2, xzr
     e40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     e44:	ldur	x8, [x29, #-40]
     e48:	str	x0, [sp, #40]
     e4c:	str	x8, [sp, #56]
     e50:	cbz	x22, ea4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x218>
     e54:	cmp	x22, #0x1
     e58:	b.ne	e98 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x20c>  // b.any
     e5c:	ldrb	w8, [x21]
     e60:	strb	w8, [x0]
     e64:	b	ea4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x218>
     e68:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     e6c:	add	x8, sp, #0x28
     e70:	add	x23, x8, #0x10
     e74:	str	x23, [sp, #40]
     e78:	cbz	x0, f54 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2c8>
     e7c:	mov	x21, x0
     e80:	mov	x22, x1
     e84:	cmp	x1, #0x10
     e88:	mov	x0, x23
     e8c:	stur	x1, [x29, #-40]
     e90:	b.cc	e50 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1c4>  // b.lo, b.ul, b.last
     e94:	b	e34 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1a8>
     e98:	mov	x1, x21
     e9c:	mov	x2, x22
     ea0:	bl	0 <memcpy>
     ea4:	ldur	x8, [x29, #-40]
     ea8:	ldr	x9, [sp, #40]
     eac:	str	x8, [sp, #48]
     eb0:	strb	wzr, [x9, x8]
     eb4:	ldp	x3, x4, [sp, #40]
     eb8:	ldr	x2, [sp, #480]
     ebc:	add	x8, sp, #0xd0
     ec0:	add	x0, x8, #0x108
     ec4:	mov	x1, xzr
     ec8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     ecc:	ldr	x0, [sp, #40]
     ed0:	cmp	x0, x23
     ed4:	b.eq	edc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x250>  // b.none
     ed8:	bl	0 <_ZdlPv>
     edc:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     ee0:	add	x1, x1, #0x0
     ee4:	sub	x0, x29, #0x28
     ee8:	mov	x2, xzr
     eec:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     ef0:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     ef4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     ef8:	add	x0, x0, #0x0
     efc:	add	x1, x1, #0x0
     f00:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     f04:	cbnz	w0, ff0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x364>
     f08:	mov	x8, #0x1000000000          	// #68719476736
     f0c:	add	x0, sp, #0x28
     f10:	stp	xzr, xzr, [sp, #40]
     f14:	str	x8, [sp, #56]
     f18:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     f1c:	tbz	w0, #0, fa4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x318>
     f20:	ldr	w8, [sp, #48]
     f24:	ldr	x9, [sp, #40]
     f28:	cbz	w8, f60 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2d4>
     f2c:	add	x10, x9, #0x8
     f30:	mov	x21, x9
     f34:	b	f40 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2b4>
     f38:	mov	x21, x10
     f3c:	add	x10, x10, #0x8
     f40:	ldur	x11, [x10, #-8]
     f44:	cbz	x11, f38 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2ac>
     f48:	cmn	x11, #0x8
     f4c:	b.eq	f38 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2ac>  // b.none
     f50:	b	f64 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2d8>
     f54:	str	xzr, [sp, #48]
     f58:	strb	wzr, [sp, #56]
     f5c:	b	eb4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x228>
     f60:	mov	x21, x9
     f64:	add	x22, x9, x8, lsl #3
     f68:	cmp	x22, x21
     f6c:	b.eq	fa4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x318>  // b.none
     f70:	ldr	x8, [x21], #8
     f74:	sub	x0, x29, #0x28
     f78:	ldr	x2, [x8]
     f7c:	ldrb	w3, [x8, #8]
     f80:	add	x1, x8, #0x10
     f84:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     f88:	b	f90 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x304>
     f8c:	add	x21, x21, #0x8
     f90:	ldr	x8, [x21]
     f94:	cbz	x8, f8c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x300>
     f98:	cmn	x8, #0x8
     f9c:	b.eq	f8c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x300>  // b.none
     fa0:	b	f68 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2dc>
     fa4:	ldr	w8, [sp, #52]
     fa8:	cbz	w8, fe8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x35c>
     fac:	ldr	w8, [sp, #48]
     fb0:	cbz	w8, fe8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x35c>
     fb4:	mov	x21, xzr
     fb8:	lsl	x22, x8, #3
     fbc:	b	fcc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x340>
     fc0:	add	x21, x21, #0x8
     fc4:	cmp	x22, x21
     fc8:	b.eq	fe8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x35c>  // b.none
     fcc:	ldr	x8, [sp, #40]
     fd0:	ldr	x0, [x8, x21]
     fd4:	cmn	x0, #0x8
     fd8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
     fdc:	b.eq	fc0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x334>  // b.none
     fe0:	bl	0 <free>
     fe4:	b	fc0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x334>
     fe8:	ldr	x0, [sp, #40]
     fec:	bl	0 <free>
     ff0:	adrp	x21, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     ff4:	add	x21, x21, #0x0
     ff8:	ldp	x8, x9, [x21]
     ffc:	cmp	x9, x8
    1000:	b.eq	1038 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3ac>  // b.none
    1004:	mov	x9, xzr
    1008:	mov	w22, #0x1                   	// #1
    100c:	add	x8, x8, x9, lsl #5
    1010:	ldp	x1, x2, [x8]
    1014:	sub	x0, x29, #0x28
    1018:	mov	w3, #0x1                   	// #1
    101c:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    1020:	ldp	x8, x10, [x21]
    1024:	mov	w9, w22
    1028:	add	w22, w22, #0x1
    102c:	sub	x10, x10, x8
    1030:	cmp	x9, x10, asr #5
    1034:	b.ne	100c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x380>  // b.any
    1038:	add	x0, sp, #0x28
    103c:	sub	x1, x29, #0x28
    1040:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1044:	ldp	x21, x22, [x29, #-40]
    1048:	cmp	x21, x22
    104c:	b.ne	1084 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3f8>  // b.any
    1050:	cbz	x21, 105c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3d0>
    1054:	mov	x0, x21
    1058:	bl	0 <_ZdlPv>
    105c:	ldr	w8, [sp, #512]
    1060:	add	x9, sp, #0xd0
    1064:	add	x21, x9, #0x128
    1068:	cbz	w8, 10bc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x430>
    106c:	ldr	x22, [sp, #504]
    1070:	lsl	x23, x8, #5
    1074:	b	10a0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x414>
    1078:	add	x21, x21, #0x10
    107c:	cmp	x21, x22
    1080:	b.eq	1340 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6b4>  // b.none
    1084:	ldr	x0, [x21], #16
    1088:	cmp	x0, x21
    108c:	b.eq	1078 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3ec>  // b.none
    1090:	bl	0 <_ZdlPv>
    1094:	b	1078 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3ec>
    1098:	subs	x23, x23, #0x20
    109c:	b.eq	10bc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x430>  // b.none
    10a0:	add	x8, x22, x23
    10a4:	ldur	x0, [x8, #-32]
    10a8:	sub	x8, x8, #0x10
    10ac:	cmp	x8, x0
    10b0:	b.eq	1098 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x40c>  // b.none
    10b4:	bl	0 <_ZdlPv>
    10b8:	b	1098 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x40c>
    10bc:	ldp	x1, x2, [sp, #40]
    10c0:	mov	x0, x21
    10c4:	str	wzr, [sp, #512]
    10c8:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    10cc:	ldp	x21, x22, [sp, #40]
    10d0:	cmp	x21, x22
    10d4:	b.ne	12e8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x65c>  // b.any
    10d8:	cbz	x21, 10e4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x458>
    10dc:	mov	x0, x21
    10e0:	bl	0 <_ZdlPv>
    10e4:	add	x8, sp, #0x290
    10e8:	mov	w9, #0x1                   	// #1
    10ec:	mov	w0, #0x1010                	// #4112
    10f0:	str	x8, [sp, #224]
    10f4:	str	w9, [sp, #216]
    10f8:	bl	0 <_Znwm>
    10fc:	mov	x1, xzr
    1100:	mov	x21, x0
    1104:	bl	0 <_ZN4llvm20SectionMemoryManagerC1EPNS0_12MemoryMapperE>
    1108:	add	x0, sp, #0xd0
    110c:	add	x1, sp, #0xc0
    1110:	str	x21, [sp, #192]
    1114:	add	x21, sp, #0xd0
    1118:	bl	0 <_ZN4llvm13EngineBuilder21setMCJITMemoryManagerESt10unique_ptrINS_19RTDyldMemoryManagerESt14default_deleteIS2_EE>
    111c:	ldr	x0, [sp, #192]
    1120:	cbz	x0, 1130 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4a4>
    1124:	ldr	x8, [x0]
    1128:	ldr	x8, [x8, #8]
    112c:	blr	x8
    1130:	add	x8, sp, #0x28
    1134:	str	xzr, [sp, #192]
    1138:	str	w19, [sp, #232]
    113c:	add	x22, sp, #0x28
    1140:	bl	1474 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1144:	ldur	q0, [sp, #40]
    1148:	ldur	q1, [sp, #56]
    114c:	ldur	q2, [sp, #72]
    1150:	ldp	x8, x9, [sp, #88]
    1154:	add	x0, x21, #0x80
    1158:	add	x1, x22, #0x40
    115c:	stp	q0, q1, [x28, #64]
    1160:	str	q2, [x28, #96]
    1164:	stp	x8, x9, [sp, #320]
    1168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    116c:	add	x0, x21, #0xa0
    1170:	add	x1, x22, #0x60
    1174:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1178:	add	x0, x21, #0xc0
    117c:	add	x1, x22, #0x80
    1180:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1184:	ldp	x21, x22, [sp, #168]
    1188:	cmp	x21, x22
    118c:	b.ne	1308 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x67c>  // b.any
    1190:	cbz	x21, 119c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x510>
    1194:	mov	x0, x21
    1198:	bl	0 <_ZdlPv>
    119c:	ldr	x0, [sp, #136]
    11a0:	add	x21, sp, #0x28
    11a4:	add	x8, x21, #0x70
    11a8:	cmp	x0, x8
    11ac:	b.eq	11b4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x528>  // b.none
    11b0:	bl	0 <_ZdlPv>
    11b4:	ldr	x0, [sp, #104]
    11b8:	add	x8, x21, #0x50
    11bc:	cmp	x0, x8
    11c0:	b.eq	11c8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x53c>  // b.none
    11c4:	bl	0 <_ZdlPv>
    11c8:	add	x0, sp, #0xd0
    11cc:	bl	0 <_ZN4llvm13EngineBuilder12selectTargetEv>
    11d0:	mov	x1, x0
    11d4:	add	x0, sp, #0xd0
    11d8:	bl	0 <_ZN4llvm13EngineBuilder6createEPNS_13TargetMachineE>
    11dc:	cbz	x0, 1410 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x784>
    11e0:	ldr	x8, [x0]
    11e4:	mov	x21, x0
    11e8:	add	x22, x26, #0x98
    11ec:	ldr	x8, [x8, #112]
    11f0:	blr	x8
    11f4:	ldr	x8, [x21]
    11f8:	mov	x0, x21
    11fc:	mov	w1, wzr
    1200:	ldr	x8, [x8, #120]
    1204:	blr	x8
    1208:	ldr	x8, [x21]
    120c:	mov	x0, x21
    1210:	mov	x1, x20
    1214:	ldr	x8, [x8, #128]
    1218:	blr	x8
    121c:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1220:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1224:	add	x8, x8, #0x0
    1228:	add	x9, x9, #0x0
    122c:	cmp	w19, #0x0
    1230:	mov	x20, x0
    1234:	mov	w23, #0x1f                  	// #31
    1238:	mov	w26, #0x1f00                	// #7936
    123c:	csel	x19, x9, x8, eq  // eq = none
    1240:	mov	w28, #0x3e00                	// #15872
    1244:	add	x1, x19, x26
    1248:	add	x2, x19, x28
    124c:	mov	w3, #0x40                  	// #64
    1250:	mov	x0, x19
    1254:	blr	x20
    1258:	subs	x23, x23, #0x1
    125c:	add	x19, x19, #0x100
    1260:	b.ne	1244 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5b8>  // b.any
    1264:	ldr	x8, [x21]
    1268:	mov	w1, #0x1                   	// #1
    126c:	mov	x0, x21
    1270:	ldr	x8, [x8, #120]
    1274:	blr	x8
    1278:	ldr	x8, [x21]
    127c:	mov	x0, x21
    1280:	ldr	x8, [x8, #16]
    1284:	blr	x8
    1288:	add	x0, sp, #0xd0
    128c:	bl	0 <_ZN4llvm13EngineBuilderD1Ev>
    1290:	ldr	x0, [sp, #656]
    1294:	cmp	x0, x27
    1298:	b.eq	12a0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x614>  // b.none
    129c:	bl	0 <_ZdlPv>
    12a0:	ldr	x19, [sp, #784]
    12a4:	ldr	x21, [sp]
    12a8:	cbz	x19, 12bc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x630>
    12ac:	mov	x0, x19
    12b0:	bl	0 <_ZN4llvm6ModuleD1Ev>
    12b4:	mov	x0, x19
    12b8:	bl	0 <_ZdlPv>
    12bc:	add	x0, sp, #0x318
    12c0:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
    12c4:	ldr	w8, [sp, #960]
    12c8:	ldr	x19, [sp, #952]
    12cc:	cbz	w8, 1368 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6dc>
    12d0:	add	x8, x8, x8, lsl #1
    12d4:	lsl	x20, x8, #4
    12d8:	b	1324 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x698>
    12dc:	add	x21, x21, #0x10
    12e0:	cmp	x21, x22
    12e4:	b.eq	134c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6c0>  // b.none
    12e8:	ldr	x0, [x21], #16
    12ec:	cmp	x0, x21
    12f0:	b.eq	12dc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x650>  // b.none
    12f4:	bl	0 <_ZdlPv>
    12f8:	b	12dc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x650>
    12fc:	add	x21, x21, #0x10
    1300:	cmp	x21, x22
    1304:	b.eq	1358 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6cc>  // b.none
    1308:	ldr	x0, [x21], #16
    130c:	cmp	x0, x21
    1310:	b.eq	12fc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x670>  // b.none
    1314:	bl	0 <_ZdlPv>
    1318:	b	12fc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x670>
    131c:	subs	x20, x20, #0x30
    1320:	b.eq	1364 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6d8>  // b.none
    1324:	add	x8, x19, x20
    1328:	ldur	x0, [x8, #-32]
    132c:	sub	x8, x8, #0x10
    1330:	cmp	x8, x0
    1334:	b.eq	131c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x690>  // b.none
    1338:	bl	0 <_ZdlPv>
    133c:	b	131c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x690>
    1340:	ldur	x21, [x29, #-40]
    1344:	cbnz	x21, 1054 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3c8>
    1348:	b	105c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3d0>
    134c:	ldr	x21, [sp, #40]
    1350:	cbnz	x21, 10dc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x450>
    1354:	b	10e4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x458>
    1358:	ldr	x21, [sp, #168]
    135c:	cbnz	x21, 1194 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x508>
    1360:	b	119c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x510>
    1364:	ldr	x19, [sp, #952]
    1368:	add	x8, x22, #0x10
    136c:	cmp	x19, x8
    1370:	b.eq	137c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6f0>  // b.none
    1374:	mov	x0, x19
    1378:	bl	0 <free>
    137c:	ldr	x0, [sp, #928]
    1380:	cbz	x0, 1388 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6fc>
    1384:	bl	0 <_ZdlPv>
    1388:	ldr	x0, [sp, #896]
    138c:	cmp	x0, x25
    1390:	b.eq	1398 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x70c>  // b.none
    1394:	bl	0 <_ZdlPv>
    1398:	ldr	x0, [sp, #864]
    139c:	cmp	x0, x24
    13a0:	b.eq	13a8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x71c>  // b.none
    13a4:	bl	0 <_ZdlPv>
    13a8:	ldr	x0, [sp, #816]
    13ac:	cmp	x0, x21
    13b0:	b.eq	13b8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x72c>  // b.none
    13b4:	bl	0 <_ZdlPv>
    13b8:	add	sp, sp, #0x4b0
    13bc:	ldp	x20, x19, [sp, #80]
    13c0:	ldp	x22, x21, [sp, #64]
    13c4:	ldp	x24, x23, [sp, #48]
    13c8:	ldp	x26, x25, [sp, #32]
    13cc:	ldp	x28, x27, [sp, #16]
    13d0:	ldp	x29, x30, [sp], #96
    13d4:	ret
    13d8:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    13dc:	add	x1, x1, #0x0
    13e0:	add	x0, sp, #0x2d0
    13e4:	add	x2, sp, #0xd0
    13e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
    13ec:	add	x0, sp, #0x2d0
    13f0:	bl	1438 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    13f4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    13f8:	add	x1, x1, #0x0
    13fc:	add	x0, sp, #0x2b0
    1400:	add	x2, sp, #0xd0
    1404:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
    1408:	add	x0, sp, #0x2b0
    140c:	bl	1438 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    1410:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1414:	add	x1, x1, #0x0
    1418:	add	x0, sp, #0x8
    141c:	add	x2, sp, #0x28
    1420:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
    1424:	add	x0, sp, #0x8
    1428:	bl	1438 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    142c:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1430:	add	x0, x0, #0x0
    1434:	bl	0 <_ZSt19__throw_logic_errorPKc>

0000000000001438 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
    1438:	stp	x29, x30, [sp, #-32]!
    143c:	str	x19, [sp, #16]
    1440:	mov	x29, sp
    1444:	mov	x19, x0
    1448:	bl	0 <_ZN4llvm4errsEv>
    144c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1450:	add	x1, x1, #0x0
    1454:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1458:	mov	x1, x19
    145c:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1460:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1464:	add	x1, x1, #0x0
    1468:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    146c:	mov	w0, #0x1                   	// #1
    1470:	bl	0 <exit>

0000000000001474 <_ZL33InitTargetOptionsFromCodeGenFlagsv>:
    1474:	sub	sp, sp, #0x90
    1478:	stp	x29, x30, [sp, #96]
    147c:	str	x21, [sp, #112]
    1480:	stp	x20, x19, [sp, #128]
    1484:	add	x29, sp, #0x60
    1488:	mov	x19, x8
    148c:	ldrb	w9, [x19, #16]
    1490:	mov	w8, #0x1                   	// #1
    1494:	str	w8, [x19, #12]
    1498:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    149c:	ldr	q0, [x8]
    14a0:	ldrh	w8, [x19]
    14a4:	and	w9, w9, #0xfc
    14a8:	strb	w9, [x19, #16]
    14ac:	ldrb	w9, [x19, #8]
    14b0:	and	w8, w8, #0xfe00
    14b4:	orr	w8, w8, #0x10
    14b8:	strh	w8, [x19]
    14bc:	and	w8, w9, #0xf8
    14c0:	orr	w8, w8, #0x1
    14c4:	strb	w8, [x19, #8]
    14c8:	ldr	w8, [x19, #24]
    14cc:	add	x20, x19, #0x38
    14d0:	mov	x0, x20
    14d4:	str	wzr, [x19, #4]
    14d8:	and	w8, w8, #0xff800000
    14dc:	orr	w8, w8, #0x8
    14e0:	str	xzr, [x19, #48]
    14e4:	str	wzr, [x19, #44]
    14e8:	stur	q0, [x19, #28]
    14ec:	stp	wzr, w8, [x19, #20]
    14f0:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
    14f4:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    14f8:	ldr	w8, [x8]
    14fc:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1500:	ldrh	w10, [x19]
    1504:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1508:	ldrb	w9, [x9]
    150c:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1510:	ldrb	w11, [x11]
    1514:	str	w8, [x19, #32]
    1518:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    151c:	ldrb	w12, [x12]
    1520:	and	w10, w10, #0xffffff81
    1524:	ldrb	w8, [x8]
    1528:	orr	w9, w10, w9, lsl #1
    152c:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1530:	orr	w9, w9, w11, lsl #2
    1534:	orr	w9, w9, w12, lsl #3
    1538:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    153c:	ldrb	w10, [x10]
    1540:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1544:	orr	w8, w9, w8, lsl #5
    1548:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    154c:	ldrb	w12, [x12]
    1550:	ldr	w11, [x11]
    1554:	ldr	w9, [x9]
    1558:	orr	w8, w8, w10, lsl #4
    155c:	orr	w8, w8, w12, lsl #6
    1560:	str	w11, [x19, #48]
    1564:	strh	w8, [x19]
    1568:	cbz	w9, 1570 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0xfc>
    156c:	str	w9, [x19, #28]
    1570:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1574:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1578:	ldr	w13, [x19, #24]
    157c:	ldrb	w9, [x9]
    1580:	ldr	w11, [x11]
    1584:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1588:	ldrb	w14, [x19, #8]
    158c:	mov	w15, #0x30                  	// #48
    1590:	and	w8, w8, #0xfffffe7f
    1594:	movk	w15, #0xff8d, lsl #16
    1598:	ldrb	w12, [x12]
    159c:	and	w13, w13, w15
    15a0:	adrp	x15, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    15a4:	orr	w8, w8, w9, lsl #7
    15a8:	ldrb	w9, [x19, #16]
    15ac:	str	w11, [x19, #4]
    15b0:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    15b4:	ldrb	w15, [x15]
    15b8:	ldrb	w11, [x11]
    15bc:	and	w14, w14, #0xfe
    15c0:	orr	w12, w14, w12
    15c4:	adrp	x14, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    15c8:	add	x14, x14, #0x0
    15cc:	and	w9, w9, #0xfe
    15d0:	orr	w9, w9, w15
    15d4:	ldrh	w15, [x14]
    15d8:	orr	w11, w13, w11
    15dc:	adrp	x13, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    15e0:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    15e4:	ldr	w13, [x13]
    15e8:	ldrb	w10, [x10]
    15ec:	cmp	w15, #0x0
    15f0:	adrp	x15, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    15f4:	str	w13, [x19, #52]
    15f8:	adrp	x13, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    15fc:	ldrb	w15, [x15]
    1600:	orr	w8, w8, w10, lsl #8
    1604:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1608:	strb	w12, [x19, #8]
    160c:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1610:	ldrb	w13, [x13]
    1614:	ldrb	w10, [x10]
    1618:	ldr	w12, [x12]
    161c:	orr	w11, w11, w15, lsl #2
    1620:	ldrb	w14, [x14, #128]
    1624:	adrp	x15, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1628:	orr	w11, w11, w13, lsl #1
    162c:	strh	w8, [x19]
    1630:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1634:	eor	w9, w9, #0x1
    1638:	ldrb	w15, [x15]
    163c:	ubfiz	w12, w12, #6, #8
    1640:	orr	w10, w11, w10, lsl #3
    1644:	strb	w9, [x19, #16]
    1648:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    164c:	ldrb	w8, [x8]
    1650:	orr	w10, w10, w12
    1654:	adrp	x13, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1658:	ldrb	w9, [x9]
    165c:	cset	w11, ne  // ne = any
    1660:	orr	w10, w10, w14, lsl #14
    1664:	ldrb	w13, [x13]
    1668:	orr	w10, w10, w11, lsl #15
    166c:	orr	w10, w10, w15, lsl #17
    1670:	orr	w8, w10, w8, lsl #20
    1674:	orr	w8, w8, w9, lsl #21
    1678:	orr	w8, w8, w13, lsl #22
    167c:	mov	x0, sp
    1680:	str	w8, [x19, #24]
    1684:	mov	x21, sp
    1688:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
    168c:	ldrh	w9, [sp]
    1690:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1694:	mov	w10, #0xfd7e                	// #64894
    1698:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    169c:	ldrb	w8, [x8]
    16a0:	and	w9, w9, w10
    16a4:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    16a8:	ldrb	w11, [x11]
    16ac:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    16b0:	ldrb	w10, [x10]
    16b4:	ldr	w12, [x12]
    16b8:	orr	w8, w9, w8
    16bc:	orr	w8, w8, w11, lsl #7
    16c0:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    16c4:	orr	w8, w8, w10, lsl #9
    16c8:	add	x0, x21, #0x8
    16cc:	add	x1, x1, #0x0
    16d0:	str	w12, [sp, #4]
    16d4:	strh	w8, [sp]
    16d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    16dc:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    16e0:	ldrh	w9, [sp]
    16e4:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    16e8:	ldrb	w8, [x8]
    16ec:	ldrb	w10, [x10]
    16f0:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    16f4:	ldrb	w11, [x11]
    16f8:	and	w9, w9, #0xffffffe3
    16fc:	orr	w8, w9, w8, lsl #2
    1700:	orr	w8, w8, w10, lsl #3
    1704:	orr	w8, w8, w11, lsl #4
    1708:	mov	x1, sp
    170c:	mov	x0, x20
    1710:	strh	w8, [sp]
    1714:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1718:	ldp	x20, x21, [sp, #72]
    171c:	cmp	x20, x21
    1720:	b.ne	179c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x328>  // b.any
    1724:	cbz	x20, 1730 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2bc>
    1728:	mov	x0, x20
    172c:	bl	0 <_ZdlPv>
    1730:	ldr	x0, [sp, #40]
    1734:	mov	x20, sp
    1738:	add	x8, x20, #0x38
    173c:	cmp	x0, x8
    1740:	b.eq	1748 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2d4>  // b.none
    1744:	bl	0 <_ZdlPv>
    1748:	ldr	x0, [sp, #8]
    174c:	add	x8, x20, #0x18
    1750:	cmp	x0, x8
    1754:	b.eq	175c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2e8>  // b.none
    1758:	bl	0 <_ZdlPv>
    175c:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1760:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1764:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1768:	ldr	w8, [x8]
    176c:	ldr	w9, [x9]
    1770:	ldr	w10, [x10]
    1774:	ldr	x21, [sp, #112]
    1778:	ldp	x29, x30, [sp, #96]
    177c:	stp	w8, w9, [x19, #36]
    1780:	str	w10, [x19, #44]
    1784:	ldp	x20, x19, [sp, #128]
    1788:	add	sp, sp, #0x90
    178c:	ret
    1790:	add	x20, x20, #0x10
    1794:	cmp	x20, x21
    1798:	b.eq	17b0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x33c>  // b.none
    179c:	ldr	x0, [x20], #16
    17a0:	cmp	x0, x20
    17a4:	b.eq	1790 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x31c>  // b.none
    17a8:	bl	0 <_ZdlPv>
    17ac:	b	1790 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x31c>
    17b0:	ldr	x20, [sp, #72]
    17b4:	cbnz	x20, 1728 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2b4>
    17b8:	b	1730 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2bc>

00000000000017bc <_ZL14getFeaturesStrB5cxx11v>:
    17bc:	sub	sp, sp, #0x70
    17c0:	stp	x29, x30, [sp, #64]
    17c4:	str	x21, [sp, #80]
    17c8:	stp	x20, x19, [sp, #96]
    17cc:	add	x29, sp, #0x40
    17d0:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    17d4:	add	x1, x1, #0x0
    17d8:	sub	x0, x29, #0x18
    17dc:	mov	x2, xzr
    17e0:	mov	x19, x8
    17e4:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
    17e8:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    17ec:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    17f0:	add	x0, x0, #0x0
    17f4:	add	x1, x1, #0x0
    17f8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
    17fc:	cbnz	w0, 18dc <_ZL14getFeaturesStrB5cxx11v+0x120>
    1800:	mov	x8, #0x1000000000          	// #68719476736
    1804:	add	x0, sp, #0x8
    1808:	stp	xzr, xzr, [sp, #8]
    180c:	str	x8, [sp, #24]
    1810:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
    1814:	tbz	w0, #0, 1890 <_ZL14getFeaturesStrB5cxx11v+0xd4>
    1818:	ldr	w8, [sp, #16]
    181c:	ldr	x9, [sp, #8]
    1820:	cbz	w8, 184c <_ZL14getFeaturesStrB5cxx11v+0x90>
    1824:	add	x10, x9, #0x8
    1828:	mov	x20, x9
    182c:	b	1838 <_ZL14getFeaturesStrB5cxx11v+0x7c>
    1830:	mov	x20, x10
    1834:	add	x10, x10, #0x8
    1838:	ldur	x11, [x10, #-8]
    183c:	cbz	x11, 1830 <_ZL14getFeaturesStrB5cxx11v+0x74>
    1840:	cmn	x11, #0x8
    1844:	b.eq	1830 <_ZL14getFeaturesStrB5cxx11v+0x74>  // b.none
    1848:	b	1850 <_ZL14getFeaturesStrB5cxx11v+0x94>
    184c:	mov	x20, x9
    1850:	add	x21, x9, x8, lsl #3
    1854:	cmp	x21, x20
    1858:	b.eq	1890 <_ZL14getFeaturesStrB5cxx11v+0xd4>  // b.none
    185c:	ldr	x8, [x20], #8
    1860:	sub	x0, x29, #0x18
    1864:	ldr	x2, [x8]
    1868:	ldrb	w3, [x8, #8]
    186c:	add	x1, x8, #0x10
    1870:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    1874:	b	187c <_ZL14getFeaturesStrB5cxx11v+0xc0>
    1878:	add	x20, x20, #0x8
    187c:	ldr	x8, [x20]
    1880:	cbz	x8, 1878 <_ZL14getFeaturesStrB5cxx11v+0xbc>
    1884:	cmn	x8, #0x8
    1888:	b.eq	1878 <_ZL14getFeaturesStrB5cxx11v+0xbc>  // b.none
    188c:	b	1854 <_ZL14getFeaturesStrB5cxx11v+0x98>
    1890:	ldr	w8, [sp, #20]
    1894:	cbz	w8, 18d4 <_ZL14getFeaturesStrB5cxx11v+0x118>
    1898:	ldr	w8, [sp, #16]
    189c:	cbz	w8, 18d4 <_ZL14getFeaturesStrB5cxx11v+0x118>
    18a0:	mov	x20, xzr
    18a4:	lsl	x21, x8, #3
    18a8:	b	18b8 <_ZL14getFeaturesStrB5cxx11v+0xfc>
    18ac:	add	x20, x20, #0x8
    18b0:	cmp	x21, x20
    18b4:	b.eq	18d4 <_ZL14getFeaturesStrB5cxx11v+0x118>  // b.none
    18b8:	ldr	x8, [sp, #8]
    18bc:	ldr	x0, [x8, x20]
    18c0:	cmn	x0, #0x8
    18c4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    18c8:	b.eq	18ac <_ZL14getFeaturesStrB5cxx11v+0xf0>  // b.none
    18cc:	bl	0 <free>
    18d0:	b	18ac <_ZL14getFeaturesStrB5cxx11v+0xf0>
    18d4:	ldr	x0, [sp, #8]
    18d8:	bl	0 <free>
    18dc:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    18e0:	add	x20, x20, #0x0
    18e4:	ldp	x8, x9, [x20]
    18e8:	cmp	x9, x8
    18ec:	b.eq	1924 <_ZL14getFeaturesStrB5cxx11v+0x168>  // b.none
    18f0:	mov	x9, xzr
    18f4:	mov	w21, #0x1                   	// #1
    18f8:	add	x8, x8, x9, lsl #5
    18fc:	ldp	x1, x2, [x8]
    1900:	sub	x0, x29, #0x18
    1904:	mov	w3, #0x1                   	// #1
    1908:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    190c:	ldp	x8, x10, [x20]
    1910:	mov	w9, w21
    1914:	add	w21, w21, #0x1
    1918:	sub	x10, x10, x8
    191c:	cmp	x9, x10, asr #5
    1920:	b.ne	18f8 <_ZL14getFeaturesStrB5cxx11v+0x13c>  // b.any
    1924:	sub	x0, x29, #0x18
    1928:	mov	x8, x19
    192c:	bl	0 <_ZNK4llvm17SubtargetFeatures9getStringB5cxx11Ev>
    1930:	ldp	x19, x20, [x29, #-24]
    1934:	cmp	x19, x20
    1938:	b.ne	1968 <_ZL14getFeaturesStrB5cxx11v+0x1ac>  // b.any
    193c:	cbz	x19, 1948 <_ZL14getFeaturesStrB5cxx11v+0x18c>
    1940:	mov	x0, x19
    1944:	bl	0 <_ZdlPv>
    1948:	ldp	x20, x19, [sp, #96]
    194c:	ldr	x21, [sp, #80]
    1950:	ldp	x29, x30, [sp, #64]
    1954:	add	sp, sp, #0x70
    1958:	ret
    195c:	add	x19, x19, #0x10
    1960:	cmp	x19, x20
    1964:	b.eq	197c <_ZL14getFeaturesStrB5cxx11v+0x1c0>  // b.none
    1968:	ldr	x0, [x19], #16
    196c:	cmp	x0, x19
    1970:	b.eq	195c <_ZL14getFeaturesStrB5cxx11v+0x1a0>  // b.none
    1974:	bl	0 <_ZdlPv>
    1978:	b	195c <_ZL14getFeaturesStrB5cxx11v+0x1a0>
    197c:	ldur	x19, [x29, #-24]
    1980:	cbnz	x19, 1940 <_ZL14getFeaturesStrB5cxx11v+0x184>
    1984:	b	1948 <_ZL14getFeaturesStrB5cxx11v+0x18c>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x22, x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	ldrh	w8, [x0, #10]
  18:	movi	v0.2d, #0x0
  1c:	adrp	x9, 0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  20:	strh	wzr, [x0, #8]
  24:	str	wzr, [x0, #60]
  28:	stur	q0, [x0, #12]
  2c:	stur	q0, [x0, #28]
  30:	stur	q0, [x0, #44]
  34:	ldr	d0, [x9]
  38:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  3c:	ldr	x9, [x9]
  40:	and	w8, w8, #0x8000
  44:	orr	w8, w8, #0x20
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	add	x9, x0, #0x80
  58:	str	d0, [x0, #112]
  5c:	stp	xzr, x9, [x0, #88]
  60:	str	x9, [x0, #104]
  64:	adrp	x9, 0 <_ZTVN4llvm2cl5aliasE>
  68:	ldr	x9, [x9]
  6c:	movi	v0.2s, #0x1
  70:	mov	x19, x0
  74:	str	wzr, [x0, #120]
  78:	add	x9, x9, #0x10
  7c:	str	d0, [x0, #72]
  80:	str	x9, [x0]
  84:	str	x8, [x0, #64]
  88:	str	xzr, [x0, #136]
  8c:	mov	x0, x1
  90:	mov	x20, x3
  94:	mov	x21, x2
  98:	mov	x22, x1
  9c:	bl	0 <strlen>
  a0:	mov	x2, x0
  a4:	mov	x0, x19
  a8:	mov	x1, x22
  ac:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  b0:	ldr	q0, [x21]
  b4:	ldr	x8, [x19, #136]
  b8:	str	q0, [x19, #32]
  bc:	ldr	x20, [x20]
  c0:	cbz	x8, f4 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xf4>
  c4:	adrp	x8, 0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  c8:	add	x8, x8, #0x0
  cc:	mov	w9, #0x103                 	// #259
  d0:	stp	x8, xzr, [sp, #8]
  d4:	strh	w9, [sp, #24]
  d8:	bl	0 <_ZN4llvm4errsEv>
  dc:	mov	x4, x0
  e0:	add	x1, sp, #0x8
  e4:	mov	x0, x19
  e8:	mov	x2, xzr
  ec:	mov	x3, xzr
  f0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  f4:	mov	x0, x19
  f8:	str	x20, [x19, #136]
  fc:	bl	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 100:	ldp	x20, x19, [sp, #64]
 104:	ldp	x22, x21, [sp, #48]
 108:	ldp	x29, x30, [sp, #32]
 10c:	add	sp, sp, #0x50
 110:	ret

Disassembly of section .text._ZN4llvm2cl6OptionD2Ev:

0000000000000000 <_ZN4llvm2cl6OptionD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  14:	ldr	x0, [x0, #104]
  18:	ldr	x8, [x19, #96]
  1c:	ldr	x9, [x9]
  20:	cmp	x0, x8
  24:	add	x9, x9, #0x10
  28:	str	x9, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6OptionD2Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	ldr	x8, [x19, #88]
  38:	ldr	x0, [x19, #64]
  3c:	add	x9, x19, #0x50
  40:	add	x8, x8, #0x1
  44:	cmp	x0, x9
  48:	str	x8, [x19, #88]
  4c:	b.eq	5c <_ZN4llvm2cl6OptionD2Ev+0x5c>  // b.none
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	b	0 <free>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  10:	ldr	x8, [x0, #240]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x38>
  28:	add	x0, x19, #0xe0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x8, x19, #0x98
  64:	cmp	x0, x8
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  74:	ldp	x8, x0, [x19, #96]
  78:	ldr	x9, [x9]
  7c:	cmp	x0, x8
  80:	add	x9, x9, #0x10
  84:	str	x9, [x19]
  88:	b.eq	90 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x90>  // b.none
  8c:	bl	0 <free>
  90:	ldr	x8, [x19, #88]
  94:	ldr	x0, [x19, #64]
  98:	add	x9, x19, #0x50
  9c:	add	x8, x8, #0x1
  a0:	cmp	x0, x9
  a4:	str	x8, [x19, #88]
  a8:	b.eq	b8 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0xb8>  // b.none
  ac:	ldr	x19, [sp, #16]
  b0:	ldp	x29, x30, [sp], #32
  b4:	b	0 <free>
  b8:	ldr	x19, [sp, #16]
  bc:	ldp	x29, x30, [sp], #32
  c0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldrh	w8, [x0, #10]
  18:	movi	v0.2d, #0x0
  1c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  20:	strh	wzr, [x0, #8]
  24:	str	wzr, [x0, #60]
  28:	stur	q0, [x0, #12]
  2c:	stur	q0, [x0, #28]
  30:	stur	q0, [x0, #44]
  34:	ldr	d0, [x9]
  38:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  3c:	ldr	x9, [x9]
  40:	and	w8, w8, #0x8000
  44:	orr	w8, w8, #0x1
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	add	x9, x0, #0x80
  58:	str	d0, [x0, #112]
  5c:	stp	xzr, x9, [x0, #88]
  60:	str	x9, [x0, #104]
  64:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  68:	ldr	x9, [x9]
  6c:	movi	v0.2s, #0x1
  70:	mov	x20, x0
  74:	mov	x19, x4
  78:	add	x9, x9, #0x10
  7c:	str	x9, [x0]
  80:	adrp	x9, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  84:	ldr	x9, [x9]
  88:	str	x8, [x0, #64]
  8c:	adrp	x8, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  90:	add	x8, x8, #0x0
  94:	add	x9, x9, #0x10
  98:	stp	xzr, x9, [x0, #176]
  9c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  a0:	add	x9, x9, #0x0
  a4:	str	wzr, [x0, #120]
  a8:	str	d0, [x0, #72]
  ac:	stp	xzr, xzr, [x0, #136]
  b0:	stp	xzr, xzr, [x0, #152]
  b4:	str	xzr, [x0, #168]
  b8:	stp	x8, x9, [x0, #208]
  bc:	mov	x0, x1
  c0:	mov	x21, x3
  c4:	mov	x22, x2
  c8:	mov	x23, x1
  cc:	bl	0 <strlen>
  d0:	mov	x2, x0
  d4:	mov	x0, x20
  d8:	mov	x1, x23
  dc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  e0:	ldr	w8, [x22]
  e4:	cmp	w8, #0x8
  e8:	b.ne	f8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0xf8>  // b.any
  ec:	ldr	x9, [x20, #24]
  f0:	cmp	x9, #0x1
  f4:	b.ne	130 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0x130>  // b.any
  f8:	ldrh	w9, [x20, #10]
  fc:	ubfiz	w8, w8, #9, #5
 100:	mov	x0, x20
 104:	ldr	x23, [sp, #16]
 108:	orr	w8, w9, w8
 10c:	strh	w8, [x20, #10]
 110:	ldr	q0, [x21]
 114:	str	q0, [x20, #32]
 118:	ldr	q0, [x19]
 11c:	str	q0, [x20, #48]
 120:	ldp	x20, x19, [sp, #48]
 124:	ldp	x22, x21, [sp, #32]
 128:	ldp	x29, x30, [sp], #64
 12c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 130:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 134:	adrp	x1, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 138:	adrp	x3, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x50e                 	// #1294
 14c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>
  14:	ldr	x8, [x0, #208]
  18:	ldr	x9, [x9]
  1c:	mov	x19, x0
  20:	add	x9, x9, #0x10
  24:	str	x9, [x0]
  28:	cbz	x8, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x3c>
  2c:	add	x0, x19, #0xc0
  30:	mov	w2, #0x3                   	// #3
  34:	mov	x1, x0
  38:	blr	x8
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.ne	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xb8>  // b.any
  54:	cbz	x20, 60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x60>
  58:	mov	x0, x20
  5c:	bl	0 <_ZdlPv>
  60:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  64:	ldp	x8, x0, [x19, #96]
  68:	ldr	x9, [x9]
  6c:	cmp	x0, x8
  70:	add	x9, x9, #0x10
  74:	str	x9, [x19]
  78:	b.eq	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x8, [x19, #88]
  84:	ldr	x0, [x19, #64]
  88:	add	x9, x19, #0x50
  8c:	add	x8, x8, #0x1
  90:	cmp	x0, x9
  94:	str	x8, [x19, #88]
  98:	b.eq	d8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xd8>  // b.none
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <free>
  ac:	add	x20, x20, #0x10
  b0:	cmp	x20, x21
  b4:	b.eq	cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xcc>  // b.none
  b8:	ldr	x0, [x20], #16
  bc:	cmp	x0, x20
  c0:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xac>  // b.none
  c4:	bl	0 <_ZdlPv>
  c8:	b	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xac>
  cc:	ldr	x20, [x19, #136]
  d0:	cbnz	x20, 58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x58>
  d4:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x60>
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldr	x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	str	x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	ldrh	w8, [x0, #10]
  1c:	movi	v0.2d, #0x0
  20:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  24:	strh	wzr, [x0, #8]
  28:	str	wzr, [x0, #60]
  2c:	stur	q0, [x0, #12]
  30:	stur	q0, [x0, #28]
  34:	stur	q0, [x0, #44]
  38:	ldr	d0, [x9]
  3c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  40:	ldr	x9, [x9]
  44:	and	w8, w8, #0x8000
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	str	d0, [x0, #112]
  58:	movi	v0.2s, #0x1
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	str	d0, [x0, #72]
  64:	ldr	d0, [x9]
  68:	add	x9, x0, #0x80
  6c:	stp	xzr, x9, [x0, #88]
  70:	str	x9, [x0, #104]
  74:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  78:	ldr	x9, [x9]
  7c:	mov	x22, x0
  80:	mov	x19, x0
  84:	mov	x20, x3
  88:	add	x9, x9, #0x10
  8c:	str	x9, [x0, #144]
  90:	mov	w9, #0x1                   	// #1
  94:	strb	w9, [x0, #156]
  98:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  9c:	ldr	x9, [x9]
  a0:	mov	x21, x2
  a4:	mov	x23, x1
  a8:	add	x9, x9, #0x10
  ac:	str	x9, [x0]
  b0:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b4:	ldr	x9, [x9]
  b8:	str	x8, [x0, #64]
  bc:	str	wzr, [x0, #120]
  c0:	str	wzr, [x0, #136]
  c4:	add	x8, x9, #0x10
  c8:	str	wzr, [x0, #152]
  cc:	str	x8, [x22, #160]!
  d0:	add	x8, x0, #0xc0
  d4:	stp	x0, x8, [x0, #168]
  d8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  dc:	add	x8, x8, #0x0
  e0:	str	x8, [x0, #600]
  e4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e8:	add	x8, x8, #0x0
  ec:	str	d0, [x0, #184]
  f0:	str	x8, [x0, #592]
  f4:	mov	x0, x1
  f8:	bl	0 <strlen>
  fc:	mov	x2, x0
 100:	mov	x0, x19
 104:	mov	x1, x23
 108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 10c:	ldr	q0, [x21]
 110:	str	q0, [x19, #32]
 114:	ldr	w8, [x20, #8]
 118:	cbz	w8, 160 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x160>
 11c:	ldr	x21, [x20]
 120:	mov	x9, sp
 124:	add	x8, x8, x8, lsl #2
 128:	add	x20, x9, #0x10
 12c:	lsl	x23, x8, #3
 130:	ldp	q0, q1, [x21]
 134:	ldr	x5, [x21, #32]
 138:	mov	x0, x22
 13c:	mov	x3, x20
 140:	stp	q0, q1, [sp]
 144:	ldp	x1, x2, [sp]
 148:	ldr	x4, [sp, #24]
 14c:	str	x5, [sp, #32]
 150:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 154:	subs	x23, x23, #0x28
 158:	add	x21, x21, #0x28
 15c:	b.ne	130 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x20, x19, [sp, #96]
 16c:	ldp	x22, x21, [sp, #80]
 170:	ldr	x23, [sp, #64]
 174:	ldp	x29, x30, [sp, #48]
 178:	add	sp, sp, #0x70
 17c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	str	x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	ldrh	w8, [x0, #10]
  1c:	movi	v0.2d, #0x0
  20:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  24:	strh	wzr, [x0, #8]
  28:	str	wzr, [x0, #60]
  2c:	stur	q0, [x0, #12]
  30:	stur	q0, [x0, #28]
  34:	stur	q0, [x0, #44]
  38:	ldr	d0, [x9]
  3c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  40:	ldr	x9, [x9]
  44:	and	w8, w8, #0x8000
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	str	d0, [x0, #112]
  58:	movi	v0.2s, #0x1
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	str	d0, [x0, #72]
  64:	ldr	d0, [x9]
  68:	add	x9, x0, #0x80
  6c:	stp	xzr, x9, [x0, #88]
  70:	str	x9, [x0, #104]
  74:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  78:	ldr	x9, [x9]
  7c:	mov	x22, x0
  80:	mov	x19, x0
  84:	mov	x20, x3
  88:	add	x9, x9, #0x10
  8c:	str	x9, [x0, #144]
  90:	mov	w9, #0x1                   	// #1
  94:	strb	w9, [x0, #156]
  98:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  9c:	ldr	x9, [x9]
  a0:	mov	x21, x2
  a4:	mov	x23, x1
  a8:	add	x9, x9, #0x10
  ac:	str	x9, [x0]
  b0:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b4:	ldr	x9, [x9]
  b8:	str	x8, [x0, #64]
  bc:	str	wzr, [x0, #120]
  c0:	str	wzr, [x0, #136]
  c4:	add	x8, x9, #0x10
  c8:	str	wzr, [x0, #152]
  cc:	str	x8, [x22, #160]!
  d0:	add	x8, x0, #0xc0
  d4:	stp	x0, x8, [x0, #168]
  d8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  dc:	add	x8, x8, #0x0
  e0:	str	x8, [x0, #600]
  e4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e8:	add	x8, x8, #0x0
  ec:	str	d0, [x0, #184]
  f0:	str	x8, [x0, #592]
  f4:	mov	x0, x1
  f8:	bl	0 <strlen>
  fc:	mov	x2, x0
 100:	mov	x0, x19
 104:	mov	x1, x23
 108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 10c:	ldr	q0, [x21]
 110:	str	q0, [x19, #32]
 114:	ldr	w8, [x20, #8]
 118:	cbz	w8, 160 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x160>
 11c:	ldr	x21, [x20]
 120:	mov	x9, sp
 124:	add	x8, x8, x8, lsl #2
 128:	add	x20, x9, #0x10
 12c:	lsl	x23, x8, #3
 130:	ldp	q0, q1, [x21]
 134:	ldr	x5, [x21, #32]
 138:	mov	x0, x22
 13c:	mov	x3, x20
 140:	stp	q0, q1, [sp]
 144:	ldp	x1, x2, [sp]
 148:	ldr	x4, [sp, #24]
 14c:	str	x5, [sp, #32]
 150:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 154:	subs	x23, x23, #0x28
 158:	add	x21, x21, #0x28
 15c:	b.ne	130 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x20, x19, [sp, #96]
 16c:	ldp	x22, x21, [sp, #80]
 170:	ldr	x23, [sp, #64]
 174:	ldp	x29, x30, [sp, #48]
 178:	add	sp, sp, #0x70
 17c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	x8, [x22]
 118:	ldr	w9, [x8]
 11c:	strb	w25, [x19, #156]
 120:	str	w9, [x19, #136]
 124:	ldr	w8, [x8]
 128:	str	w8, [x19, #152]
 12c:	ldr	q0, [x21]
 130:	str	q0, [x19, #32]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #40]
   c:	cbz	w8, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  10:	ldrb	w8, [x0, #40]
  14:	cbz	w8, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  18:	ldr	x2, [x0, #16]
  1c:	ldr	x8, [x1, #16]
  20:	cmp	x2, x8
  24:	b.ne	54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>  // b.any
  28:	cbz	x2, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  2c:	ldr	x1, [x1, #8]
  30:	ldr	x0, [x0, #8]
  34:	bl	0 <bcmp>
  38:	cmp	w0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	ldp	x29, x30, [sp], #16
  44:	ret
  48:	mov	w0, wzr
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	w0, #0x1                   	// #1
  58:	ldp	x29, x30, [sp], #16
  5c:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	mov	x19, x0
  24:	mov	x8, sp
  28:	mov	w20, w1
  2c:	add	x24, x8, #0x10
  30:	add	x0, x0, #0xb8
  34:	mov	x6, sp
  38:	mov	x1, x19
  3c:	strb	wzr, [sp, #16]
  40:	stp	x24, xzr, [sp]
  44:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  48:	tbz	w0, #0, 54 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x54>
  4c:	mov	w19, #0x1                   	// #1
  50:	b	1cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1cc>
  54:	ldp	x21, x8, [x19, #144]
  58:	cmp	x21, x8
  5c:	b.eq	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xb4>  // b.none
  60:	add	x0, x21, #0x10
  64:	str	x0, [x21]
  68:	ldp	x22, x23, [sp]
  6c:	cbnz	x22, 74 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x74>
  70:	cbnz	x23, 204 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x204>
  74:	cmp	x23, #0x10
  78:	str	x23, [x29, #24]
  7c:	b.cc	9c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x9c>  // b.lo, b.ul, b.last
  80:	add	x1, x29, #0x18
  84:	mov	x0, x21
  88:	mov	x2, xzr
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x21]
  94:	ldr	x8, [x29, #24]
  98:	str	x8, [x21, #16]
  9c:	cbz	x23, d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xd4>
  a0:	cmp	x23, #0x1
  a4:	b.ne	c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc8>  // b.any
  a8:	ldrb	w8, [x22]
  ac:	strb	w8, [x0]
  b0:	b	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xd4>
  b4:	add	x0, x19, #0x88
  b8:	mov	x2, sp
  bc:	mov	x1, x21
  c0:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  c4:	b	f0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xf0>
  c8:	mov	x1, x22
  cc:	mov	x2, x23
  d0:	bl	0 <memcpy>
  d4:	ldr	x8, [x29, #24]
  d8:	ldr	x9, [x21]
  dc:	str	x8, [x21, #8]
  e0:	strb	wzr, [x9, x8]
  e4:	ldr	x8, [x19, #144]
  e8:	add	x8, x8, #0x20
  ec:	str	x8, [x19, #144]
  f0:	mov	x25, x19
  f4:	ldr	x10, [x25, #176]!
  f8:	sturh	w20, [x25, #-164]
  fc:	mov	x9, x25
 100:	ldr	x8, [x9, #-8]!
 104:	cmp	x8, x10
 108:	b.eq	118 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x118>  // b.none
 10c:	str	w20, [x8], #4
 110:	mov	x25, x9
 114:	b	1ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1ac>
 118:	ldr	x21, [x19, #160]
 11c:	sub	x22, x8, x21
 120:	mov	x8, #0x7ffffffffffffffc    	// #9223372036854775804
 124:	cmp	x22, x8
 128:	b.eq	210 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x210>  // b.none
 12c:	asr	x27, x22, #2
 130:	cmp	x22, #0x0
 134:	csinc	x8, x27, xzr, ne  // ne = any
 138:	adds	x8, x8, x27
 13c:	lsr	x10, x8, #61
 140:	cset	w9, cs  // cs = hs, nlast
 144:	cmp	x10, #0x0
 148:	cset	w10, ne  // ne = any
 14c:	orr	w9, w9, w10
 150:	cmp	w9, #0x0
 154:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
 158:	csel	x26, x9, x8, ne  // ne = any
 15c:	cbz	x26, 170 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x170>
 160:	lsl	x0, x26, #2
 164:	bl	0 <_Znwm>
 168:	mov	x23, x0
 16c:	b	174 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x174>
 170:	mov	x23, xzr
 174:	add	x27, x23, x27, lsl #2
 178:	cmp	x22, #0x1
 17c:	str	w20, [x27]
 180:	b.lt	194 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x194>  // b.tstop
 184:	mov	x0, x23
 188:	mov	x1, x21
 18c:	mov	x2, x22
 190:	bl	0 <memmove>
 194:	add	x20, x27, #0x4
 198:	cbz	x21, 1a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1a4>
 19c:	mov	x0, x21
 1a0:	bl	0 <_ZdlPv>
 1a4:	add	x8, x23, x26, lsl #2
 1a8:	stp	x23, x20, [x19, #160]
 1ac:	str	x8, [x25]
 1b0:	ldr	x8, [x19, #208]
 1b4:	cbz	x8, 200 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x200>
 1b8:	ldr	x8, [x19, #216]
 1bc:	add	x0, x19, #0xc0
 1c0:	mov	x1, sp
 1c4:	blr	x8
 1c8:	mov	w19, wzr
 1cc:	ldr	x0, [sp]
 1d0:	cmp	x0, x24
 1d4:	b.eq	1dc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1dc>  // b.none
 1d8:	bl	0 <_ZdlPv>
 1dc:	mov	w0, w19
 1e0:	ldp	x20, x19, [sp, #112]
 1e4:	ldp	x22, x21, [sp, #96]
 1e8:	ldp	x24, x23, [sp, #80]
 1ec:	ldp	x26, x25, [sp, #64]
 1f0:	ldr	x27, [sp, #48]
 1f4:	ldp	x29, x30, [sp, #32]
 1f8:	add	sp, sp, #0x80
 1fc:	ret
 200:	bl	0 <_ZSt25__throw_bad_function_callv>
 204:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 208:	add	x0, x0, #0x0
 20c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 210:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 214:	add	x0, x0, #0x0
 218:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  14:	ldr	x8, [x0, #208]
  18:	ldr	x9, [x9]
  1c:	mov	x19, x0
  20:	add	x9, x9, #0x10
  24:	str	x9, [x0]
  28:	cbz	x8, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  2c:	add	x0, x19, #0xc0
  30:	mov	w2, #0x3                   	// #3
  34:	mov	x1, x0
  38:	blr	x8
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.ne	c0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xc0>  // b.any
  54:	cbz	x20, 60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x60>
  58:	mov	x0, x20
  5c:	bl	0 <_ZdlPv>
  60:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  64:	ldp	x8, x0, [x19, #96]
  68:	ldr	x9, [x9]
  6c:	cmp	x0, x8
  70:	add	x9, x9, #0x10
  74:	str	x9, [x19]
  78:	b.eq	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x8, [x19, #88]
  84:	ldr	x0, [x19, #64]
  88:	add	x9, x19, #0x50
  8c:	add	x8, x8, #0x1
  90:	cmp	x0, x9
  94:	str	x8, [x19, #88]
  98:	b.eq	a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xa0>  // b.none
  9c:	bl	0 <free>
  a0:	mov	x0, x19
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	b	0 <_ZdlPv>
  b4:	add	x20, x20, #0x10
  b8:	cmp	x20, x21
  bc:	b.eq	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xd4>  // b.none
  c0:	ldr	x0, [x20], #16
  c4:	cmp	x0, x20
  c8:	b.eq	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb4>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	b	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb4>
  d4:	ldr	x20, [x19, #136]
  d8:	cbnz	x20, 58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>
  dc:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x60>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xb8
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0, #160]
  14:	mov	x19, x0
  18:	cmp	x9, x8
  1c:	b.eq	24 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x24>  // b.none
  20:	str	x8, [x19, #168]
  24:	ldp	x20, x21, [x19, #136]
  28:	cmp	x21, x20
  2c:	b.eq	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x5c>  // b.none
  30:	mov	x22, x20
  34:	b	44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x44>
  38:	add	x22, x22, #0x10
  3c:	cmp	x22, x21
  40:	b.eq	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x58>  // b.none
  44:	ldr	x0, [x22], #16
  48:	cmp	x0, x22
  4c:	b.eq	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.none
  50:	bl	0 <_ZdlPv>
  54:	b	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>
  58:	str	x20, [x19, #144]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_:

0000000000000000 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	add	x8, sp, #0x8
  18:	mov	x20, x6
  1c:	add	x19, x8, #0x10
  20:	str	x19, [sp, #8]
  24:	cbz	x4, 74 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x74>
  28:	mov	x21, x5
  2c:	mov	x22, x4
  30:	cmp	x5, #0x10
  34:	mov	x0, x19
  38:	stur	x5, [x29, #-8]
  3c:	b.cc	5c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x5c>  // b.lo, b.ul, b.last
  40:	add	x0, sp, #0x8
  44:	sub	x1, x29, #0x8
  48:	mov	x2, xzr
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	ldur	x8, [x29, #-8]
  54:	str	x0, [sp, #8]
  58:	str	x8, [sp, #24]
  5c:	cbz	x21, 8c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x8c>
  60:	cmp	x21, #0x1
  64:	b.ne	80 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x80>  // b.any
  68:	ldrb	w8, [x22]
  6c:	strb	w8, [x0]
  70:	b	8c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x8c>
  74:	str	xzr, [sp, #16]
  78:	strb	wzr, [sp, #24]
  7c:	b	d8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xd8>
  80:	mov	x1, x22
  84:	mov	x2, x21
  88:	bl	0 <memcpy>
  8c:	ldur	x8, [x29, #-8]
  90:	ldr	x9, [sp, #8]
  94:	str	x8, [sp, #16]
  98:	strb	wzr, [x9, x8]
  9c:	ldr	x8, [sp, #8]
  a0:	cmp	x8, x19
  a4:	b.eq	d8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xd8>  // b.none
  a8:	mov	x11, x20
  ac:	ldr	x10, [x20]
  b0:	ldr	x9, [x11, #16]!
  b4:	str	x8, [x20]
  b8:	ldur	q0, [sp, #16]
  bc:	cmp	x10, x11
  c0:	csel	x8, xzr, x10, eq  // eq = none
  c4:	stur	q0, [x20, #8]
  c8:	cbz	x8, 118 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x118>
  cc:	str	x8, [sp, #8]
  d0:	str	x9, [sp, #24]
  d4:	b	120 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x120>
  d8:	ldr	x2, [sp, #16]
  dc:	cbz	x2, 100 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x100>
  e0:	ldr	x0, [x20]
  e4:	cmp	x2, #0x1
  e8:	b.ne	f8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xf8>  // b.any
  ec:	ldrb	w8, [sp, #24]
  f0:	strb	w8, [x0]
  f4:	b	100 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x100>
  f8:	mov	x1, x19
  fc:	bl	0 <memcpy>
 100:	ldr	x8, [sp, #16]
 104:	ldr	x9, [x20]
 108:	str	x8, [x20, #8]
 10c:	strb	wzr, [x9, x8]
 110:	ldr	x8, [sp, #8]
 114:	b	120 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x120>
 118:	mov	x8, x19
 11c:	str	x19, [sp, #8]
 120:	str	xzr, [sp, #16]
 124:	strb	wzr, [x8]
 128:	ldr	x0, [sp, #8]
 12c:	cmp	x0, x19
 130:	b.eq	138 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x138>  // b.none
 134:	bl	0 <_ZdlPv>
 138:	ldp	x20, x19, [sp, #80]
 13c:	ldp	x22, x21, [sp, #64]
 140:	ldp	x29, x30, [sp, #48]
 144:	mov	w0, wzr
 148:	add	sp, sp, #0x60
 14c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	ldp	x20, x26, [x0]
  24:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  28:	sub	x8, x26, x20
  2c:	cmp	x8, x9
  30:	b.eq	21c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x21c>  // b.none
  34:	asr	x9, x8, #5
  38:	cmp	x8, #0x0
  3c:	csinc	x10, x9, xzr, ne  // ne = any
  40:	adds	x9, x10, x9
  44:	lsr	x11, x9, #58
  48:	cset	w10, cs  // cs = hs, nlast
  4c:	cmp	x11, #0x0
  50:	cset	w11, ne  // ne = any
  54:	orr	w10, w10, w11
  58:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	w10, #0x0
  60:	csel	x27, x8, x9, ne  // ne = any
  64:	sub	x8, x1, x20
  68:	mov	x25, x2
  6c:	mov	x19, x0
  70:	mov	x21, x1
  74:	asr	x28, x8, #5
  78:	cbz	x27, 8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  7c:	lsl	x0, x27, #5
  80:	bl	0 <_Znwm>
  84:	mov	x22, x0
  88:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  8c:	mov	x22, xzr
  90:	add	x23, x22, x28, lsl #5
  94:	add	x0, x23, #0x10
  98:	str	x0, [x23]
  9c:	ldp	x24, x25, [x25]
  a0:	cbnz	x24, a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  a4:	cbnz	x25, 228 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x228>
  a8:	cmp	x25, #0x10
  ac:	str	x25, [sp, #8]
  b0:	b.cc	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.lo, b.ul, b.last
  b4:	add	x1, sp, #0x8
  b8:	mov	x0, x23
  bc:	mov	x2, xzr
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c4:	str	x0, [x23]
  c8:	ldr	x8, [sp, #8]
  cc:	add	x9, x22, x28, lsl #5
  d0:	str	x8, [x9, #16]
  d4:	cbz	x25, f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  d8:	cmp	x25, #0x1
  dc:	b.ne	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xec>  // b.any
  e0:	ldrb	w8, [x24]
  e4:	strb	w8, [x0]
  e8:	b	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  ec:	mov	x1, x24
  f0:	mov	x2, x25
  f4:	bl	0 <memcpy>
  f8:	ldr	x8, [sp, #8]
  fc:	add	x9, x22, x28, lsl #5
 100:	cmp	x20, x21
 104:	str	x8, [x9, #8]
 108:	ldr	x9, [x23]
 10c:	strb	wzr, [x9, x8]
 110:	mov	x8, x22
 114:	b.eq	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x170>  // b.none
 118:	add	x8, x22, #0x10
 11c:	add	x9, x20, #0x10
 120:	b	150 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>
 124:	stur	x10, [x8, #-16]
 128:	ldr	x10, [x9]
 12c:	str	x10, [x8]
 130:	ldur	x10, [x9, #-8]
 134:	add	x11, x9, #0x10
 138:	cmp	x11, x21
 13c:	stur	x10, [x8, #-8]
 140:	stp	x9, xzr, [x9, #-16]
 144:	strb	wzr, [x9], #32
 148:	add	x8, x8, #0x20
 14c:	b.eq	16c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x16c>  // b.none
 150:	stur	x8, [x8, #-16]
 154:	ldur	x10, [x9, #-16]
 158:	cmp	x10, x9
 15c:	b.ne	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.any
 160:	ldr	q0, [x10]
 164:	str	q0, [x8]
 168:	b	130 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x130>
 16c:	sub	x8, x8, #0x10
 170:	cmp	x26, x21
 174:	b.eq	1e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1e0>  // b.none
 178:	mov	x9, xzr
 17c:	b	1b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b0>
 180:	str	x13, [x11, #32]
 184:	ldr	x12, [x12, #16]
 188:	str	x12, [x11, #48]
 18c:	ldur	x11, [x10, #-8]
 190:	add	x13, x10, #0x10
 194:	add	x12, x8, x9
 198:	cmp	x13, x26
 19c:	add	x9, x9, #0x20
 1a0:	str	x11, [x12, #40]
 1a4:	stp	x10, xzr, [x10, #-16]
 1a8:	strb	wzr, [x10]
 1ac:	b.eq	1dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1dc>  // b.none
 1b0:	add	x11, x8, x9
 1b4:	add	x10, x11, #0x30
 1b8:	add	x12, x21, x9
 1bc:	str	x10, [x11, #32]
 1c0:	mov	x10, x12
 1c4:	ldr	x13, [x10], #16
 1c8:	cmp	x13, x10
 1cc:	b.ne	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>  // b.any
 1d0:	ldr	q0, [x13]
 1d4:	str	q0, [x11, #48]
 1d8:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>
 1dc:	add	x8, x8, x9
 1e0:	add	x21, x8, #0x20
 1e4:	cbz	x20, 1f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1f0>
 1e8:	mov	x0, x20
 1ec:	bl	0 <_ZdlPv>
 1f0:	add	x8, x22, x27, lsl #5
 1f4:	stp	x22, x21, [x19]
 1f8:	str	x8, [x19, #16]
 1fc:	ldp	x20, x19, [sp, #96]
 200:	ldp	x22, x21, [sp, #80]
 204:	ldp	x24, x23, [sp, #64]
 208:	ldp	x26, x25, [sp, #48]
 20c:	ldp	x28, x27, [sp, #32]
 210:	ldp	x29, x30, [sp, #16]
 214:	add	sp, sp, #0x70
 218:	ret
 21c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 220:	add	x0, x0, #0x0
 224:	bl	0 <_ZSt20__throw_length_errorPKc>
 228:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #8]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	ldr	x8, [x0]
  40:	mov	x19, x0
  44:	mov	x20, x1
  48:	ldr	x8, [x8, #16]
  4c:	blr	x8
  50:	cbz	w0, 24 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  54:	mov	w21, w0
  58:	mov	w22, wzr
  5c:	add	x23, x20, #0x10
  60:	ldr	x8, [x19]
  64:	mov	x0, x19
  68:	mov	w1, w22
  6c:	ldr	x8, [x8, #24]
  70:	blr	x8
  74:	ldp	w8, w9, [x20, #8]
  78:	mov	x24, x0
  7c:	mov	x25, x1
  80:	cmp	w8, w9
  84:	b.cs	b8 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb8>  // b.hs, b.nlast
  88:	ldr	x9, [x20]
  8c:	add	x8, x9, w8, uxtw #4
  90:	stp	x24, x25, [x8]
  94:	ldp	w8, w9, [x20, #8]
  98:	cmp	w8, w9
  9c:	b.cs	d4 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>  // b.hs, b.nlast
  a0:	add	w22, w22, #0x1
  a4:	add	w8, w8, #0x1
  a8:	cmp	w21, w22
  ac:	str	w8, [x20, #8]
  b0:	b.ne	60 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x60>  // b.any
  b4:	b	24 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  b8:	mov	w3, #0x10                  	// #16
  bc:	mov	x0, x20
  c0:	mov	x1, x23
  c4:	mov	x2, xzr
  c8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  cc:	ldr	w8, [x20, #8]
  d0:	b	88 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x88>
  d4:	adrp	x0, 0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  d8:	adrp	x1, 0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x3, 0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	add	x0, x0, #0x0
  e4:	add	x1, x1, #0x0
  e8:	add	x3, x3, #0x0
  ec:	mov	w2, #0x43                  	// #67
  f0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_4EABIEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbz	x1, 2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  1c:	mov	x0, x20
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	b	30 <_ZN4llvm11raw_ostreamlsEPKc+0x30>
  2c:	mov	x21, xzr
  30:	ldp	x8, x0, [x19, #16]
  34:	sub	x8, x8, x0
  38:	cmp	x21, x8
  3c:	b.ls	5c <_ZN4llvm11raw_ostreamlsEPKc+0x5c>  // b.plast
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	mov	x2, x21
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	cbz	x21, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x1, x20
  64:	mov	x2, x21
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x19, #24]
  70:	add	x8, x8, x21
  74:	str	x8, [x19, #24]
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldr	x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsaSEOS0_:

0000000000000000 <_ZN4llvm15MCTargetOptionsaSEOS0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x1]
  14:	mov	x20, x1
  18:	add	x9, x20, #0x18
  1c:	mov	x19, x0
  20:	str	x8, [x0]
  24:	ldr	x1, [x1, #8]
  28:	cmp	x1, x9
  2c:	b.eq	48 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x48>  // b.none
  30:	ldr	x8, [x19, #8]
  34:	add	x10, x19, #0x18
  38:	cmp	x8, x10
  3c:	b.eq	68 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x68>  // b.none
  40:	ldr	x10, [x19, #24]
  44:	b	6c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x6c>
  48:	ldr	x2, [x20, #16]
  4c:	cbz	x2, a0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xa0>
  50:	ldr	x0, [x19, #8]
  54:	cmp	x2, #0x1
  58:	b.ne	9c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x9c>  // b.any
  5c:	ldrb	w8, [x1]
  60:	strb	w8, [x0]
  64:	b	a0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xa0>
  68:	mov	x8, xzr
  6c:	str	x1, [x19, #8]
  70:	ldr	x11, [x20, #16]
  74:	str	x11, [x19, #16]
  78:	ldr	x11, [x20, #24]
  7c:	str	x11, [x19, #24]
  80:	cbz	x8, 90 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x90>
  84:	str	x8, [x20, #8]
  88:	str	x10, [x20, #24]
  8c:	b	b4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xb4>
  90:	mov	x8, x9
  94:	str	x9, [x20, #8]
  98:	b	b4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xb4>
  9c:	bl	0 <memcpy>
  a0:	ldr	x8, [x20, #16]
  a4:	ldr	x9, [x19, #8]
  a8:	str	x8, [x19, #16]
  ac:	strb	wzr, [x9, x8]
  b0:	ldr	x8, [x20, #8]
  b4:	str	xzr, [x20, #16]
  b8:	strb	wzr, [x8]
  bc:	ldr	x1, [x20, #40]
  c0:	add	x9, x20, #0x38
  c4:	cmp	x1, x9
  c8:	b.eq	e4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xe4>  // b.none
  cc:	ldr	x8, [x19, #40]
  d0:	add	x10, x19, #0x38
  d4:	cmp	x8, x10
  d8:	b.eq	104 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x104>  // b.none
  dc:	ldr	x10, [x19, #56]
  e0:	b	108 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x108>
  e4:	ldr	x2, [x20, #48]
  e8:	cbz	x2, 13c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x13c>
  ec:	ldr	x0, [x19, #40]
  f0:	cmp	x2, #0x1
  f4:	b.ne	138 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x138>  // b.any
  f8:	ldrb	w8, [x1]
  fc:	strb	w8, [x0]
 100:	b	13c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x13c>
 104:	mov	x8, xzr
 108:	str	x1, [x19, #40]
 10c:	ldr	x11, [x20, #48]
 110:	str	x11, [x19, #48]
 114:	ldr	x11, [x20, #56]
 118:	str	x11, [x19, #56]
 11c:	cbz	x8, 12c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x12c>
 120:	str	x8, [x20, #40]
 124:	str	x10, [x20, #56]
 128:	b	150 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x150>
 12c:	mov	x8, x9
 130:	str	x9, [x20, #40]
 134:	b	150 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x150>
 138:	bl	0 <memcpy>
 13c:	ldr	x8, [x20, #48]
 140:	ldr	x9, [x19, #40]
 144:	str	x8, [x19, #48]
 148:	strb	wzr, [x9, x8]
 14c:	ldr	x8, [x20, #40]
 150:	str	xzr, [x20, #48]
 154:	strb	wzr, [x8]
 158:	ldur	q0, [x20, #72]
 15c:	ldp	x21, x22, [x19, #72]
 160:	stur	q0, [x19, #72]
 164:	ldr	x8, [x20, #88]
 168:	cmp	x22, x21
 16c:	str	x8, [x19, #88]
 170:	stp	xzr, xzr, [x20, #72]
 174:	str	xzr, [x20, #88]
 178:	b.eq	1a4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1a4>  // b.none
 17c:	mov	x20, x21
 180:	b	190 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x190>
 184:	add	x20, x20, #0x10
 188:	cmp	x20, x22
 18c:	b.eq	1a4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1a4>  // b.none
 190:	ldr	x0, [x20], #16
 194:	cmp	x0, x20
 198:	b.eq	184 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x184>  // b.none
 19c:	bl	0 <_ZdlPv>
 1a0:	b	184 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x184>
 1a4:	cbz	x21, 1b0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1b0>
 1a8:	mov	x0, x21
 1ac:	bl	0 <_ZdlPv>
 1b0:	mov	x0, x19
 1b4:	ldp	x20, x19, [sp, #32]
 1b8:	ldp	x22, x21, [sp, #16]
 1bc:	ldp	x29, x30, [sp], #48
 1c0:	ret

Disassembly of section .text._ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E:

0000000000000000 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x6c>
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	b	30 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x30>
  20:	mov	x0, x20
  24:	bl	0 <_ZdlPv>
  28:	mov	x20, x21
  2c:	cbz	x21, 6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x6c>
  30:	ldr	x1, [x20, #24]
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
  3c:	ldr	x0, [x20, #64]
  40:	ldr	x21, [x20, #16]
  44:	add	x8, x20, #0x50
  48:	cmp	x0, x8
  4c:	b.eq	54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x54>  // b.none
  50:	bl	0 <_ZdlPv>
  54:	ldr	x0, [x20, #32]
  58:	add	x8, x20, #0x30
  5c:	cmp	x0, x8
  60:	b.eq	20 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x20>  // b.none
  64:	bl	0 <_ZdlPv>
  68:	b	20 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x20>
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldr	x21, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_:

0000000000000000 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	w8, w9, [x0, #8]
  1c:	sub	x10, x2, x1
  20:	asr	x25, x10, #5
  24:	mov	x20, x2
  28:	sub	x9, x9, x8
  2c:	mov	x21, x1
  30:	mov	x19, x0
  34:	cmp	x25, x9
  38:	b.ls	48 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x48>  // b.plast
  3c:	add	x1, x25, x8
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
  48:	cmp	x21, x20
  4c:	b.eq	e0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0xe0>  // b.none
  50:	ldr	x8, [x19]
  54:	ldr	w9, [x19, #8]
  58:	add	x22, x8, x9, lsl #5
  5c:	b	8c <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x8c>
  60:	mov	x1, x23
  64:	mov	x2, x24
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x29, #24]
  70:	ldr	x9, [x22]
  74:	add	x21, x21, #0x20
  78:	cmp	x21, x20
  7c:	str	x8, [x22, #8]
  80:	add	x22, x22, #0x20
  84:	strb	wzr, [x9, x8]
  88:	b.eq	e0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0xe0>  // b.none
  8c:	add	x0, x22, #0x10
  90:	str	x0, [x22]
  94:	ldp	x23, x24, [x21]
  98:	cbnz	x23, a0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0xa0>
  9c:	cbnz	x24, 10c <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x10c>
  a0:	cmp	x24, #0x10
  a4:	str	x24, [x29, #24]
  a8:	b.cc	c8 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0xc8>  // b.lo, b.ul, b.last
  ac:	add	x1, x29, #0x18
  b0:	mov	x0, x22
  b4:	mov	x2, xzr
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  bc:	str	x0, [x22]
  c0:	ldr	x8, [x29, #24]
  c4:	str	x8, [x22, #16]
  c8:	cbz	x24, 6c <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x6c>
  cc:	cmp	x24, #0x1
  d0:	b.ne	60 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x60>  // b.any
  d4:	ldrb	w8, [x23]
  d8:	strb	w8, [x0]
  dc:	b	6c <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x6c>
  e0:	ldp	w8, w9, [x19, #8]
  e4:	add	x8, x25, x8
  e8:	cmp	x8, x9
  ec:	b.hi	118 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x118>  // b.pmore
  f0:	str	w8, [x19, #8]
  f4:	ldp	x20, x19, [sp, #64]
  f8:	ldp	x22, x21, [sp, #48]
  fc:	ldp	x24, x23, [sp, #32]
 100:	ldr	x25, [sp, #16]
 104:	ldp	x29, x30, [sp], #80
 108:	ret
 10c:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt19__throw_logic_errorPKc>
 118:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
 11c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
 120:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x43                  	// #67
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x1
  18:	lsr	x8, x1, #32
  1c:	mov	x19, x0
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x34>
  24:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  28:	add	x0, x0, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	w8, [x19, #12]
  38:	add	x8, x8, #0x2
  3c:	orr	x8, x8, x8, lsr #1
  40:	orr	x8, x8, x8, lsr #2
  44:	orr	x8, x8, x8, lsr #4
  48:	orr	x8, x8, x8, lsr #8
  4c:	orr	x8, x8, x8, lsr #16
  50:	orr	x8, x8, x8, lsr #32
  54:	add	x9, x8, #0x1
  58:	cmp	x9, x20
  5c:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  60:	mov	w9, #0xffffffff            	// #-1
  64:	cmp	x8, x9
  68:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  6c:	lsl	x0, x22, #5
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  7c:	cbz	x22, 98 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x21, [x19]
  c0:	cbz	w8, 158 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x158>
  c4:	add	x8, x21, x8, lsl #5
  c8:	add	x9, x20, #0x10
  cc:	add	x10, x21, #0x10
  d0:	b	100 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x100>
  d4:	stur	x11, [x9, #-16]
  d8:	ldr	x11, [x10]
  dc:	str	x11, [x9]
  e0:	ldur	x11, [x10, #-8]
  e4:	add	x12, x10, #0x10
  e8:	cmp	x12, x8
  ec:	stur	x11, [x9, #-8]
  f0:	stp	x10, xzr, [x10, #-16]
  f4:	strb	wzr, [x10], #32
  f8:	add	x9, x9, #0x20
  fc:	b.eq	11c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x11c>  // b.none
 100:	stur	x9, [x9, #-16]
 104:	ldur	x11, [x10, #-16]
 108:	cmp	x11, x10
 10c:	b.ne	d4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd4>  // b.any
 110:	ldr	q0, [x11]
 114:	str	q0, [x9]
 118:	b	e0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xe0>
 11c:	ldr	w8, [x19, #8]
 120:	ldr	x21, [x19]
 124:	cbz	w8, 158 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x158>
 128:	lsl	x23, x8, #5
 12c:	b	138 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x138>
 130:	subs	x23, x23, #0x20
 134:	b.eq	154 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x154>  // b.none
 138:	add	x8, x21, x23
 13c:	ldur	x0, [x8, #-32]
 140:	sub	x8, x8, #0x10
 144:	cmp	x8, x0
 148:	b.eq	130 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x130>  // b.none
 14c:	bl	0 <_ZdlPv>
 150:	b	130 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x130>
 154:	ldr	x21, [x19]
 158:	add	x8, x19, #0x10
 15c:	cmp	x21, x8
 160:	b.eq	16c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x16c>  // b.none
 164:	mov	x0, x21
 168:	bl	0 <free>
 16c:	str	x20, [x19]
 170:	str	w22, [x19, #12]
 174:	ldp	x20, x19, [sp, #48]
 178:	ldp	x22, x21, [sp, #32]
 17c:	ldr	x23, [sp, #16]
 180:	ldp	x29, x30, [sp], #64
 184:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	mov	x21, x1
  28:	subs	x0, x8, x9
  2c:	asr	x22, x0, #5
  30:	str	xzr, [x19, #16]
  34:	b.eq	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x4c>  // b.none
  38:	lsr	x8, x22, #58
  3c:	cbnz	x8, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x110>
  40:	bl	0 <_Znwm>
  44:	mov	x20, x0
  48:	b	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x50>
  4c:	mov	x20, xzr
  50:	add	x8, x20, x22, lsl #5
  54:	stp	x20, x20, [x19]
  58:	str	x8, [x19, #16]
  5c:	ldp	x23, x24, [x21]
  60:	cmp	x23, x24
  64:	b.ne	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xb0>  // b.any
  68:	str	x20, [x19, #8]
  6c:	ldp	x20, x19, [sp, #64]
  70:	ldp	x22, x21, [sp, #48]
  74:	ldp	x24, x23, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x50
  80:	ret
  84:	mov	x1, x21
  88:	mov	x2, x22
  8c:	bl	0 <memcpy>
  90:	ldr	x8, [sp, #8]
  94:	ldr	x9, [x20]
  98:	add	x23, x23, #0x20
  9c:	cmp	x23, x24
  a0:	str	x8, [x20, #8]
  a4:	add	x20, x20, #0x20
  a8:	strb	wzr, [x9, x8]
  ac:	b.eq	68 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x68>  // b.none
  b0:	add	x0, x20, #0x10
  b4:	str	x0, [x20]
  b8:	ldp	x21, x22, [x23]
  bc:	cbnz	x21, c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xc4>
  c0:	cbnz	x22, 104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x104>
  c4:	cmp	x22, #0x10
  c8:	str	x22, [sp, #8]
  cc:	b.cc	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xec>  // b.lo, b.ul, b.last
  d0:	add	x1, sp, #0x8
  d4:	mov	x0, x20
  d8:	mov	x2, xzr
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  e0:	str	x0, [x20]
  e4:	ldr	x8, [sp, #8]
  e8:	str	x8, [x20, #16]
  ec:	cbz	x22, 90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
  f0:	cmp	x22, #0x1
  f4:	b.ne	84 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x84>  // b.any
  f8:	ldrb	w8, [x21]
  fc:	strb	w8, [x0]
 100:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
 104:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 110:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	mov	x19, x0
  20:	cmp	x1, x0
  24:	b.eq	26c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x26c>  // b.none
  28:	ldp	x20, x26, [x1]
  2c:	ldr	x8, [x19, #16]
  30:	ldr	x22, [x19]
  34:	mov	x23, x1
  38:	sub	x0, x26, x20
  3c:	asr	x25, x0, #5
  40:	sub	x8, x8, x22
  44:	cmp	x25, x8, asr #5
  48:	b.ls	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x6c>  // b.plast
  4c:	cbz	x0, 1a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1a8>
  50:	lsr	x8, x25, #58
  54:	cbnz	x8, 2c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2c4>
  58:	bl	0 <_Znwm>
  5c:	mov	x21, x0
  60:	cmp	x20, x26
  64:	b.ne	1b4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1b4>  // b.any
  68:	b	23c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x23c>
  6c:	ldr	x21, [x19, #8]
  70:	sub	x9, x21, x22
  74:	asr	x8, x9, #5
  78:	cmp	x8, x25
  7c:	b.cs	150 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x150>  // b.hs, b.nlast
  80:	cmp	x9, #0x1
  84:	b.lt	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xc0>  // b.tstop
  88:	lsr	x8, x9, #5
  8c:	add	x21, x8, #0x1
  90:	mov	x0, x22
  94:	mov	x1, x20
  98:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  9c:	sub	x21, x21, #0x1
  a0:	add	x20, x20, #0x20
  a4:	cmp	x21, #0x1
  a8:	add	x22, x22, #0x20
  ac:	b.gt	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x90>
  b0:	ldp	x8, x21, [x19]
  b4:	ldp	x20, x26, [x23]
  b8:	sub	x8, x21, x8
  bc:	asr	x8, x8, #5
  c0:	add	x23, x20, x8, lsl #5
  c4:	cmp	x23, x26
  c8:	b.ne	fc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xfc>  // b.any
  cc:	b	260 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x260>
  d0:	mov	x1, x20
  d4:	mov	x2, x22
  d8:	bl	0 <memcpy>
  dc:	ldr	x8, [sp, #8]
  e0:	ldr	x9, [x21]
  e4:	add	x23, x23, #0x20
  e8:	cmp	x23, x26
  ec:	str	x8, [x21, #8]
  f0:	add	x21, x21, #0x20
  f4:	strb	wzr, [x9, x8]
  f8:	b.eq	260 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x260>  // b.none
  fc:	add	x0, x21, #0x10
 100:	str	x0, [x21]
 104:	ldp	x20, x22, [x23]
 108:	cbnz	x20, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x110>
 10c:	cbnz	x22, 2b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2b8>
 110:	cmp	x22, #0x10
 114:	str	x22, [sp, #8]
 118:	b.cc	138 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x138>  // b.lo, b.ul, b.last
 11c:	add	x1, sp, #0x8
 120:	mov	x0, x21
 124:	mov	x2, xzr
 128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 12c:	str	x0, [x21]
 130:	ldr	x8, [sp, #8]
 134:	str	x8, [x21, #16]
 138:	cbz	x22, dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xdc>
 13c:	cmp	x22, #0x1
 140:	b.ne	d0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xd0>  // b.any
 144:	ldrb	w8, [x20]
 148:	strb	w8, [x0]
 14c:	b	dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xdc>
 150:	cmp	x0, #0x1
 154:	b.lt	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x18c>  // b.tstop
 158:	lsr	x8, x0, #5
 15c:	add	x21, x8, #0x1
 160:	mov	x0, x22
 164:	mov	x1, x20
 168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 16c:	sub	x21, x21, #0x1
 170:	add	x20, x20, #0x20
 174:	cmp	x21, #0x1
 178:	add	x22, x22, #0x20
 17c:	b.gt	160 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x160>
 180:	ldr	x21, [x19, #8]
 184:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x18c>
 188:	add	x22, x22, #0x10
 18c:	cmp	x22, x21
 190:	b.eq	260 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x260>  // b.none
 194:	ldr	x0, [x22], #16
 198:	cmp	x0, x22
 19c:	b.eq	188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x188>  // b.none
 1a0:	bl	0 <_ZdlPv>
 1a4:	b	188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x188>
 1a8:	mov	x21, xzr
 1ac:	cmp	x20, x26
 1b0:	b.eq	23c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x23c>  // b.none
 1b4:	mov	x22, x21
 1b8:	b	1e8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1e8>
 1bc:	mov	x1, x23
 1c0:	mov	x2, x24
 1c4:	bl	0 <memcpy>
 1c8:	ldr	x8, [sp, #8]
 1cc:	ldr	x9, [x22]
 1d0:	add	x20, x20, #0x20
 1d4:	cmp	x20, x26
 1d8:	str	x8, [x22, #8]
 1dc:	add	x22, x22, #0x20
 1e0:	strb	wzr, [x9, x8]
 1e4:	b.eq	23c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x23c>  // b.none
 1e8:	add	x0, x22, #0x10
 1ec:	str	x0, [x22]
 1f0:	ldp	x23, x24, [x20]
 1f4:	cbnz	x23, 1fc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1fc>
 1f8:	cbnz	x24, 2b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2b8>
 1fc:	cmp	x24, #0x10
 200:	str	x24, [sp, #8]
 204:	b.cc	224 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x224>  // b.lo, b.ul, b.last
 208:	add	x1, sp, #0x8
 20c:	mov	x0, x22
 210:	mov	x2, xzr
 214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 218:	str	x0, [x22]
 21c:	ldr	x8, [sp, #8]
 220:	str	x8, [x22, #16]
 224:	cbz	x24, 1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1c8>
 228:	cmp	x24, #0x1
 22c:	b.ne	1bc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1bc>  // b.any
 230:	ldrb	w8, [x23]
 234:	strb	w8, [x0]
 238:	b	1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1c8>
 23c:	ldp	x20, x22, [x19]
 240:	cmp	x20, x22
 244:	b.ne	298 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x298>  // b.any
 248:	cbz	x20, 254 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x254>
 24c:	mov	x0, x20
 250:	bl	0 <_ZdlPv>
 254:	add	x8, x21, x25, lsl #5
 258:	str	x21, [x19]
 25c:	str	x8, [x19, #16]
 260:	ldr	x8, [x19]
 264:	add	x8, x8, x25, lsl #5
 268:	str	x8, [x19, #8]
 26c:	mov	x0, x19
 270:	ldp	x20, x19, [sp, #80]
 274:	ldp	x22, x21, [sp, #64]
 278:	ldp	x24, x23, [sp, #48]
 27c:	ldp	x26, x25, [sp, #32]
 280:	ldp	x29, x30, [sp, #16]
 284:	add	sp, sp, #0x60
 288:	ret
 28c:	add	x20, x20, #0x10
 290:	cmp	x20, x22
 294:	b.eq	2ac <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2ac>  // b.none
 298:	ldr	x0, [x20], #16
 29c:	cmp	x0, x20
 2a0:	b.eq	28c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x28c>  // b.none
 2a4:	bl	0 <_ZdlPv>
 2a8:	b	28c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x28c>
 2ac:	ldr	x20, [x19]
 2b0:	cbnz	x20, 24c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x24c>
 2b4:	b	254 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x254>
 2b8:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
 2bc:	add	x0, x0, #0x0
 2c0:	bl	0 <_ZSt19__throw_logic_errorPKc>
 2c4:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	ldp	x8, x2, [x1]
   4:	mov	x1, x8
   8:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #9]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #9]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldrb	w8, [x0, #8]
  14:	ldrb	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5alias4doneEv:

0000000000000000 <_ZN4llvm2cl5alias4doneEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	ldr	x8, [x0, #24]
  14:	mov	x19, x0
  18:	cbz	x8, a4 <_ZN4llvm2cl5alias4doneEv+0xa4>
  1c:	ldr	x8, [x19, #136]
  20:	cbz	x8, dc <_ZN4llvm2cl5alias4doneEv+0xdc>
  24:	ldp	w8, w9, [x19, #116]
  28:	add	x20, x19, #0x58
  2c:	cmp	w8, w9
  30:	b.eq	64 <_ZN4llvm2cl5alias4doneEv+0x64>  // b.none
  34:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  38:	add	x8, x8, #0x0
  3c:	mov	w9, #0x103                 	// #259
  40:	stp	x8, xzr, [sp, #8]
  44:	strh	w9, [sp, #24]
  48:	bl	0 <_ZN4llvm4errsEv>
  4c:	mov	x4, x0
  50:	add	x1, sp, #0x8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	mov	x3, xzr
  60:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  64:	ldr	x8, [x19, #136]
  68:	add	x1, x8, #0x58
  6c:	cmp	x1, x20
  70:	b.eq	80 <_ZN4llvm2cl5alias4doneEv+0x80>  // b.none
  74:	mov	x0, x20
  78:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
  7c:	ldr	x8, [x19, #136]
  80:	add	x0, x19, #0x40
  84:	add	x1, x8, #0x40
  88:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  94:	ldp	x20, x19, [sp, #48]
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x40
  a0:	ret
  a4:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  a8:	add	x8, x8, #0x0
  ac:	mov	w9, #0x103                 	// #259
  b0:	stp	x8, xzr, [sp, #8]
  b4:	strh	w9, [sp, #24]
  b8:	bl	0 <_ZN4llvm4errsEv>
  bc:	mov	x4, x0
  c0:	add	x1, sp, #0x8
  c4:	mov	x0, x19
  c8:	mov	x2, xzr
  cc:	mov	x3, xzr
  d0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  d4:	ldr	x8, [x19, #136]
  d8:	cbnz	x8, 24 <_ZN4llvm2cl5alias4doneEv+0x24>
  dc:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  e0:	add	x8, x8, #0x0
  e4:	mov	w9, #0x103                 	// #259
  e8:	stp	x8, xzr, [sp, #8]
  ec:	strh	w9, [sp, #24]
  f0:	bl	0 <_ZN4llvm4errsEv>
  f4:	mov	x4, x0
  f8:	add	x1, sp, #0x8
  fc:	mov	x0, x19
 100:	mov	x2, xzr
 104:	mov	x3, xzr
 108:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 10c:	b	24 <_ZN4llvm2cl5alias4doneEv+0x24>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	cmp	x0, x1
  18:	b.eq	c4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xc4>  // b.none
  1c:	ldr	w20, [x1, #8]
  20:	ldr	w22, [x19, #8]
  24:	mov	x21, x1
  28:	cmp	w22, w20
  2c:	b.cs	58 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x58>  // b.hs, b.nlast
  30:	ldr	w8, [x19, #12]
  34:	cmp	w8, w20
  38:	b.cs	70 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x70>  // b.hs, b.nlast
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	mov	x2, x20
  4c:	str	wzr, [x19, #8]
  50:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  54:	b	88 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x88>
  58:	cbz	w20, b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  5c:	ldr	x1, [x21]
  60:	ldr	x0, [x19]
  64:	lsl	x2, x20, #3
  68:	bl	0 <memmove>
  6c:	b	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  70:	cbz	w22, 88 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x88>
  74:	ldr	x1, [x21]
  78:	ldr	x0, [x19]
  7c:	lsl	x2, x22, #3
  80:	bl	0 <memmove>
  84:	b	8c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x8c>
  88:	mov	x22, xzr
  8c:	ldr	w8, [x21, #8]
  90:	cmp	x22, x8
  94:	b.eq	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>  // b.none
  98:	ldr	x9, [x21]
  9c:	ldr	x10, [x19]
  a0:	add	x1, x9, x22, lsl #3
  a4:	add	x8, x9, x8, lsl #3
  a8:	add	x0, x10, x22, lsl #3
  ac:	sub	x2, x8, x1
  b0:	bl	0 <memcpy>
  b4:	ldr	w8, [x19, #12]
  b8:	cmp	w8, w20
  bc:	b.cc	d8 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xd8>  // b.lo, b.ul, b.last
  c0:	str	w20, [x19, #8]
  c4:	mov	x0, x19
  c8:	ldp	x20, x19, [sp, #32]
  cc:	ldp	x22, x21, [sp, #16]
  d0:	ldp	x29, x30, [sp], #48
  d4:	ret
  d8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  dc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  e0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	x20, [x1]
  18:	add	x8, sp, #0x8
  1c:	add	x22, x8, #0x10
  20:	str	x22, [sp, #8]
  24:	cbz	x20, e4 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0xe4>
  28:	mov	x19, x0
  2c:	mov	x0, x20
  30:	bl	0 <strlen>
  34:	mov	x21, x0
  38:	cmp	x0, #0xf
  3c:	stur	x0, [x29, #-8]
  40:	b.ls	68 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x68>  // b.plast
  44:	add	x0, sp, #0x8
  48:	sub	x1, x29, #0x8
  4c:	mov	x2, xzr
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  54:	ldur	x8, [x29, #-8]
  58:	str	x0, [sp, #8]
  5c:	str	x8, [sp, #24]
  60:	cbnz	x21, 70 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x70>
  64:	b	90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  68:	mov	x0, x22
  6c:	cbz	x21, 90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  70:	cmp	x21, #0x1
  74:	b.ne	84 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x84>  // b.any
  78:	ldrb	w8, [x20]
  7c:	strb	w8, [x0]
  80:	b	90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  84:	mov	x1, x20
  88:	mov	x2, x21
  8c:	bl	0 <memcpy>
  90:	ldur	x8, [x29, #-8]
  94:	ldr	x9, [sp, #8]
  98:	add	x0, x19, #0x88
  9c:	add	x1, sp, #0x8
  a0:	str	x8, [sp, #16]
  a4:	strb	wzr, [x9, x8]
  a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  ac:	mov	w8, #0x1                   	// #1
  b0:	add	x0, x19, #0xb0
  b4:	add	x1, sp, #0x8
  b8:	strb	w8, [x19, #208]
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  c0:	ldr	x0, [sp, #8]
  c4:	cmp	x0, x22
  c8:	b.eq	d0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0xd0>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	ldp	x20, x19, [sp, #80]
  d4:	ldp	x22, x21, [sp, #64]
  d8:	ldp	x29, x30, [sp, #48]
  dc:	add	sp, sp, #0x60
  e0:	ret
  e4:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>
  e8:	add	x0, x0, #0x0
  ec:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_handle_llvm.cpp>:
       0:	sub	sp, sp, #0x170
       4:	str	d10, [sp, #240]
       8:	stp	d9, d8, [sp, #256]
       c:	stp	x29, x30, [sp, #272]
      10:	stp	x28, x27, [sp, #288]
      14:	stp	x26, x25, [sp, #304]
      18:	stp	x24, x23, [sp, #320]
      1c:	stp	x22, x21, [sp, #336]
      20:	stp	x20, x19, [sp, #352]
      24:	add	x29, sp, #0xf0
      28:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      2c:	add	x21, x21, #0x0
      30:	adrp	x25, 0 <_ZN4llvm2cl15GeneralCategoryE>
      34:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      38:	adrp	x12, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      3c:	adrp	x13, 0 <_ZTVN4llvm2cl6parserIbEE>
      40:	ldr	x25, [x25]
      44:	ldr	x11, [x11]
      48:	ldr	x12, [x12]
      4c:	ldr	x13, [x13]
      50:	ldrh	w9, [x21, #10]
      54:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      58:	ldr	d8, [x8]
      5c:	movi	v0.2d, #0x0
      60:	adrp	x28, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      64:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      68:	mov	x10, x21
      6c:	and	w9, w9, #0x8000
      70:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      74:	movi	v9.2s, #0x1
      78:	mov	w14, #0x1                   	// #1
      7c:	add	x28, x28, #0x0
      80:	add	x22, x22, #0x0
      84:	strh	wzr, [x21, #8]
      88:	stur	q0, [x21, #12]
      8c:	stur	q0, [x21, #28]
      90:	stur	q0, [x21, #44]
      94:	str	wzr, [x21, #60]
      98:	add	x8, x21, #0x80
      9c:	strh	w9, [x21, #10]
      a0:	add	x27, x11, #0x10
      a4:	str	x25, [x10, #80]!
      a8:	add	x23, x12, #0x10
      ac:	add	x26, x13, #0x10
      b0:	add	x1, x1, #0x0
      b4:	mov	w2, #0xc                   	// #12
      b8:	mov	x0, x21
      bc:	stp	xzr, x8, [x21, #88]
      c0:	str	x8, [x21, #104]
      c4:	str	x10, [x21, #64]
      c8:	str	d8, [x21, #112]
      cc:	str	wzr, [x21, #120]
      d0:	str	d9, [x21, #72]
      d4:	strb	wzr, [x21, #136]
      d8:	str	x27, [x21, #144]
      dc:	strb	w14, [x21, #153]
      e0:	mov	w24, #0x1                   	// #1
      e4:	strb	wzr, [x21, #152]
      e8:	str	x23, [x21]
      ec:	str	x26, [x21, #160]
      f0:	stp	x22, x28, [x21, #184]
      f4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
      f8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      fc:	add	x8, x8, #0x0
     100:	mov	w9, #0x48                  	// #72
     104:	mov	x0, x21
     108:	stp	x8, x9, [x21, #32]
     10c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     110:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     114:	adrp	x19, 0 <__dso_handle>
     118:	add	x20, x20, #0x0
     11c:	add	x19, x19, #0x0
     120:	mov	x0, x20
     124:	mov	x1, x21
     128:	mov	x2, x19
     12c:	bl	0 <__cxa_atexit>
     130:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     134:	add	x21, x21, #0x0
     138:	ldrh	w8, [x21, #10]
     13c:	movi	v0.2d, #0x0
     140:	mov	x9, x21
     144:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     148:	and	w8, w8, #0x8000
     14c:	strh	wzr, [x21, #8]
     150:	stur	q0, [x21, #12]
     154:	stur	q0, [x21, #28]
     158:	stur	q0, [x21, #44]
     15c:	str	wzr, [x21, #60]
     160:	strh	w8, [x21, #10]
     164:	add	x8, x21, #0x80
     168:	str	x25, [x9, #80]!
     16c:	add	x1, x1, #0x0
     170:	mov	w2, #0x1d                  	// #29
     174:	mov	x0, x21
     178:	stp	xzr, x8, [x21, #88]
     17c:	str	x8, [x21, #104]
     180:	str	d8, [x21, #112]
     184:	str	wzr, [x21, #120]
     188:	str	d9, [x21, #72]
     18c:	strb	wzr, [x21, #136]
     190:	str	x27, [x21, #144]
     194:	strb	w24, [x21, #153]
     198:	mov	w24, #0x1                   	// #1
     19c:	strb	wzr, [x21, #152]
     1a0:	str	x23, [x21]
     1a4:	str	x26, [x21, #160]
     1a8:	str	x9, [x21, #64]
     1ac:	stp	x22, x28, [x21, #184]
     1b0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     1b4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1b8:	add	x8, x8, #0x0
     1bc:	mov	w9, #0x5d                  	// #93
     1c0:	mov	x0, x21
     1c4:	stp	x8, x9, [x21, #32]
     1c8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     1cc:	mov	x0, x20
     1d0:	mov	x1, x21
     1d4:	mov	x2, x19
     1d8:	bl	0 <__cxa_atexit>
     1dc:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1e0:	add	x21, x21, #0x0
     1e4:	ldrh	w8, [x21, #10]
     1e8:	movi	v0.2d, #0x0
     1ec:	mov	x9, x21
     1f0:	strh	wzr, [x21, #8]
     1f4:	and	w8, w8, #0x8000
     1f8:	strh	w8, [x21, #10]
     1fc:	add	x8, x21, #0x80
     200:	stur	q0, [x21, #12]
     204:	stur	q0, [x21, #28]
     208:	stur	q0, [x21, #44]
     20c:	str	wzr, [x21, #60]
     210:	str	x25, [x9, #80]!
     214:	stp	xzr, x8, [x21, #88]
     218:	str	x8, [x21, #104]
     21c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     220:	ldr	x8, [x8]
     224:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     228:	add	x1, x1, #0x0
     22c:	mov	w2, #0xd                   	// #13
     230:	add	x8, x8, #0x10
     234:	str	x8, [x21, #144]
     238:	adrp	x8, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     23c:	ldr	x8, [x8]
     240:	mov	x0, x21
     244:	mov	w20, #0x1                   	// #1
     248:	add	x8, x8, #0x10
     24c:	str	x8, [x21]
     250:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIiEE>
     254:	ldr	x8, [x8]
     258:	str	x9, [x21, #64]
     25c:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     260:	add	x9, x9, #0x0
     264:	add	x8, x8, #0x10
     268:	str	x8, [x21, #160]
     26c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     270:	add	x8, x8, #0x0
     274:	str	d8, [x21, #112]
     278:	str	wzr, [x21, #120]
     27c:	str	d9, [x21, #72]
     280:	str	wzr, [x21, #136]
     284:	strb	w24, [x21, #156]
     288:	str	wzr, [x21, #152]
     28c:	stp	x9, x8, [x21, #184]
     290:	mov	w24, #0xd                   	// #13
     294:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     298:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     29c:	add	x8, x8, #0x0
     2a0:	mov	x0, x21
     2a4:	str	wzr, [x21, #136]
     2a8:	strb	w20, [x21, #156]
     2ac:	mov	w20, #0x1                   	// #1
     2b0:	stp	x8, x24, [x21, #32]
     2b4:	str	wzr, [x21, #152]
     2b8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     2bc:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2c0:	add	x0, x0, #0x0
     2c4:	mov	x1, x21
     2c8:	mov	x2, x19
     2cc:	bl	0 <__cxa_atexit>
     2d0:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2d4:	add	x21, x21, #0x0
     2d8:	ldrh	w8, [x21, #10]
     2dc:	movi	v0.2d, #0x0
     2e0:	mov	x9, x21
     2e4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2e8:	and	w8, w8, #0x8000
     2ec:	strh	wzr, [x21, #8]
     2f0:	stur	q0, [x21, #12]
     2f4:	stur	q0, [x21, #28]
     2f8:	stur	q0, [x21, #44]
     2fc:	str	wzr, [x21, #60]
     300:	strh	w8, [x21, #10]
     304:	add	x8, x21, #0x80
     308:	str	x25, [x9, #80]!
     30c:	add	x1, x1, #0x0
     310:	mov	w2, #0xd                   	// #13
     314:	mov	x0, x21
     318:	stp	xzr, x8, [x21, #88]
     31c:	str	x8, [x21, #104]
     320:	str	d8, [x21, #112]
     324:	str	wzr, [x21, #120]
     328:	str	d9, [x21, #72]
     32c:	strb	wzr, [x21, #136]
     330:	str	x27, [x21, #144]
     334:	strb	w20, [x21, #153]
     338:	mov	w20, #0x1                   	// #1
     33c:	strb	wzr, [x21, #152]
     340:	str	x23, [x21]
     344:	str	x26, [x21, #160]
     348:	str	x9, [x21, #64]
     34c:	stp	x22, x28, [x21, #184]
     350:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     354:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     358:	add	x8, x8, #0x0
     35c:	mov	w9, #0x39                  	// #57
     360:	mov	x0, x21
     364:	stp	x8, x9, [x21, #32]
     368:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     36c:	adrp	x24, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     370:	add	x24, x24, #0x0
     374:	mov	x0, x24
     378:	mov	x1, x21
     37c:	mov	x2, x19
     380:	bl	0 <__cxa_atexit>
     384:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     388:	add	x21, x21, #0x0
     38c:	ldrh	w8, [x21, #10]
     390:	movi	v0.2d, #0x0
     394:	mov	x9, x21
     398:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     39c:	and	w8, w8, #0x8000
     3a0:	strh	wzr, [x21, #8]
     3a4:	stur	q0, [x21, #12]
     3a8:	stur	q0, [x21, #28]
     3ac:	stur	q0, [x21, #44]
     3b0:	str	wzr, [x21, #60]
     3b4:	strh	w8, [x21, #10]
     3b8:	add	x8, x21, #0x80
     3bc:	str	x25, [x9, #80]!
     3c0:	add	x1, x1, #0x0
     3c4:	mov	w2, #0xe                   	// #14
     3c8:	mov	x0, x21
     3cc:	stp	xzr, x8, [x21, #88]
     3d0:	str	x8, [x21, #104]
     3d4:	str	d8, [x21, #112]
     3d8:	str	wzr, [x21, #120]
     3dc:	str	d9, [x21, #72]
     3e0:	strb	wzr, [x21, #136]
     3e4:	str	x27, [x21, #144]
     3e8:	strb	w20, [x21, #153]
     3ec:	mov	w20, #0x1                   	// #1
     3f0:	strb	wzr, [x21, #152]
     3f4:	str	x23, [x21]
     3f8:	str	x26, [x21, #160]
     3fc:	str	x9, [x21, #64]
     400:	stp	x22, x28, [x21, #184]
     404:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     408:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     40c:	add	x8, x8, #0x0
     410:	mov	w9, #0x18                  	// #24
     414:	mov	x0, x21
     418:	stp	x8, x9, [x21, #32]
     41c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     420:	mov	x0, x24
     424:	mov	x1, x21
     428:	mov	x2, x19
     42c:	bl	0 <__cxa_atexit>
     430:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     434:	add	x21, x21, #0x0
     438:	ldrh	w8, [x21, #10]
     43c:	movi	v0.2d, #0x0
     440:	mov	x9, x21
     444:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     448:	and	w8, w8, #0x8000
     44c:	strh	wzr, [x21, #8]
     450:	stur	q0, [x21, #12]
     454:	stur	q0, [x21, #28]
     458:	stur	q0, [x21, #44]
     45c:	str	wzr, [x21, #60]
     460:	strh	w8, [x21, #10]
     464:	add	x8, x21, #0x80
     468:	str	x25, [x9, #80]!
     46c:	add	x1, x1, #0x0
     470:	mov	w2, #0x7                   	// #7
     474:	mov	x0, x21
     478:	stp	xzr, x8, [x21, #88]
     47c:	str	x8, [x21, #104]
     480:	str	d8, [x21, #112]
     484:	str	wzr, [x21, #120]
     488:	str	d9, [x21, #72]
     48c:	strb	wzr, [x21, #136]
     490:	str	x27, [x21, #144]
     494:	strb	w20, [x21, #153]
     498:	mov	w20, #0x1                   	// #1
     49c:	strb	wzr, [x21, #152]
     4a0:	str	x23, [x21]
     4a4:	str	x26, [x21, #160]
     4a8:	str	x9, [x21, #64]
     4ac:	stp	x22, x28, [x21, #184]
     4b0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     4b4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4b8:	add	x8, x8, #0x0
     4bc:	mov	w9, #0x15                  	// #21
     4c0:	mov	x0, x21
     4c4:	stp	x8, x9, [x21, #32]
     4c8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     4cc:	mov	x0, x24
     4d0:	mov	x1, x21
     4d4:	mov	x2, x19
     4d8:	bl	0 <__cxa_atexit>
     4dc:	stur	x21, [x29, #-24]
     4e0:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4e4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4e8:	add	x21, x21, #0x0
     4ec:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4f0:	add	x8, x8, #0x0
     4f4:	mov	w9, #0x13                  	// #19
     4f8:	add	x1, x1, #0x0
     4fc:	add	x2, sp, #0x20
     500:	sub	x3, x29, #0x18
     504:	mov	x0, x21
     508:	stp	x8, x9, [sp, #32]
     50c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     510:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     514:	add	x0, x0, #0x0
     518:	mov	x1, x21
     51c:	mov	x2, x19
     520:	bl	0 <__cxa_atexit>
     524:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     528:	add	x21, x21, #0x0
     52c:	ldrh	w8, [x21, #10]
     530:	movi	v0.2d, #0x0
     534:	mov	x9, x21
     538:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     53c:	and	w8, w8, #0x8000
     540:	strh	wzr, [x21, #8]
     544:	stur	q0, [x21, #12]
     548:	stur	q0, [x21, #28]
     54c:	stur	q0, [x21, #44]
     550:	str	wzr, [x21, #60]
     554:	strh	w8, [x21, #10]
     558:	add	x8, x21, #0x80
     55c:	str	x25, [x9, #80]!
     560:	add	x1, x1, #0x0
     564:	mov	w2, #0x12                  	// #18
     568:	mov	x0, x21
     56c:	stp	xzr, x8, [x21, #88]
     570:	str	x8, [x21, #104]
     574:	str	d8, [x21, #112]
     578:	str	wzr, [x21, #120]
     57c:	str	d9, [x21, #72]
     580:	strb	wzr, [x21, #136]
     584:	str	x27, [x21, #144]
     588:	strb	w20, [x21, #153]
     58c:	strb	wzr, [x21, #152]
     590:	str	x23, [x21]
     594:	str	x26, [x21, #160]
     598:	str	x9, [x21, #64]
     59c:	stp	x22, x28, [x21, #184]
     5a0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     5a4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5a8:	add	x8, x8, #0x0
     5ac:	mov	w9, #0x20                  	// #32
     5b0:	mov	x0, x21
     5b4:	stp	x8, x9, [x21, #32]
     5b8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     5bc:	mov	x0, x24
     5c0:	mov	x1, x21
     5c4:	mov	x2, x19
     5c8:	bl	0 <__cxa_atexit>
     5cc:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5d0:	add	x21, x21, #0x0
     5d4:	adrp	x13, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5d8:	adrp	x14, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     5dc:	adrp	x15, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5e0:	ldr	x13, [x13]
     5e4:	ldr	x14, [x14]
     5e8:	ldr	x15, [x15]
     5ec:	ldrh	w8, [x21, #10]
     5f0:	movi	v0.2d, #0x0
     5f4:	mov	x9, x21
     5f8:	strh	wzr, [x21, #8]
     5fc:	and	w8, w8, #0x8000
     600:	stur	q0, [x21, #12]
     604:	stur	q0, [x21, #28]
     608:	stur	q0, [x21, #44]
     60c:	str	wzr, [x21, #60]
     610:	add	x10, x21, #0x80
     614:	mov	x11, x21
     618:	strh	w8, [x21, #10]
     61c:	str	x25, [x9, #80]!
     620:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     624:	adrp	x26, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     628:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     62c:	mov	x12, x21
     630:	stp	xzr, x10, [x21, #88]
     634:	str	x10, [x21, #104]
     638:	str	x9, [x21, #64]
     63c:	str	d8, [x21, #112]
     640:	str	wzr, [x21, #120]
     644:	str	d9, [x21, #72]
     648:	strb	wzr, [x11, #152]!
     64c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     650:	add	x22, x22, #0x0
     654:	add	x26, x26, #0x0
     658:	add	x23, x23, #0x0
     65c:	add	x27, x13, #0x10
     660:	add	x28, x14, #0x10
     664:	add	x24, x15, #0x10
     668:	stp	x11, xzr, [x21, #136]
     66c:	strb	wzr, [x12, #192]!
     670:	add	x1, x1, #0x0
     674:	mov	w2, #0xa                   	// #10
     678:	mov	x0, x21
     67c:	str	x22, [sp, #32]
     680:	stp	x12, xzr, [x21, #176]
     684:	strb	wzr, [x21, #208]
     688:	str	x28, [x21]
     68c:	str	x24, [x21, #216]
     690:	str	x27, [x21, #168]
     694:	stp	x23, x26, [x21, #240]
     698:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     69c:	ldrh	w8, [x21, #10]
     6a0:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6a4:	add	x9, x9, #0x0
     6a8:	mov	w10, #0x34                  	// #52
     6ac:	and	w8, w8, #0xffffffbf
     6b0:	orr	w8, w8, #0x20
     6b4:	add	x1, sp, #0x20
     6b8:	mov	x0, x21
     6bc:	strh	w8, [x21, #10]
     6c0:	stp	x9, x10, [x21, #32]
     6c4:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6c8:	mov	x0, x21
     6cc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     6d0:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6d4:	add	x20, x20, #0x0
     6d8:	mov	x0, x20
     6dc:	mov	x1, x21
     6e0:	mov	x2, x19
     6e4:	bl	0 <__cxa_atexit>
     6e8:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6ec:	add	x21, x21, #0x0
     6f0:	ldrh	w8, [x21, #10]
     6f4:	movi	v0.2d, #0x0
     6f8:	mov	x9, x21
     6fc:	strh	wzr, [x21, #8]
     700:	and	w8, w8, #0x8000
     704:	strh	w8, [x21, #10]
     708:	add	x8, x21, #0x80
     70c:	stur	q0, [x21, #12]
     710:	stur	q0, [x21, #28]
     714:	stur	q0, [x21, #44]
     718:	str	wzr, [x21, #60]
     71c:	str	x25, [x9, #80]!
     720:	stp	xzr, x8, [x21, #88]
     724:	str	x8, [x21, #104]
     728:	mov	x8, x21
     72c:	str	x9, [x21, #64]
     730:	mov	x9, x21
     734:	str	d8, [x21, #112]
     738:	str	wzr, [x21, #120]
     73c:	str	d9, [x21, #72]
     740:	strb	wzr, [x8, #152]!
     744:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     748:	stp	x8, xzr, [x21, #136]
     74c:	strb	wzr, [x9, #192]!
     750:	add	x1, x1, #0x0
     754:	mov	w2, #0x5                   	// #5
     758:	mov	x0, x21
     75c:	stp	x9, xzr, [x21, #176]
     760:	strb	wzr, [x21, #208]
     764:	str	x28, [x21]
     768:	str	x24, [x21, #216]
     76c:	str	x27, [x21, #168]
     770:	stp	x23, x26, [x21, #240]
     774:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     778:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     77c:	add	x8, x8, #0x0
     780:	mov	w9, #0x31                  	// #49
     784:	mov	x0, x21
     788:	stp	x8, x9, [x21, #32]
     78c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     790:	mov	x0, x20
     794:	mov	x1, x21
     798:	mov	x2, x19
     79c:	bl	0 <__cxa_atexit>
     7a0:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     7a4:	add	x21, x21, #0x0
     7a8:	ldrh	w8, [x21, #10]
     7ac:	movi	v0.2d, #0x0
     7b0:	mov	x9, x21
     7b4:	strh	wzr, [x21, #8]
     7b8:	and	w8, w8, #0x8000
     7bc:	strh	w8, [x21, #10]
     7c0:	add	x8, x21, #0x80
     7c4:	stur	q0, [x21, #12]
     7c8:	stur	q0, [x21, #28]
     7cc:	stur	q0, [x21, #44]
     7d0:	str	wzr, [x21, #60]
     7d4:	str	x25, [x9, #80]!
     7d8:	stp	xzr, x8, [x21, #88]
     7dc:	str	x8, [x21, #104]
     7e0:	mov	x8, x21
     7e4:	str	x9, [x21, #64]
     7e8:	mov	x9, x21
     7ec:	str	d8, [x21, #112]
     7f0:	str	wzr, [x21, #120]
     7f4:	str	d9, [x21, #72]
     7f8:	strb	wzr, [x8, #152]!
     7fc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     800:	stp	x8, xzr, [x21, #136]
     804:	strb	wzr, [x9, #192]!
     808:	add	x1, x1, #0x0
     80c:	mov	w2, #0x4                   	// #4
     810:	mov	x0, x21
     814:	str	x22, [sp, #32]
     818:	stp	x9, xzr, [x21, #176]
     81c:	strb	wzr, [x21, #208]
     820:	str	x28, [x21]
     824:	str	x24, [x21, #216]
     828:	str	x27, [x21, #168]
     82c:	stp	x23, x26, [x21, #240]
     830:	mov	w27, #0x4                   	// #4
     834:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     838:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     83c:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     840:	add	x8, x8, #0x0
     844:	mov	w9, #0x33                  	// #51
     848:	add	x10, x10, #0x0
     84c:	mov	w11, #0x8                   	// #8
     850:	add	x1, sp, #0x20
     854:	mov	x0, x21
     858:	stp	x8, x9, [x21, #32]
     85c:	stp	x10, x11, [x21, #48]
     860:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     864:	mov	x0, x21
     868:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     86c:	mov	x0, x20
     870:	mov	x1, x21
     874:	mov	x2, x19
     878:	bl	0 <__cxa_atexit>
     87c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     880:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     884:	add	x8, x8, #0x0
     888:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     88c:	add	x20, x20, #0x0
     890:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     894:	mov	w23, #0x1                   	// #1
     898:	add	x9, x9, #0x0
     89c:	str	x8, [sp, #32]
     8a0:	mov	w8, #0x34                  	// #52
     8a4:	mov	w22, #0xe                   	// #14
     8a8:	add	x1, x1, #0x0
     8ac:	add	x2, x29, #0x8
     8b0:	add	x3, sp, #0x20
     8b4:	sub	x4, x29, #0x18
     8b8:	mov	x0, x20
     8bc:	str	w23, [x29, #8]
     8c0:	str	x8, [sp, #40]
     8c4:	stp	x9, x22, [x29, #-24]
     8c8:	add	x21, sp, #0x20
     8cc:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8d0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8d4:	add	x0, x0, #0x0
     8d8:	mov	x1, x20
     8dc:	mov	x2, x19
     8e0:	bl	0 <__cxa_atexit>
     8e4:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8e8:	ldr	d9, [x10]
     8ec:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8f0:	add	x19, x21, #0x10
     8f4:	add	x8, x8, #0x0
     8f8:	mov	w9, #0x17                  	// #23
     8fc:	add	x0, sp, #0x20
     900:	mov	w2, #0x6                   	// #6
     904:	mov	w3, #0x28                  	// #40
     908:	mov	x1, x19
     90c:	stp	x8, x9, [x29, #-24]
     910:	str	x19, [sp, #32]
     914:	str	d9, [sp, #40]
     918:	mov	w20, #0x6                   	// #6
     91c:	mov	w21, #0x28                  	// #40
     920:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     924:	ldr	x8, [sp, #32]
     928:	ldr	w9, [sp, #40]
     92c:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     930:	add	x11, x11, #0x0
     934:	mov	w12, #0x14                  	// #20
     938:	adrp	x17, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     93c:	madd	x8, x9, x21, x8
     940:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     944:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     948:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     94c:	add	x17, x17, #0x0
     950:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     954:	stp	x11, x12, [x8, #24]
     958:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     95c:	add	x10, x10, #0x0
     960:	add	x13, x13, #0x0
     964:	mov	w14, #0x3                   	// #3
     968:	add	x15, x15, #0x0
     96c:	mov	w16, #0x2c                  	// #44
     970:	add	x9, x9, #0x0
     974:	mov	w0, #0x35                  	// #53
     978:	add	x11, x11, #0x0
     97c:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     980:	stp	x17, x22, [x8, #80]
     984:	adrp	x17, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     988:	stp	x10, x20, [x8]
     98c:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     990:	add	x12, x12, #0x0
     994:	stp	x15, x16, [x8, #64]
     998:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     99c:	add	x17, x17, #0x0
     9a0:	stp	x9, x0, [x8, #104]
     9a4:	mov	w9, #0x9                   	// #9
     9a8:	stp	x13, x14, [x8, #40]
     9ac:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9b0:	str	x11, [x8, #144]
     9b4:	mov	w11, #0x39                  	// #57
     9b8:	mov	w18, #0x2                   	// #2
     9bc:	add	x10, x10, #0x0
     9c0:	add	x15, x15, #0x0
     9c4:	mov	w16, #0x3d                  	// #61
     9c8:	add	x13, x13, #0x0
     9cc:	stp	x11, x12, [x8, #152]
     9d0:	mov	w11, #0x1c                  	// #28
     9d4:	stp	x17, x9, [x8, #200]
     9d8:	mov	w9, #0x5                   	// #5
     9dc:	str	w23, [x8, #56]
     9e0:	str	w18, [x8, #96]
     9e4:	str	w14, [x8, #136]
     9e8:	str	wzr, [x8, #16]
     9ec:	stp	x10, x27, [x8, #120]
     9f0:	str	x27, [x8, #168]
     9f4:	str	w27, [x8, #176]
     9f8:	stp	x15, x16, [x8, #184]
     9fc:	str	w9, [x8, #216]
     a00:	stp	x13, x11, [x8, #224]
     a04:	ldp	w8, w9, [sp, #40]
     a08:	add	x8, x8, #0x6
     a0c:	cmp	x8, x9
     a10:	b.hi	27b0 <_GLOBAL__sub_I_handle_llvm.cpp+0x27b0>  // b.pmore
     a14:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a18:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a1c:	add	x0, x0, #0x0
     a20:	add	x1, x1, #0x0
     a24:	sub	x2, x29, #0x18
     a28:	add	x3, sp, #0x20
     a2c:	str	w8, [sp, #40]
     a30:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a34:	ldr	x0, [sp, #32]
     a38:	cmp	x0, x19
     a3c:	b.eq	a44 <_GLOBAL__sub_I_handle_llvm.cpp+0xa44>  // b.none
     a40:	bl	0 <free>
     a44:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a48:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a4c:	adrp	x2, 0 <__dso_handle>
     a50:	add	x0, x0, #0x0
     a54:	add	x1, x1, #0x0
     a58:	add	x2, x2, #0x0
     a5c:	bl	0 <__cxa_atexit>
     a60:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a64:	add	x8, x8, #0x0
     a68:	mov	w9, #0x16                  	// #22
     a6c:	stp	x8, x9, [x29, #-24]
     a70:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a74:	add	x8, x8, #0x0
     a78:	mov	w9, #0x6                   	// #6
     a7c:	stp	x8, x9, [sp, #88]
     a80:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a84:	ldr	d0, [x8]
     a88:	sub	x10, x29, #0x1c
     a8c:	add	x11, sp, #0x20
     a90:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a94:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a98:	str	x10, [x29, #8]
     a9c:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     aa0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     aa4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     aa8:	add	x12, x12, #0x0
     aac:	mov	w13, #0x5                   	// #5
     ab0:	add	x14, x14, #0x0
     ab4:	mov	w15, #0x12                  	// #18
     ab8:	mov	w20, #0x1                   	// #1
     abc:	add	x10, x10, #0x0
     ac0:	add	x19, x11, #0x10
     ac4:	mov	w8, #0x13                  	// #19
     ac8:	add	x0, x0, #0x0
     acc:	add	x1, x1, #0x0
     ad0:	sub	x2, x29, #0x18
     ad4:	add	x3, x29, #0x8
     ad8:	add	x4, sp, #0x20
     adc:	stur	wzr, [x29, #-28]
     ae0:	str	wzr, [sp, #64]
     ae4:	stp	x12, x13, [sp, #48]
     ae8:	stp	x14, x15, [sp, #72]
     aec:	str	w20, [sp, #104]
     af0:	str	x19, [sp, #32]
     af4:	stp	x10, x8, [sp, #112]
     af8:	str	d0, [sp, #40]
     afc:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b00:	ldr	x0, [sp, #32]
     b04:	cmp	x0, x19
     b08:	b.eq	b10 <_GLOBAL__sub_I_handle_llvm.cpp+0xb10>  // b.none
     b0c:	bl	0 <free>
     b10:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b14:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b18:	adrp	x2, 0 <__dso_handle>
     b1c:	add	x0, x0, #0x0
     b20:	add	x1, x1, #0x0
     b24:	add	x2, x2, #0x0
     b28:	bl	0 <__cxa_atexit>
     b2c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b30:	add	x8, x8, #0x0
     b34:	mov	w21, #0x11                  	// #17
     b38:	add	x0, sp, #0x20
     b3c:	mov	w2, #0x5                   	// #5
     b40:	mov	w3, #0x28                  	// #40
     b44:	mov	x1, x19
     b48:	str	x19, [sp, #32]
     b4c:	stp	x8, x21, [x29, #-24]
     b50:	str	d9, [sp, #40]
     b54:	mov	w22, #0x5                   	// #5
     b58:	mov	w23, #0x28                  	// #40
     b5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     b60:	ldr	x8, [sp, #32]
     b64:	ldr	w9, [sp, #40]
     b68:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b6c:	add	x12, x12, #0x0
     b70:	mov	w13, #0xf                   	// #15
     b74:	madd	x8, x9, x23, x8
     b78:	stp	x12, x13, [x8, #24]
     b7c:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b80:	mov	w18, #0x6                   	// #6
     b84:	mov	w9, #0x2                   	// #2
     b88:	add	x12, x12, #0x0
     b8c:	mov	w13, #0x3                   	// #3
     b90:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b94:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b98:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b9c:	adrp	x17, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ba0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ba4:	str	w9, [x8, #96]
     ba8:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     bac:	stp	x12, x18, [x8, #120]
     bb0:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     bb4:	str	w13, [x8, #136]
     bb8:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     bbc:	add	x10, x10, #0x0
     bc0:	mov	w11, #0x4                   	// #4
     bc4:	add	x14, x14, #0x0
     bc8:	add	x15, x15, #0x0
     bcc:	mov	w16, #0x10                  	// #16
     bd0:	add	x17, x17, #0x0
     bd4:	add	x0, x0, #0x0
     bd8:	add	x9, x9, #0x0
     bdc:	add	x12, x12, #0x0
     be0:	add	x13, x13, #0x0
     be4:	str	w20, [x8, #56]
     be8:	stp	x17, x18, [x8, #80]
     bec:	stp	x10, x11, [x8]
     bf0:	str	wzr, [x8, #16]
     bf4:	stp	x14, x22, [x8, #40]
     bf8:	stp	x15, x16, [x8, #64]
     bfc:	stp	x0, x21, [x8, #104]
     c00:	stp	x9, x21, [x8, #144]
     c04:	stp	x12, x22, [x8, #160]
     c08:	str	w11, [x8, #176]
     c0c:	stp	x13, x16, [x8, #184]
     c10:	ldp	w8, w9, [sp, #40]
     c14:	add	x8, x8, #0x5
     c18:	cmp	x8, x9
     c1c:	b.hi	27b0 <_GLOBAL__sub_I_handle_llvm.cpp+0x27b0>  // b.pmore
     c20:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c24:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c28:	add	x0, x0, #0x0
     c2c:	add	x1, x1, #0x0
     c30:	sub	x2, x29, #0x18
     c34:	add	x3, sp, #0x20
     c38:	str	w8, [sp, #40]
     c3c:	add	x19, sp, #0x20
     c40:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c44:	ldr	x0, [sp, #32]
     c48:	add	x19, x19, #0x10
     c4c:	cmp	x0, x19
     c50:	b.eq	c58 <_GLOBAL__sub_I_handle_llvm.cpp+0xc58>  // b.none
     c54:	bl	0 <free>
     c58:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c5c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c60:	adrp	x2, 0 <__dso_handle>
     c64:	add	x0, x0, #0x0
     c68:	add	x1, x1, #0x0
     c6c:	add	x2, x2, #0x0
     c70:	bl	0 <__cxa_atexit>
     c74:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c78:	add	x8, x8, #0x0
     c7c:	mov	w9, #0xf                   	// #15
     c80:	sub	x10, x29, #0x1c
     c84:	add	x0, sp, #0x20
     c88:	mov	w2, #0x6                   	// #6
     c8c:	mov	w3, #0x28                  	// #40
     c90:	mov	x1, x19
     c94:	stur	wzr, [x29, #-28]
     c98:	str	x19, [sp, #32]
     c9c:	stp	x8, x9, [x29, #-24]
     ca0:	str	x10, [x29, #8]
     ca4:	str	d9, [sp, #40]
     ca8:	mov	w20, #0x28                  	// #40
     cac:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     cb0:	ldr	x8, [sp, #32]
     cb4:	ldr	w9, [sp, #40]
     cb8:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cbc:	adrp	x4, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cc0:	add	x11, x11, #0x0
     cc4:	mov	w12, #0x20                  	// #32
     cc8:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ccc:	madd	x8, x9, x20, x8
     cd0:	add	x4, x4, #0x0
     cd4:	mov	w10, #0x7                   	// #7
     cd8:	add	x16, x16, #0x0
     cdc:	mov	w17, #0x27                  	// #39
     ce0:	adrp	x3, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ce4:	stp	x11, x12, [x8, #24]
     ce8:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cec:	mov	w15, #0x1                   	// #1
     cf0:	adrp	x2, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cf4:	add	x3, x3, #0x0
     cf8:	stp	x4, x10, [x8]
     cfc:	mov	w10, #0x3                   	// #3
     d00:	add	x11, x11, #0x0
     d04:	mov	w12, #0x14                  	// #20
     d08:	stp	x16, x17, [x8, #64]
     d0c:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d10:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d14:	adrp	x18, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d18:	add	x2, x2, #0x0
     d1c:	mov	w9, #0x17                  	// #23
     d20:	str	w15, [x8, #56]
     d24:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d28:	add	x16, x16, #0x0
     d2c:	stp	x3, x10, [x8, #120]
     d30:	str	w10, [x8, #136]
     d34:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d38:	stp	x11, x12, [x8, #144]
     d3c:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d40:	add	x13, x13, #0x0
     d44:	mov	w14, #0x5                   	// #5
     d48:	add	x18, x18, #0x0
     d4c:	mov	w0, #0x4                   	// #4
     d50:	mov	w1, #0x2                   	// #2
     d54:	add	x15, x15, #0x0
     d58:	add	x10, x10, #0x0
     d5c:	add	x11, x11, #0x0
     d60:	stp	x2, x9, [x8, #104]
     d64:	stp	x16, x9, [x8, #184]
     d68:	mov	w9, #0x1e                  	// #30
     d6c:	str	w1, [x8, #96]
     d70:	str	wzr, [x8, #16]
     d74:	stp	x13, x14, [x8, #40]
     d78:	stp	x18, x0, [x8, #80]
     d7c:	stp	x15, x14, [x8, #160]
     d80:	str	w0, [x8, #176]
     d84:	stp	x10, x0, [x8, #200]
     d88:	str	w14, [x8, #216]
     d8c:	stp	x11, x9, [x8, #224]
     d90:	ldp	w8, w9, [sp, #40]
     d94:	add	x8, x8, #0x6
     d98:	cmp	x8, x9
     d9c:	b.hi	27b0 <_GLOBAL__sub_I_handle_llvm.cpp+0x27b0>  // b.pmore
     da0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     da4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     da8:	add	x0, x0, #0x0
     dac:	add	x1, x1, #0x0
     db0:	sub	x2, x29, #0x18
     db4:	add	x3, x29, #0x8
     db8:	add	x4, sp, #0x20
     dbc:	str	w8, [sp, #40]
     dc0:	add	x19, sp, #0x20
     dc4:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dc8:	ldr	x0, [sp, #32]
     dcc:	add	x22, x19, #0x10
     dd0:	cmp	x0, x22
     dd4:	b.eq	ddc <_GLOBAL__sub_I_handle_llvm.cpp+0xddc>  // b.none
     dd8:	bl	0 <free>
     ddc:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     de0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     de4:	adrp	x2, 0 <__dso_handle>
     de8:	add	x0, x0, #0x0
     dec:	add	x1, x1, #0x0
     df0:	add	x2, x2, #0x0
     df4:	bl	0 <__cxa_atexit>
     df8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dfc:	add	x8, x8, #0x0
     e00:	mov	w9, #0x40                  	// #64
     e04:	stp	x8, x9, [x29, #-24]
     e08:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e0c:	add	x8, x8, #0x0
     e10:	mov	w9, #0x4                   	// #4
     e14:	stp	x8, x9, [sp, #128]
     e18:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e1c:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e20:	ldr	d9, [x8]
     e24:	add	x10, x10, #0x0
     e28:	mov	w11, #0x3                   	// #3
     e2c:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e30:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e34:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e38:	stp	x10, x11, [sp, #48]
     e3c:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e40:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e44:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e48:	sub	x19, x29, #0x1c
     e4c:	add	x12, x12, #0x0
     e50:	mov	w13, #0x1c                  	// #28
     e54:	add	x14, x14, #0x0
     e58:	mov	w20, #0x1                   	// #1
     e5c:	add	x15, x15, #0x0
     e60:	mov	w16, #0x20                  	// #32
     e64:	mov	w21, #0x2                   	// #2
     e68:	add	x10, x10, #0x0
     e6c:	mov	w8, #0x25                  	// #37
     e70:	add	x0, x0, #0x0
     e74:	add	x1, x1, #0x0
     e78:	add	x2, x29, #0x8
     e7c:	sub	x3, x29, #0x18
     e80:	add	x4, sp, #0x20
     e84:	stur	wzr, [x29, #-28]
     e88:	str	x22, [sp, #32]
     e8c:	str	wzr, [sp, #64]
     e90:	stp	x12, x13, [sp, #72]
     e94:	stp	x14, x11, [sp, #88]
     e98:	stp	x15, x16, [sp, #112]
     e9c:	str	x19, [x29, #8]
     ea0:	str	w20, [sp, #104]
     ea4:	str	w21, [sp, #144]
     ea8:	stp	x10, x8, [sp, #152]
     eac:	str	d9, [sp, #40]
     eb0:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     eb4:	ldr	x0, [sp, #32]
     eb8:	cmp	x0, x22
     ebc:	b.eq	ec4 <_GLOBAL__sub_I_handle_llvm.cpp+0xec4>  // b.none
     ec0:	bl	0 <free>
     ec4:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ec8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ecc:	adrp	x2, 0 <__dso_handle>
     ed0:	add	x0, x0, #0x0
     ed4:	add	x1, x1, #0x0
     ed8:	add	x2, x2, #0x0
     edc:	bl	0 <__cxa_atexit>
     ee0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ee4:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ee8:	add	x8, x8, #0x0
     eec:	mov	w9, #0x2e                  	// #46
     ef0:	add	x11, x11, #0x0
     ef4:	mov	w12, #0x3                   	// #3
     ef8:	adrp	x17, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     efc:	add	x10, sp, #0x20
     f00:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f04:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f08:	add	x17, x17, #0x0
     f0c:	stp	x8, x9, [x29, #-24]
     f10:	mov	w8, #0x34                  	// #52
     f14:	stp	x11, x12, [sp, #48]
     f18:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f1c:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f20:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f24:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f28:	str	x19, [x29, #8]
     f2c:	add	x13, x13, #0x0
     f30:	mov	w14, #0x21                  	// #33
     f34:	add	x15, x15, #0x0
     f38:	mov	w16, #0x8                   	// #8
     f3c:	add	x9, x9, #0x0
     f40:	mov	w11, #0x4                   	// #4
     f44:	add	x12, x12, #0x0
     f48:	stp	x17, x8, [sp, #112]
     f4c:	mov	w8, #0x20                  	// #32
     f50:	add	x19, x10, #0x10
     f54:	add	x0, x0, #0x0
     f58:	add	x1, x1, #0x0
     f5c:	sub	x2, x29, #0x18
     f60:	add	x3, x29, #0x8
     f64:	add	x4, sp, #0x20
     f68:	stur	w21, [x29, #-28]
     f6c:	str	wzr, [sp, #64]
     f70:	str	w20, [sp, #104]
     f74:	str	w21, [sp, #144]
     f78:	stp	x13, x14, [sp, #72]
     f7c:	stp	x15, x16, [sp, #88]
     f80:	stp	x9, x11, [sp, #128]
     f84:	stp	x12, x8, [sp, #152]
     f88:	str	x19, [sp, #32]
     f8c:	str	d9, [sp, #40]
     f90:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f94:	ldr	x0, [sp, #32]
     f98:	str	x19, [sp, #24]
     f9c:	cmp	x0, x19
     fa0:	b.eq	fa8 <_GLOBAL__sub_I_handle_llvm.cpp+0xfa8>  // b.none
     fa4:	bl	0 <free>
     fa8:	adrp	x20, 0 <__dso_handle>
     fac:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fb0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fb4:	add	x20, x20, #0x0
     fb8:	add	x0, x0, #0x0
     fbc:	add	x1, x1, #0x0
     fc0:	mov	x2, x20
     fc4:	bl	0 <__cxa_atexit>
     fc8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fcc:	ldr	x8, [x8]
     fd0:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fd4:	add	x21, x21, #0x0
     fd8:	movi	v0.2d, #0x0
     fdc:	add	x26, x8, #0x10
     fe0:	ldrh	w8, [x21, #10]
     fe4:	strh	wzr, [x21, #8]
     fe8:	stur	q0, [x21, #12]
     fec:	stur	q0, [x21, #28]
     ff0:	and	w8, w8, #0x8000
     ff4:	stur	q0, [x21, #44]
     ff8:	str	wzr, [x21, #60]
     ffc:	strh	w8, [x21, #10]
    1000:	adrp	x28, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1004:	ldr	x28, [x28]
    1008:	mov	x9, x21
    100c:	add	x8, x21, #0x80
    1010:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1014:	str	x28, [x9, #80]!
    1018:	stp	xzr, x8, [x21, #88]
    101c:	str	x8, [x21, #104]
    1020:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1024:	ldr	x8, [x8]
    1028:	str	x9, [x21, #64]
    102c:	adrp	x25, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1030:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1034:	add	x27, x8, #0x10
    1038:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    103c:	ldr	x8, [x8]
    1040:	movi	v10.2s, #0x1
    1044:	mov	w10, #0x1                   	// #1
    1048:	add	x19, x19, #0x0
    104c:	add	x23, x8, #0x10
    1050:	add	x25, x25, #0x0
    1054:	add	x1, x1, #0x0
    1058:	mov	w2, #0x15                  	// #21
    105c:	mov	x0, x21
    1060:	str	d8, [x21, #112]
    1064:	str	wzr, [x21, #120]
    1068:	str	d10, [x21, #72]
    106c:	strb	wzr, [x21, #136]
    1070:	str	x26, [x21, #144]
    1074:	strb	w10, [x21, #153]
    1078:	strb	wzr, [x21, #152]
    107c:	str	x27, [x21]
    1080:	str	x23, [x21, #160]
    1084:	stp	x25, x19, [x21, #184]
    1088:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    108c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1090:	add	x8, x8, #0x0
    1094:	mov	w9, #0x33                  	// #51
    1098:	mov	w10, #0x100                 	// #256
    109c:	mov	x0, x21
    10a0:	strb	wzr, [x21, #136]
    10a4:	stp	x8, x9, [x21, #32]
    10a8:	strh	w10, [x21, #152]
    10ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    10b0:	adrp	x24, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10b4:	add	x24, x24, #0x0
    10b8:	mov	x0, x24
    10bc:	mov	x1, x21
    10c0:	mov	x2, x20
    10c4:	bl	0 <__cxa_atexit>
    10c8:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10cc:	add	x21, x21, #0x0
    10d0:	ldrh	w8, [x21, #10]
    10d4:	movi	v0.2d, #0x0
    10d8:	mov	x9, x21
    10dc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10e0:	and	w8, w8, #0x8000
    10e4:	strh	w8, [x21, #10]
    10e8:	add	x8, x21, #0x80
    10ec:	strh	wzr, [x21, #8]
    10f0:	stur	q0, [x21, #12]
    10f4:	stur	q0, [x21, #28]
    10f8:	stur	q0, [x21, #44]
    10fc:	str	wzr, [x21, #60]
    1100:	str	x28, [x9, #80]!
    1104:	stp	xzr, x8, [x21, #88]
    1108:	str	x8, [x21, #104]
    110c:	mov	w8, #0x1                   	// #1
    1110:	add	x1, x1, #0x0
    1114:	mov	w2, #0x16                  	// #22
    1118:	mov	x0, x21
    111c:	str	d8, [x21, #112]
    1120:	str	wzr, [x21, #120]
    1124:	str	d10, [x21, #72]
    1128:	strb	wzr, [x21, #136]
    112c:	str	x26, [x21, #144]
    1130:	strb	w8, [x21, #153]
    1134:	strb	wzr, [x21, #152]
    1138:	str	x27, [x21]
    113c:	str	x23, [x21, #160]
    1140:	str	x9, [x21, #64]
    1144:	stp	x25, x19, [x21, #184]
    1148:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    114c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1150:	add	x8, x8, #0x0
    1154:	mov	w9, #0x32                  	// #50
    1158:	stp	x8, x9, [x21, #32]
    115c:	mov	w8, #0x100                 	// #256
    1160:	mov	x0, x21
    1164:	strb	wzr, [x21, #136]
    1168:	strh	w8, [x21, #152]
    116c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1170:	mov	x0, x24
    1174:	mov	x1, x21
    1178:	mov	x2, x20
    117c:	mov	x22, x24
    1180:	bl	0 <__cxa_atexit>
    1184:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1188:	add	x21, x21, #0x0
    118c:	ldrh	w8, [x21, #10]
    1190:	movi	v0.2d, #0x0
    1194:	mov	x9, x21
    1198:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    119c:	and	w8, w8, #0x8000
    11a0:	strh	w8, [x21, #10]
    11a4:	add	x8, x21, #0x80
    11a8:	strh	wzr, [x21, #8]
    11ac:	stur	q0, [x21, #12]
    11b0:	stur	q0, [x21, #28]
    11b4:	stur	q0, [x21, #44]
    11b8:	str	wzr, [x21, #60]
    11bc:	str	x28, [x9, #80]!
    11c0:	stp	xzr, x8, [x21, #88]
    11c4:	str	x8, [x21, #104]
    11c8:	mov	w8, #0x1                   	// #1
    11cc:	add	x1, x1, #0x0
    11d0:	mov	w2, #0x16                  	// #22
    11d4:	mov	x0, x21
    11d8:	str	d8, [x21, #112]
    11dc:	str	wzr, [x21, #120]
    11e0:	str	d10, [x21, #72]
    11e4:	strb	wzr, [x21, #136]
    11e8:	str	x26, [x21, #144]
    11ec:	strb	w8, [x21, #153]
    11f0:	mov	w24, #0x1                   	// #1
    11f4:	strb	wzr, [x21, #152]
    11f8:	str	x27, [x21]
    11fc:	str	x23, [x21, #160]
    1200:	str	x9, [x21, #64]
    1204:	stp	x25, x19, [x21, #184]
    1208:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    120c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1210:	add	x8, x8, #0x0
    1214:	mov	w9, #0x30                  	// #48
    1218:	stp	x8, x9, [x21, #32]
    121c:	mov	w8, #0x100                 	// #256
    1220:	mov	x0, x21
    1224:	strb	wzr, [x21, #136]
    1228:	strh	w8, [x21, #152]
    122c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1230:	mov	x0, x22
    1234:	mov	x1, x21
    1238:	mov	x2, x20
    123c:	bl	0 <__cxa_atexit>
    1240:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1244:	add	x21, x21, #0x0
    1248:	ldrh	w8, [x21, #10]
    124c:	movi	v0.2d, #0x0
    1250:	mov	x9, x21
    1254:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1258:	and	w8, w8, #0x8000
    125c:	strh	wzr, [x21, #8]
    1260:	stur	q0, [x21, #12]
    1264:	stur	q0, [x21, #28]
    1268:	stur	q0, [x21, #44]
    126c:	str	wzr, [x21, #60]
    1270:	strh	w8, [x21, #10]
    1274:	add	x8, x21, #0x80
    1278:	str	x28, [x9, #80]!
    127c:	add	x1, x1, #0x0
    1280:	mov	w2, #0x1e                  	// #30
    1284:	mov	x0, x21
    1288:	stp	xzr, x8, [x21, #88]
    128c:	str	x8, [x21, #104]
    1290:	str	d8, [x21, #112]
    1294:	str	wzr, [x21, #120]
    1298:	str	d10, [x21, #72]
    129c:	strb	wzr, [x21, #136]
    12a0:	str	x26, [x21, #144]
    12a4:	strb	w24, [x21, #153]
    12a8:	mov	w24, #0x1                   	// #1
    12ac:	strb	wzr, [x21, #152]
    12b0:	str	x27, [x21]
    12b4:	str	x23, [x21, #160]
    12b8:	str	x9, [x21, #64]
    12bc:	stp	x25, x19, [x21, #184]
    12c0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    12c4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12c8:	add	x8, x8, #0x0
    12cc:	mov	w9, #0x47                  	// #71
    12d0:	stp	x8, x9, [x21, #32]
    12d4:	mov	w8, #0x100                 	// #256
    12d8:	mov	x0, x21
    12dc:	strb	wzr, [x21, #136]
    12e0:	strh	w8, [x21, #152]
    12e4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    12e8:	mov	x0, x22
    12ec:	mov	x1, x21
    12f0:	mov	x2, x20
    12f4:	bl	0 <__cxa_atexit>
    12f8:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12fc:	add	x21, x21, #0x0
    1300:	ldrh	w8, [x21, #10]
    1304:	movi	v0.2d, #0x0
    1308:	mov	x9, x21
    130c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1310:	and	w8, w8, #0x8000
    1314:	strh	wzr, [x21, #8]
    1318:	stur	q0, [x21, #12]
    131c:	stur	q0, [x21, #28]
    1320:	stur	q0, [x21, #44]
    1324:	str	wzr, [x21, #60]
    1328:	strh	w8, [x21, #10]
    132c:	add	x8, x21, #0x80
    1330:	str	x28, [x9, #80]!
    1334:	add	x1, x1, #0x0
    1338:	mov	w2, #0x1a                  	// #26
    133c:	mov	x0, x21
    1340:	stp	xzr, x8, [x21, #88]
    1344:	str	x8, [x21, #104]
    1348:	str	d8, [x21, #112]
    134c:	str	wzr, [x21, #120]
    1350:	str	d10, [x21, #72]
    1354:	strb	wzr, [x21, #136]
    1358:	mov	x28, x26
    135c:	str	x26, [x21, #144]
    1360:	mov	x26, x23
    1364:	strb	w24, [x21, #153]
    1368:	strb	wzr, [x21, #152]
    136c:	str	x27, [x21]
    1370:	str	x23, [x21, #160]
    1374:	str	x9, [x21, #64]
    1378:	stp	x25, x19, [x21, #184]
    137c:	mov	w24, #0x100                 	// #256
    1380:	mov	w23, #0x1                   	// #1
    1384:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1388:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    138c:	add	x8, x8, #0x0
    1390:	mov	w9, #0x46                  	// #70
    1394:	mov	x0, x21
    1398:	strb	wzr, [x21, #136]
    139c:	stp	x8, x9, [x21, #32]
    13a0:	strh	w24, [x21, #152]
    13a4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    13a8:	mov	x0, x22
    13ac:	mov	x1, x21
    13b0:	mov	x2, x20
    13b4:	bl	0 <__cxa_atexit>
    13b8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13bc:	add	x8, x8, #0x0
    13c0:	mov	w9, #0x3e                  	// #62
    13c4:	ldr	x19, [sp, #24]
    13c8:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13cc:	add	x16, x16, #0x0
    13d0:	stp	x8, x9, [x29, #-24]
    13d4:	mov	w8, #0x43                  	// #67
    13d8:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13dc:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13e0:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13e4:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13e8:	mov	w15, #0xd                   	// #13
    13ec:	add	x9, x9, #0x0
    13f0:	stp	x16, x8, [sp, #112]
    13f4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13f8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13fc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1400:	sub	x21, x29, #0x1c
    1404:	add	x10, x10, #0x0
    1408:	mov	w11, #0x4                   	// #4
    140c:	add	x12, x12, #0x0
    1410:	mov	w13, #0x19                  	// #25
    1414:	add	x14, x14, #0x0
    1418:	mov	w22, #0x2                   	// #2
    141c:	add	x8, x8, #0x0
    1420:	stp	x9, x15, [sp, #128]
    1424:	mov	w9, #0x26                  	// #38
    1428:	add	x0, x0, #0x0
    142c:	add	x1, x1, #0x0
    1430:	sub	x2, x29, #0x18
    1434:	add	x3, x29, #0x8
    1438:	add	x4, sp, #0x20
    143c:	stur	wzr, [x29, #-28]
    1440:	str	x19, [sp, #32]
    1444:	str	wzr, [sp, #64]
    1448:	str	w23, [sp, #104]
    144c:	stp	x10, x11, [sp, #48]
    1450:	stp	x12, x13, [sp, #72]
    1454:	stp	x14, x15, [sp, #88]
    1458:	str	x21, [x29, #8]
    145c:	str	w22, [sp, #144]
    1460:	stp	x8, x9, [sp, #152]
    1464:	str	d9, [sp, #40]
    1468:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    146c:	ldr	x0, [sp, #32]
    1470:	cmp	x0, x19
    1474:	b.eq	147c <_GLOBAL__sub_I_handle_llvm.cpp+0x147c>  // b.none
    1478:	bl	0 <free>
    147c:	adrp	x19, 0 <__dso_handle>
    1480:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1484:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1488:	add	x19, x19, #0x0
    148c:	add	x0, x0, #0x0
    1490:	add	x1, x1, #0x0
    1494:	mov	x2, x19
    1498:	bl	0 <__cxa_atexit>
    149c:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14a0:	add	x20, x20, #0x0
    14a4:	ldrh	w8, [x20, #10]
    14a8:	movi	v0.2d, #0x0
    14ac:	strh	wzr, [x20, #8]
    14b0:	stur	q0, [x20, #12]
    14b4:	and	w8, w8, #0x8000
    14b8:	stur	q0, [x20, #28]
    14bc:	stur	q0, [x20, #44]
    14c0:	str	wzr, [x20, #60]
    14c4:	strh	w8, [x20, #10]
    14c8:	adrp	x10, 0 <_ZN4llvm2cl15GeneralCategoryE>
    14cc:	ldr	x10, [x10]
    14d0:	mov	x9, x20
    14d4:	add	x8, x20, #0x80
    14d8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14dc:	str	x10, [x9, #80]!
    14e0:	stp	xzr, x8, [x20, #88]
    14e4:	str	x8, [x20, #104]
    14e8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14ec:	add	x8, x8, #0x0
    14f0:	str	x8, [x20, #192]
    14f4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14f8:	add	x8, x8, #0x0
    14fc:	add	x1, x1, #0x0
    1500:	mov	w2, #0x26                  	// #38
    1504:	mov	x0, x20
    1508:	str	d8, [x20, #112]
    150c:	str	wzr, [x20, #120]
    1510:	str	d10, [x20, #72]
    1514:	strb	wzr, [x20, #136]
    1518:	str	x28, [x20, #144]
    151c:	strb	w23, [x20, #153]
    1520:	strb	wzr, [x20, #152]
    1524:	str	x27, [x20]
    1528:	str	x26, [x20, #160]
    152c:	str	x9, [x20, #64]
    1530:	str	x8, [x20, #184]
    1534:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1538:	ldrh	w8, [x20, #10]
    153c:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1540:	add	x9, x9, #0x0
    1544:	mov	w10, #0x3c                  	// #60
    1548:	and	w8, w8, #0xffffffbf
    154c:	orr	w8, w8, #0x20
    1550:	mov	x0, x20
    1554:	strb	wzr, [x20, #136]
    1558:	stp	x9, x10, [x20, #32]
    155c:	strh	w8, [x20, #10]
    1560:	strh	w24, [x20, #152]
    1564:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1568:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    156c:	add	x0, x0, #0x0
    1570:	mov	x1, x20
    1574:	mov	x2, x19
    1578:	bl	0 <__cxa_atexit>
    157c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1580:	add	x8, x8, #0x0
    1584:	mov	w9, #0x15                  	// #21
    1588:	stp	x8, x9, [x29, #-24]
    158c:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1590:	mov	w11, #0x7                   	// #7
    1594:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1598:	add	x9, x9, #0x0
    159c:	add	x10, sp, #0x20
    15a0:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15a4:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15a8:	add	x16, x16, #0x0
    15ac:	mov	w8, #0x27                  	// #39
    15b0:	stp	x9, x11, [sp, #48]
    15b4:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15b8:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15bc:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15c0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15c4:	add	x12, x12, #0x0
    15c8:	mov	w13, #0x1d                  	// #29
    15cc:	add	x14, x14, #0x0
    15d0:	mov	w15, #0x4                   	// #4
    15d4:	add	x9, x9, #0x0
    15d8:	add	x11, x11, #0x0
    15dc:	stp	x16, x8, [sp, #112]
    15e0:	mov	w8, #0x22                  	// #34
    15e4:	add	x19, x10, #0x10
    15e8:	add	x0, x0, #0x0
    15ec:	add	x1, x1, #0x0
    15f0:	sub	x2, x29, #0x18
    15f4:	add	x3, x29, #0x8
    15f8:	add	x4, sp, #0x20
    15fc:	stur	wzr, [x29, #-28]
    1600:	str	x21, [x29, #8]
    1604:	str	wzr, [sp, #64]
    1608:	str	w23, [sp, #104]
    160c:	str	w22, [sp, #144]
    1610:	stp	x12, x13, [sp, #72]
    1614:	stp	x14, x15, [sp, #88]
    1618:	stp	x9, x15, [sp, #128]
    161c:	stp	x11, x8, [sp, #152]
    1620:	str	x19, [sp, #32]
    1624:	str	d9, [sp, #40]
    1628:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    162c:	ldr	x0, [sp, #32]
    1630:	cmp	x0, x19
    1634:	b.eq	163c <_GLOBAL__sub_I_handle_llvm.cpp+0x163c>  // b.none
    1638:	bl	0 <free>
    163c:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1640:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1644:	adrp	x2, 0 <__dso_handle>
    1648:	add	x0, x0, #0x0
    164c:	add	x1, x1, #0x0
    1650:	add	x2, x2, #0x0
    1654:	bl	0 <__cxa_atexit>
    1658:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    165c:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1660:	add	x8, x8, #0x0
    1664:	mov	w9, #0x2b                  	// #43
    1668:	sub	x0, x29, #0x1c
    166c:	add	x13, x13, #0x0
    1670:	mov	w1, #0x2                   	// #2
    1674:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1678:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    167c:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1680:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1684:	stp	x8, x9, [x29, #-24]
    1688:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    168c:	str	x0, [x29, #8]
    1690:	stp	x13, x1, [sp, #88]
    1694:	str	w1, [sp, #144]
    1698:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    169c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    16a0:	mov	w20, #0x1                   	// #1
    16a4:	add	x10, x10, #0x0
    16a8:	mov	w17, #0x4                   	// #4
    16ac:	add	x11, x11, #0x0
    16b0:	mov	w12, #0x1f                  	// #31
    16b4:	add	x14, x14, #0x0
    16b8:	mov	w15, #0x1b                  	// #27
    16bc:	add	x16, x16, #0x0
    16c0:	mov	w18, #0x3                   	// #3
    16c4:	add	x8, x8, #0x0
    16c8:	mov	w9, #0x33                  	// #51
    16cc:	add	x0, x0, #0x0
    16d0:	add	x1, x1, #0x0
    16d4:	sub	x2, x29, #0x18
    16d8:	add	x3, x29, #0x8
    16dc:	add	x4, sp, #0x20
    16e0:	str	x19, [sp, #32]
    16e4:	str	wzr, [sp, #64]
    16e8:	stp	x11, x12, [sp, #72]
    16ec:	stp	x14, x15, [sp, #112]
    16f0:	stur	w20, [x29, #-28]
    16f4:	stp	x10, x17, [sp, #48]
    16f8:	str	w20, [sp, #104]
    16fc:	stp	x16, x18, [sp, #128]
    1700:	stp	x8, x9, [sp, #152]
    1704:	str	d9, [sp, #40]
    1708:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    170c:	ldr	x0, [sp, #32]
    1710:	cmp	x0, x19
    1714:	b.eq	171c <_GLOBAL__sub_I_handle_llvm.cpp+0x171c>  // b.none
    1718:	bl	0 <free>
    171c:	adrp	x19, 0 <__dso_handle>
    1720:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1724:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1728:	add	x19, x19, #0x0
    172c:	add	x0, x0, #0x0
    1730:	add	x1, x1, #0x0
    1734:	mov	x2, x19
    1738:	bl	0 <__cxa_atexit>
    173c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1740:	ldr	x8, [x8]
    1744:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1748:	add	x21, x21, #0x0
    174c:	movi	v0.2d, #0x0
    1750:	add	x27, x8, #0x10
    1754:	ldrh	w8, [x21, #10]
    1758:	strh	wzr, [x21, #8]
    175c:	stur	q0, [x21, #12]
    1760:	stur	q0, [x21, #28]
    1764:	and	w8, w8, #0x8000
    1768:	stur	q0, [x21, #44]
    176c:	str	wzr, [x21, #60]
    1770:	strh	w8, [x21, #10]
    1774:	adrp	x23, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1778:	ldr	x23, [x23]
    177c:	mov	x9, x21
    1780:	add	x8, x21, #0x80
    1784:	adrp	x25, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1788:	str	x23, [x9, #80]!
    178c:	stp	xzr, x8, [x21, #88]
    1790:	str	x8, [x21, #104]
    1794:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1798:	ldr	x8, [x8]
    179c:	str	x9, [x21, #64]
    17a0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    17a4:	movi	v10.2s, #0x1
    17a8:	add	x26, x8, #0x10
    17ac:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    17b0:	ldr	x8, [x8]
    17b4:	strb	w20, [x21, #153]
    17b8:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    17bc:	add	x25, x25, #0x0
    17c0:	add	x24, x8, #0x10
    17c4:	add	x20, x20, #0x0
    17c8:	add	x1, x1, #0x0
    17cc:	mov	w2, #0x19                  	// #25
    17d0:	mov	x0, x21
    17d4:	str	d8, [x21, #112]
    17d8:	str	wzr, [x21, #120]
    17dc:	str	d10, [x21, #72]
    17e0:	strb	wzr, [x21, #136]
    17e4:	str	x27, [x21, #144]
    17e8:	strb	wzr, [x21, #152]
    17ec:	str	x26, [x21]
    17f0:	str	x24, [x21, #160]
    17f4:	mov	w28, #0x1                   	// #1
    17f8:	stp	x20, x25, [x21, #184]
    17fc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1800:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1804:	add	x8, x8, #0x0
    1808:	mov	w9, #0x35                  	// #53
    180c:	mov	w10, #0x100                 	// #256
    1810:	mov	x0, x21
    1814:	strb	wzr, [x21, #136]
    1818:	stp	x8, x9, [x21, #32]
    181c:	strh	w10, [x21, #152]
    1820:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1824:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1828:	add	x22, x22, #0x0
    182c:	mov	x0, x22
    1830:	mov	x1, x21
    1834:	mov	x2, x19
    1838:	bl	0 <__cxa_atexit>
    183c:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1840:	add	x21, x21, #0x0
    1844:	ldrh	w8, [x21, #10]
    1848:	movi	v0.2d, #0x0
    184c:	mov	x9, x21
    1850:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1854:	and	w8, w8, #0x8000
    1858:	strh	wzr, [x21, #8]
    185c:	stur	q0, [x21, #12]
    1860:	stur	q0, [x21, #28]
    1864:	stur	q0, [x21, #44]
    1868:	str	wzr, [x21, #60]
    186c:	strh	w8, [x21, #10]
    1870:	add	x8, x21, #0x80
    1874:	str	x23, [x9, #80]!
    1878:	add	x1, x1, #0x0
    187c:	mov	w2, #0xb                   	// #11
    1880:	mov	x0, x21
    1884:	stp	xzr, x8, [x21, #88]
    1888:	str	x8, [x21, #104]
    188c:	str	d8, [x21, #112]
    1890:	str	wzr, [x21, #120]
    1894:	str	d10, [x21, #72]
    1898:	strb	wzr, [x21, #136]
    189c:	str	x27, [x21, #144]
    18a0:	strb	w28, [x21, #153]
    18a4:	mov	w28, #0x1                   	// #1
    18a8:	strb	wzr, [x21, #152]
    18ac:	str	x26, [x21]
    18b0:	str	x24, [x21, #160]
    18b4:	str	x9, [x21, #64]
    18b8:	stp	x20, x25, [x21, #184]
    18bc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    18c0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    18c4:	add	x8, x8, #0x0
    18c8:	mov	w9, #0x40                  	// #64
    18cc:	stp	x8, x9, [x21, #32]
    18d0:	mov	w8, #0x100                 	// #256
    18d4:	mov	x0, x21
    18d8:	strb	wzr, [x21, #136]
    18dc:	strh	w8, [x21, #152]
    18e0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    18e4:	mov	x0, x22
    18e8:	mov	x1, x21
    18ec:	mov	x2, x19
    18f0:	bl	0 <__cxa_atexit>
    18f4:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    18f8:	add	x21, x21, #0x0
    18fc:	ldrh	w8, [x21, #10]
    1900:	movi	v0.2d, #0x0
    1904:	mov	x9, x21
    1908:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    190c:	and	w8, w8, #0x8000
    1910:	strh	wzr, [x21, #8]
    1914:	stur	q0, [x21, #12]
    1918:	stur	q0, [x21, #28]
    191c:	stur	q0, [x21, #44]
    1920:	str	wzr, [x21, #60]
    1924:	strh	w8, [x21, #10]
    1928:	add	x8, x21, #0x80
    192c:	str	x23, [x9, #80]!
    1930:	add	x1, x1, #0x0
    1934:	mov	w2, #0x12                  	// #18
    1938:	mov	x0, x21
    193c:	stp	xzr, x8, [x21, #88]
    1940:	str	x8, [x21, #104]
    1944:	str	d8, [x21, #112]
    1948:	str	wzr, [x21, #120]
    194c:	str	d10, [x21, #72]
    1950:	strb	wzr, [x21, #136]
    1954:	str	x27, [x21, #144]
    1958:	strb	w28, [x21, #153]
    195c:	strb	wzr, [x21, #152]
    1960:	str	x26, [x21]
    1964:	str	x24, [x21, #160]
    1968:	str	x9, [x21, #64]
    196c:	stp	x20, x25, [x21, #184]
    1970:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1974:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1978:	add	x8, x8, #0x0
    197c:	mov	w9, #0x15                  	// #21
    1980:	stp	x8, x9, [x21, #32]
    1984:	mov	w8, #0x100                 	// #256
    1988:	mov	x0, x21
    198c:	strb	wzr, [x21, #136]
    1990:	strh	w8, [x21, #152]
    1994:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1998:	mov	x0, x22
    199c:	mov	x1, x21
    19a0:	mov	x2, x19
    19a4:	bl	0 <__cxa_atexit>
    19a8:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    19ac:	add	x21, x21, #0x0
    19b0:	ldrh	w8, [x21, #10]
    19b4:	movi	v0.2d, #0x0
    19b8:	mov	x9, x21
    19bc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    19c0:	and	w8, w8, #0x8000
    19c4:	strh	wzr, [x21, #8]
    19c8:	stur	q0, [x21, #12]
    19cc:	stur	q0, [x21, #28]
    19d0:	stur	q0, [x21, #44]
    19d4:	str	wzr, [x21, #60]
    19d8:	strh	w8, [x21, #10]
    19dc:	add	x8, x21, #0x80
    19e0:	str	x23, [x9, #80]!
    19e4:	add	x1, x1, #0x0
    19e8:	mov	w2, #0x15                  	// #21
    19ec:	mov	x0, x21
    19f0:	stp	xzr, x8, [x21, #88]
    19f4:	str	x8, [x21, #104]
    19f8:	str	d8, [x21, #112]
    19fc:	str	wzr, [x21, #120]
    1a00:	str	d10, [x21, #72]
    1a04:	strb	wzr, [x21, #136]
    1a08:	str	x27, [x21, #144]
    1a0c:	strb	w28, [x21, #153]
    1a10:	strb	wzr, [x21, #152]
    1a14:	str	x26, [x21]
    1a18:	str	x24, [x21, #160]
    1a1c:	str	x9, [x21, #64]
    1a20:	stp	x20, x25, [x21, #184]
    1a24:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1a28:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1a2c:	add	x8, x8, #0x0
    1a30:	mov	w9, #0x1a                  	// #26
    1a34:	mov	w10, #0x101                 	// #257
    1a38:	mov	x0, x21
    1a3c:	strb	w28, [x21, #136]
    1a40:	stp	x8, x9, [x21, #32]
    1a44:	strh	w10, [x21, #152]
    1a48:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1a4c:	mov	x0, x22
    1a50:	mov	x1, x21
    1a54:	mov	x2, x19
    1a58:	mov	x28, x22
    1a5c:	bl	0 <__cxa_atexit>
    1a60:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1a64:	add	x22, x22, #0x0
    1a68:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1a6c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1a70:	adrp	x10, 0 <_ZTVN4llvm2cl6parserIjEE>
    1a74:	ldr	x8, [x8]
    1a78:	ldr	x9, [x9]
    1a7c:	ldr	x10, [x10]
    1a80:	ldrh	w11, [x22, #10]
    1a84:	movi	v0.2d, #0x0
    1a88:	mov	x12, x22
    1a8c:	strh	wzr, [x22, #8]
    1a90:	and	w11, w11, #0x8000
    1a94:	stur	q0, [x22, #12]
    1a98:	stur	q0, [x22, #28]
    1a9c:	stur	q0, [x22, #44]
    1aa0:	str	wzr, [x22, #60]
    1aa4:	strh	w11, [x22, #10]
    1aa8:	add	x11, x22, #0x80
    1aac:	str	x23, [x12, #80]!
    1ab0:	stp	xzr, x11, [x22, #88]
    1ab4:	str	x11, [x22, #104]
    1ab8:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1abc:	str	x12, [x22, #64]
    1ac0:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1ac4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1ac8:	add	x11, x11, #0x0
    1acc:	add	x12, x12, #0x0
    1ad0:	add	x13, x8, #0x10
    1ad4:	add	x9, x9, #0x10
    1ad8:	add	x8, x10, #0x10
    1adc:	mov	w21, #0x1                   	// #1
    1ae0:	add	x1, x1, #0x0
    1ae4:	mov	w2, #0xf                   	// #15
    1ae8:	mov	x0, x22
    1aec:	stp	x13, x9, [sp, #8]
    1af0:	str	x8, [sp, #24]
    1af4:	str	d8, [x22, #112]
    1af8:	str	wzr, [x22, #120]
    1afc:	str	d10, [x22, #72]
    1b00:	str	wzr, [x22, #136]
    1b04:	str	x13, [x22, #144]
    1b08:	strb	w21, [x22, #156]
    1b0c:	str	wzr, [x22, #152]
    1b10:	str	x9, [x22]
    1b14:	str	x8, [x22, #160]
    1b18:	stp	x12, x11, [x22, #184]
    1b1c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1b20:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1b24:	add	x8, x8, #0x0
    1b28:	mov	w9, #0x20                  	// #32
    1b2c:	mov	x0, x22
    1b30:	str	wzr, [x22, #136]
    1b34:	strb	w21, [x22, #156]
    1b38:	mov	w21, #0x1                   	// #1
    1b3c:	stp	x8, x9, [x22, #32]
    1b40:	str	wzr, [x22, #152]
    1b44:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1b48:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1b4c:	add	x0, x0, #0x0
    1b50:	mov	x1, x22
    1b54:	mov	x2, x19
    1b58:	bl	0 <__cxa_atexit>
    1b5c:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1b60:	add	x22, x22, #0x0
    1b64:	ldrh	w8, [x22, #10]
    1b68:	movi	v0.2d, #0x0
    1b6c:	mov	x9, x22
    1b70:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1b74:	and	w8, w8, #0x8000
    1b78:	strh	wzr, [x22, #8]
    1b7c:	stur	q0, [x22, #12]
    1b80:	stur	q0, [x22, #28]
    1b84:	stur	q0, [x22, #44]
    1b88:	str	wzr, [x22, #60]
    1b8c:	strh	w8, [x22, #10]
    1b90:	add	x8, x22, #0x80
    1b94:	str	x23, [x9, #80]!
    1b98:	add	x1, x1, #0x0
    1b9c:	mov	w2, #0xc                   	// #12
    1ba0:	mov	x0, x22
    1ba4:	stp	xzr, x8, [x22, #88]
    1ba8:	str	x8, [x22, #104]
    1bac:	str	d8, [x22, #112]
    1bb0:	str	wzr, [x22, #120]
    1bb4:	str	d10, [x22, #72]
    1bb8:	strb	wzr, [x22, #136]
    1bbc:	str	x27, [x22, #144]
    1bc0:	strb	w21, [x22, #153]
    1bc4:	strb	wzr, [x22, #152]
    1bc8:	str	x26, [x22]
    1bcc:	str	x24, [x22, #160]
    1bd0:	str	x9, [x22, #64]
    1bd4:	stp	x20, x25, [x22, #184]
    1bd8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1bdc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1be0:	add	x8, x8, #0x0
    1be4:	mov	w9, #0x2e                  	// #46
    1be8:	stp	x8, x9, [x22, #32]
    1bec:	mov	w8, #0x100                 	// #256
    1bf0:	mov	x0, x22
    1bf4:	strb	wzr, [x22, #136]
    1bf8:	strh	w8, [x22, #152]
    1bfc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c00:	mov	x0, x28
    1c04:	mov	x1, x22
    1c08:	mov	x2, x19
    1c0c:	mov	x21, x28
    1c10:	bl	0 <__cxa_atexit>
    1c14:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1c18:	add	x8, x8, #0x0
    1c1c:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1c20:	str	x8, [sp, #32]
    1c24:	add	x22, x22, #0x0
    1c28:	adrp	x8, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1c2c:	adrp	x9, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1c30:	adrp	x10, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1c34:	ldr	x8, [x8]
    1c38:	ldr	x9, [x9]
    1c3c:	ldr	x10, [x10]
    1c40:	ldrh	w11, [x22, #10]
    1c44:	movi	v0.2d, #0x0
    1c48:	mov	x12, x22
    1c4c:	strh	wzr, [x22, #8]
    1c50:	and	w11, w11, #0x8000
    1c54:	strh	w11, [x22, #10]
    1c58:	add	x11, x22, #0x80
    1c5c:	stur	q0, [x22, #12]
    1c60:	stur	q0, [x22, #28]
    1c64:	stur	q0, [x22, #44]
    1c68:	str	wzr, [x22, #60]
    1c6c:	str	x23, [x12, #80]!
    1c70:	stp	xzr, x11, [x22, #88]
    1c74:	str	x11, [x22, #104]
    1c78:	mov	x11, x22
    1c7c:	add	x8, x8, #0x10
    1c80:	str	x12, [x22, #64]
    1c84:	mov	x12, x22
    1c88:	str	d8, [x22, #112]
    1c8c:	str	wzr, [x22, #120]
    1c90:	str	d10, [x22, #72]
    1c94:	strb	wzr, [x11, #152]!
    1c98:	stp	x11, xzr, [x22, #136]
    1c9c:	strb	wzr, [x12, #192]!
    1ca0:	str	x8, [x22, #168]
    1ca4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1ca8:	add	x8, x8, #0x0
    1cac:	str	x8, [x22, #248]
    1cb0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1cb4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1cb8:	add	x9, x9, #0x10
    1cbc:	add	x10, x10, #0x10
    1cc0:	add	x8, x8, #0x0
    1cc4:	add	x1, x1, #0x0
    1cc8:	mov	w2, #0x9                   	// #9
    1ccc:	mov	x0, x22
    1cd0:	stp	x12, xzr, [x22, #176]
    1cd4:	strb	wzr, [x22, #208]
    1cd8:	str	x9, [x22]
    1cdc:	str	x10, [x22, #216]
    1ce0:	str	x8, [x22, #240]
    1ce4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1ce8:	ldrh	w8, [x22, #10]
    1cec:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1cf0:	add	x9, x9, #0x0
    1cf4:	mov	w10, #0x3b                  	// #59
    1cf8:	and	w8, w8, #0xffffffbf
    1cfc:	orr	w8, w8, #0x20
    1d00:	add	x1, sp, #0x20
    1d04:	mov	x0, x22
    1d08:	strh	w8, [x22, #10]
    1d0c:	stp	x9, x10, [x22, #32]
    1d10:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d14:	mov	x0, x22
    1d18:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1d1c:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d20:	add	x0, x0, #0x0
    1d24:	mov	x1, x22
    1d28:	mov	x2, x19
    1d2c:	bl	0 <__cxa_atexit>
    1d30:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d34:	add	x22, x22, #0x0
    1d38:	ldrh	w8, [x22, #10]
    1d3c:	movi	v0.2d, #0x0
    1d40:	mov	x9, x22
    1d44:	adrp	x25, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d48:	and	w8, w8, #0x8000
    1d4c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d50:	strh	wzr, [x22, #8]
    1d54:	stur	q0, [x22, #12]
    1d58:	stur	q0, [x22, #28]
    1d5c:	stur	q0, [x22, #44]
    1d60:	str	wzr, [x22, #60]
    1d64:	strh	w8, [x22, #10]
    1d68:	add	x8, x22, #0x80
    1d6c:	str	x23, [x9, #80]!
    1d70:	mov	w28, #0x1                   	// #1
    1d74:	add	x25, x25, #0x0
    1d78:	add	x1, x1, #0x0
    1d7c:	mov	w2, #0x9                   	// #9
    1d80:	mov	x0, x22
    1d84:	stp	xzr, x8, [x22, #88]
    1d88:	str	x8, [x22, #104]
    1d8c:	str	d8, [x22, #112]
    1d90:	str	wzr, [x22, #120]
    1d94:	str	d10, [x22, #72]
    1d98:	strb	wzr, [x22, #136]
    1d9c:	str	x27, [x22, #144]
    1da0:	strb	w28, [x22, #153]
    1da4:	strb	wzr, [x22, #152]
    1da8:	str	x26, [x22]
    1dac:	str	x24, [x22, #160]
    1db0:	str	x9, [x22, #64]
    1db4:	stp	x20, x25, [x22, #184]
    1db8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1dbc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1dc0:	add	x8, x8, #0x0
    1dc4:	mov	w9, #0x22                  	// #34
    1dc8:	stp	x8, x9, [x22, #32]
    1dcc:	mov	w8, #0x100                 	// #256
    1dd0:	mov	x0, x22
    1dd4:	strb	wzr, [x22, #136]
    1dd8:	strh	w8, [x22, #152]
    1ddc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1de0:	mov	x0, x21
    1de4:	mov	x1, x22
    1de8:	mov	x2, x19
    1dec:	bl	0 <__cxa_atexit>
    1df0:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1df4:	add	x22, x22, #0x0
    1df8:	ldrh	w8, [x22, #10]
    1dfc:	movi	v0.2d, #0x0
    1e00:	mov	x9, x22
    1e04:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1e08:	and	w8, w8, #0x8000
    1e0c:	strh	wzr, [x22, #8]
    1e10:	stur	q0, [x22, #12]
    1e14:	stur	q0, [x22, #28]
    1e18:	stur	q0, [x22, #44]
    1e1c:	str	wzr, [x22, #60]
    1e20:	strh	w8, [x22, #10]
    1e24:	add	x8, x22, #0x80
    1e28:	str	x23, [x9, #80]!
    1e2c:	add	x1, x1, #0x0
    1e30:	mov	w2, #0x15                  	// #21
    1e34:	mov	x0, x22
    1e38:	stp	xzr, x8, [x22, #88]
    1e3c:	str	x8, [x22, #104]
    1e40:	str	d8, [x22, #112]
    1e44:	str	wzr, [x22, #120]
    1e48:	str	d10, [x22, #72]
    1e4c:	strb	wzr, [x22, #136]
    1e50:	str	x27, [x22, #144]
    1e54:	strb	w28, [x22, #153]
    1e58:	mov	w28, #0x1                   	// #1
    1e5c:	strb	wzr, [x22, #152]
    1e60:	str	x26, [x22]
    1e64:	str	x24, [x22, #160]
    1e68:	str	x9, [x22, #64]
    1e6c:	stp	x20, x25, [x22, #184]
    1e70:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1e74:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1e78:	add	x8, x8, #0x0
    1e7c:	mov	w9, #0x3e                  	// #62
    1e80:	stp	x8, x9, [x22, #32]
    1e84:	mov	w8, #0x100                 	// #256
    1e88:	mov	x0, x22
    1e8c:	strb	wzr, [x22, #136]
    1e90:	strh	w8, [x22, #152]
    1e94:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1e98:	mov	x0, x21
    1e9c:	mov	x1, x22
    1ea0:	mov	x2, x19
    1ea4:	bl	0 <__cxa_atexit>
    1ea8:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1eac:	add	x22, x22, #0x0
    1eb0:	ldrh	w8, [x22, #10]
    1eb4:	movi	v0.2d, #0x0
    1eb8:	mov	x9, x22
    1ebc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1ec0:	and	w8, w8, #0x8000
    1ec4:	strh	wzr, [x22, #8]
    1ec8:	stur	q0, [x22, #12]
    1ecc:	stur	q0, [x22, #28]
    1ed0:	stur	q0, [x22, #44]
    1ed4:	str	wzr, [x22, #60]
    1ed8:	strh	w8, [x22, #10]
    1edc:	add	x8, x22, #0x80
    1ee0:	str	x23, [x9, #80]!
    1ee4:	add	x1, x1, #0x0
    1ee8:	mov	w2, #0xd                   	// #13
    1eec:	mov	x0, x22
    1ef0:	stp	xzr, x8, [x22, #88]
    1ef4:	str	x8, [x22, #104]
    1ef8:	str	d8, [x22, #112]
    1efc:	str	wzr, [x22, #120]
    1f00:	str	d10, [x22, #72]
    1f04:	strb	wzr, [x22, #136]
    1f08:	str	x27, [x22, #144]
    1f0c:	strb	w28, [x22, #153]
    1f10:	mov	w28, #0x1                   	// #1
    1f14:	strb	wzr, [x22, #152]
    1f18:	str	x26, [x22]
    1f1c:	str	x24, [x22, #160]
    1f20:	str	x9, [x22, #64]
    1f24:	stp	x20, x25, [x22, #184]
    1f28:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1f2c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1f30:	add	x8, x8, #0x0
    1f34:	str	x8, [x22, #32]
    1f38:	mov	w8, #0x20                  	// #32
    1f3c:	str	x8, [x22, #40]
    1f40:	mov	w8, #0x100                 	// #256
    1f44:	mov	x0, x22
    1f48:	strb	wzr, [x22, #136]
    1f4c:	strh	w8, [x22, #152]
    1f50:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1f54:	mov	x0, x21
    1f58:	mov	x1, x22
    1f5c:	mov	x2, x19
    1f60:	bl	0 <__cxa_atexit>
    1f64:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1f68:	add	x22, x22, #0x0
    1f6c:	ldrh	w8, [x22, #10]
    1f70:	movi	v0.2d, #0x0
    1f74:	mov	x9, x22
    1f78:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1f7c:	and	w8, w8, #0x8000
    1f80:	strh	wzr, [x22, #8]
    1f84:	stur	q0, [x22, #12]
    1f88:	stur	q0, [x22, #28]
    1f8c:	stur	q0, [x22, #44]
    1f90:	str	wzr, [x22, #60]
    1f94:	strh	w8, [x22, #10]
    1f98:	add	x8, x22, #0x80
    1f9c:	str	x23, [x9, #80]!
    1fa0:	add	x1, x1, #0x0
    1fa4:	mov	w2, #0x11                  	// #17
    1fa8:	mov	x0, x22
    1fac:	stp	xzr, x8, [x22, #88]
    1fb0:	str	x8, [x22, #104]
    1fb4:	str	d8, [x22, #112]
    1fb8:	str	wzr, [x22, #120]
    1fbc:	str	d10, [x22, #72]
    1fc0:	strb	wzr, [x22, #136]
    1fc4:	str	x27, [x22, #144]
    1fc8:	strb	w28, [x22, #153]
    1fcc:	strb	wzr, [x22, #152]
    1fd0:	str	x26, [x22]
    1fd4:	str	x24, [x22, #160]
    1fd8:	str	x9, [x22, #64]
    1fdc:	stp	x20, x25, [x22, #184]
    1fe0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1fe4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1fe8:	add	x8, x8, #0x0
    1fec:	mov	w9, #0x25                  	// #37
    1ff0:	stp	x8, x9, [x22, #32]
    1ff4:	mov	w8, #0x100                 	// #256
    1ff8:	mov	x0, x22
    1ffc:	strb	wzr, [x22, #136]
    2000:	strh	w8, [x22, #152]
    2004:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2008:	mov	x0, x21
    200c:	mov	x1, x22
    2010:	mov	x2, x19
    2014:	bl	0 <__cxa_atexit>
    2018:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    201c:	add	x22, x22, #0x0
    2020:	ldrh	w8, [x22, #10]
    2024:	movi	v0.2d, #0x0
    2028:	mov	x9, x22
    202c:	strh	wzr, [x22, #8]
    2030:	and	w8, w8, #0x8000
    2034:	strh	w8, [x22, #10]
    2038:	add	x8, x22, #0x80
    203c:	stur	q0, [x22, #12]
    2040:	stur	q0, [x22, #28]
    2044:	stur	q0, [x22, #44]
    2048:	str	wzr, [x22, #60]
    204c:	str	x23, [x9, #80]!
    2050:	stp	xzr, x8, [x22, #88]
    2054:	str	x8, [x22, #104]
    2058:	ldr	x8, [sp, #8]
    205c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2060:	mov	w21, #0x1                   	// #1
    2064:	add	x1, x1, #0x0
    2068:	str	x8, [x22, #144]
    206c:	ldr	x8, [sp, #16]
    2070:	mov	w2, #0x8                   	// #8
    2074:	mov	x0, x22
    2078:	str	d8, [x22, #112]
    207c:	str	x8, [x22]
    2080:	ldr	x8, [sp, #24]
    2084:	str	wzr, [x22, #120]
    2088:	str	d10, [x22, #72]
    208c:	str	wzr, [x22, #136]
    2090:	str	x8, [x22, #160]
    2094:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2098:	add	x8, x8, #0x0
    209c:	str	x8, [x22, #192]
    20a0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    20a4:	add	x8, x8, #0x0
    20a8:	strb	w21, [x22, #156]
    20ac:	str	wzr, [x22, #152]
    20b0:	str	x9, [x22, #64]
    20b4:	str	x8, [x22, #184]
    20b8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    20bc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    20c0:	add	x8, x8, #0x0
    20c4:	mov	w9, #0x21                  	// #33
    20c8:	mov	x0, x22
    20cc:	str	wzr, [x22, #136]
    20d0:	strb	w21, [x22, #156]
    20d4:	mov	w28, #0x1                   	// #1
    20d8:	stp	x8, x9, [x22, #32]
    20dc:	str	wzr, [x22, #152]
    20e0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    20e4:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    20e8:	add	x0, x0, #0x0
    20ec:	mov	x1, x22
    20f0:	mov	x2, x19
    20f4:	bl	0 <__cxa_atexit>
    20f8:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    20fc:	add	x21, x21, #0x0
    2100:	ldrh	w8, [x21, #10]
    2104:	movi	v0.2d, #0x0
    2108:	mov	x9, x21
    210c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2110:	and	w8, w8, #0x8000
    2114:	strh	wzr, [x21, #8]
    2118:	stur	q0, [x21, #12]
    211c:	stur	q0, [x21, #28]
    2120:	stur	q0, [x21, #44]
    2124:	str	wzr, [x21, #60]
    2128:	strh	w8, [x21, #10]
    212c:	add	x8, x21, #0x80
    2130:	str	x23, [x9, #80]!
    2134:	add	x1, x1, #0x0
    2138:	mov	w2, #0xc                   	// #12
    213c:	mov	x0, x21
    2140:	stp	xzr, x8, [x21, #88]
    2144:	str	x8, [x21, #104]
    2148:	str	d8, [x21, #112]
    214c:	str	wzr, [x21, #120]
    2150:	str	d10, [x21, #72]
    2154:	strb	wzr, [x21, #136]
    2158:	str	x27, [x21, #144]
    215c:	strb	w28, [x21, #153]
    2160:	strb	wzr, [x21, #152]
    2164:	str	x26, [x21]
    2168:	str	x24, [x21, #160]
    216c:	str	x9, [x21, #64]
    2170:	stp	x20, x25, [x21, #184]
    2174:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2178:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    217c:	add	x8, x8, #0x0
    2180:	mov	w9, #0x16                  	// #22
    2184:	stp	x8, x9, [x21, #32]
    2188:	mov	w8, #0x100                 	// #256
    218c:	mov	x0, x21
    2190:	strb	wzr, [x21, #136]
    2194:	strh	w8, [x21, #152]
    2198:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    219c:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    21a0:	add	x22, x22, #0x0
    21a4:	mov	x0, x22
    21a8:	mov	x1, x21
    21ac:	mov	x2, x19
    21b0:	bl	0 <__cxa_atexit>
    21b4:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    21b8:	add	x21, x21, #0x0
    21bc:	ldrh	w8, [x21, #10]
    21c0:	movi	v0.2d, #0x0
    21c4:	mov	x9, x21
    21c8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    21cc:	and	w8, w8, #0x8000
    21d0:	strh	wzr, [x21, #8]
    21d4:	stur	q0, [x21, #12]
    21d8:	stur	q0, [x21, #28]
    21dc:	stur	q0, [x21, #44]
    21e0:	str	wzr, [x21, #60]
    21e4:	strh	w8, [x21, #10]
    21e8:	add	x8, x21, #0x80
    21ec:	str	x23, [x9, #80]!
    21f0:	add	x1, x1, #0x0
    21f4:	mov	w2, #0x14                  	// #20
    21f8:	mov	x0, x21
    21fc:	stp	xzr, x8, [x21, #88]
    2200:	str	x8, [x21, #104]
    2204:	str	d8, [x21, #112]
    2208:	str	wzr, [x21, #120]
    220c:	str	d10, [x21, #72]
    2210:	strb	wzr, [x21, #136]
    2214:	str	x27, [x21, #144]
    2218:	strb	w28, [x21, #153]
    221c:	strb	wzr, [x21, #152]
    2220:	str	x26, [x21]
    2224:	str	x24, [x21, #160]
    2228:	str	x9, [x21, #64]
    222c:	stp	x20, x25, [x21, #184]
    2230:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2234:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2238:	add	x8, x8, #0x0
    223c:	str	x8, [x21, #32]
    2240:	mov	w8, #0x22                  	// #34
    2244:	str	x8, [x21, #40]
    2248:	mov	w8, #0x101                 	// #257
    224c:	mov	x0, x21
    2250:	strb	w28, [x21, #136]
    2254:	strh	w8, [x21, #152]
    2258:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    225c:	mov	x0, x22
    2260:	mov	x1, x21
    2264:	mov	x2, x19
    2268:	bl	0 <__cxa_atexit>
    226c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2270:	add	x8, x8, #0x0
    2274:	mov	w9, #0x2a                  	// #42
    2278:	sub	x10, x29, #0x1c
    227c:	str	x10, [x29, #8]
    2280:	add	x10, sp, #0x20
    2284:	stp	x8, x9, [x29, #-24]
    2288:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    228c:	mov	w11, #0x1                   	// #1
    2290:	add	x19, x10, #0x10
    2294:	mov	w10, #0x7                   	// #7
    2298:	mov	w14, #0x2                   	// #2
    229c:	mov	w16, #0x4                   	// #4
    22a0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22a4:	add	x9, x9, #0x0
    22a8:	stur	w11, [x29, #-28]
    22ac:	str	w11, [sp, #64]
    22b0:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22b4:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22b8:	str	w14, [sp, #104]
    22bc:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22c0:	mov	w15, #0xe                   	// #14
    22c4:	str	w16, [sp, #184]
    22c8:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22cc:	add	x8, x8, #0x0
    22d0:	stp	x9, x10, [sp, #48]
    22d4:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22d8:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22dc:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22e0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22e4:	mov	w18, #0x1                   	// #1
    22e8:	add	x11, x11, #0x0
    22ec:	mov	w12, #0x1b                  	// #27
    22f0:	add	x13, x13, #0x0
    22f4:	add	x14, x14, #0x0
    22f8:	add	x16, x16, #0x0
    22fc:	mov	w17, #0x3                   	// #3
    2300:	add	x9, x9, #0x0
    2304:	add	x10, x10, #0x0
    2308:	movi	v0.2s, #0x4
    230c:	stp	x8, x15, [sp, #152]
    2310:	mov	w8, #0x8                   	// #8
    2314:	add	x0, x0, #0x0
    2318:	add	x1, x1, #0x0
    231c:	sub	x2, x29, #0x18
    2320:	add	x3, x29, #0x8
    2324:	add	x4, sp, #0x20
    2328:	str	w17, [sp, #144]
    232c:	stp	x11, x12, [sp, #72]
    2330:	str	x19, [sp, #32]
    2334:	stp	x13, x18, [sp, #88]
    2338:	stp	x14, x15, [sp, #112]
    233c:	stp	x16, x18, [sp, #128]
    2340:	stp	x9, x17, [sp, #168]
    2344:	stp	x10, x8, [sp, #192]
    2348:	str	d0, [sp, #40]
    234c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2350:	ldr	x0, [sp, #32]
    2354:	cmp	x0, x19
    2358:	b.eq	2360 <_GLOBAL__sub_I_handle_llvm.cpp+0x2360>  // b.none
    235c:	bl	0 <free>
    2360:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2364:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2368:	adrp	x2, 0 <__dso_handle>
    236c:	add	x0, x0, #0x0
    2370:	add	x1, x1, #0x0
    2374:	add	x2, x2, #0x0
    2378:	bl	0 <__cxa_atexit>
    237c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2380:	add	x8, x8, #0x0
    2384:	mov	w9, #0x29                  	// #41
    2388:	stp	x8, x9, [x29, #-24]
    238c:	mov	w8, #0x2                   	// #2
    2390:	sub	x10, x29, #0x1c
    2394:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2398:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    239c:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    23a0:	str	w8, [sp, #104]
    23a4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    23a8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    23ac:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    23b0:	add	x11, x11, #0x0
    23b4:	mov	w12, #0x3                   	// #3
    23b8:	mov	w20, #0x1                   	// #1
    23bc:	add	x13, x13, #0x0
    23c0:	mov	w14, #0x4                   	// #4
    23c4:	str	x10, [x29, #8]
    23c8:	add	x9, x9, #0x0
    23cc:	add	x8, x8, #0x0
    23d0:	mov	w10, #0x16                  	// #22
    23d4:	add	x0, x0, #0x0
    23d8:	add	x1, x1, #0x0
    23dc:	sub	x2, x29, #0x18
    23e0:	add	x3, x29, #0x8
    23e4:	add	x4, sp, #0x20
    23e8:	stur	wzr, [x29, #-28]
    23ec:	str	x19, [sp, #32]
    23f0:	stp	x13, x14, [sp, #88]
    23f4:	stp	x13, x14, [sp, #112]
    23f8:	stp	x11, x12, [sp, #48]
    23fc:	str	w20, [sp, #64]
    2400:	stp	x11, x12, [sp, #72]
    2404:	stp	x9, x12, [sp, #128]
    2408:	str	w12, [sp, #144]
    240c:	stp	x8, x10, [sp, #152]
    2410:	str	d9, [sp, #40]
    2414:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2418:	ldr	x0, [sp, #32]
    241c:	cmp	x0, x19
    2420:	b.eq	2428 <_GLOBAL__sub_I_handle_llvm.cpp+0x2428>  // b.none
    2424:	bl	0 <free>
    2428:	adrp	x19, 0 <__dso_handle>
    242c:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2430:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2434:	add	x19, x19, #0x0
    2438:	add	x0, x0, #0x0
    243c:	add	x1, x1, #0x0
    2440:	mov	x2, x19
    2444:	bl	0 <__cxa_atexit>
    2448:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    244c:	add	x21, x21, #0x0
    2450:	ldrh	w8, [x21, #10]
    2454:	movi	v0.2d, #0x0
    2458:	strh	wzr, [x21, #8]
    245c:	stur	q0, [x21, #12]
    2460:	and	w8, w8, #0x8000
    2464:	stur	q0, [x21, #28]
    2468:	stur	q0, [x21, #44]
    246c:	str	wzr, [x21, #60]
    2470:	strh	w8, [x21, #10]
    2474:	adrp	x26, 0 <_ZN4llvm2cl15GeneralCategoryE>
    2478:	ldr	x26, [x26]
    247c:	mov	x9, x21
    2480:	add	x8, x21, #0x80
    2484:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2488:	str	x26, [x9, #80]!
    248c:	stp	xzr, x8, [x21, #88]
    2490:	str	x8, [x21, #104]
    2494:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2498:	ldr	x8, [x8]
    249c:	adrp	x27, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    24a0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    24a4:	movi	v9.2s, #0x1
    24a8:	add	x23, x8, #0x10
    24ac:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    24b0:	ldr	x8, [x8]
    24b4:	add	x22, x22, #0x0
    24b8:	add	x27, x27, #0x0
    24bc:	add	x1, x1, #0x0
    24c0:	add	x24, x8, #0x10
    24c4:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    24c8:	ldr	x8, [x8]
    24cc:	mov	w2, #0x12                  	// #18
    24d0:	mov	x0, x21
    24d4:	str	d8, [x21, #112]
    24d8:	add	x25, x8, #0x10
    24dc:	str	wzr, [x21, #120]
    24e0:	str	d9, [x21, #72]
    24e4:	strb	wzr, [x21, #136]
    24e8:	str	x23, [x21, #144]
    24ec:	strb	w20, [x21, #153]
    24f0:	strb	wzr, [x21, #152]
    24f4:	str	x24, [x21]
    24f8:	str	x25, [x21, #160]
    24fc:	str	x9, [x21, #64]
    2500:	stp	x27, x22, [x21, #184]
    2504:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2508:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    250c:	add	x8, x8, #0x0
    2510:	mov	w9, #0x2d                  	// #45
    2514:	mov	w10, #0x100                 	// #256
    2518:	mov	x0, x21
    251c:	strb	wzr, [x21, #136]
    2520:	stp	x8, x9, [x21, #32]
    2524:	strh	w10, [x21, #152]
    2528:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    252c:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2530:	add	x20, x20, #0x0
    2534:	mov	x0, x20
    2538:	mov	x1, x21
    253c:	mov	x2, x19
    2540:	mov	w28, #0x1                   	// #1
    2544:	bl	0 <__cxa_atexit>
    2548:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    254c:	add	x21, x21, #0x0
    2550:	ldrh	w8, [x21, #10]
    2554:	movi	v0.2d, #0x0
    2558:	mov	x9, x21
    255c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2560:	and	w8, w8, #0x8000
    2564:	strh	wzr, [x21, #8]
    2568:	stur	q0, [x21, #12]
    256c:	stur	q0, [x21, #28]
    2570:	stur	q0, [x21, #44]
    2574:	str	wzr, [x21, #60]
    2578:	strh	w8, [x21, #10]
    257c:	add	x8, x21, #0x80
    2580:	str	x26, [x9, #80]!
    2584:	add	x1, x1, #0x0
    2588:	mov	w2, #0x7                   	// #7
    258c:	mov	x0, x21
    2590:	stp	xzr, x8, [x21, #88]
    2594:	str	x8, [x21, #104]
    2598:	str	d8, [x21, #112]
    259c:	str	wzr, [x21, #120]
    25a0:	str	d9, [x21, #72]
    25a4:	strb	wzr, [x21, #136]
    25a8:	str	x23, [x21, #144]
    25ac:	strb	w28, [x21, #153]
    25b0:	mov	w28, #0x1                   	// #1
    25b4:	strb	wzr, [x21, #152]
    25b8:	str	x24, [x21]
    25bc:	str	x25, [x21, #160]
    25c0:	str	x9, [x21, #64]
    25c4:	stp	x27, x22, [x21, #184]
    25c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    25cc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    25d0:	add	x8, x8, #0x0
    25d4:	mov	w9, #0x22                  	// #34
    25d8:	stp	x8, x9, [x21, #32]
    25dc:	mov	w8, #0x100                 	// #256
    25e0:	mov	x0, x21
    25e4:	strb	wzr, [x21, #136]
    25e8:	strh	w8, [x21, #152]
    25ec:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    25f0:	mov	x0, x20
    25f4:	mov	x1, x21
    25f8:	mov	x2, x19
    25fc:	bl	0 <__cxa_atexit>
    2600:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2604:	add	x21, x21, #0x0
    2608:	ldrh	w8, [x21, #10]
    260c:	movi	v0.2d, #0x0
    2610:	mov	x9, x21
    2614:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2618:	and	w8, w8, #0x8000
    261c:	strh	wzr, [x21, #8]
    2620:	stur	q0, [x21, #12]
    2624:	stur	q0, [x21, #28]
    2628:	stur	q0, [x21, #44]
    262c:	str	wzr, [x21, #60]
    2630:	strh	w8, [x21, #10]
    2634:	add	x8, x21, #0x80
    2638:	str	x26, [x9, #80]!
    263c:	add	x1, x1, #0x0
    2640:	mov	w2, #0x12                  	// #18
    2644:	mov	x0, x21
    2648:	stp	xzr, x8, [x21, #88]
    264c:	str	x8, [x21, #104]
    2650:	str	d8, [x21, #112]
    2654:	str	wzr, [x21, #120]
    2658:	str	d9, [x21, #72]
    265c:	strb	wzr, [x21, #136]
    2660:	str	x23, [x21, #144]
    2664:	strb	w28, [x21, #153]
    2668:	mov	w28, #0x1                   	// #1
    266c:	strb	wzr, [x21, #152]
    2670:	str	x24, [x21]
    2674:	str	x25, [x21, #160]
    2678:	str	x9, [x21, #64]
    267c:	stp	x27, x22, [x21, #184]
    2680:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2684:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2688:	add	x8, x8, #0x0
    268c:	mov	w9, #0x2e                  	// #46
    2690:	stp	x8, x9, [x21, #32]
    2694:	mov	w8, #0x100                 	// #256
    2698:	mov	x0, x21
    269c:	strb	wzr, [x21, #136]
    26a0:	strh	w8, [x21, #152]
    26a4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    26a8:	mov	x0, x20
    26ac:	mov	x1, x21
    26b0:	mov	x2, x19
    26b4:	bl	0 <__cxa_atexit>
    26b8:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    26bc:	add	x21, x21, #0x0
    26c0:	ldrh	w8, [x21, #10]
    26c4:	movi	v0.2d, #0x0
    26c8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    26cc:	strh	wzr, [x21, #8]
    26d0:	and	w8, w8, #0x8000
    26d4:	strh	w8, [x21, #10]
    26d8:	mov	x8, x21
    26dc:	stur	q0, [x21, #12]
    26e0:	stur	q0, [x21, #28]
    26e4:	stur	q0, [x21, #44]
    26e8:	str	wzr, [x21, #60]
    26ec:	str	x26, [x8, #80]!
    26f0:	add	x9, x21, #0x80
    26f4:	add	x1, x1, #0x0
    26f8:	mov	w2, #0x19                  	// #25
    26fc:	mov	x0, x21
    2700:	stp	xzr, x9, [x21, #88]
    2704:	str	x9, [x21, #104]
    2708:	str	d8, [x21, #112]
    270c:	str	wzr, [x21, #120]
    2710:	str	d9, [x21, #72]
    2714:	strb	wzr, [x21, #136]
    2718:	str	x23, [x21, #144]
    271c:	strb	w28, [x21, #153]
    2720:	strb	wzr, [x21, #152]
    2724:	str	x24, [x21]
    2728:	str	x25, [x21, #160]
    272c:	str	x8, [x21, #64]
    2730:	stp	x27, x22, [x21, #184]
    2734:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2738:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    273c:	add	x8, x8, #0x0
    2740:	str	x8, [x21, #32]
    2744:	mov	w8, #0x22                  	// #34
    2748:	str	x8, [x21, #40]
    274c:	mov	w8, #0x100                 	// #256
    2750:	mov	x0, x21
    2754:	strb	wzr, [x21, #136]
    2758:	strh	w8, [x21, #152]
    275c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2760:	mov	x0, x20
    2764:	mov	x1, x21
    2768:	mov	x2, x19
    276c:	bl	0 <__cxa_atexit>
    2770:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2774:	add	x0, x0, #0x0
    2778:	bl	0 <getenv>
    277c:	cmn	x0, #0x1
    2780:	b.ne	2788 <_GLOBAL__sub_I_handle_llvm.cpp+0x2788>  // b.any
    2784:	bl	0 <LLVMLinkInMCJIT>
    2788:	ldp	x20, x19, [sp, #352]
    278c:	ldp	x22, x21, [sp, #336]
    2790:	ldp	x24, x23, [sp, #320]
    2794:	ldp	x26, x25, [sp, #304]
    2798:	ldp	x28, x27, [sp, #288]
    279c:	ldp	x29, x30, [sp, #272]
    27a0:	ldp	d9, d8, [sp, #256]
    27a4:	ldr	d10, [sp, #240]
    27a8:	add	sp, sp, #0x170
    27ac:	ret
    27b0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    27b4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    27b8:	adrp	x3, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    27bc:	add	x0, x0, #0x0
    27c0:	add	x1, x1, #0x0
    27c4:	add	x3, x3, #0x0
    27c8:	mov	w2, #0x43                  	// #67
    27cc:	bl	0 <__assert_fail>
