<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn201116153434"></A><B><U><big>pn201116153434</big></U></B>
#Start recording tcl command: 11/16/2020 15:33:11
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2; Project name: lab2
prj_project new -name "lab2" -impl "impl1" -dev LCMXO2-4000HC-4MG132C -synthesis "lse"
file copy -force -- "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2/lab2.vhd" "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2/impl1/source"
prj_src add "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2/impl1/source/lab2.vhd"
prj_project save
prj_run Export -impl impl1 -task IBIS
#Stop recording: 11/16/2020 15:34:34



<A name="pn201116154052"></A><B><U><big>pn201116154052</big></U></B>
#Start recording tcl command: 11/16/2020 15:40:44
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2; Project name: lab2
prj_project open "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2/lab2.ldf"
prj_run Export -impl impl1
#Stop recording: 11/16/2020 15:40:52



<A name="pn201116154909"></A><B><U><big>pn201116154909</big></U></B>
#Start recording tcl command: 11/16/2020 15:48:51
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2; Project name: lab2
prj_project open "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2/lab2.ldf"
prj_run Export -impl impl1
#Stop recording: 11/16/2020 15:49:09



<A name="pn201116154918"></A><B><U><big>pn201116154918</big></U></B>
#Start recording tcl command: 11/16/2020 15:49:13
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2; Project name: lab2
prj_project open "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2/lab2.ldf"
#Stop recording: 11/16/2020 15:49:18



<A name="pn201116154919"></A><B><U><big>pn201116154919</big></U></B>
#Start recording tcl command: 11/16/2020 15:41:59
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2; Project name: lab2
prj_project open "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2/lab2.ldf"
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1 -task Jedecgen
#Stop recording: 11/16/2020 15:49:19



<A name="pn201116154944"></A><B><U><big>pn201116154944</big></U></B>
#Start recording tcl command: 11/16/2020 15:49:22
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2; Project name: lab2
prj_project open "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2/lab2.ldf"
prj_run Export -impl impl1
#Stop recording: 11/16/2020 15:49:44



<A name="pn201118084724"></A><B><U><big>pn201118084724</big></U></B>
#Start recording tcl command: 11/18/2020 08:46:46
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2; Project name: lab2
prj_project open "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE/lab2/lab2.ldf"
#Stop recording: 11/18/2020 08:47:24



<A name="pn201207210923"></A><B><U><big>pn201207210923</big></U></B>
#Start recording tcl command: 12/7/2020 20:36:07
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE_Refined_rec/lab2; Project name: lab2
prj_project open "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE_Refined_rec/lab2/lab2.ldf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Export -impl impl1 -task Jedecgen
#Stop recording: 12/7/2020 21:09:23



<A name="pn201207212424"></A><B><U><big>pn201207212424</big></U></B>
#Start recording tcl command: 12/7/2020 21:22:35
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE_Refined_rec/lab2; Project name: lab2
prj_project open "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE_Refined_rec/lab2/lab2.ldf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run PAR -impl impl1 -task PARTrace
prj_run Export -impl impl1 -task Jedecgen
#Stop recording: 12/7/2020 21:24:24



<A name="pn201209204353"></A><B><U><big>pn201209204353</big></U></B>
#Start recording tcl command: 12/9/2020 20:42:13
#Project Location: C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE_Refined_rec/lab2; Project name: lab2
prj_project open "C:/Users/onion/Desktop/FPGA-LABS/AAC_RE_CODE_Refined_rec/lab2/lab2.ldf"
prj_run Export -impl impl1 -task Jedecgen
prj_run Export -impl impl1 -task Jedecgen -forceAll
#Stop recording: 12/9/2020 20:43:53



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
