

================================================================
== Vivado HLS Report for 'outer_product'
================================================================
* Date:           Tue Apr 14 19:36:00 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical-flow
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7v2000tfhg1761-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.522|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- OUTER_OUTER_OUTER_INNER  |   51|   51|         3|          1|          1|    50|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i191* @out_product_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @filtered_gradient_z_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @filtered_gradient_y_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @filtered_gradient_x_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.18ns)   --->   "br label %0" [optical_flow.cpp:233]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %entry ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.12ns)   --->   "%exitcond_flatten = icmp eq i6 %indvar_flatten, -14"   --->   Operation 12 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.37ns)   --->   "%indvar_flatten_next = add i6 %indvar_flatten, 1"   --->   Operation 13 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %outer_product.exit, label %.reset"   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 15 [1/1] (2.93ns)   --->   "%grad_x_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @filtered_gradient_x_s)" [optical_flow.cpp:238]   --->   Operation 15 'read' 'grad_x_V' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 191> <Depth = 2> <FIFO>
ST_3 : Operation 16 [1/1] (2.93ns)   --->   "%grad_y_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @filtered_gradient_y_s)" [optical_flow.cpp:238]   --->   Operation 16 'read' 'grad_y_V' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 191> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (2.93ns)   --->   "%grad_z_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @filtered_gradient_z_s)" [optical_flow.cpp:238]   --->   Operation 17 'read' 'grad_z_V' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 191> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_38_i = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %grad_x_V, i32 14, i32 31)" [optical_flow.cpp:239]   --->   Operation 18 'partselect' 'tmp_38_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_40_i = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %grad_y_V, i32 14, i32 31)" [optical_flow.cpp:240]   --->   Operation 19 'partselect' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_42_i = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %grad_z_V, i32 14, i32 31)" [optical_flow.cpp:241]   --->   Operation 20 'partselect' 'tmp_42_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%OP1_V_cast_i = sext i18 %tmp_38_i to i36" [optical_flow.cpp:243]   --->   Operation 21 'sext' 'OP1_V_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (5.59ns)   --->   "%p_Val2_3 = mul i36 %OP1_V_cast_i, %OP1_V_cast_i" [optical_flow.cpp:243]   --->   Operation 22 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_3, i32 5, i32 35)" [optical_flow.cpp:243]   --->   Operation 23 'partselect' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%OP1_V_1_cast_i = sext i18 %tmp_40_i to i36" [optical_flow.cpp:244]   --->   Operation 24 'sext' 'OP1_V_1_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (5.59ns)   --->   "%p_Val2_4 = mul i36 %OP1_V_1_cast_i, %OP1_V_1_cast_i" [optical_flow.cpp:244]   --->   Operation 25 'mul' 'p_Val2_4' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_4, i32 5, i32 35)" [optical_flow.cpp:244]   --->   Operation 26 'partselect' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%OP1_V_2_cast_i = sext i18 %tmp_42_i to i36" [optical_flow.cpp:245]   --->   Operation 27 'sext' 'OP1_V_2_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (5.59ns)   --->   "%p_Val2_5 = mul i36 %OP1_V_2_cast_i, %OP1_V_2_cast_i" [optical_flow.cpp:245]   --->   Operation 28 'mul' 'p_Val2_5' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_5, i32 5, i32 35)" [optical_flow.cpp:245]   --->   Operation 29 'partselect' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (5.59ns)   --->   "%p_Val2_6 = mul i36 %OP1_V_cast_i, %OP1_V_1_cast_i" [optical_flow.cpp:246]   --->   Operation 30 'mul' 'p_Val2_6' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_6, i32 5, i32 35)" [optical_flow.cpp:246]   --->   Operation 31 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (5.59ns)   --->   "%p_Val2_7 = mul i36 %OP1_V_cast_i, %OP1_V_2_cast_i" [optical_flow.cpp:247]   --->   Operation 32 'mul' 'p_Val2_7' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_7, i32 5, i32 35)" [optical_flow.cpp:247]   --->   Operation 33 'partselect' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (5.59ns)   --->   "%p_Val2_8 = mul i36 %OP1_V_1_cast_i, %OP1_V_2_cast_i" [optical_flow.cpp:248]   --->   Operation 34 'mul' 'p_Val2_8' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_8, i32 5, i32 35)" [optical_flow.cpp:248]   --->   Operation 35 'partselect' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.93>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @OUTER_OUTER_OUTER_IN)"   --->   Operation 36 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str15) nounwind" [optical_flow.cpp:236]   --->   Operation 37 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_36_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [optical_flow.cpp:236]   --->   Operation 38 'specregionbegin' 'tmp_36_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [optical_flow.cpp:237]   --->   Operation 39 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = sext i31 %tmp_1 to i32" [optical_flow.cpp:243]   --->   Operation 40 'sext' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = sext i31 %tmp_4 to i32" [optical_flow.cpp:244]   --->   Operation 41 'sext' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = sext i31 %tmp_7 to i32" [optical_flow.cpp:245]   --->   Operation 42 'sext' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = sext i31 %tmp_s to i32" [optical_flow.cpp:246]   --->   Operation 43 'sext' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = sext i31 %tmp_6 to i32" [optical_flow.cpp:247]   --->   Operation 44 'sext' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_11 = call i191 @_ssdm_op_BitConcatenate.i191.i31.i32.i32.i32.i32.i32(i31 %tmp_10, i32 %tmp_9, i32 %tmp_3, i32 %tmp_8, i32 %tmp_5, i32 %tmp_2)" [optical_flow.cpp:248]   --->   Operation 45 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i191P(i191* @out_product_val_V, i191 %tmp_11)" [./../host/typedefs.h:44->optical_flow.cpp:249]   --->   Operation 46 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 191> <Depth = 2> <FIFO>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_36_i)" [optical_flow.cpp:250]   --->   Operation 47 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 48 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [11]  (1.18 ns)

 <State 2>: 1.38ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [11]  (0 ns)
	'add' operation ('indvar_flatten_next') [13]  (1.38 ns)

 <State 3>: 8.52ns
The critical path consists of the following:
	fifo read on port 'filtered_gradient_x_s' (optical_flow.cpp:238) [20]  (2.93 ns)
	'mul' operation ('__Val2__', optical_flow.cpp:246) [38]  (5.59 ns)

 <State 4>: 2.93ns
The critical path consists of the following:
	fifo write on port 'out_product_val_V' (./../host/typedefs.h:44->optical_flow.cpp:249) [47]  (2.93 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
