#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed May  7 20:54:46 2025
# Process ID: 107936
# Current directory: /home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/vivado.jou
# Running On: wuyue-i9-9820X, OS: Linux, CPU Frequency: 4299.999 MHz, CPU Physical cores: 10, Host memory: 33322 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/wuyue/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu/fpga-bfs-zcu/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wuyue/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 108079
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3263.961 ; gain = 220.828 ; free physical = 11821 ; free virtual = 15598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_1' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:395]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1167]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1167]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1299]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1299]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1431]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1431]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1841]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1841]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_xbar_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_1' is unconnected for instance 'xbar' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1126]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_1' is unconnected for instance 'xbar' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1126]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_1' has 40 connections declared, but only 38 given [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:1126]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_1' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:395]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_1' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_rst_ps8_0_99M_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_1' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_rst_ps8_0_99M_1_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:248]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:248]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:248]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:248]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_1' has 10 connections declared, but only 6 given [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:248]
INFO: [Synth 8-6157] synthesizing module 'design_1_shortest_0_1' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_shortest_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_shortest_0_1' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_shortest_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'ap_done' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWADDR' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWLEN' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWSIZE' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWBURST' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWLOCK' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWREGION' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWCACHE' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWPROT' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWQOS' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_AWVALID' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_WDATA' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_WSTRB' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_WLAST' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_WVALID' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_BREADY' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARADDR' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARLEN' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARSIZE' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARBURST' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARLOCK' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARREGION' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARCACHE' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARPROT' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARQOS' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_ARVALID' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_input_r_RREADY' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWADDR' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWLEN' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWSIZE' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWBURST' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWLOCK' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWREGION' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWCACHE' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWPROT' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWQOS' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_AWVALID' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_WDATA' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_WSTRB' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_WLAST' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_WVALID' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_BREADY' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARADDR' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARLEN' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARSIZE' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARBURST' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARLOCK' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARREGION' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARCACHE' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARPROT' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARQOS' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_ARVALID' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7071] port 'm_axi_output_r_RREADY' of module 'design_1_shortest_0_1' is unconnected for instance 'shortest_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
WARNING: [Synth 8-7023] instance 'shortest_0' of module 'design_1_shortest_0_1' has 110 connections declared, but only 55 given [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:255]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/.Xil/Vivado-107936-wuyue-i9-9820X/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:313]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:313]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:313]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:313]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:313]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3330.898 ; gain = 287.766 ; free physical = 12920 ; free virtual = 16698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3345.742 ; gain = 302.609 ; free physical = 12919 ; free virtual = 16697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3345.742 ; gain = 302.609 ; free physical = 12919 ; free virtual = 16697
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3345.742 ; gain = 0.000 ; free physical = 12920 ; free virtual = 16698
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_shortest_0_1/design_1_shortest_0_1/design_1_shortest_0_0_in_context.xdc] for cell 'design_1_i/shortest_0'
Finished Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_shortest_0_1/design_1_shortest_0_1/design_1_shortest_0_0_in_context.xdc] for cell 'design_1_i/shortest_0'
Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3428.586 ; gain = 0.000 ; free physical = 12832 ; free virtual = 16610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3428.586 ; gain = 0.000 ; free physical = 12832 ; free virtual = 16610
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3428.586 ; gain = 385.453 ; free physical = 12902 ; free virtual = 16680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3428.586 ; gain = 385.453 ; free physical = 12902 ; free virtual = 16680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/shortest_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3428.586 ; gain = 385.453 ; free physical = 12902 ; free virtual = 16680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3428.586 ; gain = 385.453 ; free physical = 12905 ; free virtual = 16684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3428.586 ; gain = 385.453 ; free physical = 12891 ; free virtual = 16674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3843.367 ; gain = 800.234 ; free physical = 12299 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3843.367 ; gain = 800.234 ; free physical = 12299 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3864.414 ; gain = 821.281 ; free physical = 12297 ; free virtual = 16080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.352 ; gain = 827.219 ; free physical = 12297 ; free virtual = 16081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.352 ; gain = 827.219 ; free physical = 12299 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.352 ; gain = 827.219 ; free physical = 12299 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.352 ; gain = 827.219 ; free physical = 12299 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.352 ; gain = 827.219 ; free physical = 12299 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.352 ; gain = 827.219 ; free physical = 12299 ; free virtual = 16082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_1              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_rst_ps8_0_99M_1     |         1|
|7     |design_1_shortest_0_1        |         1|
|8     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_rst_ps8_0_99M     |     1|
|6     |design_1_shortest_0        |     1|
|7     |design_1_xbar              |     1|
|8     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.352 ; gain = 827.219 ; free physical = 12299 ; free virtual = 16082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3870.352 ; gain = 744.375 ; free physical = 12339 ; free virtual = 16122
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.359 ; gain = 827.219 ; free physical = 12339 ; free virtual = 16122
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3870.359 ; gain = 0.000 ; free physical = 12430 ; free virtual = 16213
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3908.977 ; gain = 0.000 ; free physical = 12355 ; free virtual = 16138
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9a59fc07
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 3915.914 ; gain = 1406.180 ; free physical = 12559 ; free virtual = 16342
INFO: [Common 17-1381] The checkpoint '/home/wuyue/yangliu/fpga-graph-accelerator-hls/fpga-bfs-zcu2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  7 20:56:37 2025...
