// table_35_24.h
#ifndef __TABLE_35_24_H
#define __TABLE_35_24_H

/* Table 35-24 : MSRs In Next Generation Intel Xeon Processors
 * (Based on Haswell Microarchitecture)
 *
 * CPUID signature 06_3F
 *
 */
//NO ADDITIONAL REGISTERS THAT WE USE IN THIS TABLE YET
#define WL_TABLE_35_24 DUMMY
#endif //__TABLE_35_24_H
