Running: /mnt/support/software/linux/all/x86_64/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/Pipeline_tb_isim_beh.exe" -prj "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/Pipeline_tb_beh.prj" "work.Pipeline_tb" "work.glbl" 
ISim P.28xd (signature 0x54af6ca1)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/../../../../../../../../../home/austinmw/Desktop/Pre_Lab6/S2_Register.v" into library work
Analyzing Verilog file "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/../../../../../../../../../home/austinmw/Desktop/Pre_Lab6/S1_Register.v" into library work
Analyzing Verilog file "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/../../../../../../../../../home/austinmw/Desktop/Pre_Lab6/nbit_register_file.v" into library work
Analyzing Verilog file "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/../../../../../../../../../home/austinmw/Desktop/Pre_Lab6/Increment.v" into library work
Analyzing Verilog file "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/../../../../../../../../../home/austinmw/Desktop/Pre_Lab6/Pipeline.v" into library work
Analyzing Verilog file "/ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/../../../../../../../../../home/austinmw/Desktop/Pre_Lab6/Pipeline_tb.v" into library work
Analyzing Verilog file "/mnt/support/software/linux/all/x86_64/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 93888 KB
Fuse CPU Usage: 1760 ms
Compiling module S1_Register
Compiling module nbit_register_file
Compiling module S2_Register
Compiling module Increment
Compiling module Pipeline
Compiling module Pipeline_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /ad/eng/users/a/u/austinmw/Desktop/verilog projects/Pre_Lab6/Pipeline_tb_isim_beh.exe
Fuse Memory Usage: 1178436 KB
Fuse CPU Usage: 1780 ms
GCC CPU Usage: 100 ms
