tclmode

# Generated by Genus(TM) Synthesis Solution 17.20-p003_1, revision 1.252b
# Generated on: Sun Sep 06 12:49:10 -03 2020 (Sun Sep 06 15:49:10 GMT 2020)

tcl_set_command_name_echo on

set_log_file fv/vlc_phy_fec/rtl_to_fv_map.log -replace

usage -auto -elapse

set_verification_information rtl_fv_map_db

read_implementation_information fv/vlc_phy_fec -revised fv_map

set_parallel_option -threads 4 -license "xl lp gxl lpgxl eco ecogxl" -norelease_license

set env(RC_VERSION)     "17.20-p003_1"
set env(CDN_SYNTH_ROOT) "/home/tools/GENUS/tools.lnx86"
set CDN_SYNTH_ROOT      "/home/tools/GENUS/tools.lnx86"
set env(CW_DIR) "/home/tools/GENUS/tools.lnx86/lib/chipware"
set CW_DIR      "/home/tools/GENUS/tools.lnx86/lib/chipware"

set_lowpower_option -native_1801
set_lowpower_option -native_1801

set_lowpower_option -native_1801
set_lowpower_option -revised_analysis_style  post_synthesis

# default is to error out when module definitions are missing
set_undefined_cell black_box -noascend -both

add_search_path . /home/tools/GENUS/tools.lnx86/lib/tech -library -both
read_library -liberty -both -lp  /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib

set_undriven_signal Z -golden
set_naming_style rc -golden
set_naming_rule "%s\[%d\]" -instance_array -golden
set_naming_rule "%s_reg" -register -golden
set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden

set_hdl_options -VERILOG_INCLUDE_DIR "incdir:sep:src:cwd"

delete_search_path -all -design -golden
add_search_path ../ -design -golden
read_design -rangeconstraint -configuration  -enumconstraint -golden -lastmod -noelab  -vhdl 2008  ../../../generic_components/rtl/generic_types.vhd  ../../../generic_components/rtl/generic_functions.vhd  ../../../generic_components/rtl/generic_components.vhd  ../../../generic_components/rtl/adder.vhd  ../../../generic_components/rtl/async_dff.vhd  ../../../generic_components/rtl/comparator.vhd  ../../../generic_components/rtl/config_dff_array.vhd  ../../../generic_components/rtl/d_sync_flop.vhd  ../../../generic_components/rtl/demultiplexer_array.vhd  ../../../generic_components/rtl/half_subtractor_unit.vhd  ../../../generic_components/rtl/half_adder_unit.vhd  ../../../generic_components/rtl/multiplexer_array.vhd  ../../../generic_components/rtl/no_rst_dff.vhd  ../../../generic_components/rtl/parallel_to_serial.vhd  ../../../generic_components/rtl/reg_fifo.vhd  ../../../generic_components/rtl/reg_fifo_array.vhd  ../../../generic_components/rtl/serial_to_parallel.vhd  ../../../generic_components/rtl/shifter_left.vhd  ../../../generic_components/rtl/single_port_2D_ram.vhd  ../../../generic_components/rtl/single_port_linear_ram.vhd  ../../../generic_components/rtl/sync_dff_array.vhd  ../../../generic_components/rtl/sync_ld_dff.vhd  ../../../generic_components/rtl/up_counter.vhd  ../../../generic_components/rtl/decrementer.vhd  ../../../generic_components/rtl/flop_cascade.vhd  ../../../generic_components/rtl/incrementer.vhd  ../../../generic_components/rtl/up_down_counter.vhd  ../../../rs_codec/rtl/rs_types.vhd  ../../../rs_codec/rtl/rs_constants.vhd  ../../../rs_codec/rtl/rs_functions.vhd  ../../../rs_codec/rtl/rs_components.vhd  ../../../rs_codec/rtl/rs_adder.vhd  ../../../rs_codec/rtl/rs_full_multiplier_core.vhd  ../../../rs_codec/rtl/rs_inverse.vhd  ../../../rs_codec/rtl/rs_multiplier_lut.vhd  ../../../rs_codec/rtl/rs_reduce_adder.vhd  ../../../rs_codec/rtl/rs_full_multiplier.vhd  ../../../rs_codec/rtl/rs_berlekamp_massey.vhd  ../../../rs_codec/rtl/rs_multiplier.vhd  ../../../rs_codec/rtl/rs_chien.vhd  ../../../rs_codec/rtl/rs_forney.vhd  ../../../rs_codec/rtl/rs_remainder_unit.vhd  ../../../rs_codec/rtl/rs_syndrome_subunit.vhd  ../../../rs_codec/rtl/rs_chien_forney.vhd  ../../../rs_codec/rtl/rs_encoder.vhd  ../../../rs_codec/rtl/rs_syndrome.vhd  ../../../rs_codec/rtl/rs_decoder.vhd  ../../../rs_codec/rtl/rs_codec.vhd  ../../../block_interleaver/rtl/block_interleaver_components.vhd  ../../../block_interleaver/rtl/interleaver_controller.vhd  ../../../block_interleaver/rtl/block_interleaver_components/wr_rd_status_selector.vhd  ../../../block_interleaver/rtl/block_interleaver_components/m2D_index_counter_core.vhd  ../../../block_interleaver/rtl/block_interleaver_components/flag_signals_generator.vhd  ../../../block_interleaver/rtl/block_interleaver_components/m2D_index_counter.vhd  ../../../block_interleaver/rtl/block_interleaver_components/simplified_m2D_index_counter.vhd  ../../../block_interleaver/rtl/deinterleaver_data_path.vhd  ../../../block_interleaver/rtl/interleaver_data_path.vhd  ../../../block_interleaver/rtl/rectangular_deinterleaver.vhd  ../../../block_interleaver/rtl/rectangular_interleaver.vhd  ../../../convolutional_codes/convolutional_encoder/rtl/convolutional_encoder_components.vhd  ../../../convolutional_codes/convolutional_encoder/rtl/convolutional_encoder_components/conv_flop_cascade.vhd  ../../../convolutional_codes/convolutional_encoder/rtl/convolutional_encoder.vhd  ../../../viterbi_decoder/depuncturing/rtl/depuncturing_1_3.vhd  ../../../viterbi_decoder/depuncturing/rtl/depuncturing_1_4.vhd  ../../../viterbi_decoder/depuncturing/rtl/depuncturing_2_3.vhd -vhdl 2008 -mapfile dec_viterbi  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/packages/pkg_helper.vhd  ../../../viterbi_decoder/rtl/pkg_param.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/packages/pkg_param_derived.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/packages/pkg_types.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/packages/pkg_components.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/packages/pkg_trellis.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/src/acs.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/src/axi4s_buffer.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/src/branch_distance.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/src/generic_sp_ram.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/src/reorder.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/src/traceback.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/src/ram_ctrl.vhd  ../../../viterbi_decoder/viterbi_decoder_axi4s/trunk/src/dec_viterbi.vhd -vhdl 2008  ../../../viterbi_decoder/rtl/dec_viterbi_wrapper.vhd  ../../rtl/vlc_phy_fec_components.vhd  ../../rtl/vlc_phy_fec.vhd  ../../rtl/vlc_phy_fec_controller.vhd  ../../rtl/vlc_phy_fec_encoder.vhd  ../../rtl/vlc_phy_fec_decoder.vhd  ../../rtl/vlc_phy_mcs_id_dec.vhd  ../../rtl/vlc_phy_convolutional_encoder.vhd  ../../rtl/vlc_phy_fec_interleaver.vhd  ../../rtl/vlc_phy_rs_codec.vhd  ../../rtl/vlc_phy_viterbi_decoder.vhd  ../../rtl/vlc_phy_puncturing.vhd  ../../rtl/vlc_phy_depuncturing.vhd
elaborate_design -golden -root {vlc_phy_fec} -rootonly -rootonly  

read_design -verilog95   -revised -lastmod -noelab fv/vlc_phy_fec/fv_map.v.gz
elaborate_design -revised -root {vlc_phy_fec}

uniquify -all -nolib -golden

read_power_intent -insert_isolation  -1801 -golden vlc_phy_fec.upf

read_power_intent  -1801 -revised fv/vlc_phy_fec/fv_map.upf

report_design_data
report_black_box

set_flatten_model -seq_constant
set_flatten_model -seq_constant_x_to 0
set_flatten_model -nodff_to_dlat_zero
set_flatten_model -nodff_to_dlat_feedback
set_flatten_model -hier_seq_merge

#add_name_alias fv/vlc_phy_fec/fv_map.singlebit.original_name.alias.json.gz -revised
#set_mapping_method -alias -revised
#add_renaming_rule r1alias _reg((\\\[%w\\\])*(/U\\\$%d)*)$ @1 -type dff -both

set_analyze_option -auto

write_hier_compare_dofile hier_tmp1.lec.do -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string " analyze_datapath -module -verbose ; analyze_datapath  -verbose; "
run_hier_compare hier_tmp1.lec.do -dynamic_hierarchy

report_verification -hier -verbose
set_system_mode lec
puts "No of diff points    = [get_compare_points -NONequivalent -count]"
if {[get_compare_points -NONequivalent -count] > 0} {
    puts "------------------------------------"
    puts "ERROR: Different Key Points detected"
    puts "------------------------------------"
}

write_verification_information
report_verification_information

exit

