// Seed: 564762790
module module_0 #(
    parameter id_8 = 32'd81
) (
    output tri  id_0,
    input  wand id_1,
    output tri1 id_2,
    input  wire id_3,
    output wand id_4
);
  assign id_4 = 1;
  logic id_6 = -1;
  wire id_7, _id_8;
  wire [1 'b0 : id_8] id_9;
endmodule
module module_1 #(
    parameter id_5 = 32'd76
) (
    output uwire id_0,
    output wor id_1,
    input tri id_2,
    output wand id_3,
    input wire id_4,
    output wire _id_5,
    output tri1 id_6,
    input wor id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply1 id_13[id_5 : -1],
    output tri id_14,
    input uwire id_15
);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_13,
      id_3
  );
  parameter id_17 = 1;
endmodule
