\hypertarget{struct__hw__i2c}{}\section{\+\_\+hw\+\_\+i2c Struct Reference}
\label{struct__hw__i2c}\index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}


All I2C module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2c.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__a1}{hw\+\_\+i2c\+\_\+a1\+\_\+t} \hyperlink{struct__hw__i2c_ae94f7a6cdde66b8cf451e97dde74003c}{A1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__f}{hw\+\_\+i2c\+\_\+f\+\_\+t} \hyperlink{struct__hw__i2c_a7f4be7fb72e226cfe8ffde66c580df05}{F}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__c1}{hw\+\_\+i2c\+\_\+c1\+\_\+t} \hyperlink{struct__hw__i2c_ae967bd38e53acb30b8844a1ca4e82d78}{C1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__s}{hw\+\_\+i2c\+\_\+s\+\_\+t} \hyperlink{struct__hw__i2c_a327449bbb229afc73bbf913379198836}{S}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__d}{hw\+\_\+i2c\+\_\+d\+\_\+t} \hyperlink{struct__hw__i2c_a9f2803ac724ca66a8215ddb72e9f9d17}{D}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__c2}{hw\+\_\+i2c\+\_\+c2\+\_\+t} \hyperlink{struct__hw__i2c_a1d1143483feaad3f2a52fa0343930f07}{C2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__flt}{hw\+\_\+i2c\+\_\+flt\+\_\+t} \hyperlink{struct__hw__i2c_ae3d311f13e599552ae58d636adf0bd04}{F\+LT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__ra}{hw\+\_\+i2c\+\_\+ra\+\_\+t} \hyperlink{struct__hw__i2c_a1b3d34b5c52f3d3b15d1ee67e95ee84c}{RA}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__smb}{hw\+\_\+i2c\+\_\+smb\+\_\+t} \hyperlink{struct__hw__i2c_a5a11b7d7df6e7bf1cc6287c3f9b8e3df}{S\+MB}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__a2}{hw\+\_\+i2c\+\_\+a2\+\_\+t} \hyperlink{struct__hw__i2c_a75ca913abbaaf0fe4165e7f1f7db99ef}{A2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__slth}{hw\+\_\+i2c\+\_\+slth\+\_\+t} \hyperlink{struct__hw__i2c_a40ec44b385ce62222d6ceddc4beca39f}{S\+L\+TH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__i2c__sltl}{hw\+\_\+i2c\+\_\+sltl\+\_\+t} \hyperlink{struct__hw__i2c_ab3913e9aacd90d62255434b2f1cb43c2}{S\+L\+TL}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All I2C module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!A1@{A1}}
\index{A1@{A1}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{A1}{A1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+a1\+\_\+t} \+\_\+hw\+\_\+i2c\+::\+A1}\hypertarget{struct__hw__i2c_ae94f7a6cdde66b8cf451e97dde74003c}{}\label{struct__hw__i2c_ae94f7a6cdde66b8cf451e97dde74003c}
\mbox{[}0x0\mbox{]} I2C Address Register 1 \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!A2@{A2}}
\index{A2@{A2}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{A2}{A2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+a2\+\_\+t} \+\_\+hw\+\_\+i2c\+::\+A2}\hypertarget{struct__hw__i2c_a75ca913abbaaf0fe4165e7f1f7db99ef}{}\label{struct__hw__i2c_a75ca913abbaaf0fe4165e7f1f7db99ef}
\mbox{[}0x9\mbox{]} I2C Address Register 2 \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!C1@{C1}}
\index{C1@{C1}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{C1}{C1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+c1\+\_\+t} \+\_\+hw\+\_\+i2c\+::\+C1}\hypertarget{struct__hw__i2c_ae967bd38e53acb30b8844a1ca4e82d78}{}\label{struct__hw__i2c_ae967bd38e53acb30b8844a1ca4e82d78}
\mbox{[}0x2\mbox{]} I2C Control Register 1 \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!C2@{C2}}
\index{C2@{C2}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{C2}{C2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+c2\+\_\+t} \+\_\+hw\+\_\+i2c\+::\+C2}\hypertarget{struct__hw__i2c_a1d1143483feaad3f2a52fa0343930f07}{}\label{struct__hw__i2c_a1d1143483feaad3f2a52fa0343930f07}
\mbox{[}0x5\mbox{]} I2C Control Register 2 \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!D@{D}}
\index{D@{D}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{D}{D}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+d\+\_\+t} \+\_\+hw\+\_\+i2c\+::D}\hypertarget{struct__hw__i2c_a9f2803ac724ca66a8215ddb72e9f9d17}{}\label{struct__hw__i2c_a9f2803ac724ca66a8215ddb72e9f9d17}
\mbox{[}0x4\mbox{]} I2C Data I/O register \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!F@{F}}
\index{F@{F}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{F}{F}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+f\+\_\+t} \+\_\+hw\+\_\+i2c\+::F}\hypertarget{struct__hw__i2c_a7f4be7fb72e226cfe8ffde66c580df05}{}\label{struct__hw__i2c_a7f4be7fb72e226cfe8ffde66c580df05}
\mbox{[}0x1\mbox{]} I2C Frequency Divider register \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!F\+LT@{F\+LT}}
\index{F\+LT@{F\+LT}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{F\+LT}{FLT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+flt\+\_\+t} \+\_\+hw\+\_\+i2c\+::\+F\+LT}\hypertarget{struct__hw__i2c_ae3d311f13e599552ae58d636adf0bd04}{}\label{struct__hw__i2c_ae3d311f13e599552ae58d636adf0bd04}
\mbox{[}0x6\mbox{]} I2C Programmable Input Glitch Filter register \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!RA@{RA}}
\index{RA@{RA}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{RA}{RA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+ra\+\_\+t} \+\_\+hw\+\_\+i2c\+::\+RA}\hypertarget{struct__hw__i2c_a1b3d34b5c52f3d3b15d1ee67e95ee84c}{}\label{struct__hw__i2c_a1b3d34b5c52f3d3b15d1ee67e95ee84c}
\mbox{[}0x7\mbox{]} I2C Range Address register \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!S@{S}}
\index{S@{S}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{S}{S}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+s\+\_\+t} \+\_\+hw\+\_\+i2c\+::S}\hypertarget{struct__hw__i2c_a327449bbb229afc73bbf913379198836}{}\label{struct__hw__i2c_a327449bbb229afc73bbf913379198836}
\mbox{[}0x3\mbox{]} I2C Status register \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!S\+L\+TH@{S\+L\+TH}}
\index{S\+L\+TH@{S\+L\+TH}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{S\+L\+TH}{SLTH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+slth\+\_\+t} \+\_\+hw\+\_\+i2c\+::\+S\+L\+TH}\hypertarget{struct__hw__i2c_a40ec44b385ce62222d6ceddc4beca39f}{}\label{struct__hw__i2c_a40ec44b385ce62222d6ceddc4beca39f}
\mbox{[}0xA\mbox{]} I2C S\+CL Low Timeout Register High \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!S\+L\+TL@{S\+L\+TL}}
\index{S\+L\+TL@{S\+L\+TL}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{S\+L\+TL}{SLTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+sltl\+\_\+t} \+\_\+hw\+\_\+i2c\+::\+S\+L\+TL}\hypertarget{struct__hw__i2c_ab3913e9aacd90d62255434b2f1cb43c2}{}\label{struct__hw__i2c_ab3913e9aacd90d62255434b2f1cb43c2}
\mbox{[}0xB\mbox{]} I2C S\+CL Low Timeout Register Low \index{\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}!S\+MB@{S\+MB}}
\index{S\+MB@{S\+MB}!\+\_\+hw\+\_\+i2c@{\+\_\+hw\+\_\+i2c}}
\subsubsection[{\texorpdfstring{S\+MB}{SMB}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+i2c\+\_\+smb\+\_\+t} \+\_\+hw\+\_\+i2c\+::\+S\+MB}\hypertarget{struct__hw__i2c_a5a11b7d7df6e7bf1cc6287c3f9b8e3df}{}\label{struct__hw__i2c_a5a11b7d7df6e7bf1cc6287c3f9b8e3df}
\mbox{[}0x8\mbox{]} I2C S\+M\+Bus Control and Status register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
