# Design and Simulation of a USB 2.0 Transceiver in SystemVerilog
![ASIC Functional Blocks](docs/images/ASIC.png)

![UTMI RTL Diagram](docs/images/RTL.png)
