
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.199850                       # Number of seconds simulated
sim_ticks                                199849887500                       # Number of ticks simulated
final_tick                               199849887500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 788713                       # Simulator instruction rate (inst/s)
host_op_rate                                   838485                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3608464366                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658812                       # Number of bytes of host memory used
host_seconds                                    55.38                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           98544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5034152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5132696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        98544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       266264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          266264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            12318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           629269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              641587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         33283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33283                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             493090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           25189666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25682757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        493090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           493090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1332320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1332320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1332320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            493090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          25189666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27015077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      641587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33283                       # Number of write requests accepted
system.mem_ctrls.readBursts                    641587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33283                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               40913216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  148352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1251776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5132696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               266264                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2318                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13699                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            118659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            57338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           117479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              327                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  199849809500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                641587                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                33283                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  639098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        76597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    550.463334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   349.649949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.983713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13573     17.72%     17.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17717     23.13%     40.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4097      5.35%     46.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3670      4.79%     50.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2520      3.29%     54.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2271      2.96%     57.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2288      2.99%     60.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2195      2.87%     63.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        28266     36.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        76597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     571.480752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    326.230115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    702.517140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           605     54.16%     54.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          364     32.59%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           96      8.59%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           19      1.70%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           12      1.07%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            8      0.72%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.18%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            3      0.27%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.18%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.09%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1117                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.510295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.489965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.828011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              242     21.67%     21.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      5.73%     27.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              810     72.52%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1117                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9178001000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             21164294750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3196345000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14357.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33107.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       204.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   564565                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     296130.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                343448280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                182531910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2471061180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               96502140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         16055626080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8224991130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            566079840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     52589085780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     20357315040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4061788140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           104958570300                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            525.187037                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         180316744000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    728897500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6805412000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  11975082500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  53013931750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11998541250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 115328022500                       # Time in different power states
system.mem_ctrls_1.actEnergy                203497140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                108153705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2093319480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5595840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11005129200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5598790800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            505908000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     33343506600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14364445440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      19337625780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            86572940205                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            433.189837                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         186238967500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    711379000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4670222000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  75709704250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  37407597500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    8229277250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  73121707500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    199849887500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        399699775                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  399699775                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4432536                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.987141                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9851808                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4432664                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.222548                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          59430500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.987141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          33001608                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         33001608                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      5145752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5145752                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4515596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4515596                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       9661348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9661348                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      9661348                       # number of overall hits
system.cpu.dcache.overall_hits::total         9661348                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4085859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4085859                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       346805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       346805                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4432664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4432664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4432664                       # number of overall misses
system.cpu.dcache.overall_misses::total       4432664                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  98143818000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  98143818000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5595771000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5595771000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 103739589000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 103739589000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 103739589000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 103739589000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9231611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9231611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     14094012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14094012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     14094012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14094012                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.442594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.442594                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.071324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.071324                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.314507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.314507                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.314507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.314507                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24020.363405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24020.363405                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16135.208547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16135.208547                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23403.440685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23403.440685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23403.440685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23403.440685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3119580                       # number of writebacks
system.cpu.dcache.writebacks::total           3119580                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4085859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4085859                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       346805                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       346805                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4432664                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4432664                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4432664                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4432664                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  94057959000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94057959000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5248966000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5248966000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  99306925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  99306925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  99306925000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  99306925000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.442594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.442594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.071324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.314507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.314507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.314507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.314507                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23020.363405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23020.363405                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15135.208547                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15135.208547                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22403.440685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22403.440685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22403.440685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22403.440685                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3477512                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.949457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            40336249                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3477768                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.598315                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         162552500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.949457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          47291785                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         47291785                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     40336249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40336249                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      40336249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40336249                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     40336249                       # number of overall hits
system.cpu.icache.overall_hits::total        40336249                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3477768                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3477768                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3477768                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3477768                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3477768                       # number of overall misses
system.cpu.icache.overall_misses::total       3477768                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  46092617000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  46092617000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  46092617000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  46092617000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  46092617000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  46092617000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.079376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.079376                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.079376                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.079376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.079376                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.079376                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13253.505409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13253.505409                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13253.505409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13253.505409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13253.505409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13253.505409                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3477512                       # number of writebacks
system.cpu.icache.writebacks::total           3477512                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3477768                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3477768                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3477768                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3477768                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3477768                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3477768                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  42614849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  42614849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  42614849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  42614849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  42614849000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  42614849000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.079376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.079376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.079376                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.079376                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.079376                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.079376                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12253.505409                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12253.505409                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12253.505409                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12253.505409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12253.505409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12253.505409                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    644010                       # number of replacements
system.l2.tags.tagsinuse                  2046.488166                       # Cycle average of tags in use
system.l2.tags.total_refs                    15164012                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    646058                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.471595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4016506000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       48.856472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        171.608578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1826.023116                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.023856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.083793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.891613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999262                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          785                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 253607450                       # Number of tag accesses
system.l2.tags.data_accesses                253607450                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3119580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3119580                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3467322                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3467322                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             333203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                333203                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3465450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3465450                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3470192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3470192                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3465450                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3803395                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7268845                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3465450                       # number of overall hits
system.l2.overall_hits::cpu.data              3803395                       # number of overall hits
system.l2.overall_hits::total                 7268845                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            13602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13602                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         12318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12318                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       615667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          615667                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               12318                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              629269                       # number of demand (read+write) misses
system.l2.demand_misses::total                 641587                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              12318                       # number of overall misses
system.l2.overall_misses::cpu.data             629269                       # number of overall misses
system.l2.overall_misses::total                641587                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1230127000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1230127000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1000760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1000760000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  51489469000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  51489469000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1000760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   52719596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53720356000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1000760000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  52719596000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53720356000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3119580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3119580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3467322                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3467322                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         346805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            346805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3477768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3477768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4085859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4085859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3477768                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4432664                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7910432                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3477768                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4432664                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7910432                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.039221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.039221                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003542                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.150682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150682                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003542                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.141962                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081106                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003542                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.141962                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081106                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90437.215115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90437.215115                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81243.708394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81243.708394                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83632.010486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83632.010486                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81243.708394                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83779.108775                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83730.430947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81243.708394                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83779.108775                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83730.430947                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                33283                       # number of writebacks
system.l2.writebacks::total                     33283                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        13602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13602                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        12318                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12318                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       615667                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       615667                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          12318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         629269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            641587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         12318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        629269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           641587                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1094107000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1094107000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    877580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    877580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  45332799000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  45332799000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    877580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  46426906000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47304486000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    877580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  46426906000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47304486000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.039221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.150682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150682                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.141962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.141962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081106                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80437.215115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80437.215115                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71243.708394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71243.708394                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73632.010486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73632.010486                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71243.708394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73779.108775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73730.430947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71243.708394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73779.108775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73730.430947                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1281090                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       639503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             627985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33283                       # Transaction distribution
system.membus.trans_dist::CleanEvict           606220                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13602                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13602                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        627985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1922677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1922677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5398960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5398960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            641587                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  641587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              641587                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1316258000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1460244250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     15820480                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7910049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10393                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4524                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 199849887500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7563627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3152863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3477512                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1923683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           346805                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          346805                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3477768                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4085859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10433048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13297864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23730912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     55642240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     60417952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              116060192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          644010                       # Total snoops (count)
system.tol2bus.snoopTraffic                    266264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8554442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001744                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041723                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8539524     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14918      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8554442                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11208786000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3477768000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4432664000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
