// Seed: 1569004422
module module_0 (
    input reg id_0,
    input reg id_1,
    input id_2,
    output reg id_3
);
  always @(id_1 or posedge id_2) begin
    id_3 <= id_2;
    if (1) id_3 <= 1;
  end
  assign id_3 = 1;
  logic id_4;
  type_9(
      id_0, 1'b0, id_1
  );
endmodule
