Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_digital_clock_behav xil_defaultlib.tb_digital_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:12]
ERROR: [VRFC 10-718] formal port <rst_n> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:13]
ERROR: [VRFC 10-718] formal port <H_in1> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:14]
ERROR: [VRFC 10-718] formal port <H_in0> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:15]
ERROR: [VRFC 10-718] formal port <M_in1> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:16]
ERROR: [VRFC 10-718] formal port <M_in0> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:17]
ERROR: [VRFC 10-718] formal port <H_out1> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:18]
ERROR: [VRFC 10-718] formal port <H_out0> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:19]
ERROR: [VRFC 10-718] formal port <M_out1> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:20]
ERROR: [VRFC 10-718] formal port <M_out0> does not exist in entity <digital_clock>.  Please compare the definition of block <digital_clock> to its component declaration and its instantion to detect the mismatch. [C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_digital_clock in library work failed.
