#:C19    
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\Dokumente und Einstellungen\TestUser\workspace\BLIF Parser Rapdismith\xdlFileCreated
#Date/Time:
#:T   Sun Jul 27 23:32:24 2014
#------------------------------
	#Reading C:\Dokumente und Einstellungen\TestUser\workspace\BLIF Parser Rapdismith\xdlFileCreated\helloWorld.ncd...
	#Loading device for application Rf_Device from file '6slx45.nph' in environment F:\Xilinix\14.7\ISE_DS\ISE\.
	#   "helloWorld" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
	#Design creation date: 2014.07.27.19.02.01
	#Building chip graphics...
	#Loading speed info...
	#1
select -k comp 'n91_SLICEL'
	#2
unselect -all
	#3
select comp 'n91_SLICEL'
	#comp "n91_SLICEL",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#4
unselect -all
	#5
select comp 'n91_SLICEL'
	#comp "n91_SLICEL",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#6
unselect -all
	#7
select comp 'n91_SLICEL'
	#comp "n91_SLICEL",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#8
post block
	#9
unselect comp 'n91_SLICEL'
	#10
select -k comp 'z0_SLICEL'
	#11
unselect -all
	#12
select comp 'z0_SLICEL'
	#comp "z0_SLICEL",  site "SLICE_X10Y7",  type = SLICEL  (RPM grid X33Y28)
	#13
post block
	#14
unselect comp 'z0_SLICEL'
	#15
select -k comp 'z1_SLICEL'
	#16
unselect -all
	#17
select comp 'z1_SLICEL'
	#comp "z1_SLICEL",  site "SLICE_X10Y9",  type = SLICEL  (RPM grid X33Y36)
	#18
post block
	#19
unselect comp 'z1_SLICEL'
	#20
select -k comp 'z33_SLICEL'
	#21
unselect -all
	#22
select comp 'z33_SLICEL'
	#comp "z33_SLICEL",  site "SLICE_X10Y2",  type = SLICEL  (RPM grid X33Y8)
	#23
post block
	#24
post open
