<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/sipeed_tang_primer_25k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/sipeed_tang_primer_25k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 18 09:44:57 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>197</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>206</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>152</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk1_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>328.272(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk1</td>
<td>100.000(MHz)</td>
<td>143.846(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.524</td>
<td>cnt_delay/outc_10_s0/Q</td>
<td>ctrl0/state_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>0.060</td>
<td>3.352</td>
</tr>
<tr>
<td>2</td>
<td>1.867</td>
<td>cnt_delay/outc_10_s0/Q</td>
<td>ctrl0/state_3_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>0.025</td>
<td>3.044</td>
</tr>
<tr>
<td>3</td>
<td>1.925</td>
<td>cnt_delay/outc_10_s0/Q</td>
<td>ctrl0/state_2_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>0.025</td>
<td>2.986</td>
</tr>
<tr>
<td>4</td>
<td>2.347</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_0_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.009</td>
<td>2.326</td>
</tr>
<tr>
<td>5</td>
<td>2.408</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_0_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>0.009</td>
<td>2.326</td>
</tr>
<tr>
<td>6</td>
<td>2.510</td>
<td>count_index/outc_1_s0/Q</td>
<td>ctrl0/state_1_s1/D</td>
<td>clk1:[F]</td>
<td>clk1:[R]</td>
<td>5.000</td>
<td>0.003</td>
<td>2.422</td>
</tr>
<tr>
<td>7</td>
<td>2.550</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_10_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.028</td>
<td>2.160</td>
</tr>
<tr>
<td>8</td>
<td>2.550</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_7_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.028</td>
<td>2.160</td>
</tr>
<tr>
<td>9</td>
<td>2.550</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_8_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.028</td>
<td>2.160</td>
</tr>
<tr>
<td>10</td>
<td>2.550</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_9_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.028</td>
<td>2.160</td>
</tr>
<tr>
<td>11</td>
<td>2.612</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_10_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.028</td>
<td>2.160</td>
</tr>
<tr>
<td>12</td>
<td>2.612</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_7_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.028</td>
<td>2.160</td>
</tr>
<tr>
<td>13</td>
<td>2.612</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_8_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.028</td>
<td>2.160</td>
</tr>
<tr>
<td>14</td>
<td>2.612</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_9_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.028</td>
<td>2.160</td>
</tr>
<tr>
<td>15</td>
<td>2.661</td>
<td>ctrl0/state_1_s1/Q</td>
<td>count_col/outc_0_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.022</td>
<td>2.105</td>
</tr>
<tr>
<td>16</td>
<td>2.736</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_1_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>1.965</td>
</tr>
<tr>
<td>17</td>
<td>2.736</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_2_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>1.965</td>
</tr>
<tr>
<td>18</td>
<td>2.736</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_3_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>1.965</td>
</tr>
<tr>
<td>19</td>
<td>2.736</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_4_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>1.965</td>
</tr>
<tr>
<td>20</td>
<td>2.736</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_5_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>1.965</td>
</tr>
<tr>
<td>21</td>
<td>2.736</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_6_s0/RESET</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>1.965</td>
</tr>
<tr>
<td>22</td>
<td>2.760</td>
<td>ctrl0/state_0_s0/Q</td>
<td>lsr_led0/s_A_1_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.060</td>
<td>2.044</td>
</tr>
<tr>
<td>23</td>
<td>2.797</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_1_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>1.965</td>
</tr>
<tr>
<td>24</td>
<td>2.797</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_2_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>1.965</td>
</tr>
<tr>
<td>25</td>
<td>2.797</td>
<td>ctrl0/state_1_s1/Q</td>
<td>cnt_delay/outc_3_s0/CE</td>
<td>clk1:[R]</td>
<td>clk1:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>1.965</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.181</td>
<td>count_row/n4_s2/I0</td>
<td>clk1_s1/D</td>
<td>clk1:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.375</td>
<td>0.254</td>
</tr>
<tr>
<td>2</td>
<td>0.241</td>
<td>count_col/outc_5_s0/Q</td>
<td>mem0/MEM_MEM_0_2_s/AD[8]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.024</td>
<td>0.252</td>
</tr>
<tr>
<td>3</td>
<td>0.273</td>
<td>count_index/outc_1_s0/Q</td>
<td>count_index/outc_1_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>4</td>
<td>0.276</td>
<td>count_index/outc_0_s0/Q</td>
<td>count_index/outc_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.279</td>
<td>count_col/outc_0_s0/Q</td>
<td>count_col/outc_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>7</td>
<td>0.299</td>
<td>count_col/outc_0_s0/Q</td>
<td>mem0/MEM_MEM_0_0_s/AD[3]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.024</td>
<td>0.310</td>
</tr>
<tr>
<td>8</td>
<td>0.336</td>
<td>lsr_led0/s_A_9_s0/Q</td>
<td>lsr_led0/s_A_10_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>9</td>
<td>0.336</td>
<td>lsr_led0/s_A_6_s0/Q</td>
<td>lsr_led0/s_A_7_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>10</td>
<td>0.341</td>
<td>count_col/outc_3_s0/Q</td>
<td>mem0/MEM_MEM_0_2_s/AD[6]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.024</td>
<td>0.352</td>
</tr>
<tr>
<td>11</td>
<td>0.351</td>
<td>count_row/outc_0_s0/Q</td>
<td>mem0/MEM_MEM_0_2_s/AD[9]</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.356</td>
</tr>
<tr>
<td>12</td>
<td>0.368</td>
<td>lsr_led0/s_A_7_s0/Q</td>
<td>lsr_led0/s_A_8_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.400</td>
</tr>
<tr>
<td>13</td>
<td>0.368</td>
<td>cnt_delay/outc_0_s0/Q</td>
<td>cnt_delay/outc_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.410</td>
</tr>
<tr>
<td>14</td>
<td>0.370</td>
<td>lsr_led0/s_A_4_s0/Q</td>
<td>lsr_led0/s_A_5_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>15</td>
<td>0.370</td>
<td>lsr_led0/s_A_5_s0/Q</td>
<td>lsr_led0/s_A_6_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>16</td>
<td>0.370</td>
<td>lsr_led0/s_A_8_s0/Q</td>
<td>lsr_led0/s_A_9_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>17</td>
<td>0.371</td>
<td>count_row/outc_0_s0/Q</td>
<td>count_row/outc_0_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.413</td>
</tr>
<tr>
<td>18</td>
<td>0.372</td>
<td>lsr_led0/s_A_3_s0/Q</td>
<td>lsr_led0/s_A_4_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.400</td>
</tr>
<tr>
<td>19</td>
<td>0.374</td>
<td>lsr_led0/s_A_1_s0/Q</td>
<td>lsr_led0/s_A_2_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.400</td>
</tr>
<tr>
<td>20</td>
<td>0.375</td>
<td>ctrl0/state_1_s1/Q</td>
<td>ctrl0/state_2_s0/D</td>
<td>clk1:[R]</td>
<td>clk1:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.402</td>
</tr>
<tr>
<td>21</td>
<td>0.380</td>
<td>ctrl0/state_3_s0/Q</td>
<td>ctrl0/state_1_s1/D</td>
<td>clk1:[R]</td>
<td>clk1:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.403</td>
</tr>
<tr>
<td>22</td>
<td>0.392</td>
<td>count_col/outc_3_s0/Q</td>
<td>count_col/outc_3_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>23</td>
<td>0.392</td>
<td>cnt_delay/outc_3_s0/Q</td>
<td>cnt_delay/outc_3_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>24</td>
<td>0.392</td>
<td>cnt_delay/outc_7_s0/Q</td>
<td>cnt_delay/outc_7_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>25</td>
<td>0.392</td>
<td>cnt_delay/outc_9_s0/Q</td>
<td>cnt_delay/outc_9_s0/D</td>
<td>clk1:[F]</td>
<td>clk1:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.399</td>
<td>3.399</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
<tr>
<td>4</td>
<td>2.576</td>
<td>3.576</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>2.581</td>
<td>3.581</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>2.581</td>
<td>3.581</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>3.132</td>
<td>3.382</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.132</td>
<td>3.382</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.132</td>
<td>3.382</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.132</td>
<td>3.382</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk1</td>
<td>count_row/outc_9_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>cnt_delay/outc_10_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_10_s0/Q</td>
</tr>
<tr>
<td>8.528</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>ctrl0/n15_s30/I3</td>
</tr>
<tr>
<td>9.054</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s30/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>ctrl0/n15_s26/I2</td>
</tr>
<tr>
<td>9.738</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s26/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[3][A]</td>
<td>ctrl0/n15_s24/I0</td>
</tr>
<tr>
<td>10.264</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C33[3][A]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s24/F</td>
</tr>
<tr>
<td>10.570</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>ctrl0/n17_s26/I2</td>
</tr>
<tr>
<td>11.097</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/n17_s26/F</td>
</tr>
<tr>
<td>11.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>12.684</td>
<td>2.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>ctrl0/state_0_s0/CLK</td>
</tr>
<tr>
<td>12.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>ctrl0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.100, 62.640%; route: 0.819, 24.422%; tC2Q: 0.434, 12.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.684, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>cnt_delay/outc_10_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_10_s0/Q</td>
</tr>
<tr>
<td>8.528</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>ctrl0/n15_s30/I3</td>
</tr>
<tr>
<td>9.054</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s30/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>ctrl0/n15_s26/I2</td>
</tr>
<tr>
<td>9.738</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s26/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>ctrl0/n14_s25/I1</td>
</tr>
<tr>
<td>10.259</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s25/F</td>
</tr>
<tr>
<td>10.262</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>ctrl0/n14_s24/I0</td>
</tr>
<tr>
<td>10.788</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">ctrl0/n14_s24/F</td>
</tr>
<tr>
<td>10.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>12.719</td>
<td>2.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>12.655</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>ctrl0/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.095, 68.830%; route: 0.515, 16.920%; tC2Q: 0.434, 14.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.719, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>cnt_delay/outc_10_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_10_s0/Q</td>
</tr>
<tr>
<td>8.528</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>ctrl0/n15_s30/I3</td>
</tr>
<tr>
<td>9.054</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s30/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>ctrl0/n15_s26/I2</td>
</tr>
<tr>
<td>9.738</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s26/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[3][A]</td>
<td>ctrl0/n15_s24/I0</td>
</tr>
<tr>
<td>10.264</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C33[3][A]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s24/F</td>
</tr>
<tr>
<td>10.269</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>ctrl0/n15_s23/I0</td>
</tr>
<tr>
<td>10.730</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s23/F</td>
</tr>
<tr>
<td>10.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>12.719</td>
<td>2.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>12.655</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>ctrl0/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.035, 68.146%; route: 0.517, 17.329%; tC2Q: 0.434, 14.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.719, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>5.042</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.707</td>
<td>2.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>cnt_delay/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.389</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 22.622%; route: 1.417, 60.935%; tC2Q: 0.382, 16.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.707, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>ctrl0/INC_D_s16/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/INC_D_s16/F</td>
</tr>
<tr>
<td>5.042</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.707</td>
<td>2.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>cnt_delay/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.451</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 22.622%; route: 1.417, 60.935%; tC2Q: 0.382, 16.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.707, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_index/outc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.720</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>count_index/outc_1_s0/CLK</td>
</tr>
<tr>
<td>8.162</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_1_s0/Q</td>
</tr>
<tr>
<td>8.757</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>ctrl0/n16_s28/I1</td>
</tr>
<tr>
<td>9.218</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">ctrl0/n16_s28/F</td>
</tr>
<tr>
<td>9.681</td>
<td>0.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/n16_s27/I0</td>
</tr>
<tr>
<td>10.142</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/n16_s27/F</td>
</tr>
<tr>
<td>10.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>12.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>12.652</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 38.080%; route: 1.057, 43.653%; tC2Q: 0.442, 18.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>cnt_delay/outc_10_s0/CLK</td>
</tr>
<tr>
<td>7.427</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.363%; route: 1.251, 57.928%; tC2Q: 0.382, 17.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
<tr>
<td>7.427</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.363%; route: 1.251, 57.928%; tC2Q: 0.382, 17.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
<tr>
<td>7.427</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.363%; route: 1.251, 57.928%; tC2Q: 0.382, 17.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
<tr>
<td>7.427</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.363%; route: 1.251, 57.928%; tC2Q: 0.382, 17.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>ctrl0/INC_D_s16/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/INC_D_s16/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>cnt_delay/outc_10_s0/CLK</td>
</tr>
<tr>
<td>7.488</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>cnt_delay/outc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.363%; route: 1.251, 57.928%; tC2Q: 0.382, 17.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>ctrl0/INC_D_s16/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/INC_D_s16/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
<tr>
<td>7.488</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.363%; route: 1.251, 57.928%; tC2Q: 0.382, 17.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>ctrl0/INC_D_s16/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/INC_D_s16/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
<tr>
<td>7.488</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.363%; route: 1.251, 57.928%; tC2Q: 0.382, 17.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>ctrl0/INC_D_s16/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/INC_D_s16/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
<tr>
<td>7.488</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.363%; route: 1.251, 57.928%; tC2Q: 0.382, 17.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.767</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>ctrl0/w_INC_C_s/I3</td>
</tr>
<tr>
<td>4.229</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/w_INC_C_s/F</td>
</tr>
<tr>
<td>4.821</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.738</td>
<td>2.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>7.482</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>count_col/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 21.912%; route: 1.261, 59.917%; tC2Q: 0.382, 18.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.738, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.735</td>
<td>2.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.417</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 26.781%; route: 1.056, 53.753%; tC2Q: 0.382, 19.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.735</td>
<td>2.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cnt_delay/outc_2_s0/CLK</td>
</tr>
<tr>
<td>7.417</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cnt_delay/outc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 26.781%; route: 1.056, 53.753%; tC2Q: 0.382, 19.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.735</td>
<td>2.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_3_s0/CLK</td>
</tr>
<tr>
<td>7.417</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 26.781%; route: 1.056, 53.753%; tC2Q: 0.382, 19.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.735</td>
<td>2.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>cnt_delay/outc_4_s0/CLK</td>
</tr>
<tr>
<td>7.417</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>cnt_delay/outc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 26.781%; route: 1.056, 53.753%; tC2Q: 0.382, 19.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.735</td>
<td>2.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>cnt_delay/outc_5_s0/CLK</td>
</tr>
<tr>
<td>7.417</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>cnt_delay/outc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 26.781%; route: 1.056, 53.753%; tC2Q: 0.382, 19.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cnt_delay/n31_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n31_s2/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.735</td>
<td>2.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>cnt_delay/outc_6_s0/CLK</td>
</tr>
<tr>
<td>7.417</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>cnt_delay/outc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 26.781%; route: 1.056, 53.753%; tC2Q: 0.382, 19.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.684</td>
<td>2.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>ctrl0/state_0_s0/CLK</td>
</tr>
<tr>
<td>3.067</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">ctrl0/state_0_s0/Q</td>
</tr>
<tr>
<td>3.603</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>ctrl0/SHD_s16/I0</td>
</tr>
<tr>
<td>4.064</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">ctrl0/SHD_s16/F</td>
</tr>
<tr>
<td>4.728</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[2][A]</td>
<td>lsr_led0/s_A_1_s0/CLK</td>
</tr>
<tr>
<td>7.488</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[2][A]</td>
<td>lsr_led0/s_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.684, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 22.569%; route: 1.200, 58.716%; tC2Q: 0.382, 18.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>ctrl0/INC_D_s16/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/INC_D_s16/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.735</td>
<td>2.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/outc_1_s0/CLK</td>
</tr>
<tr>
<td>7.478</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>cnt_delay/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 26.781%; route: 1.056, 53.753%; tC2Q: 0.382, 19.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>ctrl0/INC_D_s16/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/INC_D_s16/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.735</td>
<td>2.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cnt_delay/outc_2_s0/CLK</td>
</tr>
<tr>
<td>7.478</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>cnt_delay/outc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 26.781%; route: 1.056, 53.753%; tC2Q: 0.382, 19.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>2.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>ctrl0/INC_D_s16/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">ctrl0/INC_D_s16/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.735</td>
<td>2.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_3_s0/CLK</td>
</tr>
<tr>
<td>7.478</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 26.781%; route: 1.056, 53.753%; tC2Q: 0.382, 19.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.435</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/n4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>20.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">count_row/n4_s2/I0</td>
</tr>
<tr>
<td>20.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">count_row/n4_s2/F</td>
</tr>
<tr>
<td>20.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">clk1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/CLK</td>
</tr>
<tr>
<td>21.410</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk1_s1</td>
</tr>
<tr>
<td>21.435</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>clk1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 97.638%; route: 0.000, 0.000%; tC2Q: 0.006, 2.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_col/outc_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.290</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>count_col/outc_5_s0/CLK</td>
</tr>
<tr>
<td>6.446</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">count_col/outc_5_s0/Q</td>
</tr>
<tr>
<td>6.542</td>
<td>0.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_2_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
<tr>
<td>6.301</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 38.095%; tC2Q: 0.156, 61.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_index/outc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.286</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>count_index/outc_1_s0/CLK</td>
</tr>
<tr>
<td>6.442</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_1_s0/Q</td>
</tr>
<tr>
<td>6.448</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>count_index/n8_s3/I1</td>
</tr>
<tr>
<td>6.601</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">count_index/n8_s3/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">count_index/outc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.286</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>count_index/outc_1_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>count_index/outc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_index/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.288</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.444</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">count_index/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.453</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>count_index/n9_s2/I0</td>
</tr>
<tr>
<td>6.606</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">count_index/n9_s2/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">count_index/outc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.288</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>count_index/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.330</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>count_index/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.009, 2.830%; tC2Q: 0.156, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.288, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>n15_s2/I0</td>
</tr>
<tr>
<td>1.678</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n15_s2/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>clk_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.450</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.462</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>count_col/n13_s2/I0</td>
</tr>
<tr>
<td>6.615</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">count_col/n13_s2/F</td>
</tr>
<tr>
<td>6.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>count_col/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 47.664%; route: 0.012, 3.738%; tC2Q: 0.156, 48.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_col/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>count_col/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.450</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">count_col/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.270</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.305</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 49.677%; tC2Q: 0.156, 50.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.270, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[2][A]</td>
<td>lsr_led0/s_A_9_s0/CLK</td>
</tr>
<tr>
<td>6.450</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C32[2][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_9_s0/Q</td>
</tr>
<tr>
<td>6.672</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>lsr_led0/s_A_10_s0/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>lsr_led0/s_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 58.730%; tC2Q: 0.156, 41.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.292</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>lsr_led0/s_A_6_s0/CLK</td>
</tr>
<tr>
<td>6.448</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_6_s0/Q</td>
</tr>
<tr>
<td>6.670</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.292</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>lsr_led0/s_A_7_s0/CLK</td>
</tr>
<tr>
<td>6.334</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>lsr_led0/s_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 58.730%; tC2Q: 0.156, 41.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.290</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.446</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">count_col/outc_3_s0/Q</td>
</tr>
<tr>
<td>6.642</td>
<td>0.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_2_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
<tr>
<td>6.301</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 55.682%; tC2Q: 0.156, 44.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.296</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>count_row/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.452</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">count_row/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.652</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">mem0/MEM_MEM_0_2_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
<tr>
<td>6.301</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.200, 56.180%; tC2Q: 0.156, 43.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.292</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>lsr_led0/s_A_7_s0/CLK</td>
</tr>
<tr>
<td>6.450</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_7_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>lsr_led0/s_A_8_s0/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>lsr_led0/s_A_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 60.500%; tC2Q: 0.158, 39.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.274</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>cnt_delay/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.431</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.437</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>cnt_delay/n18_s2/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" background: #97FFFF;">cnt_delay/n18_s2/F</td>
</tr>
<tr>
<td>6.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">cnt_delay/outc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.274</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>cnt_delay/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.316</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>cnt_delay/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 60.488%; route: 0.006, 1.463%; tC2Q: 0.156, 38.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.292</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>lsr_led0/s_A_4_s0/CLK</td>
</tr>
<tr>
<td>6.450</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C32[1][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_4_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.292</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>lsr_led0/s_A_5_s0/CLK</td>
</tr>
<tr>
<td>6.322</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>lsr_led0/s_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 60.500%; tC2Q: 0.158, 39.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.292</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>lsr_led0/s_A_5_s0/CLK</td>
</tr>
<tr>
<td>6.450</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_5_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.292</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>lsr_led0/s_A_6_s0/CLK</td>
</tr>
<tr>
<td>6.322</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>lsr_led0/s_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 60.500%; tC2Q: 0.158, 39.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>lsr_led0/s_A_8_s0/CLK</td>
</tr>
<tr>
<td>6.452</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C32[1][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_8_s0/Q</td>
</tr>
<tr>
<td>6.694</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[2][A]</td>
<td>lsr_led0/s_A_9_s0/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[2][A]</td>
<td>lsr_led0/s_A_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 60.500%; tC2Q: 0.158, 39.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_row/outc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_row/outc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.296</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>count_row/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.452</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">count_row/outc_0_s0/Q</td>
</tr>
<tr>
<td>6.461</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>count_row/n18_s2/I0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" background: #97FFFF;">count_row/n18_s2/F</td>
</tr>
<tr>
<td>6.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">count_row/outc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.296</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>count_row/outc_0_s0/CLK</td>
</tr>
<tr>
<td>6.338</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>count_row/outc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 60.048%; route: 0.009, 2.179%; tC2Q: 0.156, 37.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>lsr_led0/s_A_3_s0/CLK</td>
</tr>
<tr>
<td>6.452</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_3_s0/Q</td>
</tr>
<tr>
<td>6.694</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.292</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>lsr_led0/s_A_4_s0/CLK</td>
</tr>
<tr>
<td>6.322</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>lsr_led0/s_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 60.500%; tC2Q: 0.158, 39.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>lsr_led0/s_A_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lsr_led0/s_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[2][A]</td>
<td>lsr_led0/s_A_1_s0/CLK</td>
</tr>
<tr>
<td>6.456</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C31[2][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_1_s0/Q</td>
</tr>
<tr>
<td>6.698</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">lsr_led0/s_A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>lsr_led0/s_A_2_s0/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>lsr_led0/s_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 60.500%; tC2Q: 0.158, 39.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>1.116</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.260</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>ctrl0/n15_s23/I3</td>
</tr>
<tr>
<td>1.518</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">ctrl0/n15_s23/F</td>
</tr>
<tr>
<td>1.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" font-weight:bold;">ctrl0/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>1.118</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>ctrl0/state_2_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>ctrl0/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.116, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.060%; route: 0.105, 26.119%; tC2Q: 0.144, 35.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.118, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrl0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctrl0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>1.118</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>ctrl0/state_3_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">ctrl0/state_3_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/n16_s27/I1</td>
</tr>
<tr>
<td>1.521</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">ctrl0/n16_s27/F</td>
</tr>
<tr>
<td>1.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">ctrl0/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>1.116</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.141</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>ctrl0/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.118, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 37.965%; route: 0.106, 26.303%; tC2Q: 0.144, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.116, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_col/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.290</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.446</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">count_col/outc_3_s0/Q</td>
</tr>
<tr>
<td>6.452</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>count_col/n10_s/I1</td>
</tr>
<tr>
<td>6.712</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">count_col/n10_s/SUM</td>
</tr>
<tr>
<td>6.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">count_col/outc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.290</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>count_col/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.320</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>count_col/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 61.611%; route: 0.006, 1.422%; tC2Q: 0.156, 36.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.450</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_3_s0/Q</td>
</tr>
<tr>
<td>6.456</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/n15_s/I1</td>
</tr>
<tr>
<td>6.716</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n15_s/SUM</td>
</tr>
<tr>
<td>6.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.294</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_3_s0/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>cnt_delay/outc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 61.611%; route: 0.006, 1.422%; tC2Q: 0.156, 36.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
<tr>
<td>6.454</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_7_s0/Q</td>
</tr>
<tr>
<td>6.460</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td>cnt_delay/n11_s/I1</td>
</tr>
<tr>
<td>6.720</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n11_s/SUM</td>
</tr>
<tr>
<td>6.720</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 61.611%; route: 0.006, 1.422%; tC2Q: 0.156, 36.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
<tr>
<td>6.454</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_9_s0/Q</td>
</tr>
<tr>
<td>6.460</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>cnt_delay/n9_s/I1</td>
</tr>
<tr>
<td>6.720</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">cnt_delay/n9_s/SUM</td>
</tr>
<tr>
<td>6.720</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">cnt_delay/outc_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R17C30[0][B]</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.030</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 61.611%; route: 0.006, 1.422%; tC2Q: 0.156, 36.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.399</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.399</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.699</td>
<td>2.699</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>11.098</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.690</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.690</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.270</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.685</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mem0/MEM_MEM_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>2.685</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/MEM_MEM_0_2_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cnt_delay/outc_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>11.126</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_delay/outc_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cnt_delay/outc_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>11.126</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_delay/outc_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cnt_delay/outc_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>11.126</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_delay/outc_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>count_row/outc_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>7.744</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>count_row/outc_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s1/Q</td>
</tr>
<tr>
<td>11.126</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>count_row/outc_9_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>49</td>
<td>clk1</td>
<td>2.347</td>
<td>2.921</td>
</tr>
<tr>
<td>19</td>
<td>state[0]</td>
<td>2.760</td>
<td>0.729</td>
</tr>
<tr>
<td>18</td>
<td>state[1]</td>
<td>2.347</td>
<td>0.729</td>
</tr>
<tr>
<td>18</td>
<td>state[2]</td>
<td>2.507</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>state[3]</td>
<td>2.748</td>
<td>0.576</td>
</tr>
<tr>
<td>15</td>
<td>index[0]</td>
<td>2.173</td>
<td>0.950</td>
</tr>
<tr>
<td>11</td>
<td>count_row/n31_6</td>
<td>2.874</td>
<td>0.286</td>
</tr>
<tr>
<td>11</td>
<td>w_INC_R</td>
<td>3.103</td>
<td>0.357</td>
</tr>
<tr>
<td>11</td>
<td>cnt_delay/n31_6</td>
<td>2.347</td>
<td>0.689</td>
</tr>
<tr>
<td>11</td>
<td>w_INC_D</td>
<td>2.408</td>
<td>0.689</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C62</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C73</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C58</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C10</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20.0 [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
