<h2 id="HW-SYM2018-01-09Uni-directionalDatawidthadaptermeetingnotes-Date">Date</h2><p><time datetime="2018-01-09" class="date-past">09 Jan 2018</time></p><h2 id="HW-SYM2018-01-09Uni-directionalDatawidthadaptermeetingnotes-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b3704f813eb00692cb18c" href="https://arterisip.atlassian.net/wiki/people/624b3704f813eb00692cb18c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shailendra Aulakh (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></p></li></ul><h2 id="HW-SYM2018-01-09Uni-directionalDatawidthadaptermeetingnotes-Goals">Goals</h2><ul><li>Review microarchitecture for uni-directional data width adapter.</li></ul><h2 id="HW-SYM2018-01-09Uni-directionalDatawidthadaptermeetingnotes-Discussionitems">Discussion items</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Time</th><th class="confluenceTh">Item</th><th class="confluenceTh">Who</th><th class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">60 min</td><td class="confluenceTd">Data width adapter microarchitecture review</td><td class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b3704f813eb00692cb18c" href="https://arterisip.atlassian.net/wiki/people/624b3704f813eb00692cb18c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shailendra Aulakh (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a></td><td class="confluenceTd"><ul><li>Following points were discussed<br/><ol><li>Architecture should support HP = 1 to HP = 0 and vice versa or HS to HP and HP to HS. Should be able to have one architecture with certain logic optimized according to HP conditions for input and output links.</li><li>N (ratio of field widths in chunks i.e. input link width: output link width) could be different for Header and Data fields. And architecture should support this.</li><li>When N (ratio of field width in chunks) varies from field to field in a Link packet definition, error out with a message.</li><li>Explore datapath changes with a Pipeline-based structure (de-packetizer/SIPO) possibly using sym_pipe so as to have one generic structure that doesn’t change a whole lot for when conditions such as HP, or widths change.</li><li>Current control logic won't change much with above changes. Will continue to have counters to count ingress and egress phits, one of the counters counting entire header length.</li><li>The 'last' signal can be used to detect end of the data payload and not necessary to count the entire payload size of phits.</li><li>Currently assuming Endianness is constant in a fabric. Need to Check with Monica.</li><li>Add CDW support section TBD.</li><li>Protection bits. Narrow to wide – Need to consider protection for when packet terminates on an odd data beat, resulting mismatch in the number of data bytes on ingress and egress link. If protection scheme remains constant, then cloning the last byte to the remaining beats of the output phit, might take care of both ECC and Parity schemes.</li></ol></li></ul></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">10. Add VC support.</td></tr></tbody></table></div><h2 id="HW-SYM2018-01-09Uni-directionalDatawidthadaptermeetingnotes-Actionitems">Action items</h2><ul class="inline-task-list" data-inline-tasks-content-id="16166541"><li class="checked" data-inline-task-id="1"><span>Currently assuming Endianness is constant in a fabric. Need to Check with Monica.</span><a class="confluence-userlink user-mention" data-account-id="624b3704f813eb00692cb18c" href="https://arterisip.atlassian.net/wiki/people/624b3704f813eb00692cb18c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shailendra Aulakh (Deactivated)</a></li><li class="checked" data-inline-task-id="16">Explore datapath changes with a pipeline/de-packetizer structure, with possibility of using sym_pipe blocks. <a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a></li><li class="checked" data-inline-task-id="17">Make architectural changes to allow the possibility of HS to HP or vice versa <a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a></li><li class="checked" data-inline-task-id="18">Add CDW support section in microarchitecture document <a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a></li><li data-inline-task-id="19">Add information for protection scheme handling. <a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a></li></ul>