0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/sim/dsp_macro_add_22b.vhd,1739474533,vhdl,,,,dsp_macro_add_22b,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/sim/dsp_macro_simd.vhd,1739474533,vhdl,,,,dsp_macro_simd,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/ila_0/sim/ila_0.vhd,1748315362,vhdl,,,,ila_0,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/sim/input_data_fifo.v,1741615853,verilog,,,,input_data_fifo,,uvm,../../../../dice.ip_user_files/ipstatic,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_pixel_hold_ram/sim/input_pixel_hold_ram.v,1746487464,verilog,,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/sim/input_data_fifo.v,,input_pixel_hold_ram,,uvm,../../../../dice.ip_user_files/ipstatic,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/output_buffer_ram/sim/output_buffer_ram.v,1748316412,verilog,,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_pixel_hold_ram/sim/input_pixel_hold_ram.v,,output_buffer_ram,,uvm,../../../../dice.ip_user_files/ipstatic,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sim/sqrt_cordic.vhd,1739474533,vhdl,,,,sqrt_cordic,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.v,1748450211,verilog,,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/output_buffer_ram/sim/output_buffer_ram.v,,sys_clk_mmcm,,uvm,../../../../dice.ip_user_files/ipstatic,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm_clk_wiz.v,1748450211,verilog,,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.v,,sys_clk_mmcm_clk_wiz,,uvm,../../../../dice.ip_user_files/ipstatic,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/vio_0/sim/vio_0.vhd,1746489361,vhdl,,,,vio_0,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sim_1/new/core_sim.sv,1739474534,systemVerilog,,,,core_sim,,uvm,../../../../dice.ip_user_files/ipstatic,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sim_1/new/rgb_to_ycrcb_sim.vhd,1748439378,vhdl2008,,,,rgb_to_ycrcb_sim,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_acum.vhd,1747871635,vhdl,,,,dsp_acum,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_mac.vhd,1746027360,vhdl,,,,dsp_mac,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_madd.vhd,1748444061,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.vhd,,,dsp_madd,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_msub.vhd,1748458219,vhdl,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd,,,dsp_msub,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_mult.vhd,1748443404,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.vhd,,,dsp_mult,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_presub_mult.vhd,1748460394,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.vhd,,,dsp_presub_mult,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/simd_4x12b_dsp.vhd,1746027360,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/dct1d.vhd,,,simd_4x12b_dsp,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd,1747887082,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/image_statistics_top.vhd,,,gradient_calc,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/image_statistics_top.vhd,1747870653,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd,,,image_statistics_top,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd,1746488448,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/image_statistics_top.vhd,,,laplacian_core,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd,1748457630,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/image_statistics_top.vhd,,,statistics_core,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/dct1d.vhd,1746488527,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd,,,dct1d,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd,1748320574,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/multi_ch_lossy_comp.vhd,,,lossy_compressor,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/multi_ch_lossy_comp.vhd,1746488524,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd,,,multi_ch_lossy_comp,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_divider.vhd,1746488557,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd,,,pixel_divider,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_subsampler.vhd,1748320561,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd,,,pixel_subsampler,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantization_table.vhd,1746488584,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantizer.vhd,,,quantization_table,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantizer.vhd,1746488593,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd,,,quantizer,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/sipo_reg.vhd,1746488603,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/image_statistics_top.vhd;C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd,,,sipo_reg,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/transpose.vhd,1746488613,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd,,,transpose,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/zigzag_encoder.vhd,1746488616,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd,,,zigzag_encoder,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd,1746488714,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.vhd,,,data_delay_reg,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/input_memory.vhd,1748309997,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd,,,input_memory,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/output_memory.vhd,1748317653,vhdl2008,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd,,,output_memory,,,,,,,,
,,,,,,rgb_to_ycrcb,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd,1748452347,vhdl2008,,,,top,,,,,,,,
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/USB Interface/send_recieve_module.sv,1746027360,systemVerilog,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd,C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sim_1/new/core_sim.sv,,send_recieve_module,,uvm,../../../../dice.ip_user_files/ipstatic,,,,,
