Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May 18 15:36:22 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          3           
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.913     -107.237                    326                 1484        0.189        0.000                      0                 1484        4.500        0.000                       0                   752  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin         -4.913     -107.237                    326                 1484        0.189        0.000                      0                 1484        4.500        0.000                       0                   752  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysclk_pin                  
(none)                      sysclk_pin    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :          326  Failing Endpoints,  Worst Slack       -4.913ns,  Total Violation     -107.237ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.913ns  (required time - arrival time)
  Source:                 u_diex/OUTC_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_exmem/OUTB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        14.871ns  (logic 9.052ns (60.871%)  route 5.819ns (39.129%))
  Logic Levels:           30  (CARRY4=21 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.636     5.157    u_diex/CLK_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  u_diex/OUTC_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u_diex/OUTC_reg[2]_replica/Q
                         net (fo=4, routed)           0.667     6.280    u_diex/EXC[2]_repN
    SLICE_X7Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.404 f  u_diex/i___7_carry_i_9/O
                         net (fo=2, routed)           0.160     6.564    u_diex/i___7_carry_i_9_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.688 r  u_diex/i___7_carry_i_1/O
                         net (fo=8, routed)           0.657     7.345    u_diex/OUTC_reg[5]_0[1]
    SLICE_X5Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.469 r  u_diex/i___7_carry_i_7/O
                         net (fo=1, routed)           0.000     7.469    u_alu/OUTB[5]_i_13_0[1]
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.019 r  u_alu/S0_inferred__1/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.019    u_alu/S0_inferred__1/i___7_carry_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.133    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.404 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.677     9.081    u_diex/OUTB_reg[6]_1[1]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.373     9.454 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     9.454    u_diex/OUTB[5]_i_14_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.987 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.987    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.104 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.104    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.261 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          0.663    10.924    u_diex/data6[5]
    SLICE_X4Y3           LUT3 (Prop_lut3_I0_O)        0.332    11.256 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000    11.256    u_diex/OUTB[4]_i_14_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.806 r  u_diex/OUTB_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.806    u_diex/OUTB_reg[4]_i_7_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.920    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.077 r  u_diex/OUTB_reg[4]_i_3/CO[1]
                         net (fo=12, routed)          0.604    12.681    u_diex/data6[4]
    SLICE_X5Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.466 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.466    u_diex/i___211_carry_i_14_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.580    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  u_diex/OUTB_reg[3]_i_3/CO[1]
                         net (fo=12, routed)          0.660    14.397    u_diex/data6[3]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.329    14.726 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    14.726    u_diex/i___211_carry_i_21_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.276 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.276    u_diex/i___211_carry_i_10_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.390 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.390    u_diex/i___211_carry_i_7_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.547 r  u_diex/OUTB_reg[2]_i_3/CO[1]
                         net (fo=12, routed)          0.779    16.327    u_diex/data6[2]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.329    16.656 r  u_diex/i___211_carry_i_13/O
                         net (fo=1, routed)           0.000    16.656    u_diex/i___211_carry_i_13_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.206 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.206    u_diex/i___211_carry_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.320 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.320    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.477 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.666    18.142    u_diex/OUTC_reg[5]_0[0]
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.329    18.471 r  u_diex/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    18.471    u_alu/S0_inferred__1/i___211_carry__0_1[1]
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.004 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.004    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.121 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.121    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.375 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.286    19.661    u_diex/OUTB_reg[6]_1[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.367    20.028 r  u_diex/OUTB[0]_i_1__0/O
                         net (fo=1, routed)           0.000    20.028    u_exmem/POST_ALU_CALC_B[0]
    SLICE_X1Y8           FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.518    14.859    u_exmem/CLK_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  u_exmem/OUTB_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.031    15.115    u_exmem/OUTB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -20.028    
  -------------------------------------------------------------------
                         slack                                 -4.913    

Slack (VIOLATED) :        -3.042ns  (required time - arrival time)
  Source:                 u_diex/OUTC_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_exmem/OUTB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        12.999ns  (logic 7.781ns (59.857%)  route 5.218ns (40.143%))
  Logic Levels:           26  (CARRY4=18 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.636     5.157    u_diex/CLK_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  u_diex/OUTC_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u_diex/OUTC_reg[2]_replica/Q
                         net (fo=4, routed)           0.667     6.280    u_diex/EXC[2]_repN
    SLICE_X7Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.404 f  u_diex/i___7_carry_i_9/O
                         net (fo=2, routed)           0.160     6.564    u_diex/i___7_carry_i_9_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.688 r  u_diex/i___7_carry_i_1/O
                         net (fo=8, routed)           0.657     7.345    u_diex/OUTC_reg[5]_0[1]
    SLICE_X5Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.469 r  u_diex/i___7_carry_i_7/O
                         net (fo=1, routed)           0.000     7.469    u_alu/OUTB[5]_i_13_0[1]
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.019 r  u_alu/S0_inferred__1/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.019    u_alu/S0_inferred__1/i___7_carry_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.133    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.404 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.677     9.081    u_diex/OUTB_reg[6]_1[1]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.373     9.454 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     9.454    u_diex/OUTB[5]_i_14_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.987 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.987    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.104 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.104    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.261 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          0.663    10.924    u_diex/data6[5]
    SLICE_X4Y3           LUT3 (Prop_lut3_I0_O)        0.332    11.256 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000    11.256    u_diex/OUTB[4]_i_14_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.806 r  u_diex/OUTB_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.806    u_diex/OUTB_reg[4]_i_7_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.920    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.077 r  u_diex/OUTB_reg[4]_i_3/CO[1]
                         net (fo=12, routed)          0.604    12.681    u_diex/data6[4]
    SLICE_X5Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.466 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.466    u_diex/i___211_carry_i_14_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.580    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  u_diex/OUTB_reg[3]_i_3/CO[1]
                         net (fo=12, routed)          0.660    14.397    u_diex/data6[3]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.329    14.726 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    14.726    u_diex/i___211_carry_i_21_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.276 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.276    u_diex/i___211_carry_i_10_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.390 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.390    u_diex/i___211_carry_i_7_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.547 r  u_diex/OUTB_reg[2]_i_3/CO[1]
                         net (fo=12, routed)          0.779    16.327    u_diex/data6[2]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.329    16.656 r  u_diex/i___211_carry_i_13/O
                         net (fo=1, routed)           0.000    16.656    u_diex/i___211_carry_i_13_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.206 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.206    u_diex/i___211_carry_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.320 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.320    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.477 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.351    17.828    u_diex/OUTC_reg[5]_0[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.329    18.157 r  u_diex/OUTB[1]_i_1__0/O
                         net (fo=1, routed)           0.000    18.157    u_exmem/POST_ALU_CALC_B[1]
    SLICE_X1Y8           FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.518    14.859    u_exmem/CLK_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  u_exmem/OUTB_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.031    15.115    u_exmem/OUTB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -18.157    
  -------------------------------------------------------------------
                         slack                                 -3.042    

Slack (VIOLATED) :        -1.092ns  (required time - arrival time)
  Source:                 u_diex/OUTC_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_exmem/OUTB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        11.060ns  (logic 6.631ns (59.953%)  route 4.429ns (40.047%))
  Logic Levels:           22  (CARRY4=15 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.636     5.157    u_diex/CLK_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  u_diex/OUTC_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u_diex/OUTC_reg[2]_replica/Q
                         net (fo=4, routed)           0.667     6.280    u_diex/EXC[2]_repN
    SLICE_X7Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.404 f  u_diex/i___7_carry_i_9/O
                         net (fo=2, routed)           0.160     6.564    u_diex/i___7_carry_i_9_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.688 r  u_diex/i___7_carry_i_1/O
                         net (fo=8, routed)           0.657     7.345    u_diex/OUTC_reg[5]_0[1]
    SLICE_X5Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.469 r  u_diex/i___7_carry_i_7/O
                         net (fo=1, routed)           0.000     7.469    u_alu/OUTB[5]_i_13_0[1]
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.019 r  u_alu/S0_inferred__1/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.019    u_alu/S0_inferred__1/i___7_carry_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.133    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.404 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.677     9.081    u_diex/OUTB_reg[6]_1[1]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.373     9.454 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     9.454    u_diex/OUTB[5]_i_14_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.987 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.987    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.104 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.104    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.261 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          0.663    10.924    u_diex/data6[5]
    SLICE_X4Y3           LUT3 (Prop_lut3_I0_O)        0.332    11.256 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000    11.256    u_diex/OUTB[4]_i_14_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.806 r  u_diex/OUTB_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.806    u_diex/OUTB_reg[4]_i_7_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.920    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.077 r  u_diex/OUTB_reg[4]_i_3/CO[1]
                         net (fo=12, routed)          0.604    12.681    u_diex/data6[4]
    SLICE_X5Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.466 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.466    u_diex/i___211_carry_i_14_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.580    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  u_diex/OUTB_reg[3]_i_3/CO[1]
                         net (fo=12, routed)          0.660    14.397    u_diex/data6[3]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.329    14.726 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    14.726    u_diex/i___211_carry_i_21_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.276 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.276    u_diex/i___211_carry_i_10_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.390 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.390    u_diex/i___211_carry_i_7_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.547 r  u_diex/OUTB_reg[2]_i_3/CO[1]
                         net (fo=12, routed)          0.341    15.889    u_diex/data6[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I3_O)        0.329    16.218 r  u_diex/OUTB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.218    u_exmem/POST_ALU_CALC_B[2]
    SLICE_X5Y8           FDRE                                         r  u_exmem/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.516    14.857    u_exmem/CLK_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  u_exmem/OUTB_reg[2]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.031    15.126    u_exmem/OUTB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -16.218    
  -------------------------------------------------------------------
                         slack                                 -1.092    

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 u_exmem/OUTOP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/Dout_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_pin fall@5.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 1.487ns (24.890%)  route 4.487ns (75.110%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.633     5.154    u_exmem/CLK_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  u_exmem/OUTOP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  u_exmem/OUTOP_reg[1]/Q
                         net (fo=27, routed)          0.987     6.598    u_exmem/MEMOP[1]
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=174, routed)         1.418     8.140    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I2_O)        0.124     8.264 r  u_data_memory/Dout[7]_i_28/O
                         net (fo=1, routed)           0.000     8.264    u_data_memory/Dout[7]_i_28_n_0
    SLICE_X5Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     8.481 r  u_data_memory/Dout_reg[7]_i_14/O
                         net (fo=1, routed)           0.000     8.481    u_data_memory/Dout_reg[7]_i_14_n_0
    SLICE_X5Y12          MUXF8 (Prop_muxf8_I1_O)      0.094     8.575 r  u_data_memory/Dout_reg[7]_i_7/O
                         net (fo=1, routed)           1.225     9.800    u_data_memory/Dout_reg[7]_i_7_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.316    10.116 r  u_data_memory/Dout[7]_i_3/O
                         net (fo=1, routed)           0.857    10.973    u_exmem/Dout_reg[7]
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.156    11.129 r  u_exmem/Dout[7]_i_2/O
                         net (fo=1, routed)           0.000    11.129    u_data_memory/D[7]
    SLICE_X10Y12         FDRE                                         r  u_data_memory/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.447     9.788    u_data_memory/CLK_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  u_data_memory/Dout_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X10Y12         FDRE (Setup_fdre_C_D)        0.123    10.136    u_data_memory/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                 -0.993    

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 u_exmem/OUTOP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/mem_reg[8][6]/CE
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_pin fall@5.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 0.828ns (15.028%)  route 4.682ns (84.972%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 9.790 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.634     5.155    u_exmem/CLK_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  u_exmem/OUTOP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  u_exmem/OUTOP_reg[2]/Q
                         net (fo=27, routed)          1.852     7.464    u_exmem/MEMOP[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.588 r  u_exmem/mem[17][7]_i_3/O
                         net (fo=27, routed)          1.109     8.696    u_exmem/mem[17][7]_i_3_n_0
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  u_exmem/mem[0][7]_i_5/O
                         net (fo=16, routed)          1.061     9.881    u_exmem/mem[0][7]_i_5_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.005 r  u_exmem/mem[8][7]_i_1__0/O
                         net (fo=8, routed)           0.660    10.665    u_data_memory/mem_reg[8][0]_0[0]
    SLICE_X11Y9          FDRE                                         r  u_data_memory/mem_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.449     9.790    u_data_memory/CLK_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  u_data_memory/mem_reg[8][6]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.050    
                         clock uncertainty           -0.035    10.015    
    SLICE_X11Y9          FDRE (Setup_fdre_C_CE)      -0.202     9.813    u_data_memory/mem_reg[8][6]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 u_exmem/OUTOP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/Dout_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_pin fall@5.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 1.493ns (25.783%)  route 4.298ns (74.217%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 9.855 - 5.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.633     5.154    u_exmem/CLK_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  u_exmem/OUTOP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  u_exmem/OUTOP_reg[1]/Q
                         net (fo=27, routed)          0.987     6.598    u_exmem/MEMOP[1]
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=174, routed)         1.748     8.469    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  u_data_memory/Dout[2]_i_16/O
                         net (fo=1, routed)           0.000     8.593    u_data_memory/Dout[2]_i_16_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.245     8.838 r  u_data_memory/Dout_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.838    u_data_memory/Dout_reg[2]_i_7_n_0
    SLICE_X3Y18          MUXF8 (Prop_muxf8_I0_O)      0.104     8.942 r  u_data_memory/Dout_reg[2]_i_3/O
                         net (fo=1, routed)           0.955     9.897    u_data_memory/Dout_reg[2]_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.316    10.213 r  u_data_memory/Dout[2]_i_2/O
                         net (fo=1, routed)           0.608    10.821    u_exmem/Dout_reg[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.945 r  u_exmem/Dout[2]_i_1/O
                         net (fo=1, routed)           0.000    10.945    u_data_memory/D[2]
    SLICE_X7Y11          FDRE                                         r  u_data_memory/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.514     9.855    u_data_memory/CLK_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  u_data_memory/Dout_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.128    
                         clock uncertainty           -0.035    10.093    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.035    10.128    u_data_memory/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         10.128    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 u_exmem/OUTOP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/Dout_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_pin fall@5.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.450ns (25.070%)  route 4.334ns (74.930%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 9.855 - 5.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.633     5.154    u_exmem/CLK_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  u_exmem/OUTOP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  u_exmem/OUTOP_reg[1]/Q
                         net (fo=27, routed)          0.987     6.598    u_exmem/MEMOP[1]
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=174, routed)         1.881     8.603    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.727 r  u_data_memory/Dout[4]_i_25/O
                         net (fo=1, routed)           0.000     8.727    u_data_memory/Dout[4]_i_25_n_0
    SLICE_X9Y14          MUXF7 (Prop_muxf7_I0_O)      0.212     8.939 r  u_data_memory/Dout_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     8.939    u_data_memory/Dout_reg[4]_i_12_n_0
    SLICE_X9Y14          MUXF8 (Prop_muxf8_I1_O)      0.094     9.033 r  u_data_memory/Dout_reg[4]_i_5/O
                         net (fo=1, routed)           1.060    10.092    u_data_memory/Dout_reg[4]_i_5_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I3_O)        0.316    10.408 r  u_data_memory/Dout[4]_i_2/O
                         net (fo=1, routed)           0.406    10.814    u_exmem/Dout_reg[4]
    SLICE_X7Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.938 r  u_exmem/Dout[4]_i_1/O
                         net (fo=1, routed)           0.000    10.938    u_data_memory/D[4]
    SLICE_X7Y11          FDRE                                         r  u_data_memory/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.514     9.855    u_data_memory/CLK_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  u_data_memory/Dout_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.128    
                         clock uncertainty           -0.035    10.093    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.032    10.125    u_data_memory/Dout_reg[4]
  -------------------------------------------------------------------
                         required time                         10.125    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                 -0.813    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 u_exmem/OUTOP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/mem_reg[34][1]/CE
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_pin fall@5.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.952ns (17.519%)  route 4.482ns (82.481%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.634     5.155    u_exmem/CLK_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  u_exmem/OUTOP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  u_exmem/OUTOP_reg[2]/Q
                         net (fo=27, routed)          1.852     7.464    u_exmem/MEMOP[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.588 r  u_exmem/mem[17][7]_i_3/O
                         net (fo=27, routed)          1.172     8.759    u_exmem/mem[17][7]_i_3_n_0
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     8.883 r  u_exmem/mem[46][7]_i_2/O
                         net (fo=2, routed)           0.649     9.533    u_exmem/mem[46][7]_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.657 f  u_exmem/mem[34][7]_i_2/O
                         net (fo=1, routed)           0.161     9.818    u_exmem/mem[34][7]_i_2_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I3_O)        0.124     9.942 r  u_exmem/mem[34][7]_i_1/O
                         net (fo=8, routed)           0.648    10.589    u_data_memory/mem_reg[34][7]_0[0]
    SLICE_X12Y14         FDRE                                         r  u_data_memory/mem_reg[34][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.445     9.786    u_data_memory/CLK_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  u_data_memory/mem_reg[34][1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X12Y14         FDRE (Setup_fdre_C_CE)      -0.164     9.847    u_data_memory/mem_reg[34][1]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 u_exmem/OUTOP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/mem_reg[34][3]/CE
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_pin fall@5.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.952ns (17.519%)  route 4.482ns (82.481%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.634     5.155    u_exmem/CLK_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  u_exmem/OUTOP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  u_exmem/OUTOP_reg[2]/Q
                         net (fo=27, routed)          1.852     7.464    u_exmem/MEMOP[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.588 r  u_exmem/mem[17][7]_i_3/O
                         net (fo=27, routed)          1.172     8.759    u_exmem/mem[17][7]_i_3_n_0
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     8.883 r  u_exmem/mem[46][7]_i_2/O
                         net (fo=2, routed)           0.649     9.533    u_exmem/mem[46][7]_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.657 f  u_exmem/mem[34][7]_i_2/O
                         net (fo=1, routed)           0.161     9.818    u_exmem/mem[34][7]_i_2_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I3_O)        0.124     9.942 r  u_exmem/mem[34][7]_i_1/O
                         net (fo=8, routed)           0.648    10.589    u_data_memory/mem_reg[34][7]_0[0]
    SLICE_X12Y14         FDRE                                         r  u_data_memory/mem_reg[34][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.445     9.786    u_data_memory/CLK_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  u_data_memory/mem_reg[34][3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X12Y14         FDRE (Setup_fdre_C_CE)      -0.164     9.847    u_data_memory/mem_reg[34][3]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 u_exmem/OUTOP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/mem_reg[34][5]/CE
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_pin fall@5.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.952ns (17.519%)  route 4.482ns (82.481%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.634     5.155    u_exmem/CLK_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  u_exmem/OUTOP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  u_exmem/OUTOP_reg[2]/Q
                         net (fo=27, routed)          1.852     7.464    u_exmem/MEMOP[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.588 r  u_exmem/mem[17][7]_i_3/O
                         net (fo=27, routed)          1.172     8.759    u_exmem/mem[17][7]_i_3_n_0
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     8.883 r  u_exmem/mem[46][7]_i_2/O
                         net (fo=2, routed)           0.649     9.533    u_exmem/mem[46][7]_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.657 f  u_exmem/mem[34][7]_i_2/O
                         net (fo=1, routed)           0.161     9.818    u_exmem/mem[34][7]_i_2_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I3_O)        0.124     9.942 r  u_exmem/mem[34][7]_i_1/O
                         net (fo=8, routed)           0.648    10.589    u_data_memory/mem_reg[34][7]_0[0]
    SLICE_X12Y14         FDRE                                         r  u_data_memory/mem_reg[34][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.445     9.786    u_data_memory/CLK_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  u_data_memory/mem_reg[34][5]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X12Y14         FDRE (Setup_fdre_C_CE)      -0.164     9.847    u_data_memory/mem_reg[34][5]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                 -0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_pc/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pc/aleasFreeCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_pc/CLK_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  u_pc/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_pc/cnt_reg[6]/Q
                         net (fo=3, routed)           0.131     1.750    u_pc/cnt_reg[6]
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.866     1.993    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[6]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.070     1.561    u_pc/aleasFreeCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_register_file/mem_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/QB_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin fall@5.000ns - sysclk_pin fall@5.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (61.942%)  route 0.130ns (38.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.596     6.479    u_register_file/CLK_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u_register_file/mem_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.167     6.646 r  u_register_file/mem_reg[0][6]/Q
                         net (fo=2, routed)           0.130     6.776    u_memre/QB_reg[7][6]
    SLICE_X4Y1           LUT5 (Prop_lut5_I3_O)        0.045     6.821 r  u_memre/QB[6]_i_1/O
                         net (fo=1, routed)           0.000     6.821    u_register_file/QB_reg[7]_1[6]
    SLICE_X4Y1           FDRE                                         r  u_register_file/QB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.865     6.992    u_register_file/CLK_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  u_register_file/QB_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.514    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.099     6.613    u_register_file/QB_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.821    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_pc/modulo5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pc/modulo5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.594     1.477    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  u_pc/modulo5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_pc/modulo5_reg[0]/Q
                         net (fo=8, routed)           0.142     1.760    u_pc/modulo5_reg[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.048     1.808 r  u_pc/modulo5[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    u_pc/plusOp[4]
    SLICE_X0Y7           FDRE                                         r  u_pc/modulo5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.865     1.992    u_pc/CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_pc/modulo5_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.595    u_pc/modulo5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_pc/modulo5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pc/modulo5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.003%)  route 0.143ns (42.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.594     1.477    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  u_pc/modulo5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_pc/modulo5_reg[0]/Q
                         net (fo=8, routed)           0.143     1.761    u_pc/modulo5_reg[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I1_O)        0.049     1.810 r  u_pc/modulo5[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    u_pc/plusOp[3]
    SLICE_X0Y7           FDRE                                         r  u_pc/modulo5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.865     1.992    u_pc/CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_pc/modulo5_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.107     1.597    u_pc/modulo5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_pc/modulo5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pc/modulo5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.594     1.477    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  u_pc/modulo5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_pc/modulo5_reg[0]/Q
                         net (fo=8, routed)           0.143     1.761    u_pc/modulo5_reg[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  u_pc/modulo5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    u_pc/plusOp[2]
    SLICE_X0Y7           FDRE                                         r  u_pc/modulo5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.865     1.992    u_pc/CLK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_pc/modulo5_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.092     1.582    u_pc/modulo5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_register_file/mem_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/QB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin fall@5.000ns - sysclk_pin fall@5.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.164%)  route 0.168ns (46.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.596     6.479    u_register_file/CLK_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  u_register_file/mem_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.146     6.625 r  u_register_file/mem_reg[0][4]/Q
                         net (fo=2, routed)           0.168     6.793    u_memre/QB_reg[7][4]
    SLICE_X4Y1           LUT5 (Prop_lut5_I3_O)        0.045     6.838 r  u_memre/QB[4]_i_1/O
                         net (fo=1, routed)           0.000     6.838    u_register_file/QB_reg[7]_1[4]
    SLICE_X4Y1           FDRE                                         r  u_register_file/QB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.865     6.992    u_register_file/CLK_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  u_register_file/QB_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.514    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.099     6.613    u_register_file/QB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.838    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_pc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pc/aleasFreeCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.846%)  route 0.173ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  u_pc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_pc/cnt_reg[1]/Q
                         net (fo=3, routed)           0.173     1.793    u_pc/cnt_reg[1]
    SLICE_X3Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.866     1.993    u_pc/CLK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.072     1.566    u_pc/aleasFreeCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_diex/OUTA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_exmem/OUTA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_diex/CLK_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  u_diex/OUTA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  u_diex/OUTA_reg[4]/Q
                         net (fo=1, routed)           0.135     1.777    u_exmem/EXA[4]
    SLICE_X3Y6           FDRE                                         r  u_exmem/OUTA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.866     1.993    u_exmem/CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  u_exmem/OUTA_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.059     1.550    u_exmem/OUTA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_pc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pc/aleasFreeCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.292%)  route 0.170ns (54.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  u_pc/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_pc/cnt_reg[2]/Q
                         net (fo=2, routed)           0.170     1.789    u_pc/cnt_reg[2]
    SLICE_X2Y5           FDRE                                         r  u_pc/aleasFreeCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.866     1.993    u_pc/CLK_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  u_pc/aleasFreeCnt_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.059     1.553    u_pc/aleasFreeCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_register_file/mem_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/QB_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin fall@5.000ns - sysclk_pin fall@5.000ns)
  Data Path Delay:        0.360ns  (logic 0.191ns (53.108%)  route 0.169ns (46.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.594     6.477    u_register_file/CLK_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  u_register_file/mem_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.146     6.623 r  u_register_file/mem_reg[0][1]/Q
                         net (fo=2, routed)           0.169     6.792    u_memre/QB_reg[7][1]
    SLICE_X4Y1           LUT5 (Prop_lut5_I3_O)        0.045     6.837 r  u_memre/QB[1]_i_1/O
                         net (fo=1, routed)           0.000     6.837    u_register_file/QB_reg[7]_1[1]
    SLICE_X4Y1           FDRE                                         r  u_register_file/QB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.865     6.992    u_register_file/CLK_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  u_register_file/QB_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.493    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.098     6.591    u_register_file/QB_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.837    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    u_data_memory/Dout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    u_data_memory/Dout_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y11    u_data_memory/Dout_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y11    u_data_memory/Dout_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y11    u_data_memory/Dout_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y11    u_data_memory/Dout_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y12   u_data_memory/Dout_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y12   u_data_memory/Dout_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y11   u_data_memory/mem_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    u_data_memory/Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    u_data_memory/Dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    u_data_memory/Dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    u_data_memory/Dout_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    u_data_memory/Dout_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    u_data_memory/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    u_data_memory/Dout_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    u_data_memory/Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    u_data_memory/Dout_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 3.986ns (57.140%)  route 2.990ns (42.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.638     5.159    u_pc/CLK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  u_pc/aleasFreeCnt_reg[1]/Q
                         net (fo=18, routed)          2.990     8.605    PC_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.135 r  PC_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.135    PC_out[1]
    E19                                                               r  PC_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.400ns  (logic 3.965ns (61.945%)  route 2.436ns (38.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.639     5.160    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  u_pc/aleasFreeCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_pc/aleasFreeCnt_reg[4]/Q
                         net (fo=21, routed)          2.436     8.052    PC_out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.560 r  PC_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.560    PC_out[4]
    W18                                                               r  PC_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 4.019ns (62.825%)  route 2.378ns (37.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.638     5.159    u_pc/CLK_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  u_pc/aleasFreeCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  u_pc/aleasFreeCnt_reg[2]/Q
                         net (fo=18, routed)          2.378     8.055    PC_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.556 r  PC_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.556    PC_out[2]
    U19                                                               r  PC_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.321ns  (logic 3.965ns (62.724%)  route 2.356ns (37.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.638     5.159    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  u_pc/aleasFreeCnt_reg[3]/Q
                         net (fo=22, routed)          2.356     7.972    PC_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.481 r  PC_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.481    PC_out[3]
    V19                                                               r  PC_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 3.970ns (66.174%)  route 2.030ns (33.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.639     5.160    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  u_pc/aleasFreeCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_pc/aleasFreeCnt_reg[5]/Q
                         net (fo=21, routed)          2.030     7.646    PC_out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.160 r  PC_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.160    PC_out[5]
    U15                                                               r  PC_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.982ns  (logic 3.957ns (66.141%)  route 2.026ns (33.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.638     5.159    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  u_pc/aleasFreeCnt_reg[7]/Q
                         net (fo=21, routed)          2.026     7.641    PC_out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.141 r  PC_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.141    PC_out[7]
    V14                                                               r  PC_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 3.962ns (66.252%)  route 2.018ns (33.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.638     5.159    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  u_pc/aleasFreeCnt_reg[6]/Q
                         net (fo=21, routed)          2.018     7.634    PC_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.140 r  PC_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.140    PC_out[6]
    U14                                                               r  PC_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.550ns  (logic 3.961ns (71.365%)  route 1.589ns (28.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.638     5.159    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  u_pc/aleasFreeCnt_reg[0]/Q
                         net (fo=18, routed)          1.589     7.205    PC_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.709 r  PC_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.709    PC_out[0]
    U16                                                               r  PC_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.347ns (79.739%)  route 0.342ns (20.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_pc/aleasFreeCnt_reg[0]/Q
                         net (fo=18, routed)          0.342     1.961    PC_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.167 r  PC_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.167    PC_out[0]
    U16                                                               r  PC_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.348ns (72.505%)  route 0.511ns (27.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_pc/aleasFreeCnt_reg[6]/Q
                         net (fo=21, routed)          0.511     2.130    PC_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.338 r  PC_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.338    PC_out[6]
    U14                                                               r  PC_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.343ns (72.143%)  route 0.519ns (27.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_pc/aleasFreeCnt_reg[7]/Q
                         net (fo=21, routed)          0.519     2.138    PC_out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.339 r  PC_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.339    PC_out[7]
    V14                                                               r  PC_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.357ns (72.152%)  route 0.524ns (27.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.596     1.479    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  u_pc/aleasFreeCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u_pc/aleasFreeCnt_reg[5]/Q
                         net (fo=21, routed)          0.524     2.144    PC_out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.359 r  PC_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.359    PC_out[5]
    U15                                                               r  PC_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.366ns (68.297%)  route 0.634ns (31.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_pc/CLK_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  u_pc/aleasFreeCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  u_pc/aleasFreeCnt_reg[2]/Q
                         net (fo=18, routed)          0.634     2.276    PC_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.478 r  PC_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.478    PC_out[2]
    U19                                                               r  PC_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.351ns (66.705%)  route 0.674ns (33.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_pc/aleasFreeCnt_reg[3]/Q
                         net (fo=22, routed)          0.674     2.294    PC_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.504 r  PC_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.504    PC_out[3]
    V19                                                               r  PC_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.351ns (65.590%)  route 0.709ns (34.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.596     1.479    u_pc/CLK_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  u_pc/aleasFreeCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u_pc/aleasFreeCnt_reg[4]/Q
                         net (fo=21, routed)          0.709     2.329    PC_out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.538 r  PC_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.538    PC_out[4]
    W18                                                               r  PC_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/aleasFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.372ns (59.473%)  route 0.935ns (40.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.595     1.478    u_pc/CLK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  u_pc/aleasFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_pc/aleasFreeCnt_reg[1]/Q
                         net (fo=18, routed)          0.935     2.554    PC_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.784 r  PC_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.784    PC_out[1]
    E19                                                               r  PC_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysclk_pin

Max Delay           664 Endpoints
Min Delay           664 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_register_file/QA_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.455ns  (logic 1.575ns (24.403%)  route 4.880ns (75.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.810     6.455    u_register_file/SR[0]
    SLICE_X11Y4          FDRE                                         r  u_register_file/QA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.451     9.792    u_register_file/CLK_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  u_register_file/QA_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_register_file/QA_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.455ns  (logic 1.575ns (24.403%)  route 4.880ns (75.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.810     6.455    u_register_file/SR[0]
    SLICE_X11Y4          FDRE                                         r  u_register_file/QA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.451     9.792    u_register_file/CLK_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  u_register_file/QA_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_register_file/QB_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.455ns  (logic 1.575ns (24.403%)  route 4.880ns (75.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.810     6.455    u_register_file/SR[0]
    SLICE_X11Y4          FDRE                                         r  u_register_file/QB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.451     9.792    u_register_file/CLK_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  u_register_file/QB_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[10][1]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.575ns (24.462%)  route 4.864ns (75.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.794     6.440    u_data_memory/SR[0]
    SLICE_X15Y10         FDRE                                         r  u_data_memory/mem_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.448     9.789    u_data_memory/CLK_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  u_data_memory/mem_reg[10][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[10][3]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.575ns (24.462%)  route 4.864ns (75.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.794     6.440    u_data_memory/SR[0]
    SLICE_X15Y10         FDRE                                         r  u_data_memory/mem_reg[10][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.448     9.789    u_data_memory/CLK_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  u_data_memory/mem_reg[10][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[10][4]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.575ns (24.462%)  route 4.864ns (75.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.794     6.440    u_data_memory/SR[0]
    SLICE_X15Y10         FDRE                                         r  u_data_memory/mem_reg[10][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.448     9.789    u_data_memory/CLK_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  u_data_memory/mem_reg[10][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[10][7]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.575ns (24.462%)  route 4.864ns (75.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.794     6.440    u_data_memory/SR[0]
    SLICE_X15Y10         FDRE                                         r  u_data_memory/mem_reg[10][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.448     9.789    u_data_memory/CLK_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  u_data_memory/mem_reg[10][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[6][4]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.575ns (24.462%)  route 4.864ns (75.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.794     6.440    u_data_memory/SR[0]
    SLICE_X14Y10         FDRE                                         r  u_data_memory/mem_reg[6][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.448     9.789    u_data_memory/CLK_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  u_data_memory/mem_reg[6][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_register_file/mem_reg[10][0]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 1.575ns (24.493%)  route 4.856ns (75.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.786     6.431    u_register_file/SR[0]
    SLICE_X12Y3          FDRE                                         r  u_register_file/mem_reg[10][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.450     9.791    u_register_file/CLK_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  u_register_file/mem_reg[10][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_register_file/mem_reg[10][1]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 1.575ns (24.493%)  route 4.856ns (75.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.521    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         3.786     6.431    u_register_file/SR[0]
    SLICE_X12Y3          FDRE                                         r  u_register_file/mem_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         1.450     9.791    u_register_file/CLK_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  u_register_file/mem_reg[10][1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[50][6]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.264ns (30.338%)  route 0.607ns (69.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.200     0.871    u_data_memory/SR[0]
    SLICE_X1Y15          FDRE                                         r  u_data_memory/mem_reg[50][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.860     6.987    u_data_memory/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  u_data_memory/mem_reg[50][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[49][0]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.264ns (30.120%)  route 0.613ns (69.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.206     0.878    u_data_memory/SR[0]
    SLICE_X2Y16          FDRE                                         r  u_data_memory/mem_reg[49][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.859     6.986    u_data_memory/CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_data_memory/mem_reg[49][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[49][2]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.264ns (30.120%)  route 0.613ns (69.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.206     0.878    u_data_memory/SR[0]
    SLICE_X2Y16          FDRE                                         r  u_data_memory/mem_reg[49][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.859     6.986    u_data_memory/CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_data_memory/mem_reg[49][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[49][5]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.264ns (30.120%)  route 0.613ns (69.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.206     0.878    u_data_memory/SR[0]
    SLICE_X2Y16          FDRE                                         r  u_data_memory/mem_reg[49][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.859     6.986    u_data_memory/CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_data_memory/mem_reg[49][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[49][6]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.264ns (30.120%)  route 0.613ns (69.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.206     0.878    u_data_memory/SR[0]
    SLICE_X2Y16          FDRE                                         r  u_data_memory/mem_reg[49][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.859     6.986    u_data_memory/CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  u_data_memory/mem_reg[49][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[60][0]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.264ns (30.120%)  route 0.613ns (69.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.206     0.878    u_data_memory/SR[0]
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.859     6.986    u_data_memory/CLK_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[60][1]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.264ns (30.120%)  route 0.613ns (69.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.206     0.878    u_data_memory/SR[0]
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.859     6.986    u_data_memory/CLK_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[60][2]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.264ns (30.120%)  route 0.613ns (69.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.206     0.878    u_data_memory/SR[0]
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.859     6.986    u_data_memory/CLK_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[60][5]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.264ns (30.120%)  route 0.613ns (69.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.206     0.878    u_data_memory/SR[0]
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.859     6.986    u_data_memory/CLK_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            u_data_memory/mem_reg[60][6]/R
                            (falling edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.264ns (30.120%)  route 0.613ns (69.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    u_data_memory/RST_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  u_data_memory/mem[0][7]_i_1__0/O
                         net (fo=664, routed)         0.206     0.878    u_data_memory/SR[0]
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=751, routed)         0.859     6.986    u_data_memory/CLK_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  u_data_memory/mem_reg[60][6]/C  (IS_INVERTED)





