#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x144705020 .scope module, "testbench" "testbench" 2 329;
 .timescale 0 0;
v0x14471b1c0_0 .var "clock", 0 0;
S_0x144705230 .scope module, "cpu" "CPU" 2 337, 2 250 0, S_0x144705020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
P_0x1447053a0 .param/l "BEQ" 0 2 253, C4<000100>;
P_0x1447053e0 .param/l "J" 0 2 254, C4<000010>;
P_0x144705420 .param/l "LW" 0 2 251, C4<100011>;
P_0x144705460 .param/l "SW" 0 2 252, C4<101011>;
L_0x1380680e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x14471a4f0_0 .net "ALUOp", 1 0, L_0x1380680e8;  1 drivers
L_0x138068328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14471a5e0_0 .net "ALUSrcA", 0 0, L_0x138068328;  1 drivers
L_0x138068370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x14471a670_0 .net "ALUSrcB", 1 0, L_0x138068370;  1 drivers
v0x14471a700_0 .var "CPUState", 1 0;
L_0x138068010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14471a790_0 .net "IRWrite", 0 0, L_0x138068010;  1 drivers
L_0x138068208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14471a860_0 .net "IorD", 0 0, L_0x138068208;  1 drivers
L_0x138068058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14471a8f0_0 .net "Mem2Reg", 0 0, L_0x138068058;  1 drivers
L_0x138068178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14471a9a0_0 .net "MemRead", 0 0, L_0x138068178;  1 drivers
L_0x1380681c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14471aa50_0 .net "MemWrite", 0 0, L_0x1380681c0;  1 drivers
L_0x1380680a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14471ab80_0 .net "MemoryOp", 0 0, L_0x1380680a0;  1 drivers
L_0x1380683b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14471ac10_0 .net "PCSource", 1 0, L_0x1380683b8;  1 drivers
L_0x138068298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14471aca0_0 .net "PCWrite", 0 0, L_0x138068298;  1 drivers
L_0x1380682e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14471ad30_0 .net "PCWriteCond", 0 0, L_0x1380682e0;  1 drivers
L_0x138068130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14471ade0_0 .net "RegDst", 0 0, L_0x138068130;  1 drivers
L_0x138068250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14471ae90_0 .net "RegWrite", 0 0, L_0x138068250;  1 drivers
v0x14471af60_0 .net "clock", 0 0, v0x14471b1c0_0;  1 drivers
v0x14471b030_0 .net "opcode", 5 0, L_0x14471b720;  1 drivers
S_0x144705580 .scope module, "MIPSDP" "Datapath" 2 285, 2 137 0, S_0x144705230;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "RegDst";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "IorD";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "IRWrite";
    .port_info 8 /INPUT 1 "PCWrite";
    .port_info 9 /INPUT 1 "PCWriteCond";
    .port_info 10 /INPUT 1 "ALUSrcA";
    .port_info 11 /INPUT 2 "ALUSrcB";
    .port_info 12 /INPUT 2 "PCSource";
    .port_info 13 /OUTPUT 6 "opcode";
    .port_info 14 /INPUT 1 "clock";
L_0x14471b8a0 .functor BUFT 32, v0x144718ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x14471ba50 .functor BUFT 32, L_0x138068448, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14471c9d0 .functor BUFT 5, L_0x14471b910, C4<00000>, C4<00000>, C4<00000>;
L_0x14471cac0 .functor BUFT 32, v0x144718310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14471cbb0 .functor BUFT 32, v0x144718ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x144717f40_0 .net "A", 31 0, v0x144717820_0;  1 drivers
v0x144718010_0 .net "ALUAin", 31 0, L_0x14471cbb0;  1 drivers
v0x1447180a0_0 .net "ALUBin", 31 0, v0x1447163c0_0;  1 drivers
v0x144718170_0 .net "ALUCtl", 3 0, v0x144717270_0;  1 drivers
v0x144718240_0 .net "ALUOp", 1 0, L_0x1380680e8;  alias, 1 drivers
v0x144718310_0 .var "ALUOut", 31 0;
v0x1447183a0_0 .net "ALUResultOut", 31 0, v0x144715ea0_0;  1 drivers
v0x144718470_0 .net "ALUSrcA", 0 0, L_0x138068328;  alias, 1 drivers
v0x144718500_0 .net "ALUSrcB", 1 0, L_0x138068370;  alias, 1 drivers
v0x144718630_0 .net "B", 31 0, v0x1447178e0_0;  1 drivers
v0x1447186c0_0 .var "DatapathState", 1 0;
v0x144718760_0 .var "IR", 31 0;
v0x144718810_0 .net "IRWrite", 0 0, L_0x138068010;  alias, 1 drivers
v0x1447188b0_0 .net "IorD", 0 0, L_0x138068208;  alias, 1 drivers
v0x144718950_0 .net "JumpAddr", 31 0, L_0x14471c400;  1 drivers
v0x1447189f0_0 .var "MDR", 31 0;
v0x144718a90_0 .net "MemOut", 31 0, L_0x14471ba50;  1 drivers
v0x144718c40_0 .net "MemRead", 0 0, L_0x138068178;  alias, 1 drivers
v0x144718ce0_0 .net "MemWrite", 0 0, L_0x1380681c0;  alias, 1 drivers
v0x144718d80 .array "Memory", 1023 0, 31 0;
v0x144718e20_0 .net "MemtoReg", 0 0, L_0x138068058;  alias, 1 drivers
v0x144718ec0_0 .var "PC", 31 0;
v0x144718f70_0 .net "PCOffset", 31 0, L_0x14471c1e0;  1 drivers
v0x144719030_0 .net "PCSource", 1 0, L_0x1380683b8;  alias, 1 drivers
v0x1447190c0_0 .net "PCValue", 31 0, v0x144716e90_0;  1 drivers
v0x144719150_0 .net "PCWrite", 0 0, L_0x138068298;  alias, 1 drivers
v0x1447191e0_0 .net "PCWriteCond", 0 0, L_0x1380682e0;  alias, 1 drivers
v0x144719270_0 .net "RegDst", 0 0, L_0x138068130;  alias, 1 drivers
v0x144719300_0 .net "RegWrite", 0 0, L_0x138068250;  alias, 1 drivers
v0x144719390_0 .net "SignExtendOffset", 31 0, L_0x14471bc00;  1 drivers
v0x144719440_0 .net "Writedata", 31 0, L_0x14471cac0;  1 drivers
v0x1447194f0_0 .net "Writereg", 4 0, L_0x14471c9d0;  1 drivers
o0x1380300d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1447195a0_0 .net "Zero", 0 0, o0x1380300d0;  0 drivers
v0x144718b40_0 .net *"_ivl_0", 31 0, L_0x14471b450;  1 drivers
v0x144719830_0 .net/2u *"_ivl_10", 31 0, L_0x138068448;  1 drivers
v0x1447198c0_0 .net *"_ivl_17", 4 0, L_0x14471b800;  1 drivers
v0x144719950_0 .net *"_ivl_19", 4 0, L_0x14471b910;  1 drivers
v0x1447199f0_0 .net *"_ivl_2", 31 0, L_0x14471b8a0;  1 drivers
v0x144719aa0_0 .net *"_ivl_25", 0 0, L_0x14471b9b0;  1 drivers
v0x144719b50_0 .net *"_ivl_26", 15 0, L_0x14471bad0;  1 drivers
v0x144719c00_0 .net *"_ivl_29", 15 0, L_0x14471bcc0;  1 drivers
v0x144719cb0_0 .net *"_ivl_34", 29 0, L_0x14471c040;  1 drivers
L_0x138068490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x144719d60_0 .net *"_ivl_36", 1 0, L_0x138068490;  1 drivers
v0x144719e10_0 .net *"_ivl_4", 31 0, L_0x14471b590;  1 drivers
v0x144719ec0_0 .net *"_ivl_41", 3 0, L_0x14471c2c0;  1 drivers
v0x144719f70_0 .net *"_ivl_43", 25 0, L_0x14471c360;  1 drivers
L_0x1380684d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14471a020_0 .net/2u *"_ivl_44", 1 0, L_0x1380684d8;  1 drivers
v0x14471a0d0_0 .net *"_ivl_6", 29 0, L_0x14471b4f0;  1 drivers
L_0x138068400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14471a180_0 .net *"_ivl_8", 1 0, L_0x138068400;  1 drivers
v0x14471a230_0 .net "clock", 0 0, v0x14471b1c0_0;  alias, 1 drivers
v0x14471a2e0_0 .net "opcode", 5 0, L_0x14471b720;  alias, 1 drivers
L_0x14471b450 .array/port v0x144718d80, L_0x14471b590;
L_0x14471b4f0 .part L_0x14471b8a0, 2, 30;
L_0x14471b590 .concat [ 30 2 0 0], L_0x14471b4f0, L_0x138068400;
L_0x14471b720 .part v0x144718760_0, 26, 6;
L_0x14471b800 .part v0x144718760_0, 11, 5;
L_0x14471b910 .part v0x144718760_0, 16, 5;
L_0x14471b9b0 .part v0x144718760_0, 15, 1;
LS_0x14471bad0_0_0 .concat [ 1 1 1 1], L_0x14471b9b0, L_0x14471b9b0, L_0x14471b9b0, L_0x14471b9b0;
LS_0x14471bad0_0_4 .concat [ 1 1 1 1], L_0x14471b9b0, L_0x14471b9b0, L_0x14471b9b0, L_0x14471b9b0;
LS_0x14471bad0_0_8 .concat [ 1 1 1 1], L_0x14471b9b0, L_0x14471b9b0, L_0x14471b9b0, L_0x14471b9b0;
LS_0x14471bad0_0_12 .concat [ 1 1 1 1], L_0x14471b9b0, L_0x14471b9b0, L_0x14471b9b0, L_0x14471b9b0;
L_0x14471bad0 .concat [ 4 4 4 4], LS_0x14471bad0_0_0, LS_0x14471bad0_0_4, LS_0x14471bad0_0_8, LS_0x14471bad0_0_12;
L_0x14471bcc0 .part v0x144718760_0, 0, 16;
L_0x14471bc00 .concat [ 16 16 0 0], L_0x14471bcc0, L_0x14471bad0;
L_0x14471c040 .part L_0x14471bc00, 0, 30;
L_0x14471c1e0 .concat [ 2 30 0 0], L_0x138068490, L_0x14471c040;
L_0x14471c2c0 .part v0x144718ec0_0, 28, 4;
L_0x14471c360 .part v0x144718760_0, 0, 26;
L_0x14471c400 .concat [ 2 26 4 0], L_0x1380684d8, L_0x14471c360, L_0x14471c2c0;
L_0x14471c620 .part v0x144718760_0, 0, 6;
L_0x14471c6c0 .part v0x144718760_0, 21, 5;
L_0x14471c8f0 .part v0x144718760_0, 16, 5;
S_0x144705940 .scope module, "ALU" "MIPSALU" 2 208, 2 79 0, S_0x144705580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCtl";
    .port_info 1 /INPUT 32 "ALUAin";
    .port_info 2 /INPUT 32 "ALUBin";
    .port_info 3 /OUTPUT 32 "ALUResultOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x144705c70_0 .net "ALUAin", 31 0, L_0x14471cbb0;  alias, 1 drivers
v0x144715d30_0 .net "ALUBin", 31 0, v0x1447163c0_0;  alias, 1 drivers
v0x144715de0_0 .net "ALUCtl", 3 0, v0x144717270_0;  alias, 1 drivers
v0x144715ea0_0 .var "ALUResultOut", 31 0;
v0x144715f50_0 .net "Zero", 0 0, o0x1380300d0;  alias, 0 drivers
E_0x144705bc0 .event edge, v0x144715de0_0, v0x144705c70_0, v0x144715d30_0, v0x144715ea0_0;
E_0x144705c20 .event edge, v0x144715de0_0, v0x144705c70_0, v0x144715d30_0;
S_0x1447160b0 .scope module, "ALUBinput" "Mult4to1" 2 203, 2 51 0, S_0x144705580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "B";
    .port_info 1 /INPUT 32 "constant4";
    .port_info 2 /INPUT 32 "SignExtendOffset";
    .port_info 3 /INPUT 32 "PCOffset";
    .port_info 4 /INPUT 2 "ALUSrcB";
    .port_info 5 /OUTPUT 32 "ALUBin";
v0x1447163c0_0 .var "ALUBin", 31 0;
v0x144716480_0 .net "ALUSrcB", 1 0, L_0x138068370;  alias, 1 drivers
v0x144716520_0 .net "B", 31 0, v0x1447178e0_0;  alias, 1 drivers
v0x1447165e0_0 .net "PCOffset", 31 0, L_0x14471c1e0;  alias, 1 drivers
v0x144716690_0 .net "SignExtendOffset", 31 0, L_0x14471bc00;  alias, 1 drivers
L_0x138068520 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x144716780_0 .net "constant4", 31 0, L_0x138068520;  1 drivers
E_0x144716300/0 .event edge, v0x144716480_0, v0x144716520_0, v0x144716780_0, v0x144716690_0;
E_0x144716300/1 .event edge, v0x1447165e0_0, v0x144715d30_0;
E_0x144716300 .event/or E_0x144716300/0, E_0x144716300/1;
E_0x144716360/0 .event edge, v0x144716520_0, v0x144716780_0, v0x144716690_0, v0x1447165e0_0;
E_0x144716360/1 .event edge, v0x144716480_0;
E_0x144716360 .event/or E_0x144716360/0, E_0x144716360/1;
S_0x1447168c0 .scope module, "PCdatasrc" "Mult3to1" 2 197, 2 25 0, S_0x144705580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResultOut";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 32 "JumpAddr";
    .port_info 3 /INPUT 2 "PCSource";
    .port_info 4 /OUTPUT 32 "PCValue";
v0x144716bb0_0 .net "ALUOut", 31 0, v0x144718310_0;  1 drivers
v0x144716c70_0 .net "ALUResultOut", 31 0, v0x144715ea0_0;  alias, 1 drivers
v0x144716d30_0 .net "JumpAddr", 31 0, L_0x14471c400;  alias, 1 drivers
v0x144716de0_0 .net "PCSource", 1 0, L_0x1380683b8;  alias, 1 drivers
v0x144716e90_0 .var "PCValue", 31 0;
E_0x144716b00/0 .event edge, v0x144716de0_0, v0x144715ea0_0, v0x144716bb0_0, v0x144716d30_0;
E_0x144716b00/1 .event edge, v0x144716e90_0;
E_0x144716b00 .event/or E_0x144716b00/0, E_0x144716b00/1;
E_0x144716b60 .event edge, v0x144715ea0_0, v0x144716bb0_0, v0x144716d30_0, v0x144716de0_0;
S_0x144717000 .scope module, "alucontroller" "ALUControl" 2 192, 2 1 0, S_0x144705580;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 4 "ALUCtl";
v0x144717270_0 .var "ALUCtl", 3 0;
v0x144717340_0 .net "ALUOp", 1 0, L_0x1380680e8;  alias, 1 drivers
v0x1447173e0_0 .net "Funct", 5 0, L_0x14471c620;  1 drivers
E_0x144705b10 .event edge, v0x144717340_0, v0x144715de0_0;
E_0x144717230 .event edge, v0x144717340_0, v0x1447173e0_0;
S_0x1447174f0 .scope module, "regs" "registerfile" 2 215, 2 106 0, S_0x144705580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "Writereg";
    .port_info 3 /INPUT 32 "Writedata";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "A";
    .port_info 6 /OUTPUT 32 "B";
    .port_info 7 /INPUT 1 "clock";
v0x144717820_0 .var "A", 31 0;
v0x1447178e0_0 .var "B", 31 0;
v0x144717980_0 .net "RegWrite", 0 0, L_0x138068250;  alias, 1 drivers
v0x144717a30_0 .net "Writedata", 31 0, L_0x14471cac0;  alias, 1 drivers
v0x144717ad0_0 .net "Writereg", 4 0, L_0x14471c9d0;  alias, 1 drivers
v0x144717bc0_0 .net "clock", 0 0, v0x14471b1c0_0;  alias, 1 drivers
v0x144717c60 .array "regfile", 31 0, 31 0;
v0x144717d00_0 .net "rs", 4 0, L_0x14471c6c0;  1 drivers
v0x144717db0_0 .net "rt", 4 0, L_0x14471c8f0;  1 drivers
E_0x1447177f0 .event posedge, v0x144717bc0_0;
    .scope S_0x144717000;
T_0 ;
    %wait E_0x144717230;
    %vpi_call 2 3 "$display", "ALUControl:" {0 0 0};
    %vpi_call 2 4 "$display", "  INPUTS:" {0 0 0};
    %vpi_call 2 5 "$display", "        ALUOp: %2b", v0x144717340_0 {0 0 0};
    %vpi_call 2 6 "$display", "        Funct: %6b", v0x1447173e0_0 {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x144717000;
T_1 ;
    %wait E_0x144705b10;
    %load/vec4 v0x144717340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x144717270_0, 0, 4;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x144717270_0, 0, 4;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x144717270_0, 0, 4;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x144717270_0, 0, 4;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %vpi_call 2 20 "$display", "  OUTPUTS:" {0 0 0};
    %vpi_call 2 21 "$display", "        ALUCtl: %4b\012\012", v0x144717270_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1447168c0;
T_2 ;
    %wait E_0x144716b60;
    %vpi_call 2 27 "$display", "Mult3to1:" {0 0 0};
    %vpi_call 2 28 "$display", "  INPUTS:" {0 0 0};
    %vpi_call 2 29 "$display", "        ALUResultOut: %1d", v0x144716c70_0 {0 0 0};
    %vpi_call 2 30 "$display", "        ALUOut: %1d", v0x144716bb0_0 {0 0 0};
    %vpi_call 2 31 "$display", "        JumpAddr: %1d", v0x144716d30_0 {0 0 0};
    %vpi_call 2 32 "$display", "        PCSource: %2b", v0x144716de0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1447168c0;
T_3 ;
    %wait E_0x144716b00;
    %load/vec4 v0x144716de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x144716c70_0;
    %store/vec4 v0x144716e90_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x144716bb0_0;
    %store/vec4 v0x144716e90_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x144716d30_0;
    %store/vec4 v0x144716e90_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x144716d30_0;
    %store/vec4 v0x144716e90_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %vpi_call 2 46 "$display", "  OUTPUTS:" {0 0 0};
    %vpi_call 2 47 "$display", "        PCValue: %1d\012\012", v0x144716e90_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1447160b0;
T_4 ;
    %wait E_0x144716360;
    %vpi_call 2 53 "$display", "Mult4to1:" {0 0 0};
    %vpi_call 2 54 "$display", "  INPUTS:" {0 0 0};
    %vpi_call 2 55 "$display", "        B: %1d", v0x144716520_0 {0 0 0};
    %vpi_call 2 56 "$display", "        constant4: %1d", v0x144716780_0 {0 0 0};
    %vpi_call 2 57 "$display", "        SignExtendOffset: %1d", v0x144716690_0 {0 0 0};
    %vpi_call 2 58 "$display", "        PCOffset: %1d", v0x1447165e0_0 {0 0 0};
    %vpi_call 2 59 "$display", "        ALUSrcB: %2b", v0x144716480_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1447160b0;
T_5 ;
    %wait E_0x144716300;
    %load/vec4 v0x144716480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x144716520_0;
    %store/vec4 v0x1447163c0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x144716780_0;
    %store/vec4 v0x1447163c0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x144716690_0;
    %store/vec4 v0x1447163c0_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x1447165e0_0;
    %store/vec4 v0x1447163c0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %vpi_call 2 73 "$display", "  OUTPUTS:" {0 0 0};
    %vpi_call 2 74 "$display", "        ALUBin: %1d\012\012", v0x1447163c0_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x144705940;
T_6 ;
    %wait E_0x144705c20;
    %vpi_call 2 82 "$display", "ALU:" {0 0 0};
    %vpi_call 2 83 "$display", "  INPUTS:" {0 0 0};
    %vpi_call 2 84 "$display", "        ALUCtl: %4b", v0x144715de0_0 {0 0 0};
    %vpi_call 2 85 "$display", "        ALUAin: %1d", v0x144705c70_0 {0 0 0};
    %vpi_call 2 86 "$display", "        ALUBin: %1d", v0x144715d30_0 {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x144705940;
T_7 ;
    %wait E_0x144705bc0;
    %load/vec4 v0x144715de0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x144705c70_0;
    %load/vec4 v0x144715d30_0;
    %add;
    %store/vec4 v0x144715ea0_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x144705c70_0;
    %load/vec4 v0x144715d30_0;
    %sub;
    %store/vec4 v0x144715ea0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x144705c70_0;
    %load/vec4 v0x144715d30_0;
    %sub;
    %store/vec4 v0x144715ea0_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 100 "$display", "  OUTPUTS:" {0 0 0};
    %vpi_call 2 101 "$display", "        ALUResultOut: %1d\012\012", v0x144715ea0_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1447174f0;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144717c60, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x1447174f0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144717c60, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x1447174f0;
T_10 ;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144717c60, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x1447174f0;
T_11 ;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144717c60, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x1447174f0;
T_12 ;
    %wait E_0x1447177f0;
    %vpi_call 2 118 "$display", "registerfile:" {0 0 0};
    %vpi_call 2 119 "$display", "  INPUTS:" {0 0 0};
    %vpi_call 2 120 "$display", "        rs: %5b", v0x144717d00_0 {0 0 0};
    %vpi_call 2 121 "$display", "        rt: %5b", v0x144717db0_0 {0 0 0};
    %vpi_call 2 122 "$display", "        Writereg: %5b", v0x144717ad0_0 {0 0 0};
    %vpi_call 2 123 "$display", "        Writedata: %1d", v0x144717a30_0 {0 0 0};
    %vpi_call 2 124 "$display", "        RegWrite: %1d", v0x144717980_0 {0 0 0};
    %vpi_call 2 125 "$display", "        clock: %1d", v0x144717bc0_0 {0 0 0};
    %load/vec4 v0x144717980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x144717a30_0;
    %load/vec4 v0x144717ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144717c60, 0, 4;
T_12.0 ;
    %load/vec4 v0x144717d00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x144717c60, 4;
    %assign/vec4 v0x144717820_0, 0;
    %load/vec4 v0x144717db0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x144717c60, 4;
    %assign/vec4 v0x1447178e0_0, 0;
    %vpi_call 2 131 "$display", "  OUTPUTS:" {0 0 0};
    %vpi_call 2 132 "$display", "        A: %1d", v0x144717820_0 {0 0 0};
    %vpi_call 2 133 "$display", "        B: %1d\012\012", v0x1447178e0_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0x144705580;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144718ec0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x144705580;
T_14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1447186c0_0, 0, 2;
    %end;
    .thread T_14;
    .scope S_0x144705580;
T_15 ;
    %pushi/vec4 2894200832, 0, 32;
    %store/vec4 v0x144718760_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x144705580;
T_16 ;
    %wait E_0x1447177f0;
    %load/vec4 v0x1447186c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1447186c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1447186c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 8728608, 0, 32;
    %assign/vec4 v0x144718760_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1447186c0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x1447186c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 2357329920, 0, 32;
    %assign/vec4 v0x144718760_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1447186c0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %vpi_call 2 228 "$display", "Simulation Done\012" {0 0 0};
    %vpi_call 2 229 "$finish" {0 0 0};
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %load/vec4 v0x144718ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x144718630_0;
    %load/vec4 v0x144718310_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144718d80, 0, 4;
T_16.6 ;
    %load/vec4 v0x1447183a0_0;
    %assign/vec4 v0x144718310_0, 0;
    %load/vec4 v0x144718810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x144718a90_0;
    %assign/vec4 v0x144718760_0, 0;
T_16.8 ;
    %load/vec4 v0x144718a90_0;
    %assign/vec4 v0x1447189f0_0, 0;
    %load/vec4 v0x144719150_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1447191e0_0;
    %load/vec4 v0x1447195a0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.10, 9;
    %load/vec4 v0x1447190c0_0;
    %assign/vec4 v0x144718ec0_0, 0;
T_16.10 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x144705230;
T_17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14471a700_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_0x144705020;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14471b1c0_0, 0, 1;
T_18.0 ;
    %delay 5, 0;
    %load/vec4 v0x14471b1c0_0;
    %inv;
    %store/vec4 v0x14471b1c0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "shelly.v";
