Report: add
llvm RV32_RV64: add "rd" "rs1" "rs2"
sail RV32_RV64: add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add: mayLoad = false
sail add: mayLoad = false
llvm add: mayStore = false
sail add: mayStore = false

Report: add.uw
llvm RV64: add.uw "rd" "rs1" "rs2"
sail RV64: add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add.uw: mayLoad = false
sail add.uw: mayLoad = false
llvm add.uw: mayStore = false
sail add.uw: mayStore = false

Report: add16
llvm RV32_RV64: add16 "rd" "rs1" "rs2"
sail RV32: add16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add16: mayLoad = false
sail add16: mayLoad = false
llvm add16: mayStore = false
sail add16: mayStore = false

Report: add32
llvm RV64: add32 "rd" "rs1" "rs2"
sail RV64: add32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add32: mayLoad = false
sail add32: mayLoad = false
llvm add32: mayStore = false
sail add32: mayStore = false

Report: add64
llvm RV32: add64 "rd" "rs1" "rs2"
sail RV32: add64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add64: mayLoad = false
sail add64: mayLoad = false
llvm add64: mayStore = false
sail add64: mayStore = false

Report: add8
llvm RV32_RV64: add8 "rd" "rs1" "rs2"
sail RV32: add8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add8: mayLoad = false
sail add8: mayLoad = false
llvm add8: mayStore = false
sail add8: mayStore = false

Report: addi
llvm RV32_RV64: addi "rd" "rs1" "imm12"
sail RV32: addi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm addi: mayLoad = false
sail addi: mayLoad = false
llvm addi: mayStore = false
sail addi: mayStore = false

Report: addiw
llvm RV64: addiw "rd" "rs1" "imm12"
sail RV64: addiw "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm addiw: mayLoad = false
sail addiw: mayLoad = false
llvm addiw: mayStore = false
sail addiw: mayStore = false

Report: addw
llvm RV64: addw "rd" "rs1" "rs2"
sail RV64: addw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm addw: mayLoad = false
sail addw: mayLoad = false
llvm addw: mayStore = false
sail addw: mayStore = false

Report: aes32dsi
llvm RV32: aes32dsi "rd" "rs1" "rs2" "bs"
sail RV32: aes32dsi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm aes32dsi: mayLoad = false
sail aes32dsi: mayLoad = false
llvm aes32dsi: mayStore = false
sail aes32dsi: mayStore = false

Report: aes32dsmi
llvm RV32: aes32dsmi "rd" "rs1" "rs2" "bs"
sail RV32: aes32dsmi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm aes32dsmi: mayLoad = false
sail aes32dsmi: mayLoad = false
llvm aes32dsmi: mayStore = false
sail aes32dsmi: mayStore = false

Report: aes32esi
llvm RV32: aes32esi "rd" "rs1" "rs2" "bs"
sail RV32: aes32esi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm aes32esi: mayLoad = false
sail aes32esi: mayLoad = false
llvm aes32esi: mayStore = false
sail aes32esi: mayStore = false

Report: aes32esmi
llvm RV32: aes32esmi "rd" "rs1" "rs2" "bs"
sail RV32: aes32esmi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm aes32esmi: mayLoad = false
sail aes32esmi: mayLoad = false
llvm aes32esmi: mayStore = false
sail aes32esmi: mayStore = false

Report: aes64ds
llvm RV64: aes64ds "rd" "rs1" "rs2"
sail RV64: aes64ds "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64ds: mayLoad = false
sail aes64ds: mayLoad = false
llvm aes64ds: mayStore = false
sail aes64ds: mayStore = false

Report: aes64dsm
llvm RV64: aes64dsm "rd" "rs1" "rs2"
sail RV64: aes64dsm "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64dsm: mayLoad = false
sail aes64dsm: mayLoad = false
llvm aes64dsm: mayStore = false
sail aes64dsm: mayStore = false

Report: aes64es
llvm RV64: aes64es "rd" "rs1" "rs2"
sail RV64: aes64es "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64es: mayLoad = false
sail aes64es: mayLoad = false
llvm aes64es: mayStore = false
sail aes64es: mayStore = false

Report: aes64esm
llvm RV64: aes64esm "rd" "rs1" "rs2"
sail RV64: aes64esm "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64esm: mayLoad = false
sail aes64esm: mayLoad = false
llvm aes64esm: mayStore = false
sail aes64esm: mayStore = false

Report: aes64im
llvm RV64: aes64im "rd" "rs1"
sail RV64: aes64im "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm aes64im: mayLoad = false
sail aes64im: mayLoad = false
llvm aes64im: mayStore = false
sail aes64im: mayStore = false

Report: aes64ks1i
llvm RV64: aes64ks1i "rd" "rs1" "rnum"
sail RV64: aes64ks1i "rd" "rs1" "rcon"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rnum) (1, rs1)
sail ins: (2, rcon) (1, rs1)
llvm aes64ks1i: mayLoad = false
sail aes64ks1i: mayLoad = false
llvm aes64ks1i: mayStore = false
sail aes64ks1i: mayStore = false

Report: aes64ks2
llvm RV64: aes64ks2 "rd" "rs1" "rs2"
sail RV64: aes64ks2 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64ks2: mayLoad = false
sail aes64ks2: mayLoad = false
llvm aes64ks2: mayStore = false
sail aes64ks2: mayStore = false

Report: amoadd.d
llvm RV64: amoadd.d "rd" "rs2" "rs1"
sail RV64: amoadd.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.d: mayLoad = true
sail amoadd.d: mayLoad = true
llvm amoadd.d: mayStore = true
sail amoadd.d: mayStore = true

Report: amoadd.d.aq
llvm RV64: amoadd.d.aq "rd" "rs2" "rs1"
sail RV64: amoadd.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.d.aq: mayLoad = true
sail amoadd.d.aq: mayLoad = true
llvm amoadd.d.aq: mayStore = true
sail amoadd.d.aq: mayStore = true

Report: amoadd.d.aqrl
llvm RV64: amoadd.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoadd.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.d.aqrl: mayLoad = true
sail amoadd.d.aqrl: mayLoad = true
llvm amoadd.d.aqrl: mayStore = true
sail amoadd.d.aqrl: mayStore = true

Report: amoadd.d.rl
llvm RV64: amoadd.d.rl "rd" "rs2" "rs1"
sail RV64: amoadd.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.d.rl: mayLoad = true
sail amoadd.d.rl: mayLoad = true
llvm amoadd.d.rl: mayStore = true
sail amoadd.d.rl: mayStore = true

Report: amoadd.w
llvm RV32_RV64: amoadd.w "rd" "rs2" "rs1"
sail RV32: amoadd.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.w: mayLoad = true
sail amoadd.w: mayLoad = true
llvm amoadd.w: mayStore = true
sail amoadd.w: mayStore = true

Report: amoadd.w.aq
llvm RV32_RV64: amoadd.w.aq "rd" "rs2" "rs1"
sail RV32: amoadd.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.w.aq: mayLoad = true
sail amoadd.w.aq: mayLoad = true
llvm amoadd.w.aq: mayStore = true
sail amoadd.w.aq: mayStore = true

Report: amoadd.w.aqrl
llvm RV32_RV64: amoadd.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoadd.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.w.aqrl: mayLoad = true
sail amoadd.w.aqrl: mayLoad = true
llvm amoadd.w.aqrl: mayStore = true
sail amoadd.w.aqrl: mayStore = true

Report: amoadd.w.rl
llvm RV32_RV64: amoadd.w.rl "rd" "rs2" "rs1"
sail RV32: amoadd.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.w.rl: mayLoad = true
sail amoadd.w.rl: mayLoad = true
llvm amoadd.w.rl: mayStore = true
sail amoadd.w.rl: mayStore = true

Report: amoand.d
llvm RV64: amoand.d "rd" "rs2" "rs1"
sail RV64: amoand.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.d: mayLoad = true
sail amoand.d: mayLoad = true
llvm amoand.d: mayStore = true
sail amoand.d: mayStore = true

Report: amoand.d.aq
llvm RV64: amoand.d.aq "rd" "rs2" "rs1"
sail RV64: amoand.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.d.aq: mayLoad = true
sail amoand.d.aq: mayLoad = true
llvm amoand.d.aq: mayStore = true
sail amoand.d.aq: mayStore = true

Report: amoand.d.aqrl
llvm RV64: amoand.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoand.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.d.aqrl: mayLoad = true
sail amoand.d.aqrl: mayLoad = true
llvm amoand.d.aqrl: mayStore = true
sail amoand.d.aqrl: mayStore = true

Report: amoand.d.rl
llvm RV64: amoand.d.rl "rd" "rs2" "rs1"
sail RV64: amoand.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.d.rl: mayLoad = true
sail amoand.d.rl: mayLoad = true
llvm amoand.d.rl: mayStore = true
sail amoand.d.rl: mayStore = true

Report: amoand.w
llvm RV32_RV64: amoand.w "rd" "rs2" "rs1"
sail RV32: amoand.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.w: mayLoad = true
sail amoand.w: mayLoad = true
llvm amoand.w: mayStore = true
sail amoand.w: mayStore = true

Report: amoand.w.aq
llvm RV32_RV64: amoand.w.aq "rd" "rs2" "rs1"
sail RV32: amoand.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.w.aq: mayLoad = true
sail amoand.w.aq: mayLoad = true
llvm amoand.w.aq: mayStore = true
sail amoand.w.aq: mayStore = true

Report: amoand.w.aqrl
llvm RV32_RV64: amoand.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoand.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.w.aqrl: mayLoad = true
sail amoand.w.aqrl: mayLoad = true
llvm amoand.w.aqrl: mayStore = true
sail amoand.w.aqrl: mayStore = true

Report: amoand.w.rl
llvm RV32_RV64: amoand.w.rl "rd" "rs2" "rs1"
sail RV32: amoand.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.w.rl: mayLoad = true
sail amoand.w.rl: mayLoad = true
llvm amoand.w.rl: mayStore = true
sail amoand.w.rl: mayStore = true

Report: amomax.d
llvm RV64: amomax.d "rd" "rs2" "rs1"
sail RV64: amomax.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.d: mayLoad = true
sail amomax.d: mayLoad = true
llvm amomax.d: mayStore = true
sail amomax.d: mayStore = true

Report: amomax.d.aq
llvm RV64: amomax.d.aq "rd" "rs2" "rs1"
sail RV64: amomax.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.d.aq: mayLoad = true
sail amomax.d.aq: mayLoad = true
llvm amomax.d.aq: mayStore = true
sail amomax.d.aq: mayStore = true

Report: amomax.d.aqrl
llvm RV64: amomax.d.aqrl "rd" "rs2" "rs1"
sail RV64: amomax.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.d.aqrl: mayLoad = true
sail amomax.d.aqrl: mayLoad = true
llvm amomax.d.aqrl: mayStore = true
sail amomax.d.aqrl: mayStore = true

Report: amomax.d.rl
llvm RV64: amomax.d.rl "rd" "rs2" "rs1"
sail RV64: amomax.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.d.rl: mayLoad = true
sail amomax.d.rl: mayLoad = true
llvm amomax.d.rl: mayStore = true
sail amomax.d.rl: mayStore = true

Report: amomax.w
llvm RV32_RV64: amomax.w "rd" "rs2" "rs1"
sail RV32: amomax.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.w: mayLoad = true
sail amomax.w: mayLoad = true
llvm amomax.w: mayStore = true
sail amomax.w: mayStore = true

Report: amomax.w.aq
llvm RV32_RV64: amomax.w.aq "rd" "rs2" "rs1"
sail RV32: amomax.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.w.aq: mayLoad = true
sail amomax.w.aq: mayLoad = true
llvm amomax.w.aq: mayStore = true
sail amomax.w.aq: mayStore = true

Report: amomax.w.aqrl
llvm RV32_RV64: amomax.w.aqrl "rd" "rs2" "rs1"
sail RV32: amomax.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.w.aqrl: mayLoad = true
sail amomax.w.aqrl: mayLoad = true
llvm amomax.w.aqrl: mayStore = true
sail amomax.w.aqrl: mayStore = true

Report: amomax.w.rl
llvm RV32_RV64: amomax.w.rl "rd" "rs2" "rs1"
sail RV32: amomax.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.w.rl: mayLoad = true
sail amomax.w.rl: mayLoad = true
llvm amomax.w.rl: mayStore = true
sail amomax.w.rl: mayStore = true

Report: amomaxu.d
llvm RV64: amomaxu.d "rd" "rs2" "rs1"
sail RV64: amomaxu.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.d: mayLoad = true
sail amomaxu.d: mayLoad = true
llvm amomaxu.d: mayStore = true
sail amomaxu.d: mayStore = true

Report: amomaxu.d.aq
llvm RV64: amomaxu.d.aq "rd" "rs2" "rs1"
sail RV64: amomaxu.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.d.aq: mayLoad = true
sail amomaxu.d.aq: mayLoad = true
llvm amomaxu.d.aq: mayStore = true
sail amomaxu.d.aq: mayStore = true

Report: amomaxu.d.aqrl
llvm RV64: amomaxu.d.aqrl "rd" "rs2" "rs1"
sail RV64: amomaxu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.d.aqrl: mayLoad = true
sail amomaxu.d.aqrl: mayLoad = true
llvm amomaxu.d.aqrl: mayStore = true
sail amomaxu.d.aqrl: mayStore = true

Report: amomaxu.d.rl
llvm RV64: amomaxu.d.rl "rd" "rs2" "rs1"
sail RV64: amomaxu.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.d.rl: mayLoad = true
sail amomaxu.d.rl: mayLoad = true
llvm amomaxu.d.rl: mayStore = true
sail amomaxu.d.rl: mayStore = true

Report: amomaxu.w
llvm RV32_RV64: amomaxu.w "rd" "rs2" "rs1"
sail RV32: amomaxu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.w: mayLoad = true
sail amomaxu.w: mayLoad = true
llvm amomaxu.w: mayStore = true
sail amomaxu.w: mayStore = true

Report: amomaxu.w.aq
llvm RV32_RV64: amomaxu.w.aq "rd" "rs2" "rs1"
sail RV32: amomaxu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.w.aq: mayLoad = true
sail amomaxu.w.aq: mayLoad = true
llvm amomaxu.w.aq: mayStore = true
sail amomaxu.w.aq: mayStore = true

Report: amomaxu.w.aqrl
llvm RV32_RV64: amomaxu.w.aqrl "rd" "rs2" "rs1"
sail RV32: amomaxu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.w.aqrl: mayLoad = true
sail amomaxu.w.aqrl: mayLoad = true
llvm amomaxu.w.aqrl: mayStore = true
sail amomaxu.w.aqrl: mayStore = true

Report: amomaxu.w.rl
llvm RV32_RV64: amomaxu.w.rl "rd" "rs2" "rs1"
sail RV32: amomaxu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.w.rl: mayLoad = true
sail amomaxu.w.rl: mayLoad = true
llvm amomaxu.w.rl: mayStore = true
sail amomaxu.w.rl: mayStore = true

Report: amomin.d
llvm RV64: amomin.d "rd" "rs2" "rs1"
sail RV64: amomin.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.d: mayLoad = true
sail amomin.d: mayLoad = true
llvm amomin.d: mayStore = true
sail amomin.d: mayStore = true

Report: amomin.d.aq
llvm RV64: amomin.d.aq "rd" "rs2" "rs1"
sail RV64: amomin.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.d.aq: mayLoad = true
sail amomin.d.aq: mayLoad = true
llvm amomin.d.aq: mayStore = true
sail amomin.d.aq: mayStore = true

Report: amomin.d.aqrl
llvm RV64: amomin.d.aqrl "rd" "rs2" "rs1"
sail RV64: amomin.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.d.aqrl: mayLoad = true
sail amomin.d.aqrl: mayLoad = true
llvm amomin.d.aqrl: mayStore = true
sail amomin.d.aqrl: mayStore = true

Report: amomin.d.rl
llvm RV64: amomin.d.rl "rd" "rs2" "rs1"
sail RV64: amomin.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.d.rl: mayLoad = true
sail amomin.d.rl: mayLoad = true
llvm amomin.d.rl: mayStore = true
sail amomin.d.rl: mayStore = true

Report: amomin.w
llvm RV32_RV64: amomin.w "rd" "rs2" "rs1"
sail RV32: amomin.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.w: mayLoad = true
sail amomin.w: mayLoad = true
llvm amomin.w: mayStore = true
sail amomin.w: mayStore = true

Report: amomin.w.aq
llvm RV32_RV64: amomin.w.aq "rd" "rs2" "rs1"
sail RV32: amomin.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.w.aq: mayLoad = true
sail amomin.w.aq: mayLoad = true
llvm amomin.w.aq: mayStore = true
sail amomin.w.aq: mayStore = true

Report: amomin.w.aqrl
llvm RV32_RV64: amomin.w.aqrl "rd" "rs2" "rs1"
sail RV32: amomin.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.w.aqrl: mayLoad = true
sail amomin.w.aqrl: mayLoad = true
llvm amomin.w.aqrl: mayStore = true
sail amomin.w.aqrl: mayStore = true

Report: amomin.w.rl
llvm RV32_RV64: amomin.w.rl "rd" "rs2" "rs1"
sail RV32: amomin.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.w.rl: mayLoad = true
sail amomin.w.rl: mayLoad = true
llvm amomin.w.rl: mayStore = true
sail amomin.w.rl: mayStore = true

Report: amominu.d
llvm RV64: amominu.d "rd" "rs2" "rs1"
sail RV64: amominu.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.d: mayLoad = true
sail amominu.d: mayLoad = true
llvm amominu.d: mayStore = true
sail amominu.d: mayStore = true

Report: amominu.d.aq
llvm RV64: amominu.d.aq "rd" "rs2" "rs1"
sail RV64: amominu.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.d.aq: mayLoad = true
sail amominu.d.aq: mayLoad = true
llvm amominu.d.aq: mayStore = true
sail amominu.d.aq: mayStore = true

Report: amominu.d.aqrl
llvm RV64: amominu.d.aqrl "rd" "rs2" "rs1"
sail RV64: amominu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.d.aqrl: mayLoad = true
sail amominu.d.aqrl: mayLoad = true
llvm amominu.d.aqrl: mayStore = true
sail amominu.d.aqrl: mayStore = true

Report: amominu.d.rl
llvm RV64: amominu.d.rl "rd" "rs2" "rs1"
sail RV64: amominu.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.d.rl: mayLoad = true
sail amominu.d.rl: mayLoad = true
llvm amominu.d.rl: mayStore = true
sail amominu.d.rl: mayStore = true

Report: amominu.w
llvm RV32_RV64: amominu.w "rd" "rs2" "rs1"
sail RV32: amominu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.w: mayLoad = true
sail amominu.w: mayLoad = true
llvm amominu.w: mayStore = true
sail amominu.w: mayStore = true

Report: amominu.w.aq
llvm RV32_RV64: amominu.w.aq "rd" "rs2" "rs1"
sail RV32: amominu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.w.aq: mayLoad = true
sail amominu.w.aq: mayLoad = true
llvm amominu.w.aq: mayStore = true
sail amominu.w.aq: mayStore = true

Report: amominu.w.aqrl
llvm RV32_RV64: amominu.w.aqrl "rd" "rs2" "rs1"
sail RV32: amominu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.w.aqrl: mayLoad = true
sail amominu.w.aqrl: mayLoad = true
llvm amominu.w.aqrl: mayStore = true
sail amominu.w.aqrl: mayStore = true

Report: amominu.w.rl
llvm RV32_RV64: amominu.w.rl "rd" "rs2" "rs1"
sail RV32: amominu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.w.rl: mayLoad = true
sail amominu.w.rl: mayLoad = true
llvm amominu.w.rl: mayStore = true
sail amominu.w.rl: mayStore = true

Report: amoor.d
llvm RV64: amoor.d "rd" "rs2" "rs1"
sail RV64: amoor.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.d: mayLoad = true
sail amoor.d: mayLoad = true
llvm amoor.d: mayStore = true
sail amoor.d: mayStore = true

Report: amoor.d.aq
llvm RV64: amoor.d.aq "rd" "rs2" "rs1"
sail RV64: amoor.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.d.aq: mayLoad = true
sail amoor.d.aq: mayLoad = true
llvm amoor.d.aq: mayStore = true
sail amoor.d.aq: mayStore = true

Report: amoor.d.aqrl
llvm RV64: amoor.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.d.aqrl: mayLoad = true
sail amoor.d.aqrl: mayLoad = true
llvm amoor.d.aqrl: mayStore = true
sail amoor.d.aqrl: mayStore = true

Report: amoor.d.rl
llvm RV64: amoor.d.rl "rd" "rs2" "rs1"
sail RV64: amoor.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.d.rl: mayLoad = true
sail amoor.d.rl: mayLoad = true
llvm amoor.d.rl: mayStore = true
sail amoor.d.rl: mayStore = true

Report: amoor.w
llvm RV32_RV64: amoor.w "rd" "rs2" "rs1"
sail RV32: amoor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.w: mayLoad = true
sail amoor.w: mayLoad = true
llvm amoor.w: mayStore = true
sail amoor.w: mayStore = true

Report: amoor.w.aq
llvm RV32_RV64: amoor.w.aq "rd" "rs2" "rs1"
sail RV32: amoor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.w.aq: mayLoad = true
sail amoor.w.aq: mayLoad = true
llvm amoor.w.aq: mayStore = true
sail amoor.w.aq: mayStore = true

Report: amoor.w.aqrl
llvm RV32_RV64: amoor.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.w.aqrl: mayLoad = true
sail amoor.w.aqrl: mayLoad = true
llvm amoor.w.aqrl: mayStore = true
sail amoor.w.aqrl: mayStore = true

Report: amoor.w.rl
llvm RV32_RV64: amoor.w.rl "rd" "rs2" "rs1"
sail RV32: amoor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.w.rl: mayLoad = true
sail amoor.w.rl: mayLoad = true
llvm amoor.w.rl: mayStore = true
sail amoor.w.rl: mayStore = true

Report: amoswap.d
llvm RV64: amoswap.d "rd" "rs2" "rs1"
sail RV64: amoswap.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.d: mayLoad = true
sail amoswap.d: mayLoad = true
llvm amoswap.d: mayStore = true
sail amoswap.d: mayStore = true

Report: amoswap.d.aq
llvm RV64: amoswap.d.aq "rd" "rs2" "rs1"
sail RV64: amoswap.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.d.aq: mayLoad = true
sail amoswap.d.aq: mayLoad = true
llvm amoswap.d.aq: mayStore = true
sail amoswap.d.aq: mayStore = true

Report: amoswap.d.aqrl
llvm RV64: amoswap.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoswap.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.d.aqrl: mayLoad = true
sail amoswap.d.aqrl: mayLoad = true
llvm amoswap.d.aqrl: mayStore = true
sail amoswap.d.aqrl: mayStore = true

Report: amoswap.d.rl
llvm RV64: amoswap.d.rl "rd" "rs2" "rs1"
sail RV64: amoswap.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.d.rl: mayLoad = true
sail amoswap.d.rl: mayLoad = true
llvm amoswap.d.rl: mayStore = true
sail amoswap.d.rl: mayStore = true

Report: amoswap.w
llvm RV32_RV64: amoswap.w "rd" "rs2" "rs1"
sail RV32: amoswap.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.w: mayLoad = true
sail amoswap.w: mayLoad = true
llvm amoswap.w: mayStore = true
sail amoswap.w: mayStore = true

Report: amoswap.w.aq
llvm RV32_RV64: amoswap.w.aq "rd" "rs2" "rs1"
sail RV32: amoswap.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.w.aq: mayLoad = true
sail amoswap.w.aq: mayLoad = true
llvm amoswap.w.aq: mayStore = true
sail amoswap.w.aq: mayStore = true

Report: amoswap.w.aqrl
llvm RV32_RV64: amoswap.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoswap.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.w.aqrl: mayLoad = true
sail amoswap.w.aqrl: mayLoad = true
llvm amoswap.w.aqrl: mayStore = true
sail amoswap.w.aqrl: mayStore = true

Report: amoswap.w.rl
llvm RV32_RV64: amoswap.w.rl "rd" "rs2" "rs1"
sail RV32: amoswap.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.w.rl: mayLoad = true
sail amoswap.w.rl: mayLoad = true
llvm amoswap.w.rl: mayStore = true
sail amoswap.w.rl: mayStore = true

Report: amoxor.d
llvm RV64: amoxor.d "rd" "rs2" "rs1"
sail RV64: amoxor.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.d: mayLoad = true
sail amoxor.d: mayLoad = true
llvm amoxor.d: mayStore = true
sail amoxor.d: mayStore = true

Report: amoxor.d.aq
llvm RV64: amoxor.d.aq "rd" "rs2" "rs1"
sail RV64: amoxor.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.d.aq: mayLoad = true
sail amoxor.d.aq: mayLoad = true
llvm amoxor.d.aq: mayStore = true
sail amoxor.d.aq: mayStore = true

Report: amoxor.d.aqrl
llvm RV64: amoxor.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoxor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.d.aqrl: mayLoad = true
sail amoxor.d.aqrl: mayLoad = true
llvm amoxor.d.aqrl: mayStore = true
sail amoxor.d.aqrl: mayStore = true

Report: amoxor.d.rl
llvm RV64: amoxor.d.rl "rd" "rs2" "rs1"
sail RV64: amoxor.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.d.rl: mayLoad = true
sail amoxor.d.rl: mayLoad = true
llvm amoxor.d.rl: mayStore = true
sail amoxor.d.rl: mayStore = true

Report: amoxor.w
llvm RV32_RV64: amoxor.w "rd" "rs2" "rs1"
sail RV32: amoxor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.w: mayLoad = true
sail amoxor.w: mayLoad = true
llvm amoxor.w: mayStore = true
sail amoxor.w: mayStore = true

Report: amoxor.w.aq
llvm RV32_RV64: amoxor.w.aq "rd" "rs2" "rs1"
sail RV32: amoxor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.w.aq: mayLoad = true
sail amoxor.w.aq: mayLoad = true
llvm amoxor.w.aq: mayStore = true
sail amoxor.w.aq: mayStore = true

Report: amoxor.w.aqrl
llvm RV32_RV64: amoxor.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoxor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.w.aqrl: mayLoad = true
sail amoxor.w.aqrl: mayLoad = true
llvm amoxor.w.aqrl: mayStore = true
sail amoxor.w.aqrl: mayStore = true

Report: amoxor.w.rl
llvm RV32_RV64: amoxor.w.rl "rd" "rs2" "rs1"
sail RV32: amoxor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.w.rl: mayLoad = true
sail amoxor.w.rl: mayLoad = true
llvm amoxor.w.rl: mayStore = true
sail amoxor.w.rl: mayStore = true

Report: and
llvm RV32_RV64: and "rd" "rs1" "rs2"
sail RV32_RV64: and "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm and: mayLoad = false
sail and: mayLoad = false
llvm and: mayStore = false
sail and: mayStore = false

Report: andi
llvm RV32_RV64: andi "rd" "rs1" "imm12"
sail RV32: andi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm andi: mayLoad = false
sail andi: mayLoad = false
llvm andi: mayStore = false
sail andi: mayStore = false

Report: andn
llvm RV32_RV64: andn "rd" "rs1" "rs2"
sail RV32: andn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm andn: mayLoad = false
sail andn: mayLoad = false
llvm andn: mayStore = false
sail andn: mayStore = false

Report: auipc
llvm RV32_RV64: auipc "rd" "imm20"
sail RV32: auipc "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)
llvm auipc: mayLoad = false
sail auipc: mayLoad = false
llvm auipc: mayStore = false
sail auipc: mayStore = false

Report: bclr
llvm RV32_RV64: bclr "rd" "rs1" "rs2"
sail RV32: bclr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm bclr: mayLoad = false
sail bclr: mayLoad = false
llvm bclr: mayStore = false
sail bclr: mayStore = false

Report: bclri
llvm RV32_RV64: bclri "rd" "rs1" "shamt"
sail RV32: bclri "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm bclri: mayLoad = false
sail bclri: mayLoad = false
llvm bclri: mayStore = false
sail bclri: mayStore = false

Report: beq
llvm RV32_RV64: beq "rs1" "rs2" "imm12"
sail RV32: beq "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm beq: mayLoad = false
sail beq: mayLoad = false
llvm beq: mayStore = false
sail beq: mayStore = false

Report: bext
llvm RV32_RV64: bext "rd" "rs1" "rs2"
sail RV32: bext "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm bext: mayLoad = false
sail bext: mayLoad = false
llvm bext: mayStore = false
sail bext: mayStore = false

Report: bexti
llvm RV32_RV64: bexti "rd" "rs1" "shamt"
sail RV32: bexti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm bexti: mayLoad = false
sail bexti: mayLoad = false
llvm bexti: mayStore = false
sail bexti: mayStore = false

Report: bge
llvm RV32_RV64: bge "rs1" "rs2" "imm12"
sail RV32: bge "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm bge: mayLoad = false
sail bge: mayLoad = false
llvm bge: mayStore = false
sail bge: mayStore = false

Report: bgeu
llvm RV32_RV64: bgeu "rs1" "rs2" "imm12"
sail RV32: bgeu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm bgeu: mayLoad = false
sail bgeu: mayLoad = false
llvm bgeu: mayStore = false
sail bgeu: mayStore = false

Report: binv
llvm RV32_RV64: binv "rd" "rs1" "rs2"
sail RV32: binv "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm binv: mayLoad = false
sail binv: mayLoad = false
llvm binv: mayStore = false
sail binv: mayStore = false

Report: binvi
llvm RV32_RV64: binvi "rd" "rs1" "shamt"
sail RV32: binvi "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm binvi: mayLoad = false
sail binvi: mayLoad = false
llvm binvi: mayStore = false
sail binvi: mayStore = false

Report: bitrevi
llvm RV32_RV64: bitrevi "rd" "rs1" "shamt"
sail RV32: bitrevi "rd" "rs1" "imm6"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm6) (1, rs1)
llvm bitrevi: mayLoad = false
sail bitrevi: mayLoad = false
llvm bitrevi: mayStore = false
sail bitrevi: mayStore = false

Report: blt
llvm RV32_RV64: blt "rs1" "rs2" "imm12"
sail RV32: blt "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm blt: mayLoad = false
sail blt: mayLoad = false
llvm blt: mayStore = false
sail blt: mayStore = false

Report: bltu
llvm RV32_RV64: bltu "rs1" "rs2" "imm12"
sail RV32: bltu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm bltu: mayLoad = false
sail bltu: mayLoad = false
llvm bltu: mayStore = false
sail bltu: mayStore = false

Report: bne
llvm RV32_RV64: bne "rs1" "rs2" "imm12"
sail RV32: bne "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm bne: mayLoad = false
sail bne: mayLoad = false
llvm bne: mayStore = false
sail bne: mayStore = false

Report: brev8
llvm RV32_RV64: brev8 "rd" "rs1"
sail RV32: brev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm brev8: mayLoad = false
sail brev8: mayLoad = false
llvm brev8: mayStore = false
sail brev8: mayStore = false

Report: bset
llvm RV32_RV64: bset "rd" "rs1" "rs2"
sail RV32: bset "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm bset: mayLoad = false
sail bset: mayLoad = false
llvm bset: mayStore = false
sail bset: mayStore = false

Report: bseti
llvm RV32_RV64: bseti "rd" "rs1" "shamt"
sail RV32: bseti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm bseti: mayLoad = false
sail bseti: mayLoad = false
llvm bseti: mayStore = false
sail bseti: mayStore = false

Report: c.add
llvm RV32_RV64: c.add "rs1" "rs2"
sail RV32_RV64: c.add "rsd" "rs2"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rsd)
llvm c.add: mayLoad = false
sail c.add: mayLoad = false
llvm c.add: mayStore = false
sail c.add: mayStore = false

Report: c.addi
llvm RV32_RV64: c.addi "rd" "imm"
sail RV32: c.addi "rsd" "nzi"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, nzi) (0, rsd)
llvm c.addi: mayLoad = false
sail c.addi: mayLoad = false
llvm c.addi: mayStore = false
sail c.addi: mayStore = false

Report: c.addi16sp
llvm RV32_RV64: c.addi16sp "rd" "imm"
sail RV32: c.addi16sp "imm"
sail: sp - implicit in
sail: sp - implicit out
Different number of operands
llvm outs: (0, rd)
sail outs: (-1, sp)
llvm ins: (1, imm) (0, rd)
sail ins: (0, imm) (-1, sp)
llvm c.addi16sp: mayLoad = false
sail c.addi16sp: mayLoad = false
llvm c.addi16sp: mayStore = false
sail c.addi16sp: mayStore = false

Report: c.addi4spn
llvm RV32_RV64: c.addi4spn "rd" "rs1" "imm"
sail RV32: c.addi4spn "rdc" "nzimm"
llvm: sp - implicit in
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, imm) (1, rs1) (-1, sp)
sail ins: (1, nzimm) (-1, sp)
llvm c.addi4spn: mayLoad = false
sail c.addi4spn: mayLoad = false
llvm c.addi4spn: mayStore = false
sail c.addi4spn: mayStore = false

Report: c.addiw
llvm RV64: c.addiw "rd" "imm"
sail RV64: c.addiw "rsd" "imm"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, imm) (0, rsd)
llvm c.addiw: mayLoad = false
sail c.addiw: mayLoad = false
llvm c.addiw: mayStore = false
sail c.addiw: mayStore = false

Report: c.addw
llvm RV64: c.addw "rd" "rs2"
sail RV64: c.addw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.addw: mayLoad = false
sail c.addw: mayLoad = false
llvm c.addw: mayStore = false
sail c.addw: mayStore = false

Report: c.and
llvm RV32_RV64: c.and "rd" "rs2"
sail RV32_RV64: c.and "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.and: mayLoad = false
sail c.and: mayLoad = false
llvm c.and: mayStore = false
sail c.and: mayStore = false

Report: c.andi
llvm RV32_RV64: c.andi "rs1" "imm"
sail RV32: c.andi "rsd" "imm"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rsd)
llvm c.andi: mayLoad = false
sail c.andi: mayLoad = false
llvm c.andi: mayStore = false
sail c.andi: mayStore = false

Report: c.beqz
llvm RV32_RV64: c.beqz "rs1" "imm"
sail RV32: c.beqz "rs" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)
llvm c.beqz: mayLoad = false
sail c.beqz: mayLoad = false
llvm c.beqz: mayStore = false
sail c.beqz: mayStore = false

Report: c.bnez
llvm RV32_RV64: c.bnez "rs1" "imm"
sail RV32: c.bnez "rs" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)
llvm c.bnez: mayLoad = false
sail c.bnez: mayLoad = false
llvm c.bnez: mayStore = false
sail c.bnez: mayStore = false

Report: c.ebreak
llvm RV32_RV64: c.ebreak 
sail RV32: c.ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm c.ebreak: mayLoad = false
sail c.ebreak: mayLoad = false
llvm c.ebreak: mayStore = false
sail c.ebreak: mayStore = false

Report: c.fld
llvm RV32_RV64: c.fld "rd" "imm" "rs1"
sail RV32: c.fld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.fld: mayLoad = true
sail c.fld: mayLoad = true
llvm c.fld: mayStore = false
sail c.fld: mayStore = false

Report: c.fldsp
llvm RV32_RV64: c.fldsp "rd" "imm" "rs1"
sail RV32: c.fldsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)
llvm c.fldsp: mayLoad = true
sail c.fldsp: mayLoad = true
llvm c.fldsp: mayStore = false
sail c.fldsp: mayStore = false

Report: c.flw
llvm RV32: c.flw "rd" "imm" "rs1"
sail RV32: c.flw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.flw: mayLoad = true
sail c.flw: mayLoad = true
llvm c.flw: mayStore = false
sail c.flw: mayStore = false

Report: c.flwsp
llvm RV32: c.flwsp "rd" "imm" "rs1"
sail RV32: c.flwsp "rd" "imm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, imm) (-1, sp)
llvm c.flwsp: mayLoad = true
sail c.flwsp: mayLoad = true
llvm c.flwsp: mayStore = false
sail c.flwsp: mayStore = false

Report: c.fsd
llvm RV32_RV64: c.fsd "rs2" "imm" "rs1"
sail RV32: c.fsd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.fsd: mayLoad = false
sail c.fsd: mayLoad = false
llvm c.fsd: mayStore = true
sail c.fsd: mayStore = true

Report: c.fsdsp
llvm RV32_RV64: c.fsdsp "rs2" "imm" "rs1"
sail RV32: c.fsdsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.fsdsp: mayLoad = false
sail c.fsdsp: mayLoad = false
llvm c.fsdsp: mayStore = true
sail c.fsdsp: mayStore = true

Report: c.fsw
llvm RV32: c.fsw "rs2" "imm" "rs1"
sail RV32: c.fsw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.fsw: mayLoad = false
sail c.fsw: mayLoad = false
llvm c.fsw: mayStore = true
sail c.fsw: mayStore = true

Report: c.fswsp
llvm RV32: c.fswsp "rs2" "imm" "rs1"
sail RV32: c.fswsp "rd" "uimm"
sail: rs2 - implicit in
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (-1, rs2) (-1, sp)
llvm c.fswsp: mayLoad = false
sail c.fswsp: mayLoad = false
llvm c.fswsp: mayStore = true
sail c.fswsp: mayStore = true

Report: c.j
llvm RV32_RV64: c.j "offset"
sail RV32: c.j "imm"
sail: zreg - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, offset)
sail ins: (0, imm)
llvm c.j: mayLoad = false
sail c.j: mayLoad = false
llvm c.j: mayStore = false
sail c.j: mayStore = false

Report: c.jal
llvm RV32: c.jal "offset"
sail RV32: c.jal "imm"
llvm: ra - implicit out
sail: ra - implicit out
llvm outs: (-1, ra)
sail outs: (-1, ra)
llvm ins: (0, offset)
sail ins: (0, imm)
llvm c.jal: mayLoad = false
sail c.jal: mayLoad = false
llvm c.jal: mayStore = false
sail c.jal: mayStore = false

Report: c.jalr
llvm RV32_RV64: c.jalr "rs1"
sail RV32: c.jalr "rs1"
llvm: ra - implicit out
sail: ra - implicit out
llvm outs: (-1, ra)
sail outs: (-1, ra)
llvm ins: (0, rs1)
sail ins: (0, rs1)
llvm c.jalr: mayLoad = false
sail c.jalr: mayLoad = false
llvm c.jalr: mayStore = false
sail c.jalr: mayStore = false

Report: c.jr
llvm RV32_RV64: c.jr "rs1"
sail RV32: c.jr "rs1"
sail: zreg - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, rs1)
sail ins: (0, rs1)
llvm c.jr: mayLoad = false
sail c.jr: mayLoad = false
llvm c.jr: mayStore = false
sail c.jr: mayStore = false

Report: c.ld
llvm RV64: c.ld "rd" "imm" "rs1"
sail RV64: c.ld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.ld: mayLoad = true
sail c.ld: mayLoad = true
llvm c.ld: mayStore = false
sail c.ld: mayStore = false

Report: c.ldsp
llvm RV64: c.ldsp "rd" "imm" "rs1"
sail RV64: c.ldsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)
llvm c.ldsp: mayLoad = true
sail c.ldsp: mayLoad = true
llvm c.ldsp: mayStore = false
sail c.ldsp: mayStore = false

Report: c.li
llvm RV32_RV64: c.li "rd" "imm"
sail RV32: c.li "rd" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm) (-1, zreg)
llvm c.li: mayLoad = false
sail c.li: mayLoad = false
llvm c.li: mayStore = false
sail c.li: mayStore = false

Report: c.lui
llvm RV32_RV64: c.lui "rd" "imm"
sail RV32: c.lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm)
llvm c.lui: mayLoad = false
sail c.lui: mayLoad = false
llvm c.lui: mayStore = false
sail c.lui: mayStore = false

Report: c.lw
llvm RV32_RV64: c.lw "rd" "imm" "rs1"
sail RV32: c.lw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.lw: mayLoad = true
sail c.lw: mayLoad = true
llvm c.lw: mayStore = false
sail c.lw: mayStore = false

Report: c.lwsp
llvm RV32_RV64: c.lwsp "rd" "imm" "rs1"
sail RV32: c.lwsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)
llvm c.lwsp: mayLoad = true
sail c.lwsp: mayLoad = true
llvm c.lwsp: mayStore = false
sail c.lwsp: mayStore = false

Report: c.mv
llvm RV32_RV64: c.mv "rs1" "rs2"
sail RV32_RV64: c.mv "rd" "rs2"
sail: zreg - implicit in
Different number of inputs
llvm outs: (0, rs1)
sail outs: (0, rd)
llvm ins: (1, rs2)
sail ins: (1, rs2) (-1, zreg)
llvm c.mv: mayLoad = false
sail c.mv: mayLoad = false
llvm c.mv: mayStore = false
sail c.mv: mayStore = false

Report: c.nop
llvm RV32_RV64: c.nop "imm"
sail RV32_RV64: c.nop 
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (0, imm)
sail ins: 
llvm c.nop: mayLoad = false
sail c.nop: mayLoad = false
llvm c.nop: mayStore = false
sail c.nop: mayStore = false

Report: c.or
llvm RV32_RV64: c.or "rd" "rs2"
sail RV32_RV64: c.or "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.or: mayLoad = false
sail c.or: mayLoad = false
llvm c.or: mayStore = false
sail c.or: mayStore = false

Report: c.sd
llvm RV64: c.sd "rs2" "imm" "rs1"
sail RV64: c.sd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.sd: mayLoad = false
sail c.sd: mayLoad = false
llvm c.sd: mayStore = true
sail c.sd: mayStore = true

Report: c.sdsp
llvm RV64: c.sdsp "rs2" "imm" "rs1"
sail RV64: c.sdsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.sdsp: mayLoad = false
sail c.sdsp: mayLoad = false
llvm c.sdsp: mayStore = true
sail c.sdsp: mayStore = true

Report: c.slli
llvm RV32_RV64: c.slli "rd" "imm"
sail RV32: c.slli "rsd" "shamt"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, shamt) (0, rsd)
llvm c.slli: mayLoad = false
sail c.slli: mayLoad = false
llvm c.slli: mayStore = false
sail c.slli: mayStore = false

Report: c.srai
llvm RV32_RV64: c.srai "rs1" "imm"
sail RV32: c.srai "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)
llvm c.srai: mayLoad = false
sail c.srai: mayLoad = false
llvm c.srai: mayStore = false
sail c.srai: mayStore = false

Report: c.srli
llvm RV32_RV64: c.srli "rs1" "imm"
sail RV32: c.srli "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)
llvm c.srli: mayLoad = false
sail c.srli: mayLoad = false
llvm c.srli: mayStore = false
sail c.srli: mayStore = false

Report: c.sub
llvm RV32_RV64: c.sub "rd" "rs2"
sail RV32_RV64: c.sub "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.sub: mayLoad = false
sail c.sub: mayLoad = false
llvm c.sub: mayStore = false
sail c.sub: mayStore = false

Report: c.subw
llvm RV64: c.subw "rd" "rs2"
sail RV64: c.subw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.subw: mayLoad = false
sail c.subw: mayLoad = false
llvm c.subw: mayStore = false
sail c.subw: mayStore = false

Report: c.sw
llvm RV32_RV64: c.sw "rs2" "imm" "rs1"
sail RV32: c.sw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.sw: mayLoad = false
sail c.sw: mayLoad = false
llvm c.sw: mayStore = true
sail c.sw: mayStore = true

Report: c.swsp
llvm RV32_RV64: c.swsp "rs2" "imm" "rs1"
sail RV32: c.swsp "rd" "uimm"
sail: sp - implicit in
sail: rs2 - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (-1, sp) (-1, rs2)
llvm c.swsp: mayLoad = false
sail c.swsp: mayLoad = false
llvm c.swsp: mayStore = true
sail c.swsp: mayStore = true

Report: c.xor
llvm RV32_RV64: c.xor "rd" "rs2"
sail RV32_RV64: c.xor "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.xor: mayLoad = false
sail c.xor: mayLoad = false
llvm c.xor: mayStore = false
sail c.xor: mayStore = false

Report: clmul
llvm RV32_RV64: clmul "rd" "rs1" "rs2"
sail RV32: clmul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm clmul: mayLoad = false
sail clmul: mayLoad = false
llvm clmul: mayStore = false
sail clmul: mayStore = false

Report: clmulh
llvm RV32_RV64: clmulh "rd" "rs1" "rs2"
sail RV32: clmulh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm clmulh: mayLoad = false
sail clmulh: mayLoad = false
llvm clmulh: mayStore = false
sail clmulh: mayStore = false

Report: clmulr
llvm RV32_RV64: clmulr "rd" "rs1" "rs2"
sail RV32: clmulr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm clmulr: mayLoad = false
sail clmulr: mayLoad = false
llvm clmulr: mayStore = false
sail clmulr: mayStore = false

Report: clrs16
llvm RV32_RV64: clrs16 "rd" "rs1"
sail RV32: clrs16 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clrs16: mayLoad = false
sail clrs16: mayLoad = false
llvm clrs16: mayStore = false
sail clrs16: mayStore = false

Report: clrs32
llvm RV32_RV64: clrs32 "rd" "rs1"
sail RV32: clrs32 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clrs32: mayLoad = false
sail clrs32: mayLoad = false
llvm clrs32: mayStore = false
sail clrs32: mayStore = false

Report: clrs8
llvm RV32_RV64: clrs8 "rd" "rs1"
sail RV32: clrs8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clrs8: mayLoad = false
sail clrs8: mayLoad = false
llvm clrs8: mayStore = false
sail clrs8: mayStore = false

Report: clz
llvm RV32_RV64: clz "rd" "rs1"
sail RV32: clz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clz: mayLoad = false
sail clz: mayLoad = false
llvm clz: mayStore = false
sail clz: mayStore = false

Report: clz16
llvm RV32_RV64: clz16 "rd" "rs1"
sail RV32: clz16 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clz16: mayLoad = false
sail clz16: mayLoad = false
llvm clz16: mayStore = false
sail clz16: mayStore = false

Report: clz32
llvm RV32_RV64: clz32 "rd" "rs1"
sail RV32: clz32 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clz32: mayLoad = false
sail clz32: mayLoad = false
llvm clz32: mayStore = false
sail clz32: mayStore = false

Report: clz8
llvm RV32_RV64: clz8 "rd" "rs1"
sail RV32: clz8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clz8: mayLoad = false
sail clz8: mayLoad = false
llvm clz8: mayStore = false
sail clz8: mayStore = false

Report: clzw
llvm RV64: clzw "rd" "rs1"
sail RV64: clzw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clzw: mayLoad = false
sail clzw: mayLoad = false
llvm clzw: mayStore = false
sail clzw: mayStore = false

Report: cmpeq16
llvm RV32_RV64: cmpeq16 "rd" "rs1" "rs2"
sail RV32: cmpeq16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm cmpeq16: mayLoad = false
sail cmpeq16: mayLoad = false
llvm cmpeq16: mayStore = false
sail cmpeq16: mayStore = false

Report: cmpeq8
llvm RV32_RV64: cmpeq8 "rd" "rs1" "rs2"
sail RV32: cmpeq8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm cmpeq8: mayLoad = false
sail cmpeq8: mayLoad = false
llvm cmpeq8: mayStore = false
sail cmpeq8: mayStore = false

Report: cpop
llvm RV32_RV64: cpop "rd" "rs1"
sail RV32: cpop "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm cpop: mayLoad = false
sail cpop: mayLoad = false
llvm cpop: mayStore = false
sail cpop: mayStore = false

Report: cpopw
llvm RV64: cpopw "rd" "rs1"
sail RV64: cpopw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm cpopw: mayLoad = false
sail cpopw: mayLoad = false
llvm cpopw: mayStore = false
sail cpopw: mayStore = false

Report: cras16
llvm RV32_RV64: cras16 "rd" "rs1" "rs2"
sail RV32: cras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm cras16: mayLoad = false
sail cras16: mayLoad = false
llvm cras16: mayStore = false
sail cras16: mayStore = false

Report: cras32
llvm RV64: cras32 "rd" "rs1" "rs2"
sail RV32_RV64: cras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm cras32: mayLoad = false
sail cras32: mayLoad = false
llvm cras32: mayStore = false
sail cras32: mayStore = false

Report: crsa16
llvm RV32_RV64: crsa16 "rd" "rs1" "rs2"
sail RV32: crsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm crsa16: mayLoad = false
sail crsa16: mayLoad = false
llvm crsa16: mayStore = false
sail crsa16: mayStore = false

Report: crsa32
llvm RV64: crsa32 "rd" "rs1" "rs2"
sail RV32_RV64: crsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm crsa32: mayLoad = false
sail crsa32: mayLoad = false
llvm crsa32: mayStore = false
sail crsa32: mayStore = false

Report: csrrc
llvm RV32_RV64: csrrc "rd" "imm12" "rs1"
sail RV32: csrrc "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrc: mayLoad = false
sail csrrc: mayLoad = false
llvm csrrc: mayStore = false
sail csrrc: mayStore = false

Report: csrrci
llvm RV32_RV64: csrrci "rd" "imm12" "rs1"
sail RV32: csrrci "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrci: mayLoad = false
sail csrrci: mayLoad = false
llvm csrrci: mayStore = false
sail csrrci: mayStore = false

Report: csrrs
llvm RV32_RV64: csrrs "rd" "imm12" "rs1"
sail RV32: csrrs "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrs: mayLoad = false
sail csrrs: mayLoad = false
llvm csrrs: mayStore = false
sail csrrs: mayStore = false

Report: csrrsi
llvm RV32_RV64: csrrsi "rd" "imm12" "rs1"
sail RV32: csrrsi "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrsi: mayLoad = false
sail csrrsi: mayLoad = false
llvm csrrsi: mayStore = false
sail csrrsi: mayStore = false

Report: csrrw
llvm RV32_RV64: csrrw "rd" "imm12" "rs1"
sail RV32: csrrw "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrw: mayLoad = false
sail csrrw: mayLoad = false
llvm csrrw: mayStore = false
sail csrrw: mayStore = false

Report: csrrwi
llvm RV32_RV64: csrrwi "rd" "imm12" "rs1"
sail RV32: csrrwi "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrwi: mayLoad = false
sail csrrwi: mayLoad = false
llvm csrrwi: mayStore = false
sail csrrwi: mayStore = false

Report: ctz
llvm RV32_RV64: ctz "rd" "rs1"
sail RV32: ctz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm ctz: mayLoad = false
sail ctz: mayLoad = false
llvm ctz: mayStore = false
sail ctz: mayStore = false

Report: ctzw
llvm RV64: ctzw "rd" "rs1"
sail RV64: ctzw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm ctzw: mayLoad = false
sail ctzw: mayLoad = false
llvm ctzw: mayStore = false
sail ctzw: mayStore = false

Report: div
llvm RV32_RV64: div "rd" "rs1" "rs2"
sail RV32: div "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm div: mayLoad = false
sail div: mayLoad = false
llvm div: mayStore = false
sail div: mayStore = false

Report: divu
llvm RV32_RV64: divu "rd" "rs1" "rs2"
sail RV32: divu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm divu: mayLoad = false
sail divu: mayLoad = false
llvm divu: mayStore = false
sail divu: mayStore = false

Report: divuw
llvm RV64: divuw "rd" "rs1" "rs2"
sail RV64: divuw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm divuw: mayLoad = false
sail divuw: mayLoad = false
llvm divuw: mayStore = false
sail divuw: mayStore = false

Report: divw
llvm RV64: divw "rd" "rs1" "rs2"
sail RV64: divw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm divw: mayLoad = false
sail divw: mayLoad = false
llvm divw: mayStore = false
sail divw: mayStore = false

Report: ebreak
llvm RV32_RV64: ebreak 
sail RV32: ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm ebreak: mayLoad = false
sail ebreak: mayLoad = false
llvm ebreak: mayStore = false
sail ebreak: mayStore = false

Report: ecall
llvm RV32_RV64: ecall 
sail RV32: ecall 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm ecall: mayLoad = false
sail ecall: mayLoad = false
llvm ecall: mayStore = false
sail ecall: mayStore = false

Report: fadd.d
llvm RV32: fadd.d "rd" "rs1" "rs2" "frm"
sail RV32: fadd.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fadd.d: mayLoad = false
sail fadd.d: mayLoad = false
llvm fadd.d: mayStore = false
sail fadd.d: mayStore = false

Report: fadd.d
llvm RV64: fadd.d "rd" "rs1" "rs2" "frm"
sail RV64: fadd.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fadd.d: mayLoad = false
sail fadd.d: mayLoad = false
llvm fadd.d: mayStore = false
sail fadd.d: mayStore = false

Report: fadd.h
llvm RV32_RV64: fadd.h "rd" "rs1" "rs2" "frm"
sail RV32: fadd.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fadd.h: mayLoad = false
sail fadd.h: mayLoad = false
llvm fadd.h: mayStore = false
sail fadd.h: mayStore = false

Report: fadd.s
llvm RV32_RV64: fadd.s "rd" "rs1" "rs2" "frm"
sail RV32: fadd.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fadd.s: mayLoad = false
sail fadd.s: mayLoad = false
llvm fadd.s: mayStore = false
sail fadd.s: mayStore = false

Report: fclass.d
llvm RV32: fclass.d "rd" "rs1"
sail RV32: fclass.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fclass.d: mayLoad = false
sail fclass.d: mayLoad = false
llvm fclass.d: mayStore = false
sail fclass.d: mayStore = false

Report: fclass.d
llvm RV64: fclass.d "rd" "rs1"
sail RV64: fclass.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fclass.d: mayLoad = false
sail fclass.d: mayLoad = false
llvm fclass.d: mayStore = false
sail fclass.d: mayStore = false

Report: fclass.h
llvm RV32_RV64: fclass.h "rd" "rs1"
sail RV32: fclass.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fclass.h: mayLoad = false
sail fclass.h: mayLoad = false
llvm fclass.h: mayStore = false
sail fclass.h: mayStore = false

Report: fclass.s
llvm RV32_RV64: fclass.s "rd" "rs1"
sail RV32: fclass.s "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fclass.s: mayLoad = false
sail fclass.s: mayLoad = false
llvm fclass.s: mayStore = false
sail fclass.s: mayStore = false

Report: fcvt.d.h
llvm RV32: fcvt.d.h "rd" "rs1" "frm"
sail RV32: fcvt.d.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.h: mayLoad = false
sail fcvt.d.h: mayLoad = false
llvm fcvt.d.h: mayStore = false
sail fcvt.d.h: mayStore = false

Report: fcvt.d.h
llvm RV64: fcvt.d.h "rd" "rs1" "frm"
sail RV64: fcvt.d.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.h: mayLoad = false
sail fcvt.d.h: mayLoad = false
llvm fcvt.d.h: mayStore = false
sail fcvt.d.h: mayStore = false

Report: fcvt.d.l
llvm RV64: fcvt.d.l "rd" "rs1" "frm"
sail RV64: fcvt.d.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.l: mayLoad = false
sail fcvt.d.l: mayLoad = false
llvm fcvt.d.l: mayStore = false
sail fcvt.d.l: mayStore = false

Report: fcvt.d.lu
llvm RV64: fcvt.d.lu "rd" "rs1" "frm"
sail RV64: fcvt.d.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.lu: mayLoad = false
sail fcvt.d.lu: mayLoad = false
llvm fcvt.d.lu: mayStore = false
sail fcvt.d.lu: mayStore = false

Report: fcvt.d.s
llvm RV32: fcvt.d.s "rd" "rs1" "frm"
sail RV32: fcvt.d.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.s: mayLoad = false
sail fcvt.d.s: mayLoad = false
llvm fcvt.d.s: mayStore = false
sail fcvt.d.s: mayStore = false

Report: fcvt.d.s
llvm RV64: fcvt.d.s "rd" "rs1" "frm"
sail RV64: fcvt.d.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.s: mayLoad = false
sail fcvt.d.s: mayLoad = false
llvm fcvt.d.s: mayStore = false
sail fcvt.d.s: mayStore = false

Report: fcvt.d.w
llvm RV32: fcvt.d.w "rd" "rs1" "frm"
sail RV32: fcvt.d.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.w: mayLoad = false
sail fcvt.d.w: mayLoad = false
llvm fcvt.d.w: mayStore = false
sail fcvt.d.w: mayStore = false

Report: fcvt.d.w
llvm RV64: fcvt.d.w "rd" "rs1" "frm"
sail RV64: fcvt.d.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.w: mayLoad = false
sail fcvt.d.w: mayLoad = false
llvm fcvt.d.w: mayStore = false
sail fcvt.d.w: mayStore = false

Report: fcvt.d.wu
llvm RV32: fcvt.d.wu "rd" "rs1" "frm"
sail RV32: fcvt.d.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.wu: mayLoad = false
sail fcvt.d.wu: mayLoad = false
llvm fcvt.d.wu: mayStore = false
sail fcvt.d.wu: mayStore = false

Report: fcvt.d.wu
llvm RV64: fcvt.d.wu "rd" "rs1" "frm"
sail RV64: fcvt.d.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.wu: mayLoad = false
sail fcvt.d.wu: mayLoad = false
llvm fcvt.d.wu: mayStore = false
sail fcvt.d.wu: mayStore = false

Report: fcvt.h.d
llvm RV32: fcvt.h.d "rd" "rs1" "frm"
sail RV32: fcvt.h.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.d: mayLoad = false
sail fcvt.h.d: mayLoad = false
llvm fcvt.h.d: mayStore = false
sail fcvt.h.d: mayStore = false

Report: fcvt.h.d
llvm RV64: fcvt.h.d "rd" "rs1" "frm"
sail RV64: fcvt.h.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.d: mayLoad = false
sail fcvt.h.d: mayLoad = false
llvm fcvt.h.d: mayStore = false
sail fcvt.h.d: mayStore = false

Report: fcvt.h.l
llvm RV64: fcvt.h.l "rd" "rs1" "frm"
sail RV64: fcvt.h.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.l: mayLoad = false
sail fcvt.h.l: mayLoad = false
llvm fcvt.h.l: mayStore = false
sail fcvt.h.l: mayStore = false

Report: fcvt.h.lu
llvm RV64: fcvt.h.lu "rd" "rs1" "frm"
sail RV64: fcvt.h.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.lu: mayLoad = false
sail fcvt.h.lu: mayLoad = false
llvm fcvt.h.lu: mayStore = false
sail fcvt.h.lu: mayStore = false

Report: fcvt.h.s
llvm RV32_RV64: fcvt.h.s "rd" "rs1" "frm"
sail RV32: fcvt.h.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.s: mayLoad = false
sail fcvt.h.s: mayLoad = false
llvm fcvt.h.s: mayStore = false
sail fcvt.h.s: mayStore = false

Report: fcvt.h.w
llvm RV32_RV64: fcvt.h.w "rd" "rs1" "frm"
sail RV32: fcvt.h.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.w: mayLoad = false
sail fcvt.h.w: mayLoad = false
llvm fcvt.h.w: mayStore = false
sail fcvt.h.w: mayStore = false

Report: fcvt.h.wu
llvm RV32_RV64: fcvt.h.wu "rd" "rs1" "frm"
sail RV32: fcvt.h.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.wu: mayLoad = false
sail fcvt.h.wu: mayLoad = false
llvm fcvt.h.wu: mayStore = false
sail fcvt.h.wu: mayStore = false

Report: fcvt.l.d
llvm RV64: fcvt.l.d "rd" "rs1" "frm"
sail RV64: fcvt.l.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.l.d: mayLoad = false
sail fcvt.l.d: mayLoad = false
llvm fcvt.l.d: mayStore = false
sail fcvt.l.d: mayStore = false

Report: fcvt.l.h
llvm RV64: fcvt.l.h "rd" "rs1" "frm"
sail RV64: fcvt.l.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.l.h: mayLoad = false
sail fcvt.l.h: mayLoad = false
llvm fcvt.l.h: mayStore = false
sail fcvt.l.h: mayStore = false

Report: fcvt.l.s
llvm RV64: fcvt.l.s "rd" "rs1" "frm"
sail RV64: fcvt.l.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.l.s: mayLoad = false
sail fcvt.l.s: mayLoad = false
llvm fcvt.l.s: mayStore = false
sail fcvt.l.s: mayStore = false

Report: fcvt.lu.d
llvm RV64: fcvt.lu.d "rd" "rs1" "frm"
sail RV64: fcvt.lu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.lu.d: mayLoad = false
sail fcvt.lu.d: mayLoad = false
llvm fcvt.lu.d: mayStore = false
sail fcvt.lu.d: mayStore = false

Report: fcvt.lu.h
llvm RV64: fcvt.lu.h "rd" "rs1" "frm"
sail RV64: fcvt.lu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.lu.h: mayLoad = false
sail fcvt.lu.h: mayLoad = false
llvm fcvt.lu.h: mayStore = false
sail fcvt.lu.h: mayStore = false

Report: fcvt.lu.s
llvm RV64: fcvt.lu.s "rd" "rs1" "frm"
sail RV64: fcvt.lu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.lu.s: mayLoad = false
sail fcvt.lu.s: mayLoad = false
llvm fcvt.lu.s: mayStore = false
sail fcvt.lu.s: mayStore = false

Report: fcvt.s.d
llvm RV32: fcvt.s.d "rd" "rs1" "frm"
sail RV32: fcvt.s.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.d: mayLoad = false
sail fcvt.s.d: mayLoad = false
llvm fcvt.s.d: mayStore = false
sail fcvt.s.d: mayStore = false

Report: fcvt.s.d
llvm RV64: fcvt.s.d "rd" "rs1" "frm"
sail RV64: fcvt.s.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.d: mayLoad = false
sail fcvt.s.d: mayLoad = false
llvm fcvt.s.d: mayStore = false
sail fcvt.s.d: mayStore = false

Report: fcvt.s.h
llvm RV32_RV64: fcvt.s.h "rd" "rs1" "frm"
sail RV32: fcvt.s.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.h: mayLoad = false
sail fcvt.s.h: mayLoad = false
llvm fcvt.s.h: mayStore = false
sail fcvt.s.h: mayStore = false

Report: fcvt.s.l
llvm RV64: fcvt.s.l "rd" "rs1" "frm"
sail RV64: fcvt.s.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.l: mayLoad = false
sail fcvt.s.l: mayLoad = false
llvm fcvt.s.l: mayStore = false
sail fcvt.s.l: mayStore = false

Report: fcvt.s.lu
llvm RV64: fcvt.s.lu "rd" "rs1" "frm"
sail RV64: fcvt.s.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.lu: mayLoad = false
sail fcvt.s.lu: mayLoad = false
llvm fcvt.s.lu: mayStore = false
sail fcvt.s.lu: mayStore = false

Report: fcvt.s.w
llvm RV32_RV64: fcvt.s.w "rd" "rs1" "frm"
sail RV32: fcvt.s.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.w: mayLoad = false
sail fcvt.s.w: mayLoad = false
llvm fcvt.s.w: mayStore = false
sail fcvt.s.w: mayStore = false

Report: fcvt.s.wu
llvm RV32_RV64: fcvt.s.wu "rd" "rs1" "frm"
sail RV32: fcvt.s.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.wu: mayLoad = false
sail fcvt.s.wu: mayLoad = false
llvm fcvt.s.wu: mayStore = false
sail fcvt.s.wu: mayStore = false

Report: fcvt.w.d
llvm RV64: fcvt.w.d "rd" "rs1" "frm"
sail RV64: fcvt.w.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.w.d: mayLoad = false
sail fcvt.w.d: mayLoad = false
llvm fcvt.w.d: mayStore = false
sail fcvt.w.d: mayStore = false

Report: fcvt.w.h
llvm RV32_RV64: fcvt.w.h "rd" "rs1" "frm"
sail RV32: fcvt.w.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.w.h: mayLoad = false
sail fcvt.w.h: mayLoad = false
llvm fcvt.w.h: mayStore = false
sail fcvt.w.h: mayStore = false

Report: fcvt.w.s
llvm RV32_RV64: fcvt.w.s "rd" "rs1" "frm"
sail RV32: fcvt.w.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.w.s: mayLoad = false
sail fcvt.w.s: mayLoad = false
llvm fcvt.w.s: mayStore = false
sail fcvt.w.s: mayStore = false

Report: fcvt.wu.d
llvm RV32: fcvt.wu.d "rd" "rs1" "frm"
sail RV32: fcvt.wu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.d: mayLoad = false
sail fcvt.wu.d: mayLoad = false
llvm fcvt.wu.d: mayStore = false
sail fcvt.wu.d: mayStore = false

Report: fcvt.wu.d
llvm RV64: fcvt.wu.d "rd" "rs1" "frm"
sail RV64: fcvt.wu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.d: mayLoad = false
sail fcvt.wu.d: mayLoad = false
llvm fcvt.wu.d: mayStore = false
sail fcvt.wu.d: mayStore = false

Report: fcvt.wu.h
llvm RV32_RV64: fcvt.wu.h "rd" "rs1" "frm"
sail RV32: fcvt.wu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.h: mayLoad = false
sail fcvt.wu.h: mayLoad = false
llvm fcvt.wu.h: mayStore = false
sail fcvt.wu.h: mayStore = false

Report: fcvt.wu.s
llvm RV32_RV64: fcvt.wu.s "rd" "rs1" "frm"
sail RV32: fcvt.wu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.s: mayLoad = false
sail fcvt.wu.s: mayLoad = false
llvm fcvt.wu.s: mayStore = false
sail fcvt.wu.s: mayStore = false

Report: fdiv.d
llvm RV32: fdiv.d "rd" "rs1" "rs2" "frm"
sail RV32: fdiv.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.d: mayLoad = false
sail fdiv.d: mayLoad = false
llvm fdiv.d: mayStore = false
sail fdiv.d: mayStore = false

Report: fdiv.d
llvm RV64: fdiv.d "rd" "rs1" "rs2" "frm"
sail RV64: fdiv.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.d: mayLoad = false
sail fdiv.d: mayLoad = false
llvm fdiv.d: mayStore = false
sail fdiv.d: mayStore = false

Report: fdiv.h
llvm RV32_RV64: fdiv.h "rd" "rs1" "rs2" "frm"
sail RV32: fdiv.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.h: mayLoad = false
sail fdiv.h: mayLoad = false
llvm fdiv.h: mayStore = false
sail fdiv.h: mayStore = false

Report: fdiv.s
llvm RV32_RV64: fdiv.s "rd" "rs1" "rs2" "frm"
sail RV32: fdiv.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.s: mayLoad = false
sail fdiv.s: mayLoad = false
llvm fdiv.s: mayStore = false
sail fdiv.s: mayStore = false

Report: fence
llvm RV32_RV64: fence "pred" "succ"
sail RV32_RV64: fence "pred" "succ"
llvm outs: 
sail outs: 
llvm ins: (1, succ) (0, pred)
sail ins: (1, succ) (0, pred)
llvm fence: mayLoad = false
sail fence: mayLoad = false
llvm fence: mayStore = false
sail fence: mayStore = false

Report: fence.i
llvm RV32_RV64: fence.i 
sail RV32_RV64: fence.i 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm fence.i: mayLoad = false
sail fence.i: mayLoad = false
llvm fence.i: mayStore = false
sail fence.i: mayStore = false

Report: fence.tso
llvm RV32_RV64: fence.tso 
sail RV32_RV64: fence.tso "pred" "succ"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: 
sail ins: (1, succ) (0, pred)
llvm fence.tso: mayLoad = false
sail fence.tso: mayLoad = false
llvm fence.tso: mayStore = false
sail fence.tso: mayStore = false

Report: feq.d
llvm RV64: feq.d "rd" "rs1" "rs2"
sail RV64: feq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm feq.d: mayLoad = false
sail feq.d: mayLoad = false
llvm feq.d: mayStore = false
sail feq.d: mayStore = false

Report: feq.h
llvm RV32_RV64: feq.h "rd" "rs1" "rs2"
sail RV32: feq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm feq.h: mayLoad = false
sail feq.h: mayLoad = false
llvm feq.h: mayStore = false
sail feq.h: mayStore = false

Report: feq.s
llvm RV32_RV64: feq.s "rd" "rs1" "rs2"
sail RV32: feq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm feq.s: mayLoad = false
sail feq.s: mayLoad = false
llvm feq.s: mayStore = false
sail feq.s: mayStore = false

Report: fld
llvm RV32_RV64: fld "rd" "imm12" "rs1"
sail RV32: fld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm fld: mayLoad = true
sail fld: mayLoad = true
llvm fld: mayStore = false
sail fld: mayStore = false

Report: fle.d
llvm RV32: fle.d "rd" "rs1" "rs2"
sail RV32: fle.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fle.d: mayLoad = false
sail fle.d: mayLoad = false
llvm fle.d: mayStore = false
sail fle.d: mayStore = false

Report: fle.d
llvm RV64: fle.d "rd" "rs1" "rs2"
sail RV64: fle.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fle.d: mayLoad = false
sail fle.d: mayLoad = false
llvm fle.d: mayStore = false
sail fle.d: mayStore = false

Report: fle.h
llvm RV32_RV64: fle.h "rd" "rs1" "rs2"
sail RV32: fle.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fle.h: mayLoad = false
sail fle.h: mayLoad = false
llvm fle.h: mayStore = false
sail fle.h: mayStore = false

Report: fle.s
llvm RV32_RV64: fle.s "rd" "rs1" "rs2"
sail RV32: fle.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fle.s: mayLoad = false
sail fle.s: mayLoad = false
llvm fle.s: mayStore = false
sail fle.s: mayStore = false

Report: flh
llvm RV32_RV64: flh "rd" "imm12" "rs1"
sail RV32: flh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm flh: mayLoad = true
sail flh: mayLoad = true
llvm flh: mayStore = false
sail flh: mayStore = false

Report: flt.d
llvm RV32: flt.d "rd" "rs1" "rs2"
sail RV32: flt.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm flt.d: mayLoad = false
sail flt.d: mayLoad = false
llvm flt.d: mayStore = false
sail flt.d: mayStore = false

Report: flt.d
llvm RV64: flt.d "rd" "rs1" "rs2"
sail RV64: flt.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm flt.d: mayLoad = false
sail flt.d: mayLoad = false
llvm flt.d: mayStore = false
sail flt.d: mayStore = false

Report: flt.h
llvm RV32_RV64: flt.h "rd" "rs1" "rs2"
sail RV32: flt.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm flt.h: mayLoad = false
sail flt.h: mayLoad = false
llvm flt.h: mayStore = false
sail flt.h: mayStore = false

Report: flt.s
llvm RV32_RV64: flt.s "rd" "rs1" "rs2"
sail RV32: flt.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm flt.s: mayLoad = false
sail flt.s: mayLoad = false
llvm flt.s: mayStore = false
sail flt.s: mayStore = false

Report: flw
llvm RV32_RV64: flw "rd" "imm12" "rs1"
sail RV32: flw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm flw: mayLoad = true
sail flw: mayLoad = true
llvm flw: mayStore = false
sail flw: mayStore = false

Report: fmadd.d
llvm RV32: fmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmadd.d: mayLoad = false
sail fmadd.d: mayLoad = false
llvm fmadd.d: mayStore = false
sail fmadd.d: mayStore = false

Report: fmadd.d
llvm RV64: fmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmadd.d: mayLoad = false
sail fmadd.d: mayLoad = false
llvm fmadd.d: mayStore = false
sail fmadd.d: mayStore = false

Report: fmadd.h
llvm RV32_RV64: fmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmadd.h: mayLoad = false
sail fmadd.h: mayLoad = false
llvm fmadd.h: mayStore = false
sail fmadd.h: mayStore = false

Report: fmadd.s
llvm RV32_RV64: fmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmadd.s: mayLoad = false
sail fmadd.s: mayLoad = false
llvm fmadd.s: mayStore = false
sail fmadd.s: mayStore = false

Report: fmax.d
llvm RV32: fmax.d "rd" "rs1" "rs2"
sail RV32: fmax.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmax.d: mayLoad = false
sail fmax.d: mayLoad = false
llvm fmax.d: mayStore = false
sail fmax.d: mayStore = false

Report: fmax.d
llvm RV64: fmax.d "rd" "rs1" "rs2"
sail RV64: fmax.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmax.d: mayLoad = false
sail fmax.d: mayLoad = false
llvm fmax.d: mayStore = false
sail fmax.d: mayStore = false

Report: fmax.h
llvm RV32_RV64: fmax.h "rd" "rs1" "rs2"
sail RV32: fmax.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmax.h: mayLoad = false
sail fmax.h: mayLoad = false
llvm fmax.h: mayStore = false
sail fmax.h: mayStore = false

Report: fmax.s
llvm RV32_RV64: fmax.s "rd" "rs1" "rs2"
sail RV32: fmax.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmax.s: mayLoad = false
sail fmax.s: mayLoad = false
llvm fmax.s: mayStore = false
sail fmax.s: mayStore = false

Report: fmin.d
llvm RV32: fmin.d "rd" "rs1" "rs2"
sail RV32: fmin.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmin.d: mayLoad = false
sail fmin.d: mayLoad = false
llvm fmin.d: mayStore = false
sail fmin.d: mayStore = false

Report: fmin.d
llvm RV64: fmin.d "rd" "rs1" "rs2"
sail RV64: fmin.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmin.d: mayLoad = false
sail fmin.d: mayLoad = false
llvm fmin.d: mayStore = false
sail fmin.d: mayStore = false

Report: fmin.h
llvm RV32_RV64: fmin.h "rd" "rs1" "rs2"
sail RV32: fmin.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmin.h: mayLoad = false
sail fmin.h: mayLoad = false
llvm fmin.h: mayStore = false
sail fmin.h: mayStore = false

Report: fmin.s
llvm RV32_RV64: fmin.s "rd" "rs1" "rs2"
sail RV32: fmin.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmin.s: mayLoad = false
sail fmin.s: mayLoad = false
llvm fmin.s: mayStore = false
sail fmin.s: mayStore = false

Report: fmsub.d
llvm RV32: fmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmsub.d: mayLoad = false
sail fmsub.d: mayLoad = false
llvm fmsub.d: mayStore = false
sail fmsub.d: mayStore = false

Report: fmsub.d
llvm RV64: fmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmsub.d: mayLoad = false
sail fmsub.d: mayLoad = false
llvm fmsub.d: mayStore = false
sail fmsub.d: mayStore = false

Report: fmsub.h
llvm RV32_RV64: fmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmsub.h: mayLoad = false
sail fmsub.h: mayLoad = false
llvm fmsub.h: mayStore = false
sail fmsub.h: mayStore = false

Report: fmsub.s
llvm RV32_RV64: fmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmsub.s: mayLoad = false
sail fmsub.s: mayLoad = false
llvm fmsub.s: mayStore = false
sail fmsub.s: mayStore = false

Report: fmul.d
llvm RV64: fmul.d "rd" "rs1" "rs2" "frm"
sail RV64: fmul.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fmul.d: mayLoad = false
sail fmul.d: mayLoad = false
llvm fmul.d: mayStore = false
sail fmul.d: mayStore = false

Report: fmul.h
llvm RV32_RV64: fmul.h "rd" "rs1" "rs2" "frm"
sail RV32: fmul.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fmul.h: mayLoad = false
sail fmul.h: mayLoad = false
llvm fmul.h: mayStore = false
sail fmul.h: mayStore = false

Report: fmul.s
llvm RV32_RV64: fmul.s "rd" "rs1" "rs2" "frm"
sail RV32: fmul.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fmul.s: mayLoad = false
sail fmul.s: mayLoad = false
llvm fmul.s: mayStore = false
sail fmul.s: mayStore = false

Report: fmv.d.x
llvm RV64: fmv.d.x "rd" "rs1"
sail RV64: fmv.d.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.d.x: mayLoad = false
sail fmv.d.x: mayLoad = false
llvm fmv.d.x: mayStore = false
sail fmv.d.x: mayStore = false

Report: fmv.h.x
llvm RV32_RV64: fmv.h.x "rd" "rs1"
sail RV32: fmv.h.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.h.x: mayLoad = false
sail fmv.h.x: mayLoad = false
llvm fmv.h.x: mayStore = false
sail fmv.h.x: mayStore = false

Report: fmv.w.x
llvm RV32_RV64: fmv.w.x "rd" "rs1"
sail RV32: fmv.w.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.w.x: mayLoad = false
sail fmv.w.x: mayLoad = false
llvm fmv.w.x: mayStore = false
sail fmv.w.x: mayStore = false

Report: fmv.x.d
llvm RV64: fmv.x.d "rd" "rs1"
sail RV64: fmv.x.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.x.d: mayLoad = false
sail fmv.x.d: mayLoad = false
llvm fmv.x.d: mayStore = false
sail fmv.x.d: mayStore = false

Report: fmv.x.h
llvm RV32_RV64: fmv.x.h "rd" "rs1"
sail RV32: fmv.x.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.x.h: mayLoad = false
sail fmv.x.h: mayLoad = false
llvm fmv.x.h: mayStore = false
sail fmv.x.h: mayStore = false

Report: fmv.x.w
llvm RV32_RV64: fmv.x.w "rd" "rs1"
sail RV32: fmv.x.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.x.w: mayLoad = false
sail fmv.x.w: mayLoad = false
llvm fmv.x.w: mayStore = false
sail fmv.x.w: mayStore = false

Report: fnmadd.d
llvm RV32: fnmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmadd.d: mayLoad = false
sail fnmadd.d: mayLoad = false
llvm fnmadd.d: mayStore = false
sail fnmadd.d: mayStore = false

Report: fnmadd.d
llvm RV64: fnmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmadd.d: mayLoad = false
sail fnmadd.d: mayLoad = false
llvm fnmadd.d: mayStore = false
sail fnmadd.d: mayStore = false

Report: fnmadd.h
llvm RV32_RV64: fnmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmadd.h: mayLoad = false
sail fnmadd.h: mayLoad = false
llvm fnmadd.h: mayStore = false
sail fnmadd.h: mayStore = false

Report: fnmadd.s
llvm RV32_RV64: fnmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmadd.s: mayLoad = false
sail fnmadd.s: mayLoad = false
llvm fnmadd.s: mayStore = false
sail fnmadd.s: mayStore = false

Report: fnmsub.d
llvm RV32: fnmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmsub.d: mayLoad = false
sail fnmsub.d: mayLoad = false
llvm fnmsub.d: mayStore = false
sail fnmsub.d: mayStore = false

Report: fnmsub.d
llvm RV64: fnmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmsub.d: mayLoad = false
sail fnmsub.d: mayLoad = false
llvm fnmsub.d: mayStore = false
sail fnmsub.d: mayStore = false

Report: fnmsub.h
llvm RV32_RV64: fnmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmsub.h: mayLoad = false
sail fnmsub.h: mayLoad = false
llvm fnmsub.h: mayStore = false
sail fnmsub.h: mayStore = false

Report: fnmsub.s
llvm RV32_RV64: fnmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmsub.s: mayLoad = false
sail fnmsub.s: mayLoad = false
llvm fnmsub.s: mayStore = false
sail fnmsub.s: mayStore = false

Report: fsd
llvm RV32_RV64: fsd "rs2" "imm12" "rs1"
sail RV32: fsd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm fsd: mayLoad = false
sail fsd: mayLoad = false
llvm fsd: mayStore = true
sail fsd: mayStore = true

Report: fsgnj.d
llvm RV32: fsgnj.d "rd" "rs1" "rs2"
sail RV32: fsgnj.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnj.d: mayLoad = false
sail fsgnj.d: mayLoad = false
llvm fsgnj.d: mayStore = false
sail fsgnj.d: mayStore = false

Report: fsgnj.d
llvm RV64: fsgnj.d "rd" "rs1" "rs2"
sail RV64: fsgnj.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnj.d: mayLoad = false
sail fsgnj.d: mayLoad = false
llvm fsgnj.d: mayStore = false
sail fsgnj.d: mayStore = false

Report: fsgnj.h
llvm RV32_RV64: fsgnj.h "rd" "rs1" "rs2"
sail RV32: fsgnj.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnj.h: mayLoad = false
sail fsgnj.h: mayLoad = false
llvm fsgnj.h: mayStore = false
sail fsgnj.h: mayStore = false

Report: fsgnj.s
llvm RV32_RV64: fsgnj.s "rd" "rs1" "rs2"
sail RV32: fsgnj.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnj.s: mayLoad = false
sail fsgnj.s: mayLoad = false
llvm fsgnj.s: mayStore = false
sail fsgnj.s: mayStore = false

Report: fsgnjn.d
llvm RV32: fsgnjn.d "rd" "rs1" "rs2"
sail RV32: fsgnjn.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjn.d: mayLoad = false
sail fsgnjn.d: mayLoad = false
llvm fsgnjn.d: mayStore = false
sail fsgnjn.d: mayStore = false

Report: fsgnjn.d
llvm RV64: fsgnjn.d "rd" "rs1" "rs2"
sail RV64: fsgnjn.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjn.d: mayLoad = false
sail fsgnjn.d: mayLoad = false
llvm fsgnjn.d: mayStore = false
sail fsgnjn.d: mayStore = false

Report: fsgnjn.h
llvm RV32_RV64: fsgnjn.h "rd" "rs1" "rs2"
sail RV32: fsgnjn.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjn.h: mayLoad = false
sail fsgnjn.h: mayLoad = false
llvm fsgnjn.h: mayStore = false
sail fsgnjn.h: mayStore = false

Report: fsgnjn.s
llvm RV32_RV64: fsgnjn.s "rd" "rs1" "rs2"
sail RV32: fsgnjn.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjn.s: mayLoad = false
sail fsgnjn.s: mayLoad = false
llvm fsgnjn.s: mayStore = false
sail fsgnjn.s: mayStore = false

Report: fsgnjx.d
llvm RV32: fsgnjx.d "rd" "rs1" "rs2"
sail RV32: fsgnjx.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjx.d: mayLoad = false
sail fsgnjx.d: mayLoad = false
llvm fsgnjx.d: mayStore = false
sail fsgnjx.d: mayStore = false

Report: fsgnjx.d
llvm RV64: fsgnjx.d "rd" "rs1" "rs2"
sail RV64: fsgnjx.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjx.d: mayLoad = false
sail fsgnjx.d: mayLoad = false
llvm fsgnjx.d: mayStore = false
sail fsgnjx.d: mayStore = false

Report: fsgnjx.h
llvm RV32_RV64: fsgnjx.h "rd" "rs1" "rs2"
sail RV32: fsgnjx.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjx.h: mayLoad = false
sail fsgnjx.h: mayLoad = false
llvm fsgnjx.h: mayStore = false
sail fsgnjx.h: mayStore = false

Report: fsgnjx.s
llvm RV32_RV64: fsgnjx.s "rd" "rs1" "rs2"
sail RV32: fsgnjx.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjx.s: mayLoad = false
sail fsgnjx.s: mayLoad = false
llvm fsgnjx.s: mayStore = false
sail fsgnjx.s: mayStore = false

Report: fsh
llvm RV32_RV64: fsh "rs2" "imm12" "rs1"
sail RV32: fsh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm fsh: mayLoad = false
sail fsh: mayLoad = false
llvm fsh: mayStore = true
sail fsh: mayStore = true

Report: fsqrt.d
llvm RV64: fsqrt.d "rd" "rs1" "frm"
sail RV64: fsqrt.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fsqrt.d: mayLoad = false
sail fsqrt.d: mayLoad = false
llvm fsqrt.d: mayStore = false
sail fsqrt.d: mayStore = false

Report: fsqrt.h
llvm RV32_RV64: fsqrt.h "rd" "rs1" "frm"
sail RV32: fsqrt.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fsqrt.h: mayLoad = false
sail fsqrt.h: mayLoad = false
llvm fsqrt.h: mayStore = false
sail fsqrt.h: mayStore = false

Report: fsqrt.s
llvm RV32_RV64: fsqrt.s "rd" "rs1" "frm"
sail RV32: fsqrt.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fsqrt.s: mayLoad = false
sail fsqrt.s: mayLoad = false
llvm fsqrt.s: mayStore = false
sail fsqrt.s: mayStore = false

Report: fsub.d
llvm RV64: fsub.d "rd" "rs1" "rs2" "frm"
sail RV64: fsub.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fsub.d: mayLoad = false
sail fsub.d: mayLoad = false
llvm fsub.d: mayStore = false
sail fsub.d: mayStore = false

Report: fsub.h
llvm RV32_RV64: fsub.h "rd" "rs1" "rs2" "frm"
sail RV32: fsub.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fsub.h: mayLoad = false
sail fsub.h: mayLoad = false
llvm fsub.h: mayStore = false
sail fsub.h: mayStore = false

Report: fsub.s
llvm RV32_RV64: fsub.s "rd" "rs1" "rs2" "frm"
sail RV32: fsub.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fsub.s: mayLoad = false
sail fsub.s: mayLoad = false
llvm fsub.s: mayStore = false
sail fsub.s: mayStore = false

Report: fsw
llvm RV32_RV64: fsw "rs2" "imm12" "rs1"
sail RV32: fsw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm fsw: mayLoad = false
sail fsw: mayLoad = false
llvm fsw: mayStore = true
sail fsw: mayStore = true

Report: jal
llvm RV32_RV64: jal "rd" "imm20"
sail RV32: jal "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)
llvm jal: mayLoad = false
sail jal: mayLoad = false
llvm jal: mayStore = false
sail jal: mayStore = false

Report: jalr
llvm RV32_RV64: jalr "rd" "imm12" "rs1"
sail RV32: jalr "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, imm) (1, rs1)
llvm jalr: mayLoad = false
sail jalr: mayLoad = false
llvm jalr: mayStore = false
sail jalr: mayStore = false

Report: kabs16
llvm RV32_RV64: kabs16 "rd" "rs1"
sail RV32: kabs16 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm kabs16: mayLoad = false
sail kabs16: mayLoad = false
llvm kabs16: mayStore = false
sail kabs16: mayStore = false

Report: kabs8
llvm RV32_RV64: kabs8 "rd" "rs1"
sail RV32: kabs8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm kabs8: mayLoad = false
sail kabs8: mayLoad = false
llvm kabs8: mayStore = false
sail kabs8: mayStore = false

Report: kadd16
llvm RV32_RV64: kadd16 "rd" "rs1" "rs2"
sail RV32: kadd16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kadd16: mayLoad = false
sail kadd16: mayLoad = false
llvm kadd16: mayStore = false
sail kadd16: mayStore = false

Report: kadd32
llvm RV64: kadd32 "rd" "rs1" "rs2"
sail RV64: kadd32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kadd32: mayLoad = false
sail kadd32: mayLoad = false
llvm kadd32: mayStore = false
sail kadd32: mayStore = false

Report: kadd64
llvm RV32: kadd64 "rd" "rs1" "rs2"
sail RV32: kadd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kadd64: mayLoad = false
sail kadd64: mayLoad = false
llvm kadd64: mayStore = false
sail kadd64: mayStore = false

Report: kadd64
llvm RV64: kadd64 "rd" "rs1" "rs2"
sail RV64: kadd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kadd64: mayLoad = false
sail kadd64: mayLoad = false
llvm kadd64: mayStore = false
sail kadd64: mayStore = false

Report: kadd8
llvm RV32_RV64: kadd8 "rd" "rs1" "rs2"
sail RV32: kadd8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kadd8: mayLoad = false
sail kadd8: mayLoad = false
llvm kadd8: mayStore = false
sail kadd8: mayStore = false

Report: kcras16
llvm RV32_RV64: kcras16 "rd" "rs1" "rs2"
sail RV32: kcras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kcras16: mayLoad = false
sail kcras16: mayLoad = false
llvm kcras16: mayStore = false
sail kcras16: mayStore = false

Report: kcras32
llvm RV64: kcras32 "rd" "rs1" "rs2"
sail RV32_RV64: kcras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kcras32: mayLoad = false
sail kcras32: mayLoad = false
llvm kcras32: mayStore = false
sail kcras32: mayStore = false

Report: kcrsa16
llvm RV32_RV64: kcrsa16 "rd" "rs1" "rs2"
sail RV32: kcrsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kcrsa16: mayLoad = false
sail kcrsa16: mayLoad = false
llvm kcrsa16: mayStore = false
sail kcrsa16: mayStore = false

Report: kcrsa32
llvm RV64: kcrsa32 "rd" "rs1" "rs2"
sail RV32_RV64: kcrsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kcrsa32: mayLoad = false
sail kcrsa32: mayLoad = false
llvm kcrsa32: mayStore = false
sail kcrsa32: mayStore = false

Report: kdmabb16
llvm RV64: kdmabb16 "rd" "rs1" "rs2"
sail RV64: kdmabb16 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kdmabb16: mayLoad = false
sail kdmabb16: mayLoad = false
llvm kdmabb16: mayStore = false
sail kdmabb16: mayStore = false

Report: kdmabt16
llvm RV64: kdmabt16 "rd" "rs1" "rs2"
sail RV64: kdmabt16 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kdmabt16: mayLoad = false
sail kdmabt16: mayLoad = false
llvm kdmabt16: mayStore = false
sail kdmabt16: mayStore = false

Report: kdmatt16
llvm RV64: kdmatt16 "rd" "rs1" "rs2"
sail RV64: kdmatt16 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kdmatt16: mayLoad = false
sail kdmatt16: mayLoad = false
llvm kdmatt16: mayStore = false
sail kdmatt16: mayStore = false

Report: kdmbb16
llvm RV64: kdmbb16 "rd" "rs1" "rs2"
sail RV64: kdmbb16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kdmbb16: mayLoad = false
sail kdmbb16: mayLoad = false
llvm kdmbb16: mayStore = false
sail kdmbb16: mayStore = false

Report: kdmbt16
llvm RV64: kdmbt16 "rd" "rs1" "rs2"
sail RV64: kdmbt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kdmbt16: mayLoad = false
sail kdmbt16: mayLoad = false
llvm kdmbt16: mayStore = false
sail kdmbt16: mayStore = false

Report: kdmtt16
llvm RV64: kdmtt16 "rd" "rs1" "rs2"
sail RV64: kdmtt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kdmtt16: mayLoad = false
sail kdmtt16: mayLoad = false
llvm kdmtt16: mayStore = false
sail kdmtt16: mayStore = false

Report: khm16
llvm RV32_RV64: khm16 "rd" "rs1" "rs2"
sail RV32: khm16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khm16: mayLoad = false
sail khm16: mayLoad = false
llvm khm16: mayStore = false
sail khm16: mayStore = false

Report: khm8
llvm RV32_RV64: khm8 "rd" "rs1" "rs2"
sail RV32: khm8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khm8: mayLoad = false
sail khm8: mayLoad = false
llvm khm8: mayStore = false
sail khm8: mayStore = false

Report: khmbb16
llvm RV64: khmbb16 "rd" "rs1" "rs2"
sail RV64: khmbb16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khmbb16: mayLoad = false
sail khmbb16: mayLoad = false
llvm khmbb16: mayStore = false
sail khmbb16: mayStore = false

Report: khmbt16
llvm RV64: khmbt16 "rd" "rs1" "rs2"
sail RV64: khmbt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khmbt16: mayLoad = false
sail khmbt16: mayLoad = false
llvm khmbt16: mayStore = false
sail khmbt16: mayStore = false

Report: khmtt16
llvm RV64: khmtt16 "rd" "rs1" "rs2"
sail RV64: khmtt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khmtt16: mayLoad = false
sail khmtt16: mayLoad = false
llvm khmtt16: mayStore = false
sail khmtt16: mayStore = false

Report: khmx16
llvm RV32_RV64: khmx16 "rd" "rs1" "rs2"
sail RV32: khmx16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khmx16: mayLoad = false
sail khmx16: mayLoad = false
llvm khmx16: mayStore = false
sail khmx16: mayStore = false

Report: khmx8
llvm RV32_RV64: khmx8 "rd" "rs1" "rs2"
sail RV32: khmx8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khmx8: mayLoad = false
sail khmx8: mayLoad = false
llvm khmx8: mayStore = false
sail khmx8: mayStore = false

Report: kmabb
llvm RV32_RV64: kmabb "rd" "rs1" "rs2"
sail RV32: kmabb "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmabb: mayLoad = false
sail kmabb: mayLoad = false
llvm kmabb: mayStore = false
sail kmabb: mayStore = false

Report: kmabb32
llvm RV64: kmabb32 "rd" "rs1" "rs2"
sail RV32_RV64: kmabb32 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmabb32: mayLoad = false
sail kmabb32: mayLoad = false
llvm kmabb32: mayStore = false
sail kmabb32: mayStore = false

Report: kmabt
llvm RV32_RV64: kmabt "rd" "rs1" "rs2"
sail RV32: kmabt "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmabt: mayLoad = false
sail kmabt: mayLoad = false
llvm kmabt: mayStore = false
sail kmabt: mayStore = false

Report: kmada
llvm RV32_RV64: kmada "rd" "rs1" "rs2"
sail RV32: kmada "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmada: mayLoad = false
sail kmada: mayLoad = false
llvm kmada: mayStore = false
sail kmada: mayStore = false

Report: kmadrs
llvm RV32_RV64: kmadrs "rd" "rs1" "rs2"
sail RV32: kmadrs "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmadrs: mayLoad = false
sail kmadrs: mayLoad = false
llvm kmadrs: mayStore = false
sail kmadrs: mayStore = false

Report: kmadrs32
llvm RV64: kmadrs32 "rd" "rs1" "rs2"
sail RV32_RV64: kmadrs32 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmadrs32: mayLoad = false
sail kmadrs32: mayLoad = false
llvm kmadrs32: mayStore = false
sail kmadrs32: mayStore = false

Report: kmads
llvm RV32_RV64: kmads "rd" "rs1" "rs2"
sail RV32: kmads "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmads: mayLoad = false
sail kmads: mayLoad = false
llvm kmads: mayStore = false
sail kmads: mayStore = false

Report: kmads32
llvm RV64: kmads32 "rd" "rs1" "rs2"
sail RV32_RV64: kmads32 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmads32: mayLoad = false
sail kmads32: mayLoad = false
llvm kmads32: mayStore = false
sail kmads32: mayStore = false

Report: kmar64
llvm RV32: kmar64 "rd" "rs1" "rs2"
sail RV32: kmar64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmar64: mayLoad = false
sail kmar64: mayLoad = false
llvm kmar64: mayStore = false
sail kmar64: mayStore = false

Report: kmar64
llvm RV64: kmar64 "rd" "rs1" "rs2"
sail RV64: kmar64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmar64: mayLoad = false
sail kmar64: mayLoad = false
llvm kmar64: mayStore = false
sail kmar64: mayStore = false

Report: kmatt
llvm RV32_RV64: kmatt "rd" "rs1" "rs2"
sail RV32: kmatt "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmatt: mayLoad = false
sail kmatt: mayLoad = false
llvm kmatt: mayStore = false
sail kmatt: mayStore = false

Report: kmatt32
llvm RV64: kmatt32 "rd" "rs1" "rs2"
sail RV32_RV64: kmatt32 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmatt32: mayLoad = false
sail kmatt32: mayLoad = false
llvm kmatt32: mayStore = false
sail kmatt32: mayStore = false

Report: kmaxda
llvm RV32_RV64: kmaxda "rd" "rs1" "rs2"
sail RV32: kmaxda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmaxda: mayLoad = false
sail kmaxda: mayLoad = false
llvm kmaxda: mayStore = false
sail kmaxda: mayStore = false

Report: kmaxda32
llvm RV64: kmaxda32 "rd" "rs1" "rs2"
sail RV32_RV64: kmaxda32 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmaxda32: mayLoad = false
sail kmaxda32: mayLoad = false
llvm kmaxda32: mayStore = false
sail kmaxda32: mayStore = false

Report: kmaxds
llvm RV32_RV64: kmaxds "rd" "rs1" "rs2"
sail RV32: kmaxds "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmaxds: mayLoad = false
sail kmaxds: mayLoad = false
llvm kmaxds: mayStore = false
sail kmaxds: mayStore = false

Report: kmaxds32
llvm RV64: kmaxds32 "rd" "rs1" "rs2"
sail RV32_RV64: kmaxds32 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmaxds32: mayLoad = false
sail kmaxds32: mayLoad = false
llvm kmaxds32: mayStore = false
sail kmaxds32: mayStore = false

Report: kmda
llvm RV32_RV64: kmda "rd" "rs1" "rs2"
sail RV32: kmda "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kmda: mayLoad = false
sail kmda: mayLoad = false
llvm kmda: mayStore = false
sail kmda: mayStore = false

Report: kmda32
llvm RV64: kmda32 "rd" "rs1" "rs2"
sail RV32_RV64: kmda32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kmda32: mayLoad = false
sail kmda32: mayLoad = false
llvm kmda32: mayStore = false
sail kmda32: mayStore = false

Report: kmmac
llvm RV32_RV64: kmmac "rd" "rs1" "rs2"
sail RV32: kmmac "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmac: mayLoad = false
sail kmmac: mayLoad = false
llvm kmmac: mayStore = false
sail kmmac: mayStore = false

Report: kmmawb
llvm RV32_RV64: kmmawb "rd" "rs1" "rs2"
sail RV32: kmmawb "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmawb: mayLoad = false
sail kmmawb: mayLoad = false
llvm kmmawb: mayStore = false
sail kmmawb: mayStore = false

Report: kmmawb2
llvm RV32_RV64: kmmawb2 "rd" "rs1" "rs2"
sail RV32: kmmawb2 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmawb2: mayLoad = false
sail kmmawb2: mayLoad = false
llvm kmmawb2: mayStore = false
sail kmmawb2: mayStore = false

Report: kmmawt
llvm RV32_RV64: kmmawt "rd" "rs1" "rs2"
sail RV32: kmmawt "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmawt: mayLoad = false
sail kmmawt: mayLoad = false
llvm kmmawt: mayStore = false
sail kmmawt: mayStore = false

Report: kmmawt2
llvm RV32_RV64: kmmawt2 "rd" "rs1" "rs2"
sail RV32: kmmawt2 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmawt2: mayLoad = false
sail kmmawt2: mayLoad = false
llvm kmmawt2: mayStore = false
sail kmmawt2: mayStore = false

Report: kmmsb
llvm RV32_RV64: kmmsb "rd" "rs1" "rs2"
sail RV32: kmmsb "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmsb: mayLoad = false
sail kmmsb: mayLoad = false
llvm kmmsb: mayStore = false
sail kmmsb: mayStore = false

Report: kmmwb2
llvm RV32_RV64: kmmwb2 "rd" "rs1" "rs2"
sail RV32: kmmwb2 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kmmwb2: mayLoad = false
sail kmmwb2: mayLoad = false
llvm kmmwb2: mayStore = false
sail kmmwb2: mayStore = false

Report: kmmwt2
llvm RV32_RV64: kmmwt2 "rd" "rs1" "rs2"
sail RV32: kmmwt2 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kmmwt2: mayLoad = false
sail kmmwt2: mayLoad = false
llvm kmmwt2: mayStore = false
sail kmmwt2: mayStore = false

Report: kmsda
llvm RV32_RV64: kmsda "rd" "rs1" "rs2"
sail RV32: kmsda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsda: mayLoad = false
sail kmsda: mayLoad = false
llvm kmsda: mayStore = false
sail kmsda: mayStore = false

Report: kmsda32
llvm RV64: kmsda32 "rd" "rs1" "rs2"
sail RV32_RV64: kmsda32 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsda32: mayLoad = false
sail kmsda32: mayLoad = false
llvm kmsda32: mayStore = false
sail kmsda32: mayStore = false

Report: kmsr64
llvm RV32: kmsr64 "rd" "rs1" "rs2"
sail RV32: kmsr64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsr64: mayLoad = false
sail kmsr64: mayLoad = false
llvm kmsr64: mayStore = false
sail kmsr64: mayStore = false

Report: kmsr64
llvm RV64: kmsr64 "rd" "rs1" "rs2"
sail RV64: kmsr64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsr64: mayLoad = false
sail kmsr64: mayLoad = false
llvm kmsr64: mayStore = false
sail kmsr64: mayStore = false

Report: kmsxda
llvm RV32_RV64: kmsxda "rd" "rs1" "rs2"
sail RV32: kmsxda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsxda: mayLoad = false
sail kmsxda: mayLoad = false
llvm kmsxda: mayStore = false
sail kmsxda: mayStore = false

Report: kmsxda32
llvm RV64: kmsxda32 "rd" "rs1" "rs2"
sail RV32_RV64: kmsxda32 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsxda32: mayLoad = false
sail kmsxda32: mayLoad = false
llvm kmsxda32: mayStore = false
sail kmsxda32: mayStore = false

Report: kmxda
llvm RV32_RV64: kmxda "rd" "rs1" "rs2"
sail RV32: kmxda "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kmxda: mayLoad = false
sail kmxda: mayLoad = false
llvm kmxda: mayStore = false
sail kmxda: mayStore = false

Report: kmxda32
llvm RV64: kmxda32 "rd" "rs1" "rs2"
sail RV32_RV64: kmxda32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kmxda32: mayLoad = false
sail kmxda32: mayLoad = false
llvm kmxda32: mayStore = false
sail kmxda32: mayStore = false

Report: ksll16
llvm RV32_RV64: ksll16 "rd" "rs1" "rs2"
sail RV32: ksll16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksll16: mayLoad = false
sail ksll16: mayLoad = false
llvm ksll16: mayStore = false
sail ksll16: mayStore = false

Report: ksll32
llvm RV64: ksll32 "rd" "rs1" "rs2"
sail RV64: ksll32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksll32: mayLoad = false
sail ksll32: mayLoad = false
llvm ksll32: mayStore = false
sail ksll32: mayStore = false

Report: ksll8
llvm RV32_RV64: ksll8 "rd" "rs1" "rs2"
sail RV32: ksll8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksll8: mayLoad = false
sail ksll8: mayLoad = false
llvm ksll8: mayStore = false
sail ksll8: mayStore = false

Report: kslli16
llvm RV32_RV64: kslli16 "rd" "rs1" "shamt"
sail RV32: kslli16 "rd" "rs1" "imm4"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm4) (1, rs1)
llvm kslli16: mayLoad = false
sail kslli16: mayLoad = false
llvm kslli16: mayStore = false
sail kslli16: mayStore = false

Report: kslli32
llvm RV64: kslli32 "rd" "rs1" "shamt"
sail RV64: kslli32 "rd" "rs1" "imm5"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm5) (1, rs1)
llvm kslli32: mayLoad = false
sail kslli32: mayLoad = false
llvm kslli32: mayStore = false
sail kslli32: mayStore = false

Report: kslli8
llvm RV32_RV64: kslli8 "rd" "rs1" "shamt"
sail RV32: kslli8 "rd" "rs1" "imm3"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm3) (1, rs1)
llvm kslli8: mayLoad = false
sail kslli8: mayLoad = false
llvm kslli8: mayStore = false
sail kslli8: mayStore = false

Report: kslra16
llvm RV32_RV64: kslra16 "rd" "rs1" "rs2"
sail RV32: kslra16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kslra16: mayLoad = false
sail kslra16: mayLoad = false
llvm kslra16: mayStore = false
sail kslra16: mayStore = false

Report: kslra32
llvm RV64: kslra32 "rd" "rs1" "rs2"
sail RV64: kslra32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kslra32: mayLoad = false
sail kslra32: mayLoad = false
llvm kslra32: mayStore = false
sail kslra32: mayStore = false

Report: kslra8
llvm RV32_RV64: kslra8 "rd" "rs1" "rs2"
sail RV32: kslra8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kslra8: mayLoad = false
sail kslra8: mayLoad = false
llvm kslra8: mayStore = false
sail kslra8: mayStore = false

Report: kstas16
llvm RV32_RV64: kstas16 "rd" "rs1" "rs2"
sail RV32: kstas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kstas16: mayLoad = false
sail kstas16: mayLoad = false
llvm kstas16: mayStore = false
sail kstas16: mayStore = false

Report: kstas32
llvm RV64: kstas32 "rd" "rs1" "rs2"
sail RV32_RV64: kstas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kstas32: mayLoad = false
sail kstas32: mayLoad = false
llvm kstas32: mayStore = false
sail kstas32: mayStore = false

Report: kstsa16
llvm RV32_RV64: kstsa16 "rd" "rs1" "rs2"
sail RV32: kstsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kstsa16: mayLoad = false
sail kstsa16: mayLoad = false
llvm kstsa16: mayStore = false
sail kstsa16: mayStore = false

Report: kstsa32
llvm RV64: kstsa32 "rd" "rs1" "rs2"
sail RV32_RV64: kstsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kstsa32: mayLoad = false
sail kstsa32: mayLoad = false
llvm kstsa32: mayStore = false
sail kstsa32: mayStore = false

Report: ksub16
llvm RV32_RV64: ksub16 "rd" "rs1" "rs2"
sail RV32: ksub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksub16: mayLoad = false
sail ksub16: mayLoad = false
llvm ksub16: mayStore = false
sail ksub16: mayStore = false

Report: ksub32
llvm RV64: ksub32 "rd" "rs1" "rs2"
sail RV64: ksub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksub32: mayLoad = false
sail ksub32: mayLoad = false
llvm ksub32: mayStore = false
sail ksub32: mayStore = false

Report: ksub64
llvm RV32: ksub64 "rd" "rs1" "rs2"
sail RV32: ksub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksub64: mayLoad = false
sail ksub64: mayLoad = false
llvm ksub64: mayStore = false
sail ksub64: mayStore = false

Report: ksub64
llvm RV64: ksub64 "rd" "rs1" "rs2"
sail RV64: ksub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksub64: mayLoad = false
sail ksub64: mayLoad = false
llvm ksub64: mayStore = false
sail ksub64: mayStore = false

Report: ksub8
llvm RV32_RV64: ksub8 "rd" "rs1" "rs2"
sail RV32: ksub8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksub8: mayLoad = false
sail ksub8: mayLoad = false
llvm ksub8: mayStore = false
sail ksub8: mayStore = false

Report: kwmmul
llvm RV32_RV64: kwmmul "rd" "rs1" "rs2"
sail RV32: kwmmul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kwmmul: mayLoad = false
sail kwmmul: mayLoad = false
llvm kwmmul: mayStore = false
sail kwmmul: mayStore = false

Report: lb
llvm RV32_RV64: lb "rd" "imm12" "rs1"
sail RV32: lb "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lb: mayLoad = true
sail lb: mayLoad = true
llvm lb: mayStore = false
sail lb: mayStore = false

Report: lb.aq
llvm RV32_RV64: lb.aq "rd" "rs1"
sail RV32: lb.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lb.aq: mayLoad = true
sail lb.aq: mayLoad = true
llvm lb.aq: mayStore = false
sail lb.aq: mayStore = false

Report: lb.aqrl
llvm RV32_RV64: lb.aqrl "rd" "rs1"
sail RV32: lb.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lb.aqrl: mayLoad = true
sail lb.aqrl: mayLoad = true
llvm lb.aqrl: mayStore = false
sail lb.aqrl: mayStore = false

Report: lbu
llvm RV32_RV64: lbu "rd" "imm12" "rs1"
sail RV32: lbu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lbu: mayLoad = true
sail lbu: mayLoad = true
llvm lbu: mayStore = false
sail lbu: mayStore = false

Report: ld
llvm RV64: ld "rd" "imm12" "rs1"
sail RV64: ld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm ld: mayLoad = true
sail ld: mayLoad = true
llvm ld: mayStore = false
sail ld: mayStore = false

Report: ld.aq
llvm RV64: ld.aq "rd" "rs1"
sail RV64: ld.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm ld.aq: mayLoad = true
sail ld.aq: mayLoad = true
llvm ld.aq: mayStore = false
sail ld.aq: mayStore = false

Report: ld.aqrl
llvm RV64: ld.aqrl "rd" "rs1"
sail RV64: ld.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm ld.aqrl: mayLoad = true
sail ld.aqrl: mayLoad = true
llvm ld.aqrl: mayStore = false
sail ld.aqrl: mayStore = false

Report: lh
llvm RV32_RV64: lh "rd" "imm12" "rs1"
sail RV32: lh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lh: mayLoad = true
sail lh: mayLoad = true
llvm lh: mayStore = false
sail lh: mayStore = false

Report: lh.aq
llvm RV32_RV64: lh.aq "rd" "rs1"
sail RV32: lh.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lh.aq: mayLoad = true
sail lh.aq: mayLoad = true
llvm lh.aq: mayStore = false
sail lh.aq: mayStore = false

Report: lh.aqrl
llvm RV32_RV64: lh.aqrl "rd" "rs1"
sail RV32: lh.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lh.aqrl: mayLoad = true
sail lh.aqrl: mayLoad = true
llvm lh.aqrl: mayStore = false
sail lh.aqrl: mayStore = false

Report: lhu
llvm RV32_RV64: lhu "rd" "imm12" "rs1"
sail RV32: lhu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lhu: mayLoad = true
sail lhu: mayLoad = true
llvm lhu: mayStore = false
sail lhu: mayStore = false

Report: lr.d
llvm RV64: lr.d "rd" "rs1"
sail RV64: lr.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.d: mayLoad = true
sail lr.d: mayLoad = true
llvm lr.d: mayStore = false
sail lr.d: mayStore = false

Report: lr.d.aq
llvm RV64: lr.d.aq "rd" "rs1"
sail RV64: lr.d.aq "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.d.aq: mayLoad = true
sail lr.d.aq: mayLoad = true
llvm lr.d.aq: mayStore = false
sail lr.d.aq: mayStore = false

Report: lr.d.aqrl
llvm RV64: lr.d.aqrl "rd" "rs1"
sail RV64: lr.d.aqrl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.d.aqrl: mayLoad = true
sail lr.d.aqrl: mayLoad = true
llvm lr.d.aqrl: mayStore = false
sail lr.d.aqrl: mayStore = false

Report: lr.d.rl
llvm RV64: lr.d.rl "rd" "rs1"
sail RV64: lr.d.rl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.d.rl: mayLoad = true
sail lr.d.rl: mayLoad = true
llvm lr.d.rl: mayStore = false
sail lr.d.rl: mayStore = false

Report: lr.w
llvm RV32_RV64: lr.w "rd" "rs1"
sail RV32: lr.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.w: mayLoad = true
sail lr.w: mayLoad = true
llvm lr.w: mayStore = false
sail lr.w: mayStore = false

Report: lr.w.aq
llvm RV32_RV64: lr.w.aq "rd" "rs1"
sail RV32: lr.w.aq "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.w.aq: mayLoad = true
sail lr.w.aq: mayLoad = true
llvm lr.w.aq: mayStore = false
sail lr.w.aq: mayStore = false

Report: lr.w.aqrl
llvm RV32_RV64: lr.w.aqrl "rd" "rs1"
sail RV32: lr.w.aqrl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.w.aqrl: mayLoad = true
sail lr.w.aqrl: mayLoad = true
llvm lr.w.aqrl: mayStore = false
sail lr.w.aqrl: mayStore = false

Report: lr.w.rl
llvm RV32_RV64: lr.w.rl "rd" "rs1"
sail RV32: lr.w.rl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.w.rl: mayLoad = true
sail lr.w.rl: mayLoad = true
llvm lr.w.rl: mayStore = false
sail lr.w.rl: mayStore = false

Report: lui
llvm RV32_RV64: lui "rd" "imm20"
sail RV32: lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)
llvm lui: mayLoad = false
sail lui: mayLoad = false
llvm lui: mayStore = false
sail lui: mayStore = false

Report: lw
llvm RV32_RV64: lw "rd" "imm12" "rs1"
sail RV32: lw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lw: mayLoad = true
sail lw: mayLoad = true
llvm lw: mayStore = false
sail lw: mayStore = false

Report: lw.aq
llvm RV32_RV64: lw.aq "rd" "rs1"
sail RV32: lw.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lw.aq: mayLoad = true
sail lw.aq: mayLoad = true
llvm lw.aq: mayStore = false
sail lw.aq: mayStore = false

Report: lw.aqrl
llvm RV32_RV64: lw.aqrl "rd" "rs1"
sail RV32: lw.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lw.aqrl: mayLoad = true
sail lw.aqrl: mayLoad = true
llvm lw.aqrl: mayStore = false
sail lw.aqrl: mayStore = false

Report: lwu
llvm RV64: lwu "rd" "imm12" "rs1"
sail RV64: lwu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lwu: mayLoad = true
sail lwu: mayLoad = true
llvm lwu: mayStore = false
sail lwu: mayStore = false

Report: max
llvm RV32_RV64: max "rd" "rs1" "rs2"
sail RV32: max "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm max: mayLoad = false
sail max: mayLoad = false
llvm max: mayStore = false
sail max: mayStore = false

Report: maxu
llvm RV32_RV64: maxu "rd" "rs1" "rs2"
sail RV32: maxu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm maxu: mayLoad = false
sail maxu: mayLoad = false
llvm maxu: mayStore = false
sail maxu: mayStore = false

Report: maxw
llvm RV32_RV64: maxw "rd" "rs1" "rs2"
sail RV32: maxw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm maxw: mayLoad = false
sail maxw: mayLoad = false
llvm maxw: mayStore = false
sail maxw: mayStore = false

Report: min
llvm RV32_RV64: min "rd" "rs1" "rs2"
sail RV32: min "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm min: mayLoad = false
sail min: mayLoad = false
llvm min: mayStore = false
sail min: mayStore = false

Report: minu
llvm RV32_RV64: minu "rd" "rs1" "rs2"
sail RV32: minu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm minu: mayLoad = false
sail minu: mayLoad = false
llvm minu: mayStore = false
sail minu: mayStore = false

Report: minw
llvm RV32_RV64: minw "rd" "rs1" "rs2"
sail RV32: minw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm minw: mayLoad = false
sail minw: mayLoad = false
llvm minw: mayStore = false
sail minw: mayStore = false

Report: mret
llvm RV32_RV64: mret 
sail RV32: mret 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm mret: mayLoad = false
sail mret: mayLoad = false
llvm mret: mayStore = false
sail mret: mayStore = false

Report: mulw
llvm RV64: mulw "rd" "rs1" "rs2"
sail RV64: mulw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm mulw: mayLoad = false
sail mulw: mayLoad = false
llvm mulw: mayStore = false
sail mulw: mayStore = false

Report: or
llvm RV32_RV64: or "rd" "rs1" "rs2"
sail RV32_RV64: or "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm or: mayLoad = false
sail or: mayLoad = false
llvm or: mayStore = false
sail or: mayStore = false

Report: orc.b
llvm RV32_RV64: orc.b "rd" "rs1"
sail RV32: orc.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm orc.b: mayLoad = false
sail orc.b: mayLoad = false
llvm orc.b: mayStore = false
sail orc.b: mayStore = false

Report: ori
llvm RV32_RV64: ori "rd" "rs1" "imm12"
sail RV32: ori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm ori: mayLoad = false
sail ori: mayLoad = false
llvm ori: mayStore = false
sail ori: mayStore = false

Report: orn
llvm RV32_RV64: orn "rd" "rs1" "rs2"
sail RV32: orn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm orn: mayLoad = false
sail orn: mayLoad = false
llvm orn: mayStore = false
sail orn: mayStore = false

Report: pack
llvm RV32_RV64: pack "rd" "rs1" "rs2"
sail RV32: pack "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pack: mayLoad = false
sail pack: mayLoad = false
llvm pack: mayStore = false
sail pack: mayStore = false

Report: packh
llvm RV32_RV64: packh "rd" "rs1" "rs2"
sail RV32: packh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm packh: mayLoad = false
sail packh: mayLoad = false
llvm packh: mayStore = false
sail packh: mayStore = false

Report: packw
llvm RV64: packw "rd" "rs1" "rs2"
sail RV64: packw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm packw: mayLoad = false
sail packw: mayLoad = false
llvm packw: mayStore = false
sail packw: mayStore = false

Report: pbsad
llvm RV32_RV64: pbsad "rd" "rs1" "rs2"
sail RV32: pbsad "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pbsad: mayLoad = false
sail pbsad: mayLoad = false
llvm pbsad: mayStore = false
sail pbsad: mayStore = false

Report: pbsada
llvm RV32_RV64: pbsada "rd" "rs1" "rs2"
sail RV32: pbsada "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm pbsada: mayLoad = false
sail pbsada: mayLoad = false
llvm pbsada: mayStore = false
sail pbsada: mayStore = false

Report: pkbb16
llvm RV64: pkbb16 "rd" "rs1" "rs2"
sail RV64: pkbb16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pkbb16: mayLoad = false
sail pkbb16: mayLoad = false
llvm pkbb16: mayStore = false
sail pkbb16: mayStore = false

Report: pkbt16
llvm RV32_RV64: pkbt16 "rd" "rs1" "rs2"
sail RV32: pkbt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pkbt16: mayLoad = false
sail pkbt16: mayLoad = false
llvm pkbt16: mayStore = false
sail pkbt16: mayStore = false

Report: pkbt32
llvm RV64: pkbt32 "rd" "rs1" "rs2"
sail RV32_RV64: pkbt32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pkbt32: mayLoad = false
sail pkbt32: mayLoad = false
llvm pkbt32: mayStore = false
sail pkbt32: mayStore = false

Report: pktb16
llvm RV32_RV64: pktb16 "rd" "rs1" "rs2"
sail RV32: pktb16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pktb16: mayLoad = false
sail pktb16: mayLoad = false
llvm pktb16: mayStore = false
sail pktb16: mayStore = false

Report: pktb32
llvm RV64: pktb32 "rd" "rs1" "rs2"
sail RV32_RV64: pktb32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pktb32: mayLoad = false
sail pktb32: mayLoad = false
llvm pktb32: mayStore = false
sail pktb32: mayStore = false

Report: pktt16
llvm RV64: pktt16 "rd" "rs1" "rs2"
sail RV64: pktt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pktt16: mayLoad = false
sail pktt16: mayLoad = false
llvm pktt16: mayStore = false
sail pktt16: mayStore = false

Report: radd16
llvm RV32_RV64: radd16 "rd" "rs1" "rs2"
sail RV32: radd16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm radd16: mayLoad = false
sail radd16: mayLoad = false
llvm radd16: mayStore = false
sail radd16: mayStore = false

Report: radd32
llvm RV64: radd32 "rd" "rs1" "rs2"
sail RV64: radd32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm radd32: mayLoad = false
sail radd32: mayLoad = false
llvm radd32: mayStore = false
sail radd32: mayStore = false

Report: radd64
llvm RV32: radd64 "rd" "rs1" "rs2"
sail RV32: radd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm radd64: mayLoad = false
sail radd64: mayLoad = false
llvm radd64: mayStore = false
sail radd64: mayStore = false

Report: radd64
llvm RV64: radd64 "rd" "rs1" "rs2"
sail RV64: radd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm radd64: mayLoad = false
sail radd64: mayLoad = false
llvm radd64: mayStore = false
sail radd64: mayStore = false

Report: radd8
llvm RV32_RV64: radd8 "rd" "rs1" "rs2"
sail RV32: radd8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm radd8: mayLoad = false
sail radd8: mayLoad = false
llvm radd8: mayStore = false
sail radd8: mayStore = false

Report: raddw
llvm RV32_RV64: raddw "rd" "rs1" "rs2"
sail RV32: raddw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm raddw: mayLoad = false
sail raddw: mayLoad = false
llvm raddw: mayStore = false
sail raddw: mayStore = false

Report: rcras16
llvm RV32_RV64: rcras16 "rd" "rs1" "rs2"
sail RV32: rcras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rcras16: mayLoad = false
sail rcras16: mayLoad = false
llvm rcras16: mayStore = false
sail rcras16: mayStore = false

Report: rcras32
llvm RV64: rcras32 "rd" "rs1" "rs2"
sail RV32_RV64: rcras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rcras32: mayLoad = false
sail rcras32: mayLoad = false
llvm rcras32: mayStore = false
sail rcras32: mayStore = false

Report: rcrsa16
llvm RV32_RV64: rcrsa16 "rd" "rs1" "rs2"
sail RV32: rcrsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rcrsa16: mayLoad = false
sail rcrsa16: mayLoad = false
llvm rcrsa16: mayStore = false
sail rcrsa16: mayStore = false

Report: rcrsa32
llvm RV64: rcrsa32 "rd" "rs1" "rs2"
sail RV32_RV64: rcrsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rcrsa32: mayLoad = false
sail rcrsa32: mayLoad = false
llvm rcrsa32: mayStore = false
sail rcrsa32: mayStore = false

Report: rem
llvm RV32_RV64: rem "rd" "rs1" "rs2"
sail RV32: rem "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rem: mayLoad = false
sail rem: mayLoad = false
llvm rem: mayStore = false
sail rem: mayStore = false

Report: remu
llvm RV32_RV64: remu "rd" "rs1" "rs2"
sail RV32: remu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm remu: mayLoad = false
sail remu: mayLoad = false
llvm remu: mayStore = false
sail remu: mayStore = false

Report: remuw
llvm RV64: remuw "rd" "rs1" "rs2"
sail RV64: remuw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm remuw: mayLoad = false
sail remuw: mayLoad = false
llvm remuw: mayStore = false
sail remuw: mayStore = false

Report: remw
llvm RV64: remw "rd" "rs1" "rs2"
sail RV64: remw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm remw: mayLoad = false
sail remw: mayLoad = false
llvm remw: mayStore = false
sail remw: mayStore = false

Report: rev8
llvm RV32: rev8 "rd" "rs1"
sail RV32: rev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm rev8: mayLoad = false
sail rev8: mayLoad = false
llvm rev8: mayStore = false
sail rev8: mayStore = false

Report: rev8
llvm RV64: rev8 "rd" "rs1"
sail RV64: rev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm rev8: mayLoad = false
sail rev8: mayLoad = false
llvm rev8: mayStore = false
sail rev8: mayStore = false

Report: rol
llvm RV32_RV64: rol "rd" "rs1" "rs2"
sail RV32: rol "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rol: mayLoad = false
sail rol: mayLoad = false
llvm rol: mayStore = false
sail rol: mayStore = false

Report: rolw
llvm RV64: rolw "rd" "rs1" "rs2"
sail RV64: rolw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rolw: mayLoad = false
sail rolw: mayLoad = false
llvm rolw: mayStore = false
sail rolw: mayStore = false

Report: ror
llvm RV32_RV64: ror "rd" "rs1" "rs2"
sail RV32: ror "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ror: mayLoad = false
sail ror: mayLoad = false
llvm ror: mayStore = false
sail ror: mayStore = false

Report: rori
llvm RV32_RV64: rori "rd" "rs1" "shamt"
sail RV32: rori "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm rori: mayLoad = false
sail rori: mayLoad = false
llvm rori: mayStore = false
sail rori: mayStore = false

Report: roriw
llvm RV64: roriw "rd" "rs1" "shamt"
sail RV64: roriw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm roriw: mayLoad = false
sail roriw: mayLoad = false
llvm roriw: mayStore = false
sail roriw: mayStore = false

Report: rorw
llvm RV64: rorw "rd" "rs1" "rs2"
sail RV64: rorw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rorw: mayLoad = false
sail rorw: mayLoad = false
llvm rorw: mayStore = false
sail rorw: mayStore = false

Report: rstas16
llvm RV32_RV64: rstas16 "rd" "rs1" "rs2"
sail RV32: rstas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rstas16: mayLoad = false
sail rstas16: mayLoad = false
llvm rstas16: mayStore = false
sail rstas16: mayStore = false

Report: rstas32
llvm RV64: rstas32 "rd" "rs1" "rs2"
sail RV32_RV64: rstas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rstas32: mayLoad = false
sail rstas32: mayLoad = false
llvm rstas32: mayStore = false
sail rstas32: mayStore = false

Report: rstsa16
llvm RV32_RV64: rstsa16 "rd" "rs1" "rs2"
sail RV32: rstsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rstsa16: mayLoad = false
sail rstsa16: mayLoad = false
llvm rstsa16: mayStore = false
sail rstsa16: mayStore = false

Report: rstsa32
llvm RV64: rstsa32 "rd" "rs1" "rs2"
sail RV32_RV64: rstsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rstsa32: mayLoad = false
sail rstsa32: mayLoad = false
llvm rstsa32: mayStore = false
sail rstsa32: mayStore = false

Report: rsub16
llvm RV32_RV64: rsub16 "rd" "rs1" "rs2"
sail RV32: rsub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsub16: mayLoad = false
sail rsub16: mayLoad = false
llvm rsub16: mayStore = false
sail rsub16: mayStore = false

Report: rsub32
llvm RV64: rsub32 "rd" "rs1" "rs2"
sail RV64: rsub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsub32: mayLoad = false
sail rsub32: mayLoad = false
llvm rsub32: mayStore = false
sail rsub32: mayStore = false

Report: rsub64
llvm RV32: rsub64 "rd" "rs1" "rs2"
sail RV32: rsub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsub64: mayLoad = false
sail rsub64: mayLoad = false
llvm rsub64: mayStore = false
sail rsub64: mayStore = false

Report: rsub64
llvm RV64: rsub64 "rd" "rs1" "rs2"
sail RV64: rsub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsub64: mayLoad = false
sail rsub64: mayLoad = false
llvm rsub64: mayStore = false
sail rsub64: mayStore = false

Report: rsub8
llvm RV32_RV64: rsub8 "rd" "rs1" "rs2"
sail RV32: rsub8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsub8: mayLoad = false
sail rsub8: mayLoad = false
llvm rsub8: mayStore = false
sail rsub8: mayStore = false

Report: rsubw
llvm RV32_RV64: rsubw "rd" "rs1" "rs2"
sail RV32: rsubw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsubw: mayLoad = false
sail rsubw: mayLoad = false
llvm rsubw: mayStore = false
sail rsubw: mayStore = false

Report: sb
llvm RV32_RV64: sb "rs2" "imm12" "rs1"
sail RV32: sb "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sb: mayLoad = false
sail sb: mayLoad = false
llvm sb: mayStore = true
sail sb: mayStore = true

Report: sb.aqrl
llvm RV32_RV64: sb.aqrl "rs2" "rs1"
sail RV32: sb.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sb.aqrl: mayLoad = false
sail sb.aqrl: mayLoad = false
llvm sb.aqrl: mayStore = true
sail sb.aqrl: mayStore = true

Report: sb.rl
llvm RV32_RV64: sb.rl "rs2" "rs1"
sail RV32: sb.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sb.rl: mayLoad = false
sail sb.rl: mayLoad = false
llvm sb.rl: mayStore = true
sail sb.rl: mayStore = true

Report: sc.d
llvm RV64: sc.d "rd" "rs2" "rs1"
sail RV64: sc.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs2) (1, rs1)
llvm sc.d: mayLoad = false
sail sc.d: mayLoad = false
llvm sc.d: mayStore = true
sail sc.d: mayStore = true

Report: sc.d.aq
llvm RV64: sc.d.aq "rd" "rs2" "rs1"
sail RV64: sc.d.aq "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs2) (1, rs1)
llvm sc.d.aq: mayLoad = false
sail sc.d.aq: mayLoad = false
llvm sc.d.aq: mayStore = true
sail sc.d.aq: mayStore = true

Report: sc.d.aqrl
llvm RV64: sc.d.aqrl "rd" "rs2" "rs1"
sail RV64: sc.d.aqrl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs2) (1, rs1)
llvm sc.d.aqrl: mayLoad = false
sail sc.d.aqrl: mayLoad = false
llvm sc.d.aqrl: mayStore = true
sail sc.d.aqrl: mayStore = true

Report: sc.d.rl
llvm RV64: sc.d.rl "rd" "rs2" "rs1"
sail RV64: sc.d.rl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs2) (1, rs1)
llvm sc.d.rl: mayLoad = false
sail sc.d.rl: mayLoad = false
llvm sc.d.rl: mayStore = true
sail sc.d.rl: mayStore = true

Report: sc.w
llvm RV32_RV64: sc.w "rd" "rs2" "rs1"
sail RV32: sc.w "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs2) (1, rs1)
llvm sc.w: mayLoad = false
sail sc.w: mayLoad = false
llvm sc.w: mayStore = true
sail sc.w: mayStore = true

Report: sc.w.aq
llvm RV32_RV64: sc.w.aq "rd" "rs2" "rs1"
sail RV32: sc.w.aq "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs2) (1, rs1)
llvm sc.w.aq: mayLoad = false
sail sc.w.aq: mayLoad = false
llvm sc.w.aq: mayStore = true
sail sc.w.aq: mayStore = true

Report: sc.w.aqrl
llvm RV32_RV64: sc.w.aqrl "rd" "rs2" "rs1"
sail RV32: sc.w.aqrl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs2) (1, rs1)
llvm sc.w.aqrl: mayLoad = false
sail sc.w.aqrl: mayLoad = false
llvm sc.w.aqrl: mayStore = true
sail sc.w.aqrl: mayStore = true

Report: sc.w.rl
llvm RV32_RV64: sc.w.rl "rd" "rs2" "rs1"
sail RV32: sc.w.rl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs2) (1, rs1)
llvm sc.w.rl: mayLoad = false
sail sc.w.rl: mayLoad = false
llvm sc.w.rl: mayStore = true
sail sc.w.rl: mayStore = true

Report: sclip16
llvm RV32_RV64: sclip16 "rd" "rs1" "shamt"
sail RV32: sclip16 "rd" "rs1" "imm4"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm4) (1, rs1)
llvm sclip16: mayLoad = false
sail sclip16: mayLoad = false
llvm sclip16: mayStore = false
sail sclip16: mayStore = false

Report: sclip32
llvm RV32_RV64: sclip32 "rd" "rs1" "shamt"
sail RV32: sclip32 "rd" "rs1" "imm5"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm5) (1, rs1)
llvm sclip32: mayLoad = false
sail sclip32: mayLoad = false
llvm sclip32: mayStore = false
sail sclip32: mayStore = false

Report: sclip8
llvm RV32_RV64: sclip8 "rd" "rs1" "shamt"
sail RV32: sclip8 "rd" "rs1" "imm3"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm3) (1, rs1)
llvm sclip8: mayLoad = false
sail sclip8: mayLoad = false
llvm sclip8: mayStore = false
sail sclip8: mayStore = false

Report: scmple16
llvm RV32_RV64: scmple16 "rd" "rs1" "rs2"
sail RV32: scmple16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm scmple16: mayLoad = false
sail scmple16: mayLoad = false
llvm scmple16: mayStore = false
sail scmple16: mayStore = false

Report: scmple8
llvm RV32_RV64: scmple8 "rd" "rs1" "rs2"
sail RV32: scmple8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm scmple8: mayLoad = false
sail scmple8: mayLoad = false
llvm scmple8: mayStore = false
sail scmple8: mayStore = false

Report: scmplt16
llvm RV32_RV64: scmplt16 "rd" "rs1" "rs2"
sail RV32: scmplt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm scmplt16: mayLoad = false
sail scmplt16: mayLoad = false
llvm scmplt16: mayStore = false
sail scmplt16: mayStore = false

Report: scmplt8
llvm RV32_RV64: scmplt8 "rd" "rs1" "rs2"
sail RV32: scmplt8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm scmplt8: mayLoad = false
sail scmplt8: mayLoad = false
llvm scmplt8: mayStore = false
sail scmplt8: mayStore = false

Report: sd
llvm RV64: sd "rs2" "imm12" "rs1"
sail RV64: sd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sd: mayLoad = false
sail sd: mayLoad = false
llvm sd: mayStore = true
sail sd: mayStore = true

Report: sd.aqrl
llvm RV64: sd.aqrl "rs2" "rs1"
sail RV64: sd.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sd.aqrl: mayLoad = false
sail sd.aqrl: mayLoad = false
llvm sd.aqrl: mayStore = true
sail sd.aqrl: mayStore = true

Report: sd.rl
llvm RV64: sd.rl "rs2" "rs1"
sail RV64: sd.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sd.rl: mayLoad = false
sail sd.rl: mayLoad = false
llvm sd.rl: mayStore = true
sail sd.rl: mayStore = true

Report: sext.b
llvm RV32_RV64: sext.b "rd" "rs1"
sail RV32: sext.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sext.b: mayLoad = false
sail sext.b: mayLoad = false
llvm sext.b: mayStore = false
sail sext.b: mayStore = false

Report: sext.h
llvm RV32_RV64: sext.h "rd" "rs1"
sail RV32: sext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sext.h: mayLoad = false
sail sext.h: mayLoad = false
llvm sext.h: mayStore = false
sail sext.h: mayStore = false

Report: sfence.vma
llvm RV32_RV64: sfence.vma "rs1" "rs2"
sail RV32: sfence.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)
llvm sfence.vma: mayLoad = false
sail sfence.vma: mayLoad = false
llvm sfence.vma: mayStore = false
sail sfence.vma: mayStore = false

Report: sh
llvm RV32_RV64: sh "rs2" "imm12" "rs1"
sail RV32: sh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sh: mayLoad = false
sail sh: mayLoad = false
llvm sh: mayStore = true
sail sh: mayStore = true

Report: sh.aqrl
llvm RV32_RV64: sh.aqrl "rs2" "rs1"
sail RV32: sh.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sh.aqrl: mayLoad = false
sail sh.aqrl: mayLoad = false
llvm sh.aqrl: mayStore = true
sail sh.aqrl: mayStore = true

Report: sh.rl
llvm RV32_RV64: sh.rl "rs2" "rs1"
sail RV32: sh.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sh.rl: mayLoad = false
sail sh.rl: mayLoad = false
llvm sh.rl: mayStore = true
sail sh.rl: mayStore = true

Report: sh1add
llvm RV32_RV64: sh1add "rd" "rs1" "rs2"
sail RV32: sh1add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh1add: mayLoad = false
sail sh1add: mayLoad = false
llvm sh1add: mayStore = false
sail sh1add: mayStore = false

Report: sh1add.uw
llvm RV64: sh1add.uw "rd" "rs1" "rs2"
sail RV64: sh1add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh1add.uw: mayLoad = false
sail sh1add.uw: mayLoad = false
llvm sh1add.uw: mayStore = false
sail sh1add.uw: mayStore = false

Report: sh2add
llvm RV32_RV64: sh2add "rd" "rs1" "rs2"
sail RV32: sh2add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh2add: mayLoad = false
sail sh2add: mayLoad = false
llvm sh2add: mayStore = false
sail sh2add: mayStore = false

Report: sh2add.uw
llvm RV64: sh2add.uw "rd" "rs1" "rs2"
sail RV64: sh2add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh2add.uw: mayLoad = false
sail sh2add.uw: mayLoad = false
llvm sh2add.uw: mayStore = false
sail sh2add.uw: mayStore = false

Report: sh3add
llvm RV32_RV64: sh3add "rd" "rs1" "rs2"
sail RV32: sh3add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh3add: mayLoad = false
sail sh3add: mayLoad = false
llvm sh3add: mayStore = false
sail sh3add: mayStore = false

Report: sh3add.uw
llvm RV64: sh3add.uw "rd" "rs1" "rs2"
sail RV64: sh3add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh3add.uw: mayLoad = false
sail sh3add.uw: mayLoad = false
llvm sh3add.uw: mayStore = false
sail sh3add.uw: mayStore = false

Report: sha256sig0
llvm RV32_RV64: sha256sig0 "rd" "rs1"
sail RV32: sha256sig0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha256sig0: mayLoad = false
sail sha256sig0: mayLoad = false
llvm sha256sig0: mayStore = false
sail sha256sig0: mayStore = false

Report: sha256sig1
llvm RV32_RV64: sha256sig1 "rd" "rs1"
sail RV32: sha256sig1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha256sig1: mayLoad = false
sail sha256sig1: mayLoad = false
llvm sha256sig1: mayStore = false
sail sha256sig1: mayStore = false

Report: sha256sum0
llvm RV32_RV64: sha256sum0 "rd" "rs1"
sail RV32: sha256sum0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha256sum0: mayLoad = false
sail sha256sum0: mayLoad = false
llvm sha256sum0: mayStore = false
sail sha256sum0: mayStore = false

Report: sha256sum1
llvm RV32_RV64: sha256sum1 "rd" "rs1"
sail RV32: sha256sum1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha256sum1: mayLoad = false
sail sha256sum1: mayLoad = false
llvm sha256sum1: mayStore = false
sail sha256sum1: mayStore = false

Report: sha512sig0
llvm RV64: sha512sig0 "rd" "rs1"
sail RV64: sha512sig0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha512sig0: mayLoad = false
sail sha512sig0: mayLoad = false
llvm sha512sig0: mayStore = false
sail sha512sig0: mayStore = false

Report: sha512sig0h
llvm RV32: sha512sig0h "rd" "rs1" "rs2"
sail RV32: sha512sig0h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sig0h: mayLoad = false
sail sha512sig0h: mayLoad = false
llvm sha512sig0h: mayStore = false
sail sha512sig0h: mayStore = false

Report: sha512sig0l
llvm RV32: sha512sig0l "rd" "rs1" "rs2"
sail RV32: sha512sig0l "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sig0l: mayLoad = false
sail sha512sig0l: mayLoad = false
llvm sha512sig0l: mayStore = false
sail sha512sig0l: mayStore = false

Report: sha512sig1
llvm RV64: sha512sig1 "rd" "rs1"
sail RV64: sha512sig1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha512sig1: mayLoad = false
sail sha512sig1: mayLoad = false
llvm sha512sig1: mayStore = false
sail sha512sig1: mayStore = false

Report: sha512sig1h
llvm RV32: sha512sig1h "rd" "rs1" "rs2"
sail RV32: sha512sig1h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sig1h: mayLoad = false
sail sha512sig1h: mayLoad = false
llvm sha512sig1h: mayStore = false
sail sha512sig1h: mayStore = false

Report: sha512sig1l
llvm RV32: sha512sig1l "rd" "rs1" "rs2"
sail RV32: sha512sig1l "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sig1l: mayLoad = false
sail sha512sig1l: mayLoad = false
llvm sha512sig1l: mayStore = false
sail sha512sig1l: mayStore = false

Report: sha512sum0
llvm RV64: sha512sum0 "rd" "rs1"
sail RV64: sha512sum0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha512sum0: mayLoad = false
sail sha512sum0: mayLoad = false
llvm sha512sum0: mayStore = false
sail sha512sum0: mayStore = false

Report: sha512sum0r
llvm RV32: sha512sum0r "rd" "rs1" "rs2"
sail RV32: sha512sum0r "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sum0r: mayLoad = false
sail sha512sum0r: mayLoad = false
llvm sha512sum0r: mayStore = false
sail sha512sum0r: mayStore = false

Report: sha512sum1
llvm RV64: sha512sum1 "rd" "rs1"
sail RV64: sha512sum1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha512sum1: mayLoad = false
sail sha512sum1: mayLoad = false
llvm sha512sum1: mayStore = false
sail sha512sum1: mayStore = false

Report: sha512sum1r
llvm RV32: sha512sum1r "rd" "rs1" "rs2"
sail RV32: sha512sum1r "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sum1r: mayLoad = false
sail sha512sum1r: mayLoad = false
llvm sha512sum1r: mayStore = false
sail sha512sum1r: mayStore = false

Report: sll
llvm RV32_RV64: sll "rd" "rs1" "rs2"
sail RV32: sll "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sll: mayLoad = false
sail sll: mayLoad = false
llvm sll: mayStore = false
sail sll: mayStore = false

Report: sll16
llvm RV32_RV64: sll16 "rd" "rs1" "rs2"
sail RV32: sll16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sll16: mayLoad = false
sail sll16: mayLoad = false
llvm sll16: mayStore = false
sail sll16: mayStore = false

Report: sll32
llvm RV64: sll32 "rd" "rs1" "rs2"
sail RV64: sll32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sll32: mayLoad = false
sail sll32: mayLoad = false
llvm sll32: mayStore = false
sail sll32: mayStore = false

Report: sll8
llvm RV32_RV64: sll8 "rd" "rs1" "rs2"
sail RV32: sll8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sll8: mayLoad = false
sail sll8: mayLoad = false
llvm sll8: mayStore = false
sail sll8: mayStore = false

Report: slli
llvm RV32_RV64: slli "rd" "rs1" "shamt"
sail RV32: slli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm slli: mayLoad = false
sail slli: mayLoad = false
llvm slli: mayStore = false
sail slli: mayStore = false

Report: slli.uw
llvm RV64: slli.uw "rd" "rs1" "shamt"
sail RV64: slli.uw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm slli.uw: mayLoad = false
sail slli.uw: mayLoad = false
llvm slli.uw: mayStore = false
sail slli.uw: mayStore = false

Report: slli16
llvm RV32_RV64: slli16 "rd" "rs1" "shamt"
sail RV32: slli16 "rd" "rs1" "imm4"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm4) (1, rs1)
llvm slli16: mayLoad = false
sail slli16: mayLoad = false
llvm slli16: mayStore = false
sail slli16: mayStore = false

Report: slli32
llvm RV64: slli32 "rd" "rs1" "shamt"
sail RV64: slli32 "rd" "rs1" "imm5"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm5) (1, rs1)
llvm slli32: mayLoad = false
sail slli32: mayLoad = false
llvm slli32: mayStore = false
sail slli32: mayStore = false

Report: slli8
llvm RV32_RV64: slli8 "rd" "rs1" "shamt"
sail RV32: slli8 "rd" "rs1" "imm3"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm3) (1, rs1)
llvm slli8: mayLoad = false
sail slli8: mayLoad = false
llvm slli8: mayStore = false
sail slli8: mayStore = false

Report: slliw
llvm RV64: slliw "rd" "rs1" "shamt"
sail RV64: slliw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm slliw: mayLoad = false
sail slliw: mayLoad = false
llvm slliw: mayStore = false
sail slliw: mayStore = false

Report: sllw
llvm RV64: sllw "rd" "rs1" "rs2"
sail RV64: sllw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sllw: mayLoad = false
sail sllw: mayLoad = false
llvm sllw: mayStore = false
sail sllw: mayStore = false

Report: slt
llvm RV32_RV64: slt "rd" "rs1" "rs2"
sail RV32: slt "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm slt: mayLoad = false
sail slt: mayLoad = false
llvm slt: mayStore = false
sail slt: mayStore = false

Report: slti
llvm RV32_RV64: slti "rd" "rs1" "imm12"
sail RV32: slti "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm slti: mayLoad = false
sail slti: mayLoad = false
llvm slti: mayStore = false
sail slti: mayStore = false

Report: sltiu
llvm RV32_RV64: sltiu "rd" "rs1" "imm12"
sail RV32: sltiu "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm sltiu: mayLoad = false
sail sltiu: mayLoad = false
llvm sltiu: mayStore = false
sail sltiu: mayStore = false

Report: sltu
llvm RV32_RV64: sltu "rd" "rs1" "rs2"
sail RV32: sltu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sltu: mayLoad = false
sail sltu: mayLoad = false
llvm sltu: mayStore = false
sail sltu: mayStore = false

Report: sm3p0
llvm RV32_RV64: sm3p0 "rd" "rs1"
sail RV32: sm3p0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sm3p0: mayLoad = false
sail sm3p0: mayLoad = false
llvm sm3p0: mayStore = false
sail sm3p0: mayStore = false

Report: sm3p1
llvm RV32_RV64: sm3p1 "rd" "rs1"
sail RV32: sm3p1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sm3p1: mayLoad = false
sail sm3p1: mayLoad = false
llvm sm3p1: mayStore = false
sail sm3p1: mayStore = false

Report: sm4ed
llvm RV32_RV64: sm4ed "rd" "rs1" "rs2" "bs"
sail RV32: sm4ed "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm sm4ed: mayLoad = false
sail sm4ed: mayLoad = false
llvm sm4ed: mayStore = false
sail sm4ed: mayStore = false

Report: sm4ks
llvm RV32_RV64: sm4ks "rd" "rs1" "rs2" "bs"
sail RV32: sm4ks "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm sm4ks: mayLoad = false
sail sm4ks: mayLoad = false
llvm sm4ks: mayStore = false
sail sm4ks: mayStore = false

Report: smalbb
llvm RV32: smalbb "rd" "rs1" "rs2"
sail RV32: smalbb "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalbb: mayLoad = false
sail smalbb: mayLoad = false
llvm smalbb: mayStore = false
sail smalbb: mayStore = false

Report: smalbb
llvm RV64: smalbb "rd" "rs1" "rs2"
sail RV64: smalbb "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalbb: mayLoad = false
sail smalbb: mayLoad = false
llvm smalbb: mayStore = false
sail smalbb: mayStore = false

Report: smalbt
llvm RV32: smalbt "rd" "rs1" "rs2"
sail RV32: smalbt "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalbt: mayLoad = false
sail smalbt: mayLoad = false
llvm smalbt: mayStore = false
sail smalbt: mayStore = false

Report: smalbt
llvm RV64: smalbt "rd" "rs1" "rs2"
sail RV64: smalbt "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalbt: mayLoad = false
sail smalbt: mayLoad = false
llvm smalbt: mayStore = false
sail smalbt: mayStore = false

Report: smalda
llvm RV32: smalda "rd" "rs1" "rs2"
sail RV32: smalda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalda: mayLoad = false
sail smalda: mayLoad = false
llvm smalda: mayStore = false
sail smalda: mayStore = false

Report: smalda
llvm RV64: smalda "rd" "rs1" "rs2"
sail RV64: smalda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalda: mayLoad = false
sail smalda: mayLoad = false
llvm smalda: mayStore = false
sail smalda: mayStore = false

Report: smaldrs
llvm RV32: smaldrs "rd" "rs1" "rs2"
sail RV32: smaldrs "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smaldrs: mayLoad = false
sail smaldrs: mayLoad = false
llvm smaldrs: mayStore = false
sail smaldrs: mayStore = false

Report: smaldrs
llvm RV64: smaldrs "rd" "rs1" "rs2"
sail RV64: smaldrs "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smaldrs: mayLoad = false
sail smaldrs: mayLoad = false
llvm smaldrs: mayStore = false
sail smaldrs: mayStore = false

Report: smalds
llvm RV32: smalds "rd" "rs1" "rs2"
sail RV32: smalds "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalds: mayLoad = false
sail smalds: mayLoad = false
llvm smalds: mayStore = false
sail smalds: mayStore = false

Report: smalds
llvm RV64: smalds "rd" "rs1" "rs2"
sail RV64: smalds "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalds: mayLoad = false
sail smalds: mayLoad = false
llvm smalds: mayStore = false
sail smalds: mayStore = false

Report: smaltt
llvm RV32: smaltt "rd" "rs1" "rs2"
sail RV32: smaltt "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smaltt: mayLoad = false
sail smaltt: mayLoad = false
llvm smaltt: mayStore = false
sail smaltt: mayStore = false

Report: smaltt
llvm RV64: smaltt "rd" "rs1" "rs2"
sail RV64: smaltt "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smaltt: mayLoad = false
sail smaltt: mayLoad = false
llvm smaltt: mayStore = false
sail smaltt: mayStore = false

Report: smalxda
llvm RV32: smalxda "rd" "rs1" "rs2"
sail RV32: smalxda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalxda: mayLoad = false
sail smalxda: mayLoad = false
llvm smalxda: mayStore = false
sail smalxda: mayStore = false

Report: smalxda
llvm RV64: smalxda "rd" "rs1" "rs2"
sail RV64: smalxda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalxda: mayLoad = false
sail smalxda: mayLoad = false
llvm smalxda: mayStore = false
sail smalxda: mayStore = false

Report: smalxds
llvm RV32: smalxds "rd" "rs1" "rs2"
sail RV32: smalxds "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalxds: mayLoad = false
sail smalxds: mayLoad = false
llvm smalxds: mayStore = false
sail smalxds: mayStore = false

Report: smalxds
llvm RV64: smalxds "rd" "rs1" "rs2"
sail RV64: smalxds "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalxds: mayLoad = false
sail smalxds: mayLoad = false
llvm smalxds: mayStore = false
sail smalxds: mayStore = false

Report: smaqa
llvm RV32_RV64: smaqa "rd" "rs1" "rs2"
sail RV32: smaqa "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smaqa: mayLoad = false
sail smaqa: mayLoad = false
llvm smaqa: mayStore = false
sail smaqa: mayStore = false

Report: smar64
llvm RV32: smar64 "rd" "rs1" "rs2"
sail RV32: smar64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smar64: mayLoad = false
sail smar64: mayLoad = false
llvm smar64: mayStore = false
sail smar64: mayStore = false

Report: smar64
llvm RV64: smar64 "rd" "rs1" "rs2"
sail RV64: smar64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smar64: mayLoad = false
sail smar64: mayLoad = false
llvm smar64: mayStore = false
sail smar64: mayStore = false

Report: smax16
llvm RV32_RV64: smax16 "rd" "rs1" "rs2"
sail RV32: smax16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smax16: mayLoad = false
sail smax16: mayLoad = false
llvm smax16: mayStore = false
sail smax16: mayStore = false

Report: smax32
llvm RV64: smax32 "rd" "rs1" "rs2"
sail RV64: smax32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smax32: mayLoad = false
sail smax32: mayLoad = false
llvm smax32: mayStore = false
sail smax32: mayStore = false

Report: smax8
llvm RV32_RV64: smax8 "rd" "rs1" "rs2"
sail RV32: smax8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smax8: mayLoad = false
sail smax8: mayLoad = false
llvm smax8: mayStore = false
sail smax8: mayStore = false

Report: smbb16
llvm RV32_RV64: smbb16 "rd" "rs1" "rs2"
sail RV32: smbb16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smbb16: mayLoad = false
sail smbb16: mayLoad = false
llvm smbb16: mayStore = false
sail smbb16: mayStore = false

Report: smbt16
llvm RV32_RV64: smbt16 "rd" "rs1" "rs2"
sail RV32: smbt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smbt16: mayLoad = false
sail smbt16: mayLoad = false
llvm smbt16: mayStore = false
sail smbt16: mayStore = false

Report: smbt32
llvm RV64: smbt32 "rd" "rs1" "rs2"
sail RV32_RV64: smbt32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smbt32: mayLoad = false
sail smbt32: mayLoad = false
llvm smbt32: mayStore = false
sail smbt32: mayStore = false

Report: smdrs
llvm RV32_RV64: smdrs "rd" "rs1" "rs2"
sail RV32: smdrs "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smdrs: mayLoad = false
sail smdrs: mayLoad = false
llvm smdrs: mayStore = false
sail smdrs: mayStore = false

Report: smdrs32
llvm RV64: smdrs32 "rd" "rs1" "rs2"
sail RV32_RV64: smdrs32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smdrs32: mayLoad = false
sail smdrs32: mayLoad = false
llvm smdrs32: mayStore = false
sail smdrs32: mayStore = false

Report: smds
llvm RV32_RV64: smds "rd" "rs1" "rs2"
sail RV32: smds "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smds: mayLoad = false
sail smds: mayLoad = false
llvm smds: mayStore = false
sail smds: mayStore = false

Report: smds32
llvm RV64: smds32 "rd" "rs1" "rs2"
sail RV32_RV64: smds32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smds32: mayLoad = false
sail smds32: mayLoad = false
llvm smds32: mayStore = false
sail smds32: mayStore = false

Report: smin16
llvm RV32_RV64: smin16 "rd" "rs1" "rs2"
sail RV32: smin16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smin16: mayLoad = false
sail smin16: mayLoad = false
llvm smin16: mayStore = false
sail smin16: mayStore = false

Report: smin32
llvm RV64: smin32 "rd" "rs1" "rs2"
sail RV64: smin32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smin32: mayLoad = false
sail smin32: mayLoad = false
llvm smin32: mayStore = false
sail smin32: mayStore = false

Report: smin8
llvm RV32_RV64: smin8 "rd" "rs1" "rs2"
sail RV32: smin8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smin8: mayLoad = false
sail smin8: mayLoad = false
llvm smin8: mayStore = false
sail smin8: mayStore = false

Report: smmul
llvm RV32_RV64: smmul "rd" "rs1" "rs2"
sail RV32: smmul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smmul: mayLoad = false
sail smmul: mayLoad = false
llvm smmul: mayStore = false
sail smmul: mayStore = false

Report: smmwb
llvm RV32_RV64: smmwb "rd" "rs1" "rs2"
sail RV32: smmwb "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smmwb: mayLoad = false
sail smmwb: mayLoad = false
llvm smmwb: mayStore = false
sail smmwb: mayStore = false

Report: smmwt
llvm RV32_RV64: smmwt "rd" "rs1" "rs2"
sail RV32: smmwt "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smmwt: mayLoad = false
sail smmwt: mayLoad = false
llvm smmwt: mayStore = false
sail smmwt: mayStore = false

Report: smslda
llvm RV32: smslda "rd" "rs1" "rs2"
sail RV32: smslda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smslda: mayLoad = false
sail smslda: mayLoad = false
llvm smslda: mayStore = false
sail smslda: mayStore = false

Report: smslda
llvm RV64: smslda "rd" "rs1" "rs2"
sail RV64: smslda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smslda: mayLoad = false
sail smslda: mayLoad = false
llvm smslda: mayStore = false
sail smslda: mayStore = false

Report: smslxda
llvm RV32: smslxda "rd" "rs1" "rs2"
sail RV32: smslxda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smslxda: mayLoad = false
sail smslxda: mayLoad = false
llvm smslxda: mayStore = false
sail smslxda: mayStore = false

Report: smslxda
llvm RV64: smslxda "rd" "rs1" "rs2"
sail RV64: smslxda "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smslxda: mayLoad = false
sail smslxda: mayLoad = false
llvm smslxda: mayStore = false
sail smslxda: mayStore = false

Report: smsr64
llvm RV32: smsr64 "rd" "rs1" "rs2"
sail RV32: smsr64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smsr64: mayLoad = false
sail smsr64: mayLoad = false
llvm smsr64: mayStore = false
sail smsr64: mayStore = false

Report: smsr64
llvm RV64: smsr64 "rd" "rs1" "rs2"
sail RV64: smsr64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smsr64: mayLoad = false
sail smsr64: mayLoad = false
llvm smsr64: mayStore = false
sail smsr64: mayStore = false

Report: smtt16
llvm RV32_RV64: smtt16 "rd" "rs1" "rs2"
sail RV32: smtt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smtt16: mayLoad = false
sail smtt16: mayLoad = false
llvm smtt16: mayStore = false
sail smtt16: mayStore = false

Report: smtt32
llvm RV64: smtt32 "rd" "rs1" "rs2"
sail RV32_RV64: smtt32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smtt32: mayLoad = false
sail smtt32: mayLoad = false
llvm smtt32: mayStore = false
sail smtt32: mayStore = false

Report: smul16
llvm RV32: smul16 "rd" "rs1" "rs2"
sail RV32: smul16 "rd" "rs1" "rs2"
sail: rd0 - implicit out
sail: rd1 - implicit out
Different outs (0, -1)
Different number of outs
llvm outs: (0, rd)
sail outs: (-1, rd0) (-1, rd1)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smul16: mayLoad = false
sail smul16: mayLoad = false
llvm smul16: mayStore = false
sail smul16: mayStore = false

Report: smul16
llvm RV64: smul16 "rd" "rs1" "rs2"
sail RV64: smul16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smul16: mayLoad = false
sail smul16: mayLoad = false
llvm smul16: mayStore = false
sail smul16: mayStore = false

Report: smul8
llvm RV32: smul8 "rd" "rs1" "rs2"
sail RV32: smul8 "rd" "rs1" "rs2"
sail: rd0 - implicit out
sail: rd1 - implicit out
Different outs (0, -1)
Different number of outs
llvm outs: (0, rd)
sail outs: (-1, rd0) (-1, rd1)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smul8: mayLoad = false
sail smul8: mayLoad = false
llvm smul8: mayStore = false
sail smul8: mayStore = false

Report: smul8
llvm RV64: smul8 "rd" "rs1" "rs2"
sail RV64: smul8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smul8: mayLoad = false
sail smul8: mayLoad = false
llvm smul8: mayStore = false
sail smul8: mayStore = false

Report: smulx16
llvm RV32: smulx16 "rd" "rs1" "rs2"
sail RV32: smulx16 "rd" "rs1" "rs2"
sail: rd0 - implicit out
sail: rd1 - implicit out
Different outs (0, -1)
Different number of outs
llvm outs: (0, rd)
sail outs: (-1, rd0) (-1, rd1)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smulx16: mayLoad = false
sail smulx16: mayLoad = false
llvm smulx16: mayStore = false
sail smulx16: mayStore = false

Report: smulx16
llvm RV64: smulx16 "rd" "rs1" "rs2"
sail RV64: smulx16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smulx16: mayLoad = false
sail smulx16: mayLoad = false
llvm smulx16: mayStore = false
sail smulx16: mayStore = false

Report: smulx8
llvm RV32: smulx8 "rd" "rs1" "rs2"
sail RV32: smulx8 "rd" "rs1" "rs2"
sail: rd0 - implicit out
sail: rd1 - implicit out
Different outs (0, -1)
Different number of outs
llvm outs: (0, rd)
sail outs: (-1, rd0) (-1, rd1)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smulx8: mayLoad = false
sail smulx8: mayLoad = false
llvm smulx8: mayStore = false
sail smulx8: mayStore = false

Report: smulx8
llvm RV64: smulx8 "rd" "rs1" "rs2"
sail RV64: smulx8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smulx8: mayLoad = false
sail smulx8: mayLoad = false
llvm smulx8: mayStore = false
sail smulx8: mayStore = false

Report: smxds
llvm RV32_RV64: smxds "rd" "rs1" "rs2"
sail RV32: smxds "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smxds: mayLoad = false
sail smxds: mayLoad = false
llvm smxds: mayStore = false
sail smxds: mayStore = false

Report: smxds32
llvm RV64: smxds32 "rd" "rs1" "rs2"
sail RV32_RV64: smxds32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smxds32: mayLoad = false
sail smxds32: mayLoad = false
llvm smxds32: mayStore = false
sail smxds32: mayStore = false

Report: sra
llvm RV32_RV64: sra "rd" "rs1" "rs2"
sail RV32: sra "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sra: mayLoad = false
sail sra: mayLoad = false
llvm sra: mayStore = false
sail sra: mayStore = false

Report: sra16
llvm RV32_RV64: sra16 "rd" "rs1" "rs2"
sail RV32: sra16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sra16: mayLoad = false
sail sra16: mayLoad = false
llvm sra16: mayStore = false
sail sra16: mayStore = false

Report: sra32
llvm RV64: sra32 "rd" "rs1" "rs2"
sail RV64: sra32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sra32: mayLoad = false
sail sra32: mayLoad = false
llvm sra32: mayStore = false
sail sra32: mayStore = false

Report: sra8
llvm RV32_RV64: sra8 "rd" "rs1" "rs2"
sail RV32: sra8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sra8: mayLoad = false
sail sra8: mayLoad = false
llvm sra8: mayStore = false
sail sra8: mayStore = false

Report: srai
llvm RV32_RV64: srai "rd" "rs1" "shamt"
sail RV32: srai "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm srai: mayLoad = false
sail srai: mayLoad = false
llvm srai: mayStore = false
sail srai: mayStore = false

Report: srai16
llvm RV32_RV64: srai16 "rd" "rs1" "shamt"
sail RV32: srai16 "rd" "rs1" "imm4"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm4) (1, rs1)
llvm srai16: mayLoad = false
sail srai16: mayLoad = false
llvm srai16: mayStore = false
sail srai16: mayStore = false

Report: srai32
llvm RV64: srai32 "rd" "rs1" "shamt"
sail RV64: srai32 "rd" "rs1" "imm5"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm5) (1, rs1)
llvm srai32: mayLoad = false
sail srai32: mayLoad = false
llvm srai32: mayStore = false
sail srai32: mayStore = false

Report: srai8
llvm RV32_RV64: srai8 "rd" "rs1" "shamt"
sail RV32: srai8 "rd" "rs1" "imm3"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm3) (1, rs1)
llvm srai8: mayLoad = false
sail srai8: mayLoad = false
llvm srai8: mayStore = false
sail srai8: mayStore = false

Report: sraiw
llvm RV64: sraiw "rd" "rs1" "shamt"
sail RV64: sraiw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm sraiw: mayLoad = false
sail sraiw: mayLoad = false
llvm sraiw: mayStore = false
sail sraiw: mayStore = false

Report: sraw
llvm RV64: sraw "rd" "rs1" "rs2"
sail RV64: sraw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sraw: mayLoad = false
sail sraw: mayLoad = false
llvm sraw: mayStore = false
sail sraw: mayStore = false

Report: sret
llvm RV32_RV64: sret 
sail RV32: sret 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm sret: mayLoad = false
sail sret: mayLoad = false
llvm sret: mayStore = false
sail sret: mayStore = false

Report: srl
llvm RV32_RV64: srl "rd" "rs1" "rs2"
sail RV32: srl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srl: mayLoad = false
sail srl: mayLoad = false
llvm srl: mayStore = false
sail srl: mayStore = false

Report: srl16
llvm RV32_RV64: srl16 "rd" "rs1" "rs2"
sail RV32: srl16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srl16: mayLoad = false
sail srl16: mayLoad = false
llvm srl16: mayStore = false
sail srl16: mayStore = false

Report: srl32
llvm RV64: srl32 "rd" "rs1" "rs2"
sail RV64: srl32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srl32: mayLoad = false
sail srl32: mayLoad = false
llvm srl32: mayStore = false
sail srl32: mayStore = false

Report: srl8
llvm RV32_RV64: srl8 "rd" "rs1" "rs2"
sail RV32: srl8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srl8: mayLoad = false
sail srl8: mayLoad = false
llvm srl8: mayStore = false
sail srl8: mayStore = false

Report: srli
llvm RV32_RV64: srli "rd" "rs1" "shamt"
sail RV32: srli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm srli: mayLoad = false
sail srli: mayLoad = false
llvm srli: mayStore = false
sail srli: mayStore = false

Report: srli16
llvm RV32_RV64: srli16 "rd" "rs1" "shamt"
sail RV32: srli16 "rd" "rs1" "imm4"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm4) (1, rs1)
llvm srli16: mayLoad = false
sail srli16: mayLoad = false
llvm srli16: mayStore = false
sail srli16: mayStore = false

Report: srli32
llvm RV64: srli32 "rd" "rs1" "shamt"
sail RV64: srli32 "rd" "rs1" "imm5"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm5) (1, rs1)
llvm srli32: mayLoad = false
sail srli32: mayLoad = false
llvm srli32: mayStore = false
sail srli32: mayStore = false

Report: srli8
llvm RV32_RV64: srli8 "rd" "rs1" "shamt"
sail RV32: srli8 "rd" "rs1" "imm3"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm3) (1, rs1)
llvm srli8: mayLoad = false
sail srli8: mayLoad = false
llvm srli8: mayStore = false
sail srli8: mayStore = false

Report: srliw
llvm RV64: srliw "rd" "rs1" "shamt"
sail RV64: srliw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm srliw: mayLoad = false
sail srliw: mayLoad = false
llvm srliw: mayStore = false
sail srliw: mayStore = false

Report: srlw
llvm RV64: srlw "rd" "rs1" "rs2"
sail RV64: srlw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srlw: mayLoad = false
sail srlw: mayLoad = false
llvm srlw: mayStore = false
sail srlw: mayStore = false

Report: stas16
llvm RV32_RV64: stas16 "rd" "rs1" "rs2"
sail RV32: stas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm stas16: mayLoad = false
sail stas16: mayLoad = false
llvm stas16: mayStore = false
sail stas16: mayStore = false

Report: stas32
llvm RV64: stas32 "rd" "rs1" "rs2"
sail RV32_RV64: stas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm stas32: mayLoad = false
sail stas32: mayLoad = false
llvm stas32: mayStore = false
sail stas32: mayStore = false

Report: stsa16
llvm RV32_RV64: stsa16 "rd" "rs1" "rs2"
sail RV32: stsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm stsa16: mayLoad = false
sail stsa16: mayLoad = false
llvm stsa16: mayStore = false
sail stsa16: mayStore = false

Report: stsa32
llvm RV64: stsa32 "rd" "rs1" "rs2"
sail RV32_RV64: stsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm stsa32: mayLoad = false
sail stsa32: mayLoad = false
llvm stsa32: mayStore = false
sail stsa32: mayStore = false

Report: sub
llvm RV32_RV64: sub "rd" "rs1" "rs2"
sail RV32_RV64: sub "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub: mayLoad = false
sail sub: mayLoad = false
llvm sub: mayStore = false
sail sub: mayStore = false

Report: sub16
llvm RV32_RV64: sub16 "rd" "rs1" "rs2"
sail RV32: sub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub16: mayLoad = false
sail sub16: mayLoad = false
llvm sub16: mayStore = false
sail sub16: mayStore = false

Report: sub32
llvm RV64: sub32 "rd" "rs1" "rs2"
sail RV64: sub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub32: mayLoad = false
sail sub32: mayLoad = false
llvm sub32: mayStore = false
sail sub32: mayStore = false

Report: sub64
llvm RV32: sub64 "rd" "rs1" "rs2"
sail RV32: sub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub64: mayLoad = false
sail sub64: mayLoad = false
llvm sub64: mayStore = false
sail sub64: mayStore = false

Report: sub8
llvm RV32_RV64: sub8 "rd" "rs1" "rs2"
sail RV32: sub8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub8: mayLoad = false
sail sub8: mayLoad = false
llvm sub8: mayStore = false
sail sub8: mayStore = false

Report: subw
llvm RV64: subw "rd" "rs1" "rs2"
sail RV64: subw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm subw: mayLoad = false
sail subw: mayLoad = false
llvm subw: mayStore = false
sail subw: mayStore = false

Report: sunpkd810
llvm RV32_RV64: sunpkd810 "rd" "rs1"
sail RV32: sunpkd810 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sunpkd810: mayLoad = false
sail sunpkd810: mayLoad = false
llvm sunpkd810: mayStore = false
sail sunpkd810: mayStore = false

Report: sunpkd820
llvm RV32_RV64: sunpkd820 "rd" "rs1"
sail RV32: sunpkd820 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sunpkd820: mayLoad = false
sail sunpkd820: mayLoad = false
llvm sunpkd820: mayStore = false
sail sunpkd820: mayStore = false

Report: sunpkd830
llvm RV32_RV64: sunpkd830 "rd" "rs1"
sail RV32: sunpkd830 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sunpkd830: mayLoad = false
sail sunpkd830: mayLoad = false
llvm sunpkd830: mayStore = false
sail sunpkd830: mayStore = false

Report: sunpkd831
llvm RV32_RV64: sunpkd831 "rd" "rs1"
sail RV32: sunpkd831 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sunpkd831: mayLoad = false
sail sunpkd831: mayLoad = false
llvm sunpkd831: mayStore = false
sail sunpkd831: mayStore = false

Report: sunpkd832
llvm RV32_RV64: sunpkd832 "rd" "rs1"
sail RV32: sunpkd832 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sunpkd832: mayLoad = false
sail sunpkd832: mayLoad = false
llvm sunpkd832: mayStore = false
sail sunpkd832: mayStore = false

Report: sw
llvm RV32_RV64: sw "rs2" "imm12" "rs1"
sail RV32: sw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sw: mayLoad = false
sail sw: mayLoad = false
llvm sw: mayStore = true
sail sw: mayStore = true

Report: sw.aqrl
llvm RV32_RV64: sw.aqrl "rs2" "rs1"
sail RV32: sw.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sw.aqrl: mayLoad = false
sail sw.aqrl: mayLoad = false
llvm sw.aqrl: mayStore = true
sail sw.aqrl: mayStore = true

Report: sw.rl
llvm RV32_RV64: sw.rl "rs2" "rs1"
sail RV32: sw.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sw.rl: mayLoad = false
sail sw.rl: mayLoad = false
llvm sw.rl: mayStore = true
sail sw.rl: mayStore = true

Report: swap8
llvm RV32_RV64: swap8 "rd" "rs1"
sail RV32: swap8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm swap8: mayLoad = false
sail swap8: mayLoad = false
llvm swap8: mayStore = false
sail swap8: mayStore = false

Report: uclip16
llvm RV32_RV64: uclip16 "rd" "rs1" "shamt"
sail RV32: uclip16 "rd" "rs1" "imm4"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm4) (1, rs1)
llvm uclip16: mayLoad = false
sail uclip16: mayLoad = false
llvm uclip16: mayStore = false
sail uclip16: mayStore = false

Report: uclip32
llvm RV32_RV64: uclip32 "rd" "rs1" "shamt"
sail RV32: uclip32 "rd" "rs1" "imm5"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm5) (1, rs1)
llvm uclip32: mayLoad = false
sail uclip32: mayLoad = false
llvm uclip32: mayStore = false
sail uclip32: mayStore = false

Report: uclip8
llvm RV32_RV64: uclip8 "rd" "rs1" "shamt"
sail RV32: uclip8 "rd" "rs1" "imm3"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, imm3) (1, rs1)
llvm uclip8: mayLoad = false
sail uclip8: mayLoad = false
llvm uclip8: mayStore = false
sail uclip8: mayStore = false

Report: ucmple16
llvm RV32_RV64: ucmple16 "rd" "rs1" "rs2"
sail RV32: ucmple16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ucmple16: mayLoad = false
sail ucmple16: mayLoad = false
llvm ucmple16: mayStore = false
sail ucmple16: mayStore = false

Report: ucmple8
llvm RV32_RV64: ucmple8 "rd" "rs1" "rs2"
sail RV32: ucmple8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ucmple8: mayLoad = false
sail ucmple8: mayLoad = false
llvm ucmple8: mayStore = false
sail ucmple8: mayStore = false

Report: ucmplt16
llvm RV32_RV64: ucmplt16 "rd" "rs1" "rs2"
sail RV32: ucmplt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ucmplt16: mayLoad = false
sail ucmplt16: mayLoad = false
llvm ucmplt16: mayStore = false
sail ucmplt16: mayStore = false

Report: ucmplt8
llvm RV32_RV64: ucmplt8 "rd" "rs1" "rs2"
sail RV32: ucmplt8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ucmplt8: mayLoad = false
sail ucmplt8: mayLoad = false
llvm ucmplt8: mayStore = false
sail ucmplt8: mayStore = false

Report: ukadd16
llvm RV32_RV64: ukadd16 "rd" "rs1" "rs2"
sail RV32: ukadd16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukadd16: mayLoad = false
sail ukadd16: mayLoad = false
llvm ukadd16: mayStore = false
sail ukadd16: mayStore = false

Report: ukadd32
llvm RV64: ukadd32 "rd" "rs1" "rs2"
sail RV64: ukadd32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukadd32: mayLoad = false
sail ukadd32: mayLoad = false
llvm ukadd32: mayStore = false
sail ukadd32: mayStore = false

Report: ukadd64
llvm RV32: ukadd64 "rd" "rs1" "rs2"
sail RV32: ukadd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukadd64: mayLoad = false
sail ukadd64: mayLoad = false
llvm ukadd64: mayStore = false
sail ukadd64: mayStore = false

Report: ukadd64
llvm RV64: ukadd64 "rd" "rs1" "rs2"
sail RV64: ukadd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukadd64: mayLoad = false
sail ukadd64: mayLoad = false
llvm ukadd64: mayStore = false
sail ukadd64: mayStore = false

Report: ukadd8
llvm RV32_RV64: ukadd8 "rd" "rs1" "rs2"
sail RV32: ukadd8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukadd8: mayLoad = false
sail ukadd8: mayLoad = false
llvm ukadd8: mayStore = false
sail ukadd8: mayStore = false

Report: ukaddw
llvm RV32_RV64: ukaddw "rd" "rs1" "rs2"
sail RV32: ukaddw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukaddw: mayLoad = false
sail ukaddw: mayLoad = false
llvm ukaddw: mayStore = false
sail ukaddw: mayStore = false

Report: ukcras16
llvm RV32_RV64: ukcras16 "rd" "rs1" "rs2"
sail RV32: ukcras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukcras16: mayLoad = false
sail ukcras16: mayLoad = false
llvm ukcras16: mayStore = false
sail ukcras16: mayStore = false

Report: ukcras32
llvm RV64: ukcras32 "rd" "rs1" "rs2"
sail RV32_RV64: ukcras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukcras32: mayLoad = false
sail ukcras32: mayLoad = false
llvm ukcras32: mayStore = false
sail ukcras32: mayStore = false

Report: ukcrsa16
llvm RV32_RV64: ukcrsa16 "rd" "rs1" "rs2"
sail RV32: ukcrsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukcrsa16: mayLoad = false
sail ukcrsa16: mayLoad = false
llvm ukcrsa16: mayStore = false
sail ukcrsa16: mayStore = false

Report: ukcrsa32
llvm RV64: ukcrsa32 "rd" "rs1" "rs2"
sail RV32_RV64: ukcrsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukcrsa32: mayLoad = false
sail ukcrsa32: mayLoad = false
llvm ukcrsa32: mayStore = false
sail ukcrsa32: mayStore = false

Report: ukmar64
llvm RV32: ukmar64 "rd" "rs1" "rs2"
sail RV32: ukmar64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm ukmar64: mayLoad = false
sail ukmar64: mayLoad = false
llvm ukmar64: mayStore = false
sail ukmar64: mayStore = false

Report: ukmar64
llvm RV64: ukmar64 "rd" "rs1" "rs2"
sail RV64: ukmar64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm ukmar64: mayLoad = false
sail ukmar64: mayLoad = false
llvm ukmar64: mayStore = false
sail ukmar64: mayStore = false

Report: ukmsr64
llvm RV32: ukmsr64 "rd" "rs1" "rs2"
sail RV32: ukmsr64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm ukmsr64: mayLoad = false
sail ukmsr64: mayLoad = false
llvm ukmsr64: mayStore = false
sail ukmsr64: mayStore = false

Report: ukmsr64
llvm RV64: ukmsr64 "rd" "rs1" "rs2"
sail RV64: ukmsr64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm ukmsr64: mayLoad = false
sail ukmsr64: mayLoad = false
llvm ukmsr64: mayStore = false
sail ukmsr64: mayStore = false

Report: ukstas16
llvm RV32_RV64: ukstas16 "rd" "rs1" "rs2"
sail RV32: ukstas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukstas16: mayLoad = false
sail ukstas16: mayLoad = false
llvm ukstas16: mayStore = false
sail ukstas16: mayStore = false

Report: ukstas32
llvm RV64: ukstas32 "rd" "rs1" "rs2"
sail RV32_RV64: ukstas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukstas32: mayLoad = false
sail ukstas32: mayLoad = false
llvm ukstas32: mayStore = false
sail ukstas32: mayStore = false

Report: ukstsa16
llvm RV32_RV64: ukstsa16 "rd" "rs1" "rs2"
sail RV32: ukstsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukstsa16: mayLoad = false
sail ukstsa16: mayLoad = false
llvm ukstsa16: mayStore = false
sail ukstsa16: mayStore = false

Report: ukstsa32
llvm RV64: ukstsa32 "rd" "rs1" "rs2"
sail RV32_RV64: ukstsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukstsa32: mayLoad = false
sail ukstsa32: mayLoad = false
llvm ukstsa32: mayStore = false
sail ukstsa32: mayStore = false

Report: uksub16
llvm RV32_RV64: uksub16 "rd" "rs1" "rs2"
sail RV32: uksub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uksub16: mayLoad = false
sail uksub16: mayLoad = false
llvm uksub16: mayStore = false
sail uksub16: mayStore = false

Report: uksub32
llvm RV64: uksub32 "rd" "rs1" "rs2"
sail RV64: uksub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uksub32: mayLoad = false
sail uksub32: mayLoad = false
llvm uksub32: mayStore = false
sail uksub32: mayStore = false

Report: uksub64
llvm RV32: uksub64 "rd" "rs1" "rs2"
sail RV32: uksub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uksub64: mayLoad = false
sail uksub64: mayLoad = false
llvm uksub64: mayStore = false
sail uksub64: mayStore = false

Report: uksub64
llvm RV64: uksub64 "rd" "rs1" "rs2"
sail RV64: uksub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uksub64: mayLoad = false
sail uksub64: mayLoad = false
llvm uksub64: mayStore = false
sail uksub64: mayStore = false

Report: uksub8
llvm RV32_RV64: uksub8 "rd" "rs1" "rs2"
sail RV32: uksub8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uksub8: mayLoad = false
sail uksub8: mayLoad = false
llvm uksub8: mayStore = false
sail uksub8: mayStore = false

Report: umaqa
llvm RV32_RV64: umaqa "rd" "rs1" "rs2"
sail RV32: umaqa "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm umaqa: mayLoad = false
sail umaqa: mayLoad = false
llvm umaqa: mayStore = false
sail umaqa: mayStore = false

Report: umar64
llvm RV32: umar64 "rd" "rs1" "rs2"
sail RV32: umar64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm umar64: mayLoad = false
sail umar64: mayLoad = false
llvm umar64: mayStore = false
sail umar64: mayStore = false

Report: umar64
llvm RV64: umar64 "rd" "rs1" "rs2"
sail RV64: umar64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm umar64: mayLoad = false
sail umar64: mayLoad = false
llvm umar64: mayStore = false
sail umar64: mayStore = false

Report: umax16
llvm RV32_RV64: umax16 "rd" "rs1" "rs2"
sail RV32: umax16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umax16: mayLoad = false
sail umax16: mayLoad = false
llvm umax16: mayStore = false
sail umax16: mayStore = false

Report: umax32
llvm RV64: umax32 "rd" "rs1" "rs2"
sail RV64: umax32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umax32: mayLoad = false
sail umax32: mayLoad = false
llvm umax32: mayStore = false
sail umax32: mayStore = false

Report: umax8
llvm RV32_RV64: umax8 "rd" "rs1" "rs2"
sail RV32: umax8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umax8: mayLoad = false
sail umax8: mayLoad = false
llvm umax8: mayStore = false
sail umax8: mayStore = false

Report: umin16
llvm RV32_RV64: umin16 "rd" "rs1" "rs2"
sail RV32: umin16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umin16: mayLoad = false
sail umin16: mayLoad = false
llvm umin16: mayStore = false
sail umin16: mayStore = false

Report: umin32
llvm RV64: umin32 "rd" "rs1" "rs2"
sail RV64: umin32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umin32: mayLoad = false
sail umin32: mayLoad = false
llvm umin32: mayStore = false
sail umin32: mayStore = false

Report: umin8
llvm RV32_RV64: umin8 "rd" "rs1" "rs2"
sail RV32: umin8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umin8: mayLoad = false
sail umin8: mayLoad = false
llvm umin8: mayStore = false
sail umin8: mayStore = false

Report: umsr64
llvm RV32: umsr64 "rd" "rs1" "rs2"
sail RV32: umsr64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm umsr64: mayLoad = false
sail umsr64: mayLoad = false
llvm umsr64: mayStore = false
sail umsr64: mayStore = false

Report: umsr64
llvm RV64: umsr64 "rd" "rs1" "rs2"
sail RV64: umsr64 "rd" "rs1" "rs2"
llvm: rs3 - implicit in
Different ins (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm umsr64: mayLoad = false
sail umsr64: mayLoad = false
llvm umsr64: mayStore = false
sail umsr64: mayStore = false

Report: umul16
llvm RV32: umul16 "rd" "rs1" "rs2"
sail RV32: umul16 "rd" "rs1" "rs2"
sail: rd0 - implicit out
sail: rd1 - implicit out
Different outs (0, -1)
Different number of outs
llvm outs: (0, rd)
sail outs: (-1, rd0) (-1, rd1)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umul16: mayLoad = false
sail umul16: mayLoad = false
llvm umul16: mayStore = false
sail umul16: mayStore = false

Report: umul16
llvm RV64: umul16 "rd" "rs1" "rs2"
sail RV64: umul16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umul16: mayLoad = false
sail umul16: mayLoad = false
llvm umul16: mayStore = false
sail umul16: mayStore = false

Report: umul8
llvm RV32: umul8 "rd" "rs1" "rs2"
sail RV32: umul8 "rd" "rs1" "rs2"
sail: rd0 - implicit out
sail: rd1 - implicit out
Different outs (0, -1)
Different number of outs
llvm outs: (0, rd)
sail outs: (-1, rd0) (-1, rd1)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umul8: mayLoad = false
sail umul8: mayLoad = false
llvm umul8: mayStore = false
sail umul8: mayStore = false

Report: umul8
llvm RV64: umul8 "rd" "rs1" "rs2"
sail RV64: umul8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umul8: mayLoad = false
sail umul8: mayLoad = false
llvm umul8: mayStore = false
sail umul8: mayStore = false

Report: umulx16
llvm RV32: umulx16 "rd" "rs1" "rs2"
sail RV32: umulx16 "rd" "rs1" "rs2"
sail: rd0 - implicit out
sail: rd1 - implicit out
Different outs (0, -1)
Different number of outs
llvm outs: (0, rd)
sail outs: (-1, rd0) (-1, rd1)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umulx16: mayLoad = false
sail umulx16: mayLoad = false
llvm umulx16: mayStore = false
sail umulx16: mayStore = false

Report: umulx16
llvm RV64: umulx16 "rd" "rs1" "rs2"
sail RV64: umulx16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umulx16: mayLoad = false
sail umulx16: mayLoad = false
llvm umulx16: mayStore = false
sail umulx16: mayStore = false

Report: umulx8
llvm RV32: umulx8 "rd" "rs1" "rs2"
sail RV32: umulx8 "rd" "rs1" "rs2"
sail: rd0 - implicit out
sail: rd1 - implicit out
Different outs (0, -1)
Different number of outs
llvm outs: (0, rd)
sail outs: (-1, rd0) (-1, rd1)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umulx8: mayLoad = false
sail umulx8: mayLoad = false
llvm umulx8: mayStore = false
sail umulx8: mayStore = false

Report: umulx8
llvm RV64: umulx8 "rd" "rs1" "rs2"
sail RV64: umulx8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umulx8: mayLoad = false
sail umulx8: mayLoad = false
llvm umulx8: mayStore = false
sail umulx8: mayStore = false

Report: unzip
llvm RV32: unzip "rd" "rs1"
sail RV32: unzip "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm unzip: mayLoad = false
sail unzip: mayLoad = false
llvm unzip: mayStore = false
sail unzip: mayStore = false

Report: uradd16
llvm RV32_RV64: uradd16 "rd" "rs1" "rs2"
sail RV32: uradd16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uradd16: mayLoad = false
sail uradd16: mayLoad = false
llvm uradd16: mayStore = false
sail uradd16: mayStore = false

Report: uradd32
llvm RV64: uradd32 "rd" "rs1" "rs2"
sail RV64: uradd32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uradd32: mayLoad = false
sail uradd32: mayLoad = false
llvm uradd32: mayStore = false
sail uradd32: mayStore = false

Report: uradd64
llvm RV32: uradd64 "rd" "rs1" "rs2"
sail RV32: uradd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uradd64: mayLoad = false
sail uradd64: mayLoad = false
llvm uradd64: mayStore = false
sail uradd64: mayStore = false

Report: uradd64
llvm RV64: uradd64 "rd" "rs1" "rs2"
sail RV64: uradd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uradd64: mayLoad = false
sail uradd64: mayLoad = false
llvm uradd64: mayStore = false
sail uradd64: mayStore = false

Report: uradd8
llvm RV32_RV64: uradd8 "rd" "rs1" "rs2"
sail RV32: uradd8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uradd8: mayLoad = false
sail uradd8: mayLoad = false
llvm uradd8: mayStore = false
sail uradd8: mayStore = false

Report: uraddw
llvm RV32_RV64: uraddw "rd" "rs1" "rs2"
sail RV32: uraddw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uraddw: mayLoad = false
sail uraddw: mayLoad = false
llvm uraddw: mayStore = false
sail uraddw: mayStore = false

Report: urcras16
llvm RV32_RV64: urcras16 "rd" "rs1" "rs2"
sail RV32: urcras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urcras16: mayLoad = false
sail urcras16: mayLoad = false
llvm urcras16: mayStore = false
sail urcras16: mayStore = false

Report: urcras32
llvm RV64: urcras32 "rd" "rs1" "rs2"
sail RV32_RV64: urcras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urcras32: mayLoad = false
sail urcras32: mayLoad = false
llvm urcras32: mayStore = false
sail urcras32: mayStore = false

Report: urcrsa16
llvm RV32_RV64: urcrsa16 "rd" "rs1" "rs2"
sail RV32: urcrsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urcrsa16: mayLoad = false
sail urcrsa16: mayLoad = false
llvm urcrsa16: mayStore = false
sail urcrsa16: mayStore = false

Report: urcrsa32
llvm RV64: urcrsa32 "rd" "rs1" "rs2"
sail RV32_RV64: urcrsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urcrsa32: mayLoad = false
sail urcrsa32: mayLoad = false
llvm urcrsa32: mayStore = false
sail urcrsa32: mayStore = false

Report: urstas16
llvm RV32_RV64: urstas16 "rd" "rs1" "rs2"
sail RV32: urstas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urstas16: mayLoad = false
sail urstas16: mayLoad = false
llvm urstas16: mayStore = false
sail urstas16: mayStore = false

Report: urstas32
llvm RV64: urstas32 "rd" "rs1" "rs2"
sail RV32_RV64: urstas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urstas32: mayLoad = false
sail urstas32: mayLoad = false
llvm urstas32: mayStore = false
sail urstas32: mayStore = false

Report: urstsa16
llvm RV32_RV64: urstsa16 "rd" "rs1" "rs2"
sail RV32: urstsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urstsa16: mayLoad = false
sail urstsa16: mayLoad = false
llvm urstsa16: mayStore = false
sail urstsa16: mayStore = false

Report: urstsa32
llvm RV64: urstsa32 "rd" "rs1" "rs2"
sail RV32_RV64: urstsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urstsa32: mayLoad = false
sail urstsa32: mayLoad = false
llvm urstsa32: mayStore = false
sail urstsa32: mayStore = false

Report: ursub16
llvm RV32_RV64: ursub16 "rd" "rs1" "rs2"
sail RV32: ursub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ursub16: mayLoad = false
sail ursub16: mayLoad = false
llvm ursub16: mayStore = false
sail ursub16: mayStore = false

Report: ursub32
llvm RV64: ursub32 "rd" "rs1" "rs2"
sail RV64: ursub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ursub32: mayLoad = false
sail ursub32: mayLoad = false
llvm ursub32: mayStore = false
sail ursub32: mayStore = false

Report: ursub64
llvm RV32: ursub64 "rd" "rs1" "rs2"
sail RV32: ursub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ursub64: mayLoad = false
sail ursub64: mayLoad = false
llvm ursub64: mayStore = false
sail ursub64: mayStore = false

Report: ursub64
llvm RV64: ursub64 "rd" "rs1" "rs2"
sail RV64: ursub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ursub64: mayLoad = false
sail ursub64: mayLoad = false
llvm ursub64: mayStore = false
sail ursub64: mayStore = false

Report: ursub8
llvm RV32_RV64: ursub8 "rd" "rs1" "rs2"
sail RV32: ursub8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ursub8: mayLoad = false
sail ursub8: mayLoad = false
llvm ursub8: mayStore = false
sail ursub8: mayStore = false

Report: ursubw
llvm RV32_RV64: ursubw "rd" "rs1" "rs2"
sail RV32: ursubw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ursubw: mayLoad = false
sail ursubw: mayLoad = false
llvm ursubw: mayStore = false
sail ursubw: mayStore = false

Report: wfi
llvm RV32_RV64: wfi 
sail RV32: wfi 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm wfi: mayLoad = false
sail wfi: mayLoad = false
llvm wfi: mayStore = false
sail wfi: mayStore = false

Report: xnor
llvm RV32_RV64: xnor "rd" "rs1" "rs2"
sail RV32: xnor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm xnor: mayLoad = false
sail xnor: mayLoad = false
llvm xnor: mayStore = false
sail xnor: mayStore = false

Report: xor
llvm RV32_RV64: xor "rd" "rs1" "rs2"
sail RV32_RV64: xor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm xor: mayLoad = false
sail xor: mayLoad = false
llvm xor: mayStore = false
sail xor: mayStore = false

Report: xori
llvm RV32_RV64: xori "rd" "rs1" "imm12"
sail RV32: xori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm xori: mayLoad = false
sail xori: mayLoad = false
llvm xori: mayStore = false
sail xori: mayStore = false

Report: xperm4
llvm RV32_RV64: xperm4 "rd" "rs1" "rs2"
sail RV32: xperm4 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm xperm4: mayLoad = false
sail xperm4: mayLoad = false
llvm xperm4: mayStore = false
sail xperm4: mayStore = false

Report: xperm8
llvm RV32_RV64: xperm8 "rd" "rs1" "rs2"
sail RV32: xperm8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm xperm8: mayLoad = false
sail xperm8: mayLoad = false
llvm xperm8: mayStore = false
sail xperm8: mayStore = false

Report: zext.h
llvm RV32: zext.h "rd" "rs1"
sail RV32: zext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zext.h: mayLoad = false
sail zext.h: mayLoad = false
llvm zext.h: mayStore = false
sail zext.h: mayStore = false

Report: zext.h
llvm RV64: zext.h "rd" "rs1"
sail RV64: zext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zext.h: mayLoad = false
sail zext.h: mayLoad = false
llvm zext.h: mayStore = false
sail zext.h: mayStore = false

Report: zip
llvm RV32: zip "rd" "rs1"
sail RV32: zip "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zip: mayLoad = false
sail zip: mayLoad = false
llvm zip: mayStore = false
sail zip: mayStore = false

Report: zunpkd810
llvm RV32_RV64: zunpkd810 "rd" "rs1"
sail RV32: zunpkd810 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd810: mayLoad = false
sail zunpkd810: mayLoad = false
llvm zunpkd810: mayStore = false
sail zunpkd810: mayStore = false

Report: zunpkd820
llvm RV32_RV64: zunpkd820 "rd" "rs1"
sail RV32: zunpkd820 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd820: mayLoad = false
sail zunpkd820: mayLoad = false
llvm zunpkd820: mayStore = false
sail zunpkd820: mayStore = false

Report: zunpkd830
llvm RV32_RV64: zunpkd830 "rd" "rs1"
sail RV32: zunpkd830 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd830: mayLoad = false
sail zunpkd830: mayLoad = false
llvm zunpkd830: mayStore = false
sail zunpkd830: mayStore = false

Report: zunpkd831
llvm RV32_RV64: zunpkd831 "rd" "rs1"
sail RV32: zunpkd831 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd831: mayLoad = false
sail zunpkd831: mayLoad = false
llvm zunpkd831: mayStore = false
sail zunpkd831: mayStore = false

Report: zunpkd832
llvm RV32_RV64: zunpkd832 "rd" "rs1"
sail RV32: zunpkd832 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd832: mayLoad = false
sail zunpkd832: mayLoad = false
llvm zunpkd832: mayStore = false
sail zunpkd832: mayStore = false

Not found in sail: wrs.sto wrs.nto wexti wexti wext wext vzext.vf8 vzext.vf4 vzext.vf2 vxor.vx vxor.vv vxor.vi vwsubu.wx vwsubu.wv vwsubu.vx vwsubu.vv vwsub.wx vwsub.wv vwsub.vx vwsub.vv vwsll.vx vwsll.vv vwsll.vi vwredsumu.vs vwredsum.vs vwmulu.vx vwmulu.vv vwmulsu.vx vwmulsu.vv vwmul.vx vwmul.vv vwmaccus.vx vwmaccu.vx vwmaccu.vv vwmaccsu.vx vwmaccsu.vv vwmacc.vx vwmacc.vv vwaddu.wx vwaddu.wv vwaddu.vx vwaddu.vv vwadd.wx vwadd.wv vwadd.vx vwadd.vv vt.maskcn vt.maskc vsuxseg8ei8.v vsuxseg8ei64.v vsuxseg8ei32.v vsuxseg8ei16.v vsuxseg7ei8.v vsuxseg7ei64.v vsuxseg7ei32.v vsuxseg7ei16.v vsuxseg6ei8.v vsuxseg6ei64.v vsuxseg6ei32.v vsuxseg6ei16.v vsuxseg5ei8.v vsuxseg5ei64.v vsuxseg5ei32.v vsuxseg5ei16.v vsuxseg4ei8.v vsuxseg4ei64.v vsuxseg4ei32.v vsuxseg4ei16.v vsuxseg3ei8.v vsuxseg3ei64.v vsuxseg3ei32.v vsuxseg3ei16.v vsuxseg2ei8.v vsuxseg2ei64.v vsuxseg2ei32.v vsuxseg2ei16.v vsuxei8.v vsuxei64.v vsuxei32.v vsuxei16.v vsub.vx vsub.vv vssubu.vx vssubu.vv vssub.vx vssub.vv vssseg8e8.v vssseg8e64.v vssseg8e32.v vssseg8e16.v vssseg7e8.v vssseg7e64.v vssseg7e32.v vssseg7e16.v vssseg6e8.v vssseg6e64.v vssseg6e32.v vssseg6e16.v vssseg5e8.v vssseg5e64.v vssseg5e32.v vssseg5e16.v vssseg4e8.v vssseg4e64.v vssseg4e32.v vssseg4e16.v vssseg3e8.v vssseg3e64.v vssseg3e32.v vssseg3e16.v vssseg2e8.v vssseg2e64.v vssseg2e32.v vssseg2e16.v vssrl.vx vssrl.vv vssrl.vi vssra.vx vssra.vv vssra.vi vsseg8e8.v vsseg8e64.v vsseg8e32.v vsseg8e16.v vsseg7e8.v vsseg7e64.v vsseg7e32.v vsseg7e16.v vsseg6e8.v vsseg6e64.v vsseg6e32.v vsseg6e16.v vsseg5e8.v vsseg5e64.v vsseg5e32.v vsseg5e16.v vsseg4e8.v vsseg4e64.v vsseg4e32.v vsseg4e16.v vsseg3e8.v vsseg3e64.v vsseg3e32.v vsseg3e16.v vsseg2e8.v vsseg2e64.v vsseg2e32.v vsseg2e16.v vsse8.v vsse64.v vsse32.v vsse16.v vsrl.vx vsrl.vv vsrl.vi vsra.vx vsra.vv vsra.vi vsoxseg8ei8.v vsoxseg8ei64.v vsoxseg8ei32.v vsoxseg8ei16.v vsoxseg7ei8.v vsoxseg7ei64.v vsoxseg7ei32.v vsoxseg7ei16.v vsoxseg6ei8.v vsoxseg6ei64.v vsoxseg6ei32.v vsoxseg6ei16.v vsoxseg5ei8.v vsoxseg5ei64.v vsoxseg5ei32.v vsoxseg5ei16.v vsoxseg4ei8.v vsoxseg4ei64.v vsoxseg4ei32.v vsoxseg4ei16.v vsoxseg3ei8.v vsoxseg3ei64.v vsoxseg3ei32.v vsoxseg3ei16.v vsoxseg2ei8.v vsoxseg2ei64.v vsoxseg2ei32.v vsoxseg2ei16.v vsoxei8.v vsoxei64.v vsoxei32.v vsoxei16.v vsmul.vx vsmul.vv vsm4r.vv vsm4r.vs vsm4k.vi vsm3me.vv vsm3c.vi vsm.v vsll.vx vsll.vv vsll.vi vslideup.vx vslideup.vi vslidedown.vx vslidedown.vi vslide1up.vx vslide1down.vx vsha2ms.vv vsha2cl.vv vsha2ch.vv vsext.vf8 vsext.vf4 vsext.vf2 vsetvli vsetvl vsetivli vse8.v vse64.v vse32.v vse16.v vsbc.vxm vsbc.vvm vsaddu.vx vsaddu.vv vsaddu.vi vsadd.vx vsadd.vv vsadd.vi vs8r.v vs4r.v vs2r.v vs1r.v vrsub.vx vrsub.vi vror.vx vror.vv vror.vi vrol.vx vrol.vv vrgatherei16.vv vrgather.vx vrgather.vv vrgather.vi vrev8.v vremu.vx vremu.vv vrem.vx vrem.vv vredxor.vs vredsum.vs vredor.vs vredminu.vs vredmin.vs vredmaxu.vs vredmax.vs vredand.vs vor.vx vor.vv vor.vi vnsrl.wx vnsrl.wv vnsrl.wi vnsra.wx vnsra.wv vnsra.wi vnmsub.vx vnmsub.vv vnmsac.vx vnmsac.vv vnclipu.wx vnclipu.wv vnclipu.wi vnclip.wx vnclip.wv vnclip.wi vmxor.mm vmxnor.mm vmv8r.v vmv4r.v vmv2r.v vmv1r.v vmv.x.s vmv.v.x vmv.v.v vmv.v.i vmv.s.x vmulhu.vx vmulhu.vv vmulhsu.vx vmulhsu.vv vmulh.vx vmulh.vv vmul.vx vmul.vv vmsof.m vmsne.vx vmsne.vv vmsne.vi vmsltu.vx vmsltu.vv vmslt.vx vmslt.vv vmsleu.vx vmsleu.vv vmsleu.vi vmsle.vx vmsle.vv vmsle.vi vmsif.m vmsgtu.vx vmsgtu.vi vmsgt.vx vmsgt.vi vmseq.vx vmseq.vv vmseq.vi vmsbf.m vmsbc.vxm vmsbc.vx vmsbc.vvm vmsbc.vv vmorn.mm vmor.mm vmnor.mm vmnand.mm vminu.vx vminu.vv vmin.vx vmin.vv vmfne.vv vmfne.vf vmflt.vv vmflt.vf vmfle.vv vmfle.vf vmfgt.vf vmfge.vf vmfeq.vv vmfeq.vf vmerge.vxm vmerge.vvm vmerge.vim vmaxu.vx vmaxu.vv vmax.vx vmax.vv vmandn.mm vmand.mm vmadd.vx vmadd.vv vmadc.vxm vmadc.vx vmadc.vvm vmadc.vv vmadc.vim vmadc.vi vmacc.vx vmacc.vv vluxseg8ei8.v vluxseg8ei64.v vluxseg8ei32.v vluxseg8ei16.v vluxseg7ei8.v vluxseg7ei64.v vluxseg7ei32.v vluxseg7ei16.v vluxseg6ei8.v vluxseg6ei64.v vluxseg6ei32.v vluxseg6ei16.v vluxseg5ei8.v vluxseg5ei64.v vluxseg5ei32.v vluxseg5ei16.v vluxseg4ei8.v vluxseg4ei64.v vluxseg4ei32.v vluxseg4ei16.v vluxseg3ei8.v vluxseg3ei64.v vluxseg3ei32.v vluxseg3ei16.v vluxseg2ei8.v vluxseg2ei64.v vluxseg2ei32.v vluxseg2ei16.v vluxei8.v vluxei64.v vluxei32.v vluxei16.v vlsseg8e8.v vlsseg8e64.v vlsseg8e32.v vlsseg8e16.v vlsseg7e8.v vlsseg7e64.v vlsseg7e32.v vlsseg7e16.v vlsseg6e8.v vlsseg6e64.v vlsseg6e32.v vlsseg6e16.v vlsseg5e8.v vlsseg5e64.v vlsseg5e32.v vlsseg5e16.v vlsseg4e8.v vlsseg4e64.v vlsseg4e32.v vlsseg4e16.v vlsseg3e8.v vlsseg3e64.v vlsseg3e32.v vlsseg3e16.v vlsseg2e8.v vlsseg2e64.v vlsseg2e32.v vlsseg2e16.v vlseg8e8ff.v vlseg8e8.v vlseg8e64ff.v vlseg8e64.v vlseg8e32ff.v vlseg8e32.v vlseg8e16ff.v vlseg8e16.v vlseg7e8ff.v vlseg7e8.v vlseg7e64ff.v vlseg7e64.v vlseg7e32ff.v vlseg7e32.v vlseg7e16ff.v vlseg7e16.v vlseg6e8ff.v vlseg6e8.v vlseg6e64ff.v vlseg6e64.v vlseg6e32ff.v vlseg6e32.v vlseg6e16ff.v vlseg6e16.v vlseg5e8ff.v vlseg5e8.v vlseg5e64ff.v vlseg5e64.v vlseg5e32ff.v vlseg5e32.v vlseg5e16ff.v vlseg5e16.v vlseg4e8ff.v vlseg4e8.v vlseg4e64ff.v vlseg4e64.v vlseg4e32ff.v vlseg4e32.v vlseg4e16ff.v vlseg4e16.v vlseg3e8ff.v vlseg3e8.v vlseg3e64ff.v vlseg3e64.v vlseg3e32ff.v vlseg3e32.v vlseg3e16ff.v vlseg3e16.v vlseg2e8ff.v vlseg2e8.v vlseg2e64ff.v vlseg2e64.v vlseg2e32ff.v vlseg2e32.v vlseg2e16ff.v vlseg2e16.v vlse8.v vlse64.v vlse32.v vlse16.v vloxseg8ei8.v vloxseg8ei64.v vloxseg8ei32.v vloxseg8ei16.v vloxseg7ei8.v vloxseg7ei64.v vloxseg7ei32.v vloxseg7ei16.v vloxseg6ei8.v vloxseg6ei64.v vloxseg6ei32.v vloxseg6ei16.v vloxseg5ei8.v vloxseg5ei64.v vloxseg5ei32.v vloxseg5ei16.v vloxseg4ei8.v vloxseg4ei64.v vloxseg4ei32.v vloxseg4ei16.v vloxseg3ei8.v vloxseg3ei64.v vloxseg3ei32.v vloxseg3ei16.v vloxseg2ei8.v vloxseg2ei64.v vloxseg2ei32.v vloxseg2ei16.v vloxei8.v vloxei64.v vloxei32.v vloxei16.v vlm.v vle8ff.v vle8.v vle64ff.v vle64.v vle32ff.v vle32.v vle16ff.v vle16.v vl8re8.v vl8re64.v vl8re32.v vl8re16.v vl4re8.v vl4re64.v vl4re32.v vl4re16.v vl2re8.v vl2re64.v vl2re32.v vl2re16.v vl1re8.v vl1re64.v vl1re32.v vl1re16.v viota.m vid.v vgmul.vv vghsh.vv vfwsub.wv vfwsub.wf vfwsub.vv vfwsub.vf vfwredusum.vs vfwredosum.vs vfwnmsac.vv vfwnmsac.vf vfwnmacc.vv vfwnmacc.vf vfwmul.vv vfwmul.vf vfwmsac.vv vfwmsac.vf vfwmaccbf16.vv vfwmaccbf16.vf vfwmacc.vv vfwmacc.vf vfwcvtbf16.f.f.v vfwcvt.xu.f.v vfwcvt.x.f.v vfwcvt.rtz.xu.f.v vfwcvt.rtz.x.f.v vfwcvt.f.xu.v vfwcvt.f.x.v vfwcvt.f.f.v vfwadd.wv vfwadd.wf vfwadd.vv vfwadd.vf vfsub.vv vfsub.vf vfsqrt.v vfslide1up.vf vfslide1down.vf vfsgnjx.vv vfsgnjx.vf vfsgnjn.vv vfsgnjn.vf vfsgnj.vv vfsgnj.vf vfrsub.vf vfrsqrt7.v vfredusum.vs vfredosum.vs vfredmin.vs vfredmax.vs vfrec7.v vfrdiv.vf vfnmsub.vv vfnmsub.vf vfnmsac.vv vfnmsac.vf vfnmadd.vv vfnmadd.vf vfnmacc.vv vfnmacc.vf vfncvtbf16.f.f.w vfncvt.xu.f.w vfncvt.x.f.w vfncvt.rtz.xu.f.w vfncvt.rtz.x.f.w vfncvt.rod.f.f.w vfncvt.f.xu.w vfncvt.f.x.w vfncvt.f.f.w vfmv.v.f vfmv.s.f vfmv.f.s vfmul.vv vfmul.vf vfmsub.vv vfmsub.vf vfmsac.vv vfmsac.vf vfmin.vv vfmin.vf vfmerge.vfm vfmax.vv vfmax.vf vfmadd.vv vfmadd.vf vfmacc.vv vfmacc.vf vfirst.m vfdiv.vv vfdiv.vf vfcvt.xu.f.v vfcvt.x.f.v vfcvt.rtz.xu.f.v vfcvt.rtz.x.f.v vfcvt.f.xu.v vfcvt.f.x.v vfclass.v vfadd.vv vfadd.vf vdivu.vx vdivu.vv vdiv.vx vdiv.vv vctz.v vcpop.v vcpop.m vcompress.vm vclz.v vclmulh.vx vclmulh.vv vclmul.vx vclmul.vv vbrev8.v vbrev.v vasubu.vx vasubu.vv vasub.vx vasub.vv vandn.vx vandn.vv vand.vx vand.vv vand.vi vaesz.vs vaeskf2.vi vaeskf1.vi vaesem.vv vaesem.vs vaesef.vv vaesef.vs vaesdm.vv vaesdm.vs vaesdf.vv vaesdf.vs vadd.vx vadd.vv vadd.vi vadc.vxm vadc.vvm vadc.vim vaaddu.vx vaaddu.vv vaadd.vx vaadd.vv unimp uksubw uksubh ukaddh th.vmaqaus.vx th.vmaqau.vx th.vmaqau.vv th.vmaqasu.vx th.vmaqasu.vv th.vmaqa.vx th.vmaqa.vv th.tstnbz th.tst th.sync.s th.sync.is th.sync.i th.sync th.swib th.swia th.swd th.surw th.surh th.surd th.surb th.srw th.srriw th.srri th.srh th.srd th.srb th.shib th.shia th.sfence.vmas th.sdib th.sdia th.sdd th.sbib th.sbia th.revw th.rev th.mvnez th.mveqz th.mulsw th.mulsh th.muls th.mulaw th.mulah th.mula th.lwuib th.lwuia th.lwud th.lwib th.lwia th.lwd th.lurwu th.lurw th.lurhu th.lurh th.lurd th.lurbu th.lurb th.lrwu th.lrw th.lrhu th.lrh th.lrd th.lrbu th.lrb th.lhuib th.lhuia th.lhib th.lhia th.ldib th.ldia th.ldd th.lbuib th.lbuia th.lbib th.lbia th.l2cache.iall th.l2cache.ciall th.l2cache.call th.icache.iva th.icache.ipa th.icache.ialls th.icache.iall th.fsurw th.fsurd th.fsrw th.fsrd th.flurw th.flurd th.flrw th.flrd th.ff1 th.ff0 th.extu th.ext th.dcache.iva th.dcache.isw th.dcache.ipa th.dcache.iall th.dcache.cval1 th.dcache.cva th.dcache.csw th.dcache.cpal1 th.dcache.cpa th.dcache.civa th.dcache.cisw th.dcache.cipa th.dcache.ciall th.dcache.call th.addsl ssrdp sspush sspopchk ssamoswap.w.rl ssamoswap.w.aq.rl ssamoswap.w.aq ssamoswap.w ssamoswap.d.rl ssamoswap.d.aq.rl ssamoswap.d.aq ssamoswap.d srli8.u srli32.u srli16.u srl8.u srl32.u srl16.u sraiw.u srai8.u srai32.u srai16.u srai.u sra8.u sra32.u sra16.u sra.u so.w so.h so.d so.b smmwt.u smmwb.u smmul.u smaqa.su smal smal sinval.vma sfence.w.inval sfence.inval.ir sf.vqmaccus.4x8x4 sf.vqmaccus.2x8x2 sf.vqmaccu.4x8x4 sf.vqmaccu.2x8x2 sf.vqmaccsu.4x8x4 sf.vqmaccsu.2x8x2 sf.vqmacc.4x8x4 sf.vqmacc.2x8x2 sf.vfwmacc.4x4x4 sf.vfnrclip.xu.f.qf sf.vfnrclip.x.f.qf sf.vc.xvw sf.vc.xvv sf.vc.xv sf.vc.x sf.vc.vvw sf.vc.vvv sf.vc.vv sf.vc.v.xvw sf.vc.v.xvv sf.vc.v.xv sf.vc.v.x sf.vc.v.vvw sf.vc.v.vvv sf.vc.v.vv sf.vc.v.ivw sf.vc.v.ivv sf.vc.v.iv sf.vc.v.i sf.vc.v.fvw sf.vc.v.fvv sf.vc.v.fv sf.vc.ivw sf.vc.ivv sf.vc.iv sf.vc.i sf.vc.fvw sf.vc.fvv sf.vc.fv sf.cflush.d.l1 sf.cease sf.cdiscard.d.l1 sbg64tau2 sbg64tau1 sbg64lin2 sbg64lin1 sbg32tau2 sbg32tau1 sbg32lin2 sbg32lin1 rev qk.c.shsp qk.c.sh qk.c.sbsp qk.c.sb qk.c.lhusp qk.c.lhu qk.c.lbusp qk.c.lbu prefetch.w prefetch.r prefetch.i packu mulsr64 mulsr64 mulr64 mulr64 mulhu mulhsu mulh mul msubr32 mop.rr.7 mop.rr.6 mop.rr.5 mop.rr.4 mop.rr.3 mop.rr.2 mop.rr.1 mop.rr.0 mop.r.9 mop.r.8 mop.r.7 mop.r.6 mop.r.5 mop.r.4 mop.r.31 mop.r.30 mop.r.3 mop.r.29 mop.r.28 mop.r.27 mop.r.26 mop.r.25 mop.r.24 mop.r.23 mop.r.22 mop.r.21 mop.r.20 mop.r.2 mop.r.19 mop.r.18 mop.r.17 mop.r.16 mop.r.15 mop.r.14 mop.r.13 mop.r.12 mop.r.11 mop.r.10 mop.r.1 mop.r.0 magma64 magma32g maddr32 lo.w lo.h lo.d lo.b kwmmul.u kuzn64esx kuzn64el kuzn64dsx kuzn64dl kuzn32esx kuzn32elh kuzn32el kuzn32dsx kuzn32dlh kuzn32dl ksubw ksubh kslraw.u kslraw kslra8.u kslra32.u kslra16.u ksllw kslliw kmmwt2.u kmmwb2.u kmmsb.u kmmawt2.u kmmawt.u kmmawb2.u kmmawb.u kmmac.u kmabt32 khmtt khmbt khmbb kdmtt kdmbt kdmbb kdmatt kdmabt kdmabb kaddw kaddh kabsw kabs32 insb hsv.w hsv.h hsv.d hsv.b hlvx.wu hlvx.hu hlv.wu hlv.w hlv.hu hlv.h hlv.d hlv.bu hlv.b hinval.vvma hinval.gvma hfence.vvma hfence.gvma froundnx.s froundnx.h froundnx.d fround.s fround.h fround.d fmvp.d.x fmvh.x.d fminm.s fminm.h fminm.d fmaxm.s fmaxm.h fmaxm.d fltq.s fltq.h fltq.d fli.s fli.h fli.d fleq.s fleq.h fleq.d fcvtmod.w.d fcvt.s.bf16 fcvt.bf16.s dret czero.nez czero.eqz cv.xor.sci.h cv.xor.sci.b cv.xor.sc.h cv.xor.sc.b cv.xor.h cv.xor.b cv.sw cv.suburnr cv.suburn cv.subunr cv.subun cv.subrotmj.div8 cv.subrotmj.div4 cv.subrotmj.div2 cv.subrotmj cv.subrnr cv.subrn cv.subnr cv.subn cv.sub.sci.h cv.sub.sci.b cv.sub.sc.h cv.sub.sc.b cv.sub.h cv.sub.div8 cv.sub.div4 cv.sub.div2 cv.sub.b cv.srl.sci.h cv.srl.sci.b cv.srl.sc.h cv.srl.sc.b cv.srl.h cv.srl.b cv.sra.sci.h cv.sra.sci.b cv.sra.sc.h cv.sra.sc.b cv.sra.h cv.sra.b cv.sll.sci.h cv.sll.sci.b cv.sll.sc.h cv.sll.sc.b cv.sll.h cv.sll.b cv.sletu cv.slet cv.shufflei3.sci.b cv.shufflei2.sci.b cv.shufflei1.sci.b cv.shufflei0.sci.b cv.shuffle2.h cv.shuffle2.b cv.shuffle.sci.h cv.shuffle.h cv.shuffle.b cv.sh cv.sdotusp.sci.h cv.sdotusp.sci.b cv.sdotusp.sc.h cv.sdotusp.sc.b cv.sdotusp.h cv.sdotusp.b cv.sdotup.sci.h cv.sdotup.sci.b cv.sdotup.sc.h cv.sdotup.sc.b cv.sdotup.h cv.sdotup.b cv.sdotsp.sci.h cv.sdotsp.sci.b cv.sdotsp.sc.h cv.sdotsp.sc.b cv.sdotsp.h cv.sdotsp.b cv.sb cv.ror cv.packlo.b cv.packhi.b cv.pack.h cv.pack cv.or.sci.h cv.or.sci.b cv.or.sc.h cv.or.sc.b cv.or.h cv.or.b cv.mulurn cv.mulun cv.mulsrn cv.mulsn cv.mulhhurn cv.mulhhun cv.mulhhsrn cv.mulhhsn cv.msu cv.minu.sci.h cv.minu.sci.b cv.minu.sc.h cv.minu.sc.b cv.minu.h cv.minu.b cv.minu cv.min.sci.h cv.min.sci.b cv.min.sc.h cv.min.sc.b cv.min.h cv.min.b cv.min cv.maxu.sci.h cv.maxu.sci.b cv.maxu.sc.h cv.maxu.sc.b cv.maxu.h cv.maxu.b cv.maxu cv.max.sci.h cv.max.sci.b cv.max.sc.h cv.max.sc.b cv.max.h cv.max.b cv.max cv.macurn cv.macun cv.macsrn cv.macsn cv.machhurn cv.machhun cv.machhsrn cv.machhsn cv.mac cv.lw cv.lhu cv.lh cv.lbu cv.lb cv.insertr cv.insert.h cv.insert.b cv.insert cv.fl1 cv.ff1 cv.extractur cv.extractu.h cv.extractu.b cv.extractu cv.extractr cv.extract.h cv.extract.b cv.extract cv.exthz cv.exths cv.extbz cv.extbs cv.elw cv.dotusp.sci.h cv.dotusp.sci.b cv.dotusp.sc.h cv.dotusp.sc.b cv.dotusp.h cv.dotusp.b cv.dotup.sci.h cv.dotup.sci.b cv.dotup.sc.h cv.dotup.sc.b cv.dotup.h cv.dotup.b cv.dotsp.sci.h cv.dotsp.sci.b cv.dotsp.sc.h cv.dotsp.sc.b cv.dotsp.h cv.dotsp.b cv.cplxmul.r.div8 cv.cplxmul.r.div4 cv.cplxmul.r.div2 cv.cplxmul.r cv.cplxmul.i.div8 cv.cplxmul.i.div4 cv.cplxmul.i.div2 cv.cplxmul.i cv.cplxconj cv.cnt cv.cmpne.sci.h cv.cmpne.sci.b cv.cmpne.sc.h cv.cmpne.sc.b cv.cmpne.h cv.cmpne.b cv.cmpltu.sci.h cv.cmpltu.sci.b cv.cmpltu.sc.h cv.cmpltu.sc.b cv.cmpltu.h cv.cmpltu.b cv.cmplt.sci.h cv.cmplt.sci.b cv.cmplt.sc.h cv.cmplt.sc.b cv.cmplt.h cv.cmplt.b cv.cmpleu.sci.h cv.cmpleu.sci.b cv.cmpleu.sc.h cv.cmpleu.sc.b cv.cmpleu.h cv.cmpleu.b cv.cmple.sci.h cv.cmple.sci.b cv.cmple.sc.h cv.cmple.sc.b cv.cmple.h cv.cmple.b cv.cmpgtu.sci.h cv.cmpgtu.sci.b cv.cmpgtu.sc.h cv.cmpgtu.sc.b cv.cmpgtu.h cv.cmpgtu.b cv.cmpgt.sci.h cv.cmpgt.sci.b cv.cmpgt.sc.h cv.cmpgt.sc.b cv.cmpgt.h cv.cmpgt.b cv.cmpgeu.sci.h cv.cmpgeu.sci.b cv.cmpgeu.sc.h cv.cmpgeu.sc.b cv.cmpgeu.h cv.cmpgeu.b cv.cmpge.sci.h cv.cmpge.sci.b cv.cmpge.sc.h cv.cmpge.sc.b cv.cmpge.h cv.cmpge.b cv.cmpeq.sci.h cv.cmpeq.sci.b cv.cmpeq.sc.h cv.cmpeq.sc.b cv.cmpeq.h cv.cmpeq.b cv.clipur cv.clipu cv.clipr cv.clip cv.clb cv.bsetr cv.bset cv.bneimm cv.bitrev cv.beqimm cv.bclrr cv.bclr cv.avgu.sci.h cv.avgu.sci.b cv.avgu.sc.h cv.avgu.sc.b cv.avgu.h cv.avgu.b cv.avg.sci.h cv.avg.sci.b cv.avg.sc.h cv.avg.sc.b cv.avg.h cv.avg.b cv.and.sci.h cv.and.sci.b cv.and.sc.h cv.and.sc.b cv.and.h cv.and.b cv.addurnr cv.addurn cv.addunr cv.addun cv.addrnr cv.addrn cv.addnr cv.addn cv.add.sci.h cv.add.sci.b cv.add.sc.h cv.add.sc.b cv.add.h cv.add.div8 cv.add.div4 cv.add.div2 cv.add.b cv.abs.h cv.abs.b cv.abs cmpsw.w.rl cmpsw.w.aq.rl cmpsw.w.aq cmpsw.w cmpsw.h.rl cmpsw.h.aq.rl cmpsw.h.aq cmpsw.h cmpsw.d.rl cmpsw.d.aq.rl cmpsw.d.aq cmpsw.d cmpsw.b.rl cmpsw.b.aq.rl cmpsw.b.aq cmpsw.b cm.push cm.popretz cm.popret cm.pop cm.mvsa01 cm.mva01s cm.jt cm.jalt cllock clinv clflush cbo.zero cbo.inval cbo.flush cbo.clean c.zext.w c.zext.h c.zext.b c.unimp c.sspush c.sspopchk c.srli64 c.srai64 c.slli64 c.sh c.sext.h c.sext.b c.sb c.not c.mul c.mop.9 c.mop.7 c.mop.5 c.mop.3 c.mop.15 c.mop.13 c.mop.11 c.mop.1 c.lhu c.lh c.lbu bpick bitrev ave amoxor.h.rl amoxor.h.aq.rl amoxor.h.aq amoxor.h amoxor.b.rl amoxor.b.aq.rl amoxor.b.aq amoxor.b amoswap.h.rl amoswap.h.aq.rl amoswap.h.aq amoswap.h amoswap.b.rl amoswap.b.aq.rl amoswap.b.aq amoswap.b amosub.w.rl amosub.w.aq.rl amosub.w.aq amosub.w amosub.h.rl amosub.h.aq.rl amosub.h.aq amosub.h amosub.d.rl amosub.d.aq.rl amosub.d.aq amosub.d amosub.b.rl amosub.b.aq.rl amosub.b.aq amosub.b amos.w.rl amos.w.aq.rl amos.w.aq amos.w amos.h.rl amos.h.aq.rl amos.h.aq amos.h amos.d.rl amos.d.aq.rl amos.d.aq amos.d amos.b.rl amos.b.aq.rl amos.b.aq amos.b amoor.h.rl amoor.h.aq.rl amoor.h.aq amoor.h amoor.b.rl amoor.b.aq.rl amoor.b.aq amoor.b amonot.w.rl amonot.w.aq.rl amonot.w.aq amonot.w amonot.h.rl amonot.h.aq.rl amonot.h.aq amonot.h amonot.d.rl amonot.d.aq.rl amonot.d.aq amonot.d amonot.b.rl amonot.b.aq.rl amonot.b.aq amonot.b amominu.h.rl amominu.h.aq.rl amominu.h.aq amominu.h amominu.b.rl amominu.b.aq.rl amominu.b.aq amominu.b amomin.h.rl amomin.h.aq.rl amomin.h.aq amomin.h amomin.b.rl amomin.b.aq.rl amomin.b.aq amomin.b amomaxu.h.rl amomaxu.h.aq.rl amomaxu.h.aq amomaxu.h amomaxu.b.rl amomaxu.b.aq.rl amomaxu.b.aq amomaxu.b amomax.h.rl amomax.h.aq.rl amomax.h.aq amomax.h amomax.b.rl amomax.b.aq.rl amomax.b.aq amomax.b amol.w.rl amol.w.aq.rl amol.w.aq amol.w amol.h.rl amol.h.aq.rl amol.h.aq amol.h amol.d.rl amol.d.aq.rl amol.d.aq amol.d amol.b.rl amol.b.aq.rl amol.b.aq amol.b amocas.w.rl amocas.w.aq.rl amocas.w.aq amocas.w amocas.q.rl amocas.q.aq.rl amocas.q.aq amocas.q amocas.h.rl amocas.h.aq.rl amocas.h.aq amocas.h amocas.d.rl amocas.d.rl amocas.d.aq.rl amocas.d.aq.rl amocas.d.aq amocas.d.aq amocas.d amocas.d amocas.b.rl amocas.b.aq.rl amocas.b.aq amocas.b amoand.h.rl amoand.h.aq.rl amoand.h.aq amoand.h amoand.b.rl amoand.b.aq.rl amoand.b.aq amoand.b amoadd.h.rl amoadd.h.aq.rl amoadd.h.aq amoadd.h amoadd.b.rl amoadd.b.aq.rl amoadd.b.aq amoadd.b
