Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 05 Dec 2018 08:44:17 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga007.jf.intel.com (orsmga007.jf.intel.com [10.7.209.58])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 1B29958014B;
	Tue,  4 Dec 2018 12:37:32 -0800 (PST)
Received: from orsmga106.jf.intel.com ([10.7.208.65])
  by orsmga007-1.jf.intel.com with ESMTP; 04 Dec 2018 12:37:32 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3AOUFrXxFFxklo9mrAu11GmJ1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ75oci7bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7WYNEUSndbXstJWSJPAp2y?=
 =?us-ascii?q?YZYMAeoPMulXs5TyqFkAohulHQmhBvjiyiNUinLswaE2z/4sHAPA0Qc9H9wOqn?=
 =?us-ascii?q?PUrNDtOakVS++10LXIzTXCb/xMwjf29Y3GfQo/rvGMWbJ/bcnRxlcyHA7Ci1WQ?=
 =?us-ascii?q?qpbqMiiJ2eQNqWib6O9gVeOyi24isQ1xpSKvxsg1h4TPm4kbxFfE9SBjz4Y0I9?=
 =?us-ascii?q?21UFN0YcK/EJtRrS2VLIt3T8U/SG9roCY30qMKtYK/cSQQ1ZgqyQDTZ+aaf4WL?=
 =?us-ascii?q?/h7vTuecLDVgiH57eb+zmQq+/E29xuD8Ssa51UhGojZbntTJq3wA0gfc58mdRf?=
 =?us-ascii?q?tz+0qh1zWC2gDW5+5aPE85lLbUJps7zbEsl5ccq0LOFTLslkrslq+ZbEAk9/Co?=
 =?us-ascii?q?6+v5ZrXmoYeRN5F7ig7gKKQigM+/DvoiMggIQWeb/f6w1Lr5/U32WLlKj/s2nb?=
 =?us-ascii?q?fFsJ3CO8gXuqq0DxVI3ost9RqzFSqq3dcEkXUdLV9IegqLj43zNFHPJPD4A+2/?=
 =?us-ascii?q?g1OpkDpzw/DGP7vhAojCL3Tak7fuY6x960hCxwo31Nxf4JxVCrcfL/LpQULxqt?=
 =?us-ascii?q?PYAQEjMwCuwOboFs991oUAVmKLGKOZN7nSsVCQ6uI1P+aMfJMVuCr6K/U94/7u?=
 =?us-ascii?q?jHw5lkEHcaimwJsac3S4HvVgI0WEbnvgmNYBEWEWvgUgSOzmkkGNUTlWZ3yqRa?=
 =?us-ascii?q?Iz+ik7CJ66DYfEXo2tgKaO3CanHpJMYWBKEFCMEWryeIWCVPcBcyaSIs5nkjwZ?=
 =?us-ascii?q?WrmtUY4h1ReytADkz7prNPbb+iodtZj7zth6+/XTlQ0u9TxzF8md0WaNQH9ukm?=
 =?us-ascii?q?MLQD822qZ/oUtmx1eH0Kh4heFYFNNJ6/NIVAc6KYDTz+hgB9/uXQLBe8+DSEy6?=
 =?us-ascii?q?TdW+HTExUtUxzscUbEZmG9WiiRPD0zCwA7APlbyGH5g08qPa33jsKMdx0XfG1K?=
 =?us-ascii?q?89j1Y4RstDL3Gphql69wLLHY7Gj12Zl7q2daQbxCPN932MzWyUsEFcUQ5/S6PF?=
 =?us-ascii?q?XX8Ea0vSrNT54F7CTrC0BbQmNAtB1dCNKq9QZtL1ilVGQe/pOM7CbGKph2ewGR?=
 =?us-ascii?q?GIy6uRY4XwZWUSwj/RCEgenAAV5naJKw4+CiClo2LdCTxuEUniY0ft8el4tXO6?=
 =?us-ascii?q?QVU4zwCMb019ybW1/gQZiuCbS/MWxrgEojsuqy1oHFah2NLbE8ePqBB/fKpCe9?=
 =?us-ascii?q?894E1I1WTCtwNjOJytNKRihl8YcwRqsELizRR3CoNckcc0qHMm1hZ9KaWd0FlZ?=
 =?us-ascii?q?bTOXwYjwOqHLKmn15B2vd6/W2lTZ0NaK+qcO6O40q0n5sAGuDEoi93Rn099a03?=
 =?us-ascii?q?aH4pXKDQwSUY/+U0ot9hh6oa3abTc554/OyXJsNqy0uCfY2901HOsl1gqgf9BH?=
 =?us-ascii?q?PayeEA/9DcIbCNauKeAwgFepcw8LM/pU9K43OMOmaeCL2KqqPOZmgTKngn5L4I?=
 =?us-ascii?q?F70kKQ6SV8TvTE0IoCw/GdxgGHTSvzjE+9ssDrnoBJfTETHnelxSf4HoJQZ61y?=
 =?us-ascii?q?cpwNCWehOMC3wtR+h5jwW39X7lKjBlUG2NO3dhqWdVDywQpQ1UEPq3y9hSS41y?=
 =?us-ascii?q?B0ky0urqeHxizOwvjtewAdOmFWQ2lul1HsLpauj9AbRUSncxImlB+46knk3ahb?=
 =?us-ascii?q?o6J/InLXQUdJeSj2Mm5jXrGxtrqEf85A9pcovT9LX+S7ZFCQUqT9rAcC0yP/A2?=
 =?us-ascii?q?tewyg2djGrupnjnx12knmdLGt1rHfCfcFwxBHf5MHTRPJL3zoGQjV4hifTBlSm?=
 =?us-ascii?q?I9ap+tCUnY/Zsu+iT2KhSoFTcS7zwIOCriS7/25qAR64n/ypgd3oCws60Sz619?=
 =?us-ascii?q?lsSyrIqg3xYo3q16S8LOJmcVNkBF7668pmBI5+lpE8i40X2Xgfnp+V52YIkX/v?=
 =?us-ascii?q?MdVH3qLzdHoMSiQMw9LP4gjl2UtjI2mNx4L4UHWd38Rga8O7YmMQxiIy8cRKBL?=
 =?us-ascii?q?2I47xDmCt/ukC4oh7JYfhhgjcdzuMj6H0AjOEIogYtzjidDaoUHUlXJiHskxWI?=
 =?us-ascii?q?79ajrKRYfmqvcL6w1FZgktClFr2NvgZcWHPhcJc4ASBw9tl/ME7L0HDr74Hked?=
 =?us-ascii?q?rQYsgJuhyajRjAlPRVJ4wrlvURmyVnI239sGYhy+46ixxuwJ67sJKGK2Vr4KK2?=
 =?us-ascii?q?HBpYOifpaMMU/zHnlbxekdqO34CzApVhHS0GXIfvTfKtCj4TtO7oNwCTED0nsX?=
 =?us-ascii?q?ebGKHSHQue6EdgsnLOHIqnN3CRJHkF09piQAORK1BYgAARRD86hII2Fhi2xMz9?=
 =?us-ascii?q?d0d0/ise6UT/qhtI1+JkLR3/UnrEqQesazc0ToWfLRVM4gFD4UfVLdKR7uZpEy?=
 =?us-ascii?q?5E+Z2hqRSHKnaHaARQEWEJRkuECkjhPra04NnP7fOYCvCiL/fUYrWOtO9eV+qO?=
 =?us-ascii?q?xZ21yYtr5DKMNsSJPnl/APw3wEtDXXZlG8vHnzUDUTAYlyXIb8SDvhez5jV3rt?=
 =?us-ascii?q?yj8PTsQA/u5YyPC6ZLMdVy4R+2h72PN/WXhCZ/JjZVzZcMxX7OyLgC018ekSBu?=
 =?us-ascii?q?dz+xEbsesS7BVr7fmqhSDxQDcSN8KNNI774g3glKIcPbis361r97jv42CldJT1?=
 =?us-ascii?q?/hmtuuZcwFPW69Lk7HBF2QObSCJD3Lxdz3YKymRb1RiuVUqwO/uTKBH0D/OTSD?=
 =?us-ascii?q?kiHjVwqzPuFUkCGbIBtetZmnfRZwEmfjVszpax2hPN9zjD072rk0hnLMNW4BPj?=
 =?us-ascii?q?lwaUJNrruM7SxGhvVzAXBO7n1gLeOcgSaW8/HYKooKsftsGil0i+Na4HEgx7RJ?=
 =?us-ascii?q?9i1LWPx1lzXUrtN1p1Gmk++PyidoURZUqzZLgp6LsltmOanD6pZAXnPE9goX7W?=
 =?us-ascii?q?qMExQKu8dlCtr3tqFQ0NfPkqfzKDZE893M/MocB9LbKMSIMHc6NRrpGTjUDBYK?=
 =?us-ascii?q?TDKxNGHfgVBdn++W9nGPspc6rZ3sy9IyTepyUlAkXtwADV9+VIgLJptmGDw+lq?=
 =?us-ascii?q?WApMoJ43Okq1/WXsoM+tjrX+yTDb3FMjGGi/EQaxIWwL++J54UKYvT301kY0N9?=
 =?us-ascii?q?2oPQFByUFepKqGVBYxUuoUNCuCxkSWczmE75QgCg+nkeEbizhBFgzkNbaP4uvA?=
 =?us-ascii?q?3x/1M+IFaC8C45ikp3g8j5hTmXfBb4NqL2VoZTXXnarU80Z7byXxp1bASp1W9t?=
 =?us-ascii?q?OTfATLFcx+9ldmlDgw/Gvp5OBPsaSrdLNkxDjcqLbuklhAwP4h6swlVKsK6cUc?=
 =?us-ascii?q?Nv?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ABAADJ5AZch0O0hNFkGQEBAQEBAQEBA?=
 =?us-ascii?q?QEBAQcBAQEBAQGBUQQBAQEBAQsBgTCCOyeDeYgZjA6CDRSJC44qgXYPAQEYEwG?=
 =?us-ascii?q?HTCI0CQ0BAwEBAQEBAQIBEwEBAQgNCQgpIwyCNiQBgmIBAgMBAiAdAQE3AQUJA?=
 =?us-ascii?q?QEKGAICBSECAgMMBSABBQEiARIFgxyBdQ0BBJlHPIodcIEvgnYBAQWHKwgSeYl?=
 =?us-ascii?q?3gRwXgUA/gRGDEogFMYImkDGQGgmRNgsYiVuHS4kGj0oGAgkHDyGBJYINTTAIg?=
 =?us-ascii?q?yeCG4kBhWAfMoECAwEBIROKLQEB?=
X-IPAS-Result: =?us-ascii?q?A0ABAADJ5AZch0O0hNFkGQEBAQEBAQEBAQEBAQcBAQEBAQG?=
 =?us-ascii?q?BUQQBAQEBAQsBgTCCOyeDeYgZjA6CDRSJC44qgXYPAQEYEwGHTCI0CQ0BAwEBA?=
 =?us-ascii?q?QEBAQIBEwEBAQgNCQgpIwyCNiQBgmIBAgMBAiAdAQE3AQUJAQEKGAICBSECAgM?=
 =?us-ascii?q?MBSABBQEiARIFgxyBdQ0BBJlHPIodcIEvgnYBAQWHKwgSeYl3gRwXgUA/gRGDE?=
 =?us-ascii?q?ogFMYImkDGQGgmRNgsYiVuHS4kGj0oGAgkHDyGBJYINTTAIgyeCG4kBhWAfMoE?=
 =?us-ascii?q?CAwEBIROKLQEB?=
X-IronPort-AV: E=Sophos;i="5.56,315,1539673200"; 
   d="scan'208";a="42740490"
X-Amp-Result: UNSCANNABLE
X-Amp-File-Uploaded: False
Unscannable: 2
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 04 Dec 2018 12:37:30 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726396AbeLDUhW (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Tue, 4 Dec 2018 15:37:22 -0500
Received: from mail-pl1-f193.google.com ([209.85.214.193]:33012 "EHLO
        mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725866AbeLDUhV (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 4 Dec 2018 15:37:21 -0500
Received: by mail-pl1-f193.google.com with SMTP id z23so8874142plo.0
        for <linux-kernel@vger.kernel.org>; Tue, 04 Dec 2018 12:37:20 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent;
        bh=T4xKDB7e4ccy6Wm1FQNXIMP7dyh94+gR/K/i7vw5a6g=;
        b=j2jgutVrsU7vCbt6Eq4V0wGK29U7lQaipj561yGQvh02OJIZEMma1SnZjyAGvUQjdL
         hs33Tp8egVgqsYuZOmvXflf+WqeIVvgZsQXOE4lLQOGA9qXIAPsRlGM3Gz/umdtsUGvi
         mOLf9CU1Lj0DMidSO8oSR3ayqJet6QryHcsD0=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:date:from:to:cc:subject:message-id:references
         :mime-version:content-disposition:in-reply-to:user-agent;
        bh=T4xKDB7e4ccy6Wm1FQNXIMP7dyh94+gR/K/i7vw5a6g=;
        b=guD45KlRnQxGbWWDvjDQ3MpsCFW4hRTQgcXHMKPucno0+2qlsixC/nvv/EIzXzOJFL
         Xe2OOdZuUXXR06hfASWaHL7CT2V9H/BPBU89vNjLQpwjOMbMHKa4w6Oj4Tv2zYdoM3oj
         Dx/1Px/BL2FQtphYkliiC2YbMFP77Z58O2ByylcJ4WLl6R7aTg6Qt/+P/wqKIslMpGnX
         sUOB5EM6SRCQqGL9iKnY05x0J9R7la1bQpGA0hcRo1vRWCsd1GW4G2GrUMsVFbvuZ6qy
         7sROMd2YUuoRZLQmDmvvawCRBYZpMpS4gfgH5nlx/OSRwx1j9RGUS1GRD6MyDtVH+yZC
         2JEQ==
X-Gm-Message-State: AA+aEWaonqaXyXE43C0QfpjREwdvUWMa3/gBlXNYYguMLG5hFGmc7EdP
        opC/uqIig1eDM2dIb+W9biJ8gg==
X-Google-Smtp-Source: AFSGD/UvyxqVMaEofJahBo8kM++9BaINzlT35oPVu6uwjk0ba07sPMW8fwAeCBPq+SRN0rg4rlPTKg==
X-Received: by 2002:a17:902:74c1:: with SMTP id f1mr21041294plt.273.1543955839734;
        Tue, 04 Dec 2018 12:37:19 -0800 (PST)
Received: from localhost ([2620:15c:202:1:b6af:f85:ed6c:ac6a])
        by smtp.gmail.com with ESMTPSA id h128sm22168332pgc.15.2018.12.04.12.37.18
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Tue, 04 Dec 2018 12:37:19 -0800 (PST)
Date: Tue, 4 Dec 2018 12:37:18 -0800
From: Matthias Kaehlcke <mka@chromium.org>
To: Andy Gross <andy.gross@linaro.org>,
        David Brown <david.brown@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>
Cc: linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Douglas Anderson <dianders@chromium.org>
Subject: Re: [PATCH v2] arm64: dts: qcom: sdm845: Add UART nodes
Message-ID: <20181204203718.GD14307@google.com>
References: <20181004002409.39350-1-mka@chromium.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <20181004002409.39350-1-mka@chromium.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Andy,

can this be landed or are any more changes needed?

Thanks

Matthias

On Wed, Oct 03, 2018 at 05:24:09PM -0700, Matthias Kaehlcke wrote:
> This adds nodes for all possible UARTs to sdm845.dtsi. By default
> only configure the RX/TX lines with pinctrl. Boards that use UARTs
> with flow control can overwrite the configuration in the
> <board>.dtsi.
> 
> Signed-off-by: Matthias Kaehlcke <mka@chromium.org>
> Reviewed-by: Douglas Anderson <dianders@chromium.org>
> ---
> Changes in v2:
> - use GCC_QUPV3_WRAP1_Sx_CLK for uart8-15, not
>   GCC_QUPV3_WRAP0_Sx_CLK
> ---
>  arch/arm64/boot/dts/qcom/sdm845.dtsi | 270 +++++++++++++++++++++++++++
>  1 file changed, 270 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi
> index 0c9a2aa6a1b5..c4056c2c3cc5 100644
> --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi
> @@ -286,6 +286,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart0: serial@880000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0x880000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart0_default>;
> +				interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c1: i2c@884000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0x884000 0x4000>;
> @@ -312,6 +323,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart1: serial@884000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0x884000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart1_default>;
> +				interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c2: i2c@888000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0x888000 0x4000>;
> @@ -338,6 +360,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart2: serial@888000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0x888000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart2_default>;
> +				interrupts = <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c3: i2c@88c000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0x88c000 0x4000>;
> @@ -364,6 +397,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart3: serial@88c000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0x88c000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart3_default>;
> +				interrupts = <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c4: i2c@890000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0x890000 0x4000>;
> @@ -390,6 +434,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart4: serial@890000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0x890000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart4_default>;
> +				interrupts = <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c5: i2c@894000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0x894000 0x4000>;
> @@ -416,6 +471,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart5: serial@894000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0x894000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart5_default>;
> +				interrupts = <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c6: i2c@898000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0x898000 0x4000>;
> @@ -442,6 +508,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart6: serial@898000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0x898000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP0_S6_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart6_default>;
> +				interrupts = <GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c7: i2c@89c000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0x89c000 0x4000>;
> @@ -467,6 +544,17 @@
>  				#size-cells = <0>;
>  				status = "disabled";
>  			};
> +
> +			uart7: serial@89c000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0x89c000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP0_S7_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart7_default>;
> +				interrupts = <GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
>  		};
>  
>  		qupv3_id_1: geniqup@ac0000 {
> @@ -506,6 +594,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart8: serial@a80000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0xa80000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart8_default>;
> +				interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c9: i2c@a84000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0xa84000 0x4000>;
> @@ -569,6 +668,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart10: serial@a88000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0xa88000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart10_default>;
> +				interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c11: i2c@a8c000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0xa8c000 0x4000>;
> @@ -595,6 +705,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart11: serial@a8c000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0xa8c000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart11_default>;
> +				interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c12: i2c@a90000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0xa90000 0x4000>;
> @@ -621,6 +742,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart12: serial@a90000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0xa90000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart12_default>;
> +				interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c13: i2c@a94000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0xa94000 0x4000>;
> @@ -647,6 +779,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart13: serial@a94000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0xa94000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart13_default>;
> +				interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c14: i2c@a98000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0xa98000 0x4000>;
> @@ -673,6 +816,17 @@
>  				status = "disabled";
>  			};
>  
> +			uart14: serial@a98000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0xa98000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP1_S6_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart14_default>;
> +				interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
> +
>  			i2c15: i2c@a9c000 {
>  				compatible = "qcom,geni-i2c";
>  				reg = <0xa9c000 0x4000>;
> @@ -698,6 +852,17 @@
>  				#size-cells = <0>;
>  				status = "disabled";
>  			};
> +
> +			uart15: serial@a9c000 {
> +				compatible = "qcom,geni-uart";
> +				reg = <0xa9c000 0x4000>;
> +				clock-names = "se";
> +				clocks = <&gcc GCC_QUPV3_WRAP1_S7_CLK>;
> +				pinctrl-names = "default";
> +				pinctrl-0 = <&qup_uart15_default>;
> +				interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
> +				status = "disabled";
> +			};
>  		};
>  
>  		tcsr_mutex_regs: syscon@1f40000 {
> @@ -954,12 +1119,117 @@
>  				};
>  			};
>  
> +			qup_uart0_default: qup-uart0-default {
> +				pinmux {
> +					pins = "gpio2", "gpio3";
> +					function = "qup0";
> +				};
> +			};
> +
> +			qup_uart1_default: qup-uart1-default {
> +				pinmux {
> +					pins = "gpio19", "gpio20";
> +					function = "qup1";
> +				};
> +			};
> +
> +			qup_uart2_default: qup-uart2-default {
> +				pinmux {
> +					pins = "gpio29", "gpio30";
> +					function = "qup2";
> +				};
> +			};
> +
> +			qup_uart3_default: qup-uart3-default {
> +				pinmux {
> +					pins = "gpio43", "gpio44";
> +					function = "qup3";
> +				};
> +			};
> +
> +			qup_uart4_default: qup-uart4-default {
> +				pinmux {
> +					pins = "gpio91", "gpio92";
> +					function = "qup4";
> +				};
> +			};
> +
> +			qup_uart5_default: qup-uart5-default {
> +				pinmux {
> +					pins = "gpio87", "gpio88";
> +					function = "qup5";
> +				};
> +			};
> +
> +			qup_uart6_default: qup-uart6-default {
> +				pinmux {
> +					pins = "gpio47", "gpio48";
> +					function = "qup6";
> +				};
> +			};
> +
> +			qup_uart7_default: qup-uart7-default {
> +				pinmux {
> +					pins = "gpio95", "gpio96";
> +					function = "qup7";
> +				};
> +			};
> +
> +			qup_uart8_default: qup-uart8-default {
> +				pinmux {
> +					pins = "gpio67", "gpio68";
> +					function = "qup8";
> +				};
> +			};
> +
>  			qup_uart9_default: qup-uart9-default {
>  				pinmux {
>  					pins = "gpio4", "gpio5";
>  					function = "qup9";
>  				};
>  			};
> +
> +			qup_uart10_default: qup-uart10-default {
> +				pinmux {
> +					pins = "gpio53", "gpio54";
> +					function = "qup10";
> +				};
> +			};
> +
> +			qup_uart11_default: qup-uart11-default {
> +				pinmux {
> +					pins = "gpio33", "gpio34";
> +					function = "qup11";
> +				};
> +			};
> +
> +			qup_uart12_default: qup-uart12-default {
> +				pinmux {
> +					pins = "gpio51", "gpio52";
> +					function = "qup12";
> +				};
> +			};
> +
> +			qup_uart13_default: qup-uart13-default {
> +				pinmux {
> +					pins = "gpio107", "gpio108";
> +					function = "qup13";
> +				};
> +			};
> +
> +			qup_uart14_default: qup-uart14-default {
> +				pinmux {
> +					pins = "gpio31", "gpio32";
> +					function = "qup14";
> +				};
> +			};
> +
> +			qup_uart15_default: qup-uart15-default {
> +				pinmux {
> +					pins = "gpio83", "gpio84";
> +					function = "qup15";
> +				};
> +			};
>  		};
>  
>  		tsens0: thermal-sensor@c263000 {
