###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:24:42 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix SYSTEM_TOP_dft_postCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin U0_SYS_Controller/U0_RX_Controller/Current_
State_reg[2]/CK 
Endpoint:   U0_SYS_Controller/U0_RX_Controller/Current_State_reg[2]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: SI[0]                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.335
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.376
  Arrival Time                  0.397
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SI[0]                                              |  ^   | SI[0]                                             |           |       |   0.000 |   -0.021 | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC28_SI_0_/ |  ^   | SI[0]                                             | DLY4X1M   | 0.000 |   0.000 |   -0.021 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC28_SI_0_/ |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN28_SI_0_ | DLY4X1M   | 0.350 |   0.350 |    0.330 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC33_SI_0_/ |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN28_SI_0_ | CLKBUFX1M | 0.000 |   0.350 |    0.330 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC33_SI_0_/ |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN33_SI_0_ | CLKBUFX1M | 0.046 |   0.397 |    0.376 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN33_SI_0_ | SDFFRQX2M | 0.000 |   0.397 |    0.376 | 
     | eg[2]/SI                                           |      |                                                   |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.021 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.021 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.039 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.040 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.055 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.055 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.116 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.116 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.177 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.177 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.242 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.244 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.268 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.268 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.297 | 
     | REF_CLK_m__L5_I0/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.299 | 
     | REF_CLK_m__L5_I0/Y                                 |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.330 | 
     | REF_CLK_m__L6_I1/A                                 |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.332 | 
     | REF_CLK_m__L6_I1/Y                                 |  ^   | REF_CLK_m__L6_N1 | CLKINVX32M | 0.024 |   0.335 |    0.356 | 
     | U0_SYS_Controller/U0_RX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N1 | SDFFRQX2M  | 0.000 |   0.335 |    0.356 | 
     | eg[2]/CK                                           |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SI[2]                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.063
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.078
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |      |                |           |       |  Time   |   Time   | 
     |--------------------------+------+----------------+-----------+-------+---------+----------| 
     | SI[2]                    |  ^   | SI[2]          |           |       |   0.000 |   -0.035 | 
     | FE_PHC29_SI_2_/A         |  ^   | SI[2]          | BUFX2M    | 0.000 |   0.000 |   -0.035 | 
     | FE_PHC29_SI_2_/Y         |  ^   | FE_PHN29_SI_2_ | BUFX2M    | 0.078 |   0.078 |    0.043 | 
     | U0_ALU/ALU_OUT_reg[0]/SI |  ^   | FE_PHN29_SI_2_ | SDFFRQX2M | 0.000 |   0.078 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |    0.035 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |    0.035 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.061 |   0.061 |    0.095 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.061 |    0.095 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.026 |   0.087 |    0.122 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.001 |   0.088 |    0.122 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.018 |   0.106 |    0.141 | 
     | U0_ALU/ALU_OUT_reg[0]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.106 |    0.141 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin U1_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.579
  Arrival Time                  0.616
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.038 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.038 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.420 |   0.420 |    0.382 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.420 |    0.382 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.067 |   0.487 |    0.449 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.487 |    0.449 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.129 |   0.616 |    0.579 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m                       | SDFFRQX2M | 0.000 |   0.616 |    0.579 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.038 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.038 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.056 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.057 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.072 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.072 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.157 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.157 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.210 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.210 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.257 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.257 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.303 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.303 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.349 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.349 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.396 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.396 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.441 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.441 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.485 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.485 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.547 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.547 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.570 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.570 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.589 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.552 |    0.590 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin U1_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.575
  Arrival Time                  0.616
  Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.042 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.042 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.420 |   0.420 |    0.378 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.420 |    0.378 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.067 |   0.487 |    0.446 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.487 |    0.446 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.129 |   0.616 |    0.575 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m                       | SDFFRQX1M | 0.000 |   0.616 |    0.575 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.042 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.042 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.060 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.061 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.076 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.076 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.161 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.161 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.214 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.214 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.260 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.260 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.307 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.307 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.353 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.353 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.400 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.400 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.445 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.445 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.489 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.489 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.550 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.551 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.574 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.574 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.593 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX1M  | 0.001 |   0.552 |    0.594 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_Register_File/registers_reg[5][1]/CK 
Endpoint:   U0_Register_File/registers_reg[5][1]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: SI[1]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.336
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.372
  Arrival Time                  0.469
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                                         |      |                |           |       |  Time   |   Time   | 
     |-----------------------------------------+------+----------------+-----------+-------+---------+----------| 
     | SI[1]                                   |  ^   | SI[1]          |           |       |   0.000 |   -0.097 | 
     | FE_PHC26_SI_1_/A                        |  ^   | SI[1]          | DLY4X1M   | 0.000 |   0.000 |   -0.097 | 
     | FE_PHC26_SI_1_/Y                        |  ^   | FE_PHN26_SI_1_ | DLY4X1M   | 0.468 |   0.468 |    0.371 | 
     | U0_Register_File/registers_reg[5][1]/SI |  ^   | FE_PHN26_SI_1_ | SDFFRQX2M | 0.001 |   0.469 |    0.372 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk         |            |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.097 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.115 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.116 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.131 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.131 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.192 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.192 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.254 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.254 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.318 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.321 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.022 |   0.246 |    0.343 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.246 |    0.343 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.031 |   0.277 |    0.373 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.278 |    0.374 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.033 |   0.310 |    0.407 | 
     | REF_CLK_m__L6_I6/A                      |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.312 |    0.408 | 
     | REF_CLK_m__L6_I6/Y                      |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.024 |   0.336 |    0.432 | 
     | U0_Register_File/registers_reg[5][1]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.001 |   0.336 |    0.433 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin U0_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.334
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.361
  Arrival Time                  0.616
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.256 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.256 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.420 |   0.420 |    0.164 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.420 |    0.164 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.067 |   0.487 |    0.232 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.487 |    0.232 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.129 |   0.616 |    0.361 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m                       | SDFFRQX2M | 0.000 |   0.616 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk         |            |       |   0.000 |    0.256 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.256 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.274 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.275 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.290 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.290 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.351 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.351 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.413 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.413 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.477 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.480 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.503 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.503 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.532 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.534 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.565 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.566 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.589 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.334 |    0.590 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin U0_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.334
+ Removal                      -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.357
  Arrival Time                  0.616
  Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.260 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.260 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.420 |   0.420 |    0.161 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.420 |    0.161 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.067 |   0.487 |    0.228 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.487 |    0.228 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.129 |   0.616 |    0.357 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m                       | SDFFRQX1M | 0.000 |   0.616 |    0.357 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk         |            |       |   0.000 |    0.260 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.260 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.278 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.279 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.294 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.294 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.355 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.355 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.416 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.416 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.481 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.483 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.507 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.507 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.536 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.538 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.569 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.570 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.593 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX1M  | 0.001 |   0.334 |    0.594 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[1]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.853
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.261 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.261 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.590 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.853 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.261 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.261 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.279 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.280 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.295 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.295 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.380 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.380 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.433 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.433 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.572 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.572 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.619 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.619 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.664 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.664 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.708 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.708 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.793 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.793 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.812 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.552 |    0.813 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[4]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.853
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.261 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.261 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.590 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.853 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.261 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.261 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.279 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.280 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.295 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.295 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.380 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.380 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.433 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.433 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.572 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.572 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.619 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.619 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.664 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.664 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.708 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.708 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.793 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.793 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.812 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.552 |    0.813 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[3]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.853
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.261 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.261 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.590 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.853 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.261 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.261 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.279 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.280 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.295 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.295 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.380 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.380 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.433 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.433 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.619 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.619 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.664 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.664 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.708 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.708 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.813 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.552 |    0.813 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.853
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.261 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.261 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.590 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.853 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.261 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.261 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.279 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.280 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.295 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.295 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.433 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.433 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.619 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.619 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.664 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.664 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.708 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.708 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.813 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.552 |    0.813 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/
CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.853
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                               |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                      |  ^   | scan_rst          |           |       |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/A                           |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/Y                           |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/B                                |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/Y                                |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.590 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.853 |    0.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                      |  ^   | scan_clk           |            |       |   0.000 |    0.262 | 
     | scan_clk__L1_I0/A                             |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.262 | 
     | scan_clk__L1_I0/Y                             |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.280 | 
     | scan_clk__L2_I0/A                             |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.281 | 
     | scan_clk__L2_I0/Y                             |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/B                                |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.794 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.794 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.813 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.552 |    0.813 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_
reg[1]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.553
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.854
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.590 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/ |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.854 |    0.592 | 
     | RN                                                 |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.262 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.262 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.280 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.281 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.813 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/ |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.553 |    0.814 | 
     | CK                                                 |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_
reg[2]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.553
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.854
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.590 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/ |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.854 |    0.592 | 
     | RN                                                 |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.262 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.262 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.280 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.281 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.480 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.526 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.770 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.813 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/ |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.553 |    0.814 | 
     | CK                                                 |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[2]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.551
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.591
  Arrival Time                  0.853
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.589 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.853 |    0.591 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.262 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.262 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.280 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.281 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.481 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.481 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.527 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.527 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.573 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.794 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.794 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.813 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.551 |    0.813 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.553
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.854
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.589 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/ |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.854 |    0.592 | 
     | RN                                                 |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.262 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.262 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.280 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.281 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.381 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.481 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.481 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.527 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.527 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.574 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.574 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.794 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.813 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/ |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.553 |    0.814 | 
     | CK                                                 |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[2]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.553
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.855
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst          |           |       |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/A                         |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/Y                         |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.158 | 
     | U5_mux2X1/U1/B                              |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.158 | 
     | U5_mux2X1/U1/Y                              |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.589 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.855 |    0.592 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk           |            |       |   0.000 |    0.262 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.262 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.280 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.281 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/B                              |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.382 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.382 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.434 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.481 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.481 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.527 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.527 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.574 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.574 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.772 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.795 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.795 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.814 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.553 |    0.815 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[1]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.553
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.855
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst          |           |       |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/A                         |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.262 | 
     | FE_PHC25_scan_rst/Y                         |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.158 | 
     | U5_mux2X1/U1/B                              |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.158 | 
     | U5_mux2X1/U1/Y                              |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.589 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.855 |    0.592 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk           |            |       |   0.000 |    0.262 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.262 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.281 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.281 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/B                              |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.296 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.382 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.382 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.435 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.435 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.481 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.481 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.527 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.527 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.574 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.574 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.620 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.665 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.709 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.771 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.772 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.533 |    0.795 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.533 |    0.795 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.019 |   0.552 |    0.814 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.553 |    0.815 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[0]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.855
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst          |           |       |   0.000 |   -0.263 | 
     | FE_PHC25_scan_rst/A                         |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.263 | 
     | FE_PHC25_scan_rst/Y                         |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.157 | 
     | U5_mux2X1/U1/B                              |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.157 | 
     | U5_mux2X1/U1/Y                              |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.588 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.855 |    0.592 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk           |            |       |   0.000 |    0.263 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.263 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.282 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.283 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.297 | 
     | U1_mux2X1/U1/B                              |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.297 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.383 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.383 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.482 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.482 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.528 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.528 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.575 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.575 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.710 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.710 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.772 | 
     | UART_CLK_m__L9_I1/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/Y                         |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/A                        |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/Y                        |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.815 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.552 |    0.815 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[7]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.855
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.587 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.855 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.264 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.264 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.282 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.283 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.383 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.383 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.482 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.482 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.575 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.575 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.772 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.815 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.552 |    0.816 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[6]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.856
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.587 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6] |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.856 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.264 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.264 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.282 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.283 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.383 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.383 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.575 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.575 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.815 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.552 |    0.816 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[5]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.856
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.587 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5] |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.856 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.264 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.264 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.282 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.283 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.383 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.383 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.815 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.552 |    0.816 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[4]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.856
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.587 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4] |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.856 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.264 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.264 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.282 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.283 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.815 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.552 |    0.816 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[3]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.856
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.587 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3] |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.856 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.264 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.264 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.282 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.283 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.436 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.622 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.667 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.796 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.815 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.552 |    0.816 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[2]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.856
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.264 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.587 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2] |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.856 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.264 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.264 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.283 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.284 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.298 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.437 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.437 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.623 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.623 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.668 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.668 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.711 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.774 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.797 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.797 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.816 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.552 |    0.816 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[1]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.856
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.265 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.265 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.156 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.587 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1] |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.856 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.265 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.265 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.283 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.284 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.299 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.299 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.437 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.437 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.483 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.529 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.623 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.623 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.668 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.668 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.712 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.712 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.773 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.774 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.797 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.797 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.816 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.552 |    0.816 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.856
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.265 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.265 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.155 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.155 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.586 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0] |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.856 |    0.592 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.265 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.265 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.283 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.284 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.299 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.299 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.437 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.437 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.484 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.484 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.530 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.530 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.623 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.623 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.668 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.668 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.712 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.712 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.774 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.774 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.797 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.797 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.816 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.552 |    0.816 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/
CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.856
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                               |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                      |  ^   | scan_rst          |           |       |   0.000 |   -0.265 | 
     | FE_PHC25_scan_rst/A                           |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.265 | 
     | FE_PHC25_scan_rst/Y                           |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.155 | 
     | U5_mux2X1/U1/B                                |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.155 | 
     | U5_mux2X1/U1/Y                                |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.586 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.856 |    0.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                      |  ^   | scan_clk           |            |       |   0.000 |    0.265 | 
     | scan_clk__L1_I0/A                             |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.265 | 
     | scan_clk__L1_I0/Y                             |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.283 | 
     | scan_clk__L2_I0/A                             |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.284 | 
     | scan_clk__L2_I0/Y                             |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.015 |   0.034 |    0.299 | 
     | U1_mux2X1/U1/B                                |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.034 |    0.299 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.085 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.119 |    0.384 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.172 |    0.437 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.172 |    0.437 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.046 |   0.219 |    0.484 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.219 |    0.484 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.265 |    0.530 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.265 |    0.530 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.312 |    0.576 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.046 |   0.358 |    0.623 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.358 |    0.623 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.403 |    0.668 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.403 |    0.668 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.447 |    0.712 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.447 |    0.712 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.509 |    0.774 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.509 |    0.774 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.532 |    0.797 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.532 |    0.797 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.019 |   0.551 |    0.816 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.552 |    0.816 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin U0_ClkDiv/i_clk_en_c_reg/CK 
Endpoint:   U0_ClkDiv/i_clk_en_c_reg/RN (^) checked with  leading edge of 'CLK3'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.545
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.852
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                             |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                    |  ^   | scan_rst          |           |       |   0.000 |   -0.267 | 
     | FE_PHC25_scan_rst/A         |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.267 | 
     | FE_PHC25_scan_rst/Y         |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.153 | 
     | U5_mux2X1/U1/B              |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |    0.153 | 
     | U5_mux2X1/U1/Y              |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.584 | 
     | U0_ClkDiv/i_clk_en_c_reg/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.001 |   0.852 |    0.585 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |                  Net                  |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                                       |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk                              |            |       |   0.000 |    0.267 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk                              | CLKINVX40M | 0.000 |   0.000 |    0.267 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0                       | CLKINVX40M | 0.018 |   0.018 |    0.285 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0                       | CLKINVX32M | 0.001 |   0.019 |    0.286 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0                       | CLKINVX32M | 0.015 |   0.034 |    0.301 | 
     | U1_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0                       | MX2X8M     | 0.000 |   0.034 |    0.301 | 
     | U1_mux2X1/U1/Y                          |  ^   | UART_CLK_m                            | MX2X8M     | 0.085 |   0.119 |    0.386 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/A        |  ^   | UART_CLK_m                            | CLKBUFX40M | 0.000 |   0.119 |    0.386 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/Y        |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0        | CLKBUFX40M | 0.056 |   0.175 |    0.442 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L1_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0        | CLKBUFX24M | 0.000 |   0.176 |    0.442 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L1_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L1_N0 | CLKBUFX24M | 0.047 |   0.223 |    0.490 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L2_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L1_N0 | CLKBUFX24M | 0.000 |   0.223 |    0.490 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L2_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L2_N0 | CLKBUFX24M | 0.047 |   0.270 |    0.536 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L3_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L2_N0 | CLKBUFX24M | 0.000 |   0.270 |    0.536 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L3_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L3_N0 | CLKBUFX24M | 0.046 |   0.316 |    0.582 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L4_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L3_N0 | CLKBUFX24M | 0.000 |   0.316 |    0.582 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L4_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L4_N0 | CLKBUFX24M | 0.046 |   0.361 |    0.628 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L5_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L4_N0 | CLKBUFX24M | 0.000 |   0.361 |    0.628 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L5_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L5_N0 | CLKBUFX24M | 0.046 |   0.408 |    0.674 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L6_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L5_N0 | CLKBUFX24M | 0.000 |   0.408 |    0.674 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L6_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L6_N0 | CLKBUFX24M | 0.046 |   0.454 |    0.721 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L7_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L6_N0 | CLKBUFX24M | 0.000 |   0.454 |    0.721 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L7_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L7_N0 | CLKBUFX24M | 0.047 |   0.501 |    0.767 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L8_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L7_N0 | CLKBUFX24M | 0.000 |   0.501 |    0.767 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L8_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L8_N0 | CLKBUFX24M | 0.045 |   0.545 |    0.812 | 
     | U0_ClkDiv/i_clk_en_c_reg/CK             |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L8_N0 | SDFFRQX2M  | 0.000 |   0.545 |    0.812 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin U0_BIT_SYNC/FFSTAGES_reg[0][0]/CK 
Endpoint:   U0_BIT_SYNC/FFSTAGES_reg[0][0]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.334
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.746
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                   |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                          |  ^   | scan_rst          |           |       |   0.000 |   -0.377 | 
     | FE_PHC25_scan_rst/A               |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.377 | 
     | FE_PHC25_scan_rst/Y               |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.043 | 
     | U4_mux2X1/U1/B                    |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.420 |    0.043 | 
     | U4_mux2X1/U1/Y                    |  ^   | REF_RST_m         | CLKMX2X4M | 0.323 |   0.743 |    0.366 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][0]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.003 |   0.746 |    0.369 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk         |            |       |   0.000 |    0.377 | 
     | scan_clk__L1_I0/A                 |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.377 | 
     | scan_clk__L1_I0/Y                 |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.396 | 
     | scan_clk__L2_I0/A                 |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.396 | 
     | scan_clk__L2_I0/Y                 |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.411 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.411 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.473 | 
     | REF_CLK_m__L1_I0/A                |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.473 | 
     | REF_CLK_m__L1_I0/Y                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.534 | 
     | REF_CLK_m__L2_I1/A                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.534 | 
     | REF_CLK_m__L2_I1/Y                |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.598 | 
     | REF_CLK_m__L3_I1/A                |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.601 | 
     | REF_CLK_m__L3_I1/Y                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.625 | 
     | REF_CLK_m__L4_I0/A                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.625 | 
     | REF_CLK_m__L4_I0/Y                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.654 | 
     | REF_CLK_m__L5_I0/A                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.655 | 
     | REF_CLK_m__L5_I0/Y                |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.687 | 
     | REF_CLK_m__L6_I0/A                |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.688 | 
     | REF_CLK_m__L6_I0/Y                |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.711 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.334 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK 
Endpoint:   U0_BIT_SYNC/FFSTAGES_reg[0][1]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.334
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.746
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                   |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                          |  ^   | scan_rst          |           |       |   0.000 |   -0.377 | 
     | FE_PHC25_scan_rst/A               |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.377 | 
     | FE_PHC25_scan_rst/Y               |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.043 | 
     | U4_mux2X1/U1/B                    |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.420 |    0.043 | 
     | U4_mux2X1/U1/Y                    |  ^   | REF_RST_m         | CLKMX2X4M | 0.323 |   0.743 |    0.366 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][1]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.003 |   0.746 |    0.369 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk         |            |       |   0.000 |    0.377 | 
     | scan_clk__L1_I0/A                 |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.377 | 
     | scan_clk__L1_I0/Y                 |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.396 | 
     | scan_clk__L2_I0/A                 |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.396 | 
     | scan_clk__L2_I0/Y                 |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.411 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.411 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.473 | 
     | REF_CLK_m__L1_I0/A                |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.473 | 
     | REF_CLK_m__L1_I0/Y                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.534 | 
     | REF_CLK_m__L2_I1/A                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.534 | 
     | REF_CLK_m__L2_I1/Y                |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.598 | 
     | REF_CLK_m__L3_I1/A                |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.601 | 
     | REF_CLK_m__L3_I1/Y                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.625 | 
     | REF_CLK_m__L4_I0/A                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.625 | 
     | REF_CLK_m__L4_I0/Y                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.654 | 
     | REF_CLK_m__L5_I0/A                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.655 | 
     | REF_CLK_m__L5_I0/Y                |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.687 | 
     | REF_CLK_m__L6_I0/A                |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.688 | 
     | REF_CLK_m__L6_I0/Y                |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.711 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.334 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[1]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[1]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.335
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.747
  Slack Time                    0.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.378 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.378 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.042 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.420 |    0.042 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.323 |   0.743 |    0.365 | 
     | U0_Register_File/RF_RdData_reg[1]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.004 |   0.747 |    0.369 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.378 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.378 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.396 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.397 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.412 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.412 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.473 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.473 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.535 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.535 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.599 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.602 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.626 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.626 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.655 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.656 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.688 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.689 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.712 | 
     | U0_Register_File/RF_RdData_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.335 |    0.713 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[0]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[0]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.335
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.748
  Slack Time                    0.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.378 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.378 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.042 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.420 |    0.042 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.323 |   0.743 |    0.365 | 
     | U0_Register_File/RF_RdData_reg[0]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.004 |   0.748 |    0.369 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.378 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.378 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.397 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.397 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.412 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.412 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.474 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.474 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.535 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.535 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.599 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.602 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.626 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.626 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.655 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.656 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.688 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.689 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.712 | 
     | U0_Register_File/RF_RdData_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.335 |    0.713 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[5]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[5]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.335
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.748
  Slack Time                    0.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.378 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.378 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.042 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.420 |    0.042 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.323 |   0.743 |    0.365 | 
     | U0_Register_File/RF_RdData_reg[5]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.004 |   0.748 |    0.369 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.378 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.378 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.397 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.397 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.412 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.412 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.474 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.474 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.535 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.535 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.599 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.602 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.626 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.626 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.655 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.656 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.688 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.689 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.712 | 
     | U0_Register_File/RF_RdData_reg[5]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.335 |    0.713 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[4]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[4]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.335
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.748
  Slack Time                    0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.379 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.379 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.041 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.420 |    0.041 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.323 |   0.743 |    0.364 | 
     | U0_Register_File/RF_RdData_reg[4]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.005 |   0.748 |    0.369 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.379 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.379 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.397 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.398 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.413 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.413 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.474 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.474 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.536 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.536 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.600 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.603 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.627 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.627 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.656 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.657 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.689 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.690 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.713 | 
     | U0_Register_File/RF_RdData_reg[4]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.335 |    0.714 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[2]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[2]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.335
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.748
  Slack Time                    0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.379 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.379 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.041 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.420 |    0.041 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.323 |   0.743 |    0.364 | 
     | U0_Register_File/RF_RdData_reg[2]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.005 |   0.748 |    0.369 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.379 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.379 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.398 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.398 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.413 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.413 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.475 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.475 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.536 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.536 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.600 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.603 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.627 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.627 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.656 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.657 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.689 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.690 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.713 | 
     | U0_Register_File/RF_RdData_reg[2]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.335 |    0.714 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[3]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[3]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.335
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.749
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.380 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.380 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |    0.041 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.420 |    0.041 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.323 |   0.743 |    0.364 | 
     | U0_Register_File/RF_RdData_reg[3]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.005 |   0.749 |    0.369 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.380 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.380 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.018 |   0.018 |    0.398 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.399 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.015 |   0.034 |    0.414 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.034 |    0.414 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.095 |    0.475 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.095 |    0.475 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.157 |    0.536 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.157 |    0.536 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.064 |   0.221 |    0.601 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.224 |    0.603 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.248 |    0.627 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.248 |    0.627 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.029 |   0.277 |    0.656 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.278 |    0.658 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.310 |    0.689 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.311 |    0.690 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.023 |   0.334 |    0.713 | 
     | U0_Register_File/RF_RdData_reg[3]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.335 |    0.714 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/
CK 
Endpoint:   U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.852
  Slack Time                    0.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                               |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                      |  ^   | scan_rst          |           |       |   0.000 |   -0.487 | 
     | FE_PHC25_scan_rst/A                           |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.487 | 
     | FE_PHC25_scan_rst/Y                           |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.067 | 
     | U5_mux2X1/U1/B                                |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.067 | 
     | U5_mux2X1/U1/Y                                |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.364 | 
     | U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.001 |   0.852 |    0.366 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                      |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                      |  ^   | scan_clk             |            |       |   0.000 |    0.487 | 
     | scan_clk__L1_I0/A                             |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.487 | 
     | scan_clk__L1_I0/Y                             |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.505 | 
     | scan_clk__L2_I1/A                             |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.506 | 
     | scan_clk__L2_I1/Y                             |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.557 | 
     | scan_clk__L3_I0/A                             |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.557 | 
     | scan_clk__L3_I0/Y                             |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.136 |    0.622 | 
     | scan_clk__L4_I0/A                             |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.624 | 
     | scan_clk__L4_I0/Y                             |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.643 | 
     | U2_mux2X1/U1/B                                |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.643 | 
     | U2_mux2X1/U1/Y                                |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.705 | 
     | UART_TX_CLK_m__L1_I0/A                        |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.705 | 
     | UART_TX_CLK_m__L1_I0/Y                        |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.764 | 
     | UART_TX_CLK_m__L2_I0/A                        |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.764 | 
     | UART_TX_CLK_m__L2_I0/Y                        |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.790 | 
     | UART_TX_CLK_m__L3_I1/A                        |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.791 | 
     | UART_TX_CLK_m__L3_I1/Y                        |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.812 | 
     | U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.326 |    0.812 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_
out_reg/CK 
Endpoint:   U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                               (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.852
  Slack Time                    0.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.487 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.487 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.067 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.067 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.364 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_re |  ^   | UART_RST_m        | SDFFRQX2M | 0.001 |   0.852 |    0.366 | 
     | g/RN                                               |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |            |       |   0.000 |    0.487 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.487 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.505 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.506 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.557 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.557 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.136 |    0.622 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.624 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.643 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.643 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.705 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.705 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.764 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.764 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.790 | 
     | UART_TX_CLK_m__L3_I1/A                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.791 | 
     | UART_TX_CLK_m__L3_I1/Y                             |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.812 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_re |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.326 |    0.812 | 
     | g/CK                                               |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin U1_DATA_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_DATA_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.854
  Slack Time                    0.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst          |           |       |   0.000 |   -0.488 | 
     | FE_PHC25_scan_rst/A             |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.488 | 
     | FE_PHC25_scan_rst/Y             |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.068 | 
     | U5_mux2X1/U1/B                  |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.068 | 
     | U5_mux2X1/U1/Y                  |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.363 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.854 |    0.366 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |            |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk             |            |       |   0.000 |    0.488 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.488 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.506 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.507 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.135 |    0.623 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.626 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.644 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.644 | 
     | U2_mux2X1/U1/Y                  |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.706 | 
     | UART_TX_CLK_m__L1_I0/A          |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.706 | 
     | UART_TX_CLK_m__L1_I0/Y          |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.765 | 
     | UART_TX_CLK_m__L2_I0/A          |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.765 | 
     | UART_TX_CLK_m__L2_I0/Y          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.792 | 
     | UART_TX_CLK_m__L3_I1/A          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.792 | 
     | UART_TX_CLK_m__L3_I1/Y          |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.813 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.326 |    0.814 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[1]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[1]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.325
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.854
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[1]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.854 |    0.366 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.135 |    0.624 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.626 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.792 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.814 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.325 |    0.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[0]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[0]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.854
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.854 |    0.366 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.135 |    0.624 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.626 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.792 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.814 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[0]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.326 |    0.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin U1_DATA_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U1_DATA_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.854
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A             |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y             |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                  |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                  |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U1_DATA_SYNC/FFSTAGES_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.854 |    0.366 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |            |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.136 |    0.624 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.626 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                  |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A          |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y          |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/A          |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/Y          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.792 | 
     | UART_TX_CLK_m__L3_I1/A          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y          |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.814 | 
     | U1_DATA_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.326 |    0.814 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[7]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[7]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.854
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[7]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.854 |    0.366 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.559 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.136 |    0.624 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.626 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.792 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.814 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[7]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.326 |    0.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[6]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[6]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.855
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[6]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.855 |    0.366 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.135 |    0.624 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.627 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.814 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[6]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.326 |    0.815 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[5]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[5]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.855
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[5]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.855 |    0.366 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.135 |    0.624 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.627 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.814 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[5]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.326 |    0.815 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[2]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[2]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.855
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[2]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.855 |    0.366 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.136 |    0.624 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.627 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.814 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[2]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.001 |   0.326 |    0.815 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[3]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[3]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.855
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[3]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.855 |    0.366 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.136 |    0.624 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.627 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.814 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[3]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.001 |   0.326 |    0.815 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[4]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[4]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.855
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[4]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.855 |    0.366 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.136 |    0.625 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.627 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.766 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.814 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[4]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.001 |   0.326 |    0.815 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_
out_reg[0]/CK 
Endpoint:   U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]/RN (^) 
checked with  leading edge of 'CLK3'
Beginpoint: scan_rst                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.326
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.855
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.489 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.420 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.420 |   -0.069 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.431 |   0.851 |    0.362 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.855 |    0.366 | 
     | [0]/RN                                             |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |            |       |   0.000 |    0.489 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.489 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.018 |   0.018 |    0.507 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.508 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.051 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.560 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.135 |    0.625 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.138 |    0.627 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.018 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.156 |    0.645 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.218 |    0.707 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.059 |   0.277 |    0.767 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.277 |    0.767 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/A                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.304 |    0.793 | 
     | UART_TX_CLK_m__L3_I1/Y                             |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.021 |   0.325 |    0.815 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.326 |    0.815 | 
     | [0]/CK                                             |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

