/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/pci32_v5_0_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap pci32_v5_0_11 /home/feilong/Storages/fpga/000_vivado_sim_linux32/pci32_v5_0_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work pci32_v5_0_11 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/pci32_v5_0_11/.cxl.vhdl.pci32_v5_0_11.pci32_v5_0_11.lin64.cmf
