# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do C4M1P2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying d:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/contardii/Desktop/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week1/C4M1P2 {C:/Users/contardii/Desktop/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week1/C4M1P2/DE10_LITE_Golden_Top.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:23:55 on Jul 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/contardii/Desktop/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week1/C4M1P2" C:/Users/contardii/Desktop/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week1/C4M1P2/DE10_LITE_Golden_Top.v 
# -- Compiling module DE10_LITE_Golden_Top
# 
# Top level modules:
# 	DE10_LITE_Golden_Top
# End time: 12:23:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/contardii/Desktop/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week1/C4M1P2/C4M1P2.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:23:55 on Jul 30,2024
# vcom -reportprogress 300 -93 -work work C:/Users/contardii/Desktop/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week1/C4M1P2/C4M1P2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity C4M1P2
# -- Compiling architecture rtl of C4M1P2
# End time: 12:23:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/contardii/Desktop/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week1/C4M1P2/C4M1P2.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:23:55 on Jul 30,2024
# vcom -reportprogress 300 -93 -work work C:/Users/contardii/Desktop/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week1/C4M1P2/C4M1P2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity C4M1P2
# -- Compiling architecture rtl of C4M1P2
# End time: 12:23:55 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  C4M1P2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" C4M1P2 
# Start time: 12:23:55 on Jul 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.c4m1p2(rtl)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vsim -t ns -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=\"+acc\" work.DE10_LITE_Golden_Top
# End time: 12:24:11 on Jul 30,2024, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim -t ns -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" work.DE10_LITE_Golden_Top 
# Start time: 12:24:11 on Jul 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.DE10_LITE_Golden_Top(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.c4m1p2(rtl)#1
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/SW
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/HEX1
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/HEX0
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/V
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/Z
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/A
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/d0
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/d1
force -freeze sim:/DE10_LITE_Golden_Top/u1/V 0000 0
run
force -freeze sim:/DE10_LITE_Golden_Top/u1/V 1111 0
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/contardii/Desktop/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week1/C4M1P2/C4M1P2.do
# End time: 12:28:49 on Jul 30,2024, Elapsed time: 0:04:38
# Errors: 0, Warnings: 0
