 
****************************************
Report : clock_gating
Design : array_var_bw_mul_bad
Version: K-2015.06-SP4
Date   : Sun Apr 16 12:50:24 2017
****************************************



                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        0         |
          |                                       |                  |
          |    Number of Gated registers          |     0 (0.00%)    |
          |                                       |                  |
          |    Number of Ungated registers        |     0 (0.00%)    |
          |                                       |                  |
          |    Total number of registers          |        0         |
          ------------------------------------------------------------



1
