
stm32_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005b8  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000850  08000850  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000850  08000850  00010850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000854  08000854  00010854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000002c  24000000  08000858  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  2400002c  08000884  0002002c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000048  08000884  00020048  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000024c3  00000000  00000000  0002005a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000570  00000000  00000000  0002251d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000000a8  00000000  00000000  00022a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000070  00000000  00000000  00022b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00028c56  00000000  00000000  00022ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000011f8  00000000  00000000  0004b7fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000ea95a  00000000  00000000  0004c9f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  00137350  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000160  00000000  00000000  001373a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08000838 	.word	0x08000838

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	08000838 	.word	0x08000838

080002d8 <easyGPIOConfig>:
#endif



void easyGPIOConfig(GPIO_TypeDef *GPIO_Group, enum gpio_pin Pin, enum gpio_mode Mode)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b084      	sub	sp, #16
 80002dc:	af02      	add	r7, sp, #8
 80002de:	6078      	str	r0, [r7, #4]
 80002e0:	460b      	mov	r3, r1
 80002e2:	807b      	strh	r3, [r7, #2]
 80002e4:	4613      	mov	r3, r2
 80002e6:	707b      	strb	r3, [r7, #1]

	easyGPIOConfigFullSet(GPIO_Group, Pin, Mode, NOPULL, OUT_PUSH_PULL, OUT_FREQ_HIGH);
 80002e8:	787a      	ldrb	r2, [r7, #1]
 80002ea:	8879      	ldrh	r1, [r7, #2]
 80002ec:	2302      	movs	r3, #2
 80002ee:	9301      	str	r3, [sp, #4]
 80002f0:	2300      	movs	r3, #0
 80002f2:	9300      	str	r3, [sp, #0]
 80002f4:	2300      	movs	r3, #0
 80002f6:	6878      	ldr	r0, [r7, #4]
 80002f8:	f000 f804 	bl	8000304 <easyGPIOConfigFullSet>


}
 80002fc:	bf00      	nop
 80002fe:	3708      	adds	r7, #8
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}

08000304 <easyGPIOConfigFullSet>:


void easyGPIOConfigFullSet(GPIO_TypeDef *GPIO_Group, enum gpio_pin Pin, enum gpio_mode Mode,
		enum gpio_pp_pd PUPD, enum gpio_otyper Otyper,
		enum gpio_ospeed Ospeed)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	4608      	mov	r0, r1
 800030e:	4611      	mov	r1, r2
 8000310:	461a      	mov	r2, r3
 8000312:	4603      	mov	r3, r0
 8000314:	807b      	strh	r3, [r7, #2]
 8000316:	460b      	mov	r3, r1
 8000318:	707b      	strb	r3, [r7, #1]
 800031a:	4613      	mov	r3, r2
 800031c:	703b      	strb	r3, [r7, #0]
	if (GPIO_Group->OTYPER == GPIO_Group->MODER)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	685a      	ldr	r2, [r3, #4]
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	429a      	cmp	r2, r3
 8000328:	d11f      	bne.n	800036a <easyGPIOConfigFullSet+0x66>
	{
		unsigned int N = sizeof(ref_gpio_group)/sizeof(ref_gpio_group[0]);
 800032a:	230b      	movs	r3, #11
 800032c:	60bb      	str	r3, [r7, #8]
		for(uint8_t i = 0; i < N; i++)
 800032e:	2300      	movs	r3, #0
 8000330:	73fb      	strb	r3, [r7, #15]
 8000332:	e016      	b.n	8000362 <easyGPIOConfigFullSet+0x5e>
		{
			if(GPIO_Group == ref_gpio_group[i]){
 8000334:	7bfb      	ldrb	r3, [r7, #15]
 8000336:	4a90      	ldr	r2, [pc, #576]	; (8000578 <easyGPIOConfigFullSet+0x274>)
 8000338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800033c:	687a      	ldr	r2, [r7, #4]
 800033e:	429a      	cmp	r2, r3
 8000340:	d10c      	bne.n	800035c <easyGPIOConfigFullSet+0x58>
				RCC->AHB4ENR |= (1<<i); //Habilita o clock do GPIOA
 8000342:	4b8e      	ldr	r3, [pc, #568]	; (800057c <easyGPIOConfigFullSet+0x278>)
 8000344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000348:	7bfa      	ldrb	r2, [r7, #15]
 800034a:	2101      	movs	r1, #1
 800034c:	fa01 f202 	lsl.w	r2, r1, r2
 8000350:	4611      	mov	r1, r2
 8000352:	4a8a      	ldr	r2, [pc, #552]	; (800057c <easyGPIOConfigFullSet+0x278>)
 8000354:	430b      	orrs	r3, r1
 8000356:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
				break;
 800035a:	e006      	b.n	800036a <easyGPIOConfigFullSet+0x66>
		for(uint8_t i = 0; i < N; i++)
 800035c:	7bfb      	ldrb	r3, [r7, #15]
 800035e:	3301      	adds	r3, #1
 8000360:	73fb      	strb	r3, [r7, #15]
 8000362:	7bfb      	ldrb	r3, [r7, #15]
 8000364:	68ba      	ldr	r2, [r7, #8]
 8000366:	429a      	cmp	r2, r3
 8000368:	d8e4      	bhi.n	8000334 <easyGPIOConfigFullSet+0x30>

		}

	}

	if(Mode == INPUT)
 800036a:	787b      	ldrb	r3, [r7, #1]
 800036c:	2b00      	cmp	r3, #0
 800036e:	d114      	bne.n	800039a <easyGPIOConfigFullSet+0x96>
	{
		easyClearBit(&GPIO_Group->MODER, (Pin+Pin+1U));
 8000370:	687a      	ldr	r2, [r7, #4]
 8000372:	887b      	ldrh	r3, [r7, #2]
 8000374:	b2db      	uxtb	r3, r3
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	b2db      	uxtb	r3, r3
 800037a:	3301      	adds	r3, #1
 800037c:	b2db      	uxtb	r3, r3
 800037e:	4619      	mov	r1, r3
 8000380:	4610      	mov	r0, r2
 8000382:	f000 f8fd 	bl	8000580 <easyClearBit>
		easyClearBit(&GPIO_Group->MODER, (Pin+Pin));
 8000386:	687a      	ldr	r2, [r7, #4]
 8000388:	887b      	ldrh	r3, [r7, #2]
 800038a:	b2db      	uxtb	r3, r3
 800038c:	005b      	lsls	r3, r3, #1
 800038e:	b2db      	uxtb	r3, r3
 8000390:	4619      	mov	r1, r3
 8000392:	4610      	mov	r0, r2
 8000394:	f000 f8f4 	bl	8000580 <easyClearBit>
 8000398:	e095      	b.n	80004c6 <easyGPIOConfigFullSet+0x1c2>

	}
	else if(Mode == OUTPUT)
 800039a:	787b      	ldrb	r3, [r7, #1]
 800039c:	2b01      	cmp	r3, #1
 800039e:	f040 8091 	bne.w	80004c4 <easyGPIOConfigFullSet+0x1c0>
	{
		easyClearBit(&GPIO_Group->MODER, (Pin+Pin+1U));//GPIO_Group->MODER &= ~(1UL << (Pin+Pin+1U));
 80003a2:	687a      	ldr	r2, [r7, #4]
 80003a4:	887b      	ldrh	r3, [r7, #2]
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	005b      	lsls	r3, r3, #1
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	3301      	adds	r3, #1
 80003ae:	b2db      	uxtb	r3, r3
 80003b0:	4619      	mov	r1, r3
 80003b2:	4610      	mov	r0, r2
 80003b4:	f000 f8e4 	bl	8000580 <easyClearBit>

		if(Otyper == OUT_PUSH_PULL) easyClearBit(&GPIO_Group->OTYPER , Pin); //GPIO_Group->OTYPER &= ~(1UL << (Pin));
 80003b8:	7e3b      	ldrb	r3, [r7, #24]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d108      	bne.n	80003d0 <easyGPIOConfigFullSet+0xcc>
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	3304      	adds	r3, #4
 80003c2:	887a      	ldrh	r2, [r7, #2]
 80003c4:	b2d2      	uxtb	r2, r2
 80003c6:	4611      	mov	r1, r2
 80003c8:	4618      	mov	r0, r3
 80003ca:	f000 f8d9 	bl	8000580 <easyClearBit>
 80003ce:	e007      	b.n	80003e0 <easyGPIOConfigFullSet+0xdc>
		else easySetBit(&GPIO_Group->OTYPER, Pin); //GPIO_Group->OTYPER |= (1UL << (Pin));
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	3304      	adds	r3, #4
 80003d4:	887a      	ldrh	r2, [r7, #2]
 80003d6:	b2d2      	uxtb	r2, r2
 80003d8:	4611      	mov	r1, r2
 80003da:	4618      	mov	r0, r3
 80003dc:	f000 f8e6 	bl	80005ac <easySetBit>

		switch(Ospeed)
 80003e0:	7f3b      	ldrb	r3, [r7, #28]
 80003e2:	2b03      	cmp	r3, #3
 80003e4:	d86f      	bhi.n	80004c6 <easyGPIOConfigFullSet+0x1c2>
 80003e6:	a201      	add	r2, pc, #4	; (adr r2, 80003ec <easyGPIOConfigFullSet+0xe8>)
 80003e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ec:	080003fd 	.word	0x080003fd
 80003f0:	0800042f 	.word	0x0800042f
 80003f4:	08000461 	.word	0x08000461
 80003f8:	08000493 	.word	0x08000493
		{
			case OUT_FREQ_LOW:
				easyClearBit(&GPIO_Group->OSPEEDR, (Pin+Pin+1U));
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	f103 0208 	add.w	r2, r3, #8
 8000402:	887b      	ldrh	r3, [r7, #2]
 8000404:	b2db      	uxtb	r3, r3
 8000406:	005b      	lsls	r3, r3, #1
 8000408:	b2db      	uxtb	r3, r3
 800040a:	3301      	adds	r3, #1
 800040c:	b2db      	uxtb	r3, r3
 800040e:	4619      	mov	r1, r3
 8000410:	4610      	mov	r0, r2
 8000412:	f000 f8b5 	bl	8000580 <easyClearBit>
				easyClearBit(&GPIO_Group->OSPEEDR, (Pin+Pin));
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	f103 0208 	add.w	r2, r3, #8
 800041c:	887b      	ldrh	r3, [r7, #2]
 800041e:	b2db      	uxtb	r3, r3
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	b2db      	uxtb	r3, r3
 8000424:	4619      	mov	r1, r3
 8000426:	4610      	mov	r0, r2
 8000428:	f000 f8aa 	bl	8000580 <easyClearBit>
				break;
 800042c:	e04b      	b.n	80004c6 <easyGPIOConfigFullSet+0x1c2>
			case OUT_FREQ_MEDIUM:
				easyClearBit(&GPIO_Group->OSPEEDR, (Pin+Pin+1U));
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	f103 0208 	add.w	r2, r3, #8
 8000434:	887b      	ldrh	r3, [r7, #2]
 8000436:	b2db      	uxtb	r3, r3
 8000438:	005b      	lsls	r3, r3, #1
 800043a:	b2db      	uxtb	r3, r3
 800043c:	3301      	adds	r3, #1
 800043e:	b2db      	uxtb	r3, r3
 8000440:	4619      	mov	r1, r3
 8000442:	4610      	mov	r0, r2
 8000444:	f000 f89c 	bl	8000580 <easyClearBit>
				easySetBit(&GPIO_Group->OSPEEDR, (Pin+Pin));
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	f103 0208 	add.w	r2, r3, #8
 800044e:	887b      	ldrh	r3, [r7, #2]
 8000450:	b2db      	uxtb	r3, r3
 8000452:	005b      	lsls	r3, r3, #1
 8000454:	b2db      	uxtb	r3, r3
 8000456:	4619      	mov	r1, r3
 8000458:	4610      	mov	r0, r2
 800045a:	f000 f8a7 	bl	80005ac <easySetBit>
				break;
 800045e:	e032      	b.n	80004c6 <easyGPIOConfigFullSet+0x1c2>
			case OUT_FREQ_HIGH:
				easySetBit(&GPIO_Group->OSPEEDR, (Pin+Pin+1U));
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	f103 0208 	add.w	r2, r3, #8
 8000466:	887b      	ldrh	r3, [r7, #2]
 8000468:	b2db      	uxtb	r3, r3
 800046a:	005b      	lsls	r3, r3, #1
 800046c:	b2db      	uxtb	r3, r3
 800046e:	3301      	adds	r3, #1
 8000470:	b2db      	uxtb	r3, r3
 8000472:	4619      	mov	r1, r3
 8000474:	4610      	mov	r0, r2
 8000476:	f000 f899 	bl	80005ac <easySetBit>
				easyClearBit(&GPIO_Group->OSPEEDR, (Pin+Pin));
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	f103 0208 	add.w	r2, r3, #8
 8000480:	887b      	ldrh	r3, [r7, #2]
 8000482:	b2db      	uxtb	r3, r3
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	b2db      	uxtb	r3, r3
 8000488:	4619      	mov	r1, r3
 800048a:	4610      	mov	r0, r2
 800048c:	f000 f878 	bl	8000580 <easyClearBit>
				break;
 8000490:	e019      	b.n	80004c6 <easyGPIOConfigFullSet+0x1c2>
			case OUT_FREQ_VERY_HIGH:
				easySetBit(&GPIO_Group->OSPEEDR, (Pin+Pin+1U));
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	f103 0208 	add.w	r2, r3, #8
 8000498:	887b      	ldrh	r3, [r7, #2]
 800049a:	b2db      	uxtb	r3, r3
 800049c:	005b      	lsls	r3, r3, #1
 800049e:	b2db      	uxtb	r3, r3
 80004a0:	3301      	adds	r3, #1
 80004a2:	b2db      	uxtb	r3, r3
 80004a4:	4619      	mov	r1, r3
 80004a6:	4610      	mov	r0, r2
 80004a8:	f000 f880 	bl	80005ac <easySetBit>
				easySetBit(&GPIO_Group->OSPEEDR, (Pin+Pin));
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	f103 0208 	add.w	r2, r3, #8
 80004b2:	887b      	ldrh	r3, [r7, #2]
 80004b4:	b2db      	uxtb	r3, r3
 80004b6:	005b      	lsls	r3, r3, #1
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	4619      	mov	r1, r3
 80004bc:	4610      	mov	r0, r2
 80004be:	f000 f875 	bl	80005ac <easySetBit>
				break;
 80004c2:	e000      	b.n	80004c6 <easyGPIOConfigFullSet+0x1c2>
				//GPIO_Group->OSPEEDR |= (1UL<<(Pin+Pin+1U));
				//GPIO_Group->OSPEEDR &= ~(1UL << (Pin+Pin));
		}
	}
 80004c4:	bf00      	nop

	switch(PUPD)
 80004c6:	783b      	ldrb	r3, [r7, #0]
 80004c8:	2b02      	cmp	r3, #2
 80004ca:	d038      	beq.n	800053e <easyGPIOConfigFullSet+0x23a>
 80004cc:	2b02      	cmp	r3, #2
 80004ce:	dc4f      	bgt.n	8000570 <easyGPIOConfigFullSet+0x26c>
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d002      	beq.n	80004da <easyGPIOConfigFullSet+0x1d6>
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d019      	beq.n	800050c <easyGPIOConfigFullSet+0x208>
			break;
			//GPIO_Group->PUPDR &= ~(1UL<<(Pin+Pin+1U));
			//GPIO_Group->PUPDR &= ~(1UL<<(Pin+Pin));
	}

}
 80004d8:	e04a      	b.n	8000570 <easyGPIOConfigFullSet+0x26c>
			easyClearBit(&GPIO_Group->PUPDR, (Pin+Pin+1U));
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	f103 020c 	add.w	r2, r3, #12
 80004e0:	887b      	ldrh	r3, [r7, #2]
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	005b      	lsls	r3, r3, #1
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	3301      	adds	r3, #1
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	4619      	mov	r1, r3
 80004ee:	4610      	mov	r0, r2
 80004f0:	f000 f846 	bl	8000580 <easyClearBit>
			easyClearBit(&GPIO_Group->PUPDR, (Pin+Pin));
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	f103 020c 	add.w	r2, r3, #12
 80004fa:	887b      	ldrh	r3, [r7, #2]
 80004fc:	b2db      	uxtb	r3, r3
 80004fe:	005b      	lsls	r3, r3, #1
 8000500:	b2db      	uxtb	r3, r3
 8000502:	4619      	mov	r1, r3
 8000504:	4610      	mov	r0, r2
 8000506:	f000 f83b 	bl	8000580 <easyClearBit>
			break;
 800050a:	e031      	b.n	8000570 <easyGPIOConfigFullSet+0x26c>
			easyClearBit(&GPIO_Group->PUPDR, (Pin+Pin+1U));
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	f103 020c 	add.w	r2, r3, #12
 8000512:	887b      	ldrh	r3, [r7, #2]
 8000514:	b2db      	uxtb	r3, r3
 8000516:	005b      	lsls	r3, r3, #1
 8000518:	b2db      	uxtb	r3, r3
 800051a:	3301      	adds	r3, #1
 800051c:	b2db      	uxtb	r3, r3
 800051e:	4619      	mov	r1, r3
 8000520:	4610      	mov	r0, r2
 8000522:	f000 f82d 	bl	8000580 <easyClearBit>
			easySetBit(&GPIO_Group->PUPDR, (Pin+Pin));
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	f103 020c 	add.w	r2, r3, #12
 800052c:	887b      	ldrh	r3, [r7, #2]
 800052e:	b2db      	uxtb	r3, r3
 8000530:	005b      	lsls	r3, r3, #1
 8000532:	b2db      	uxtb	r3, r3
 8000534:	4619      	mov	r1, r3
 8000536:	4610      	mov	r0, r2
 8000538:	f000 f838 	bl	80005ac <easySetBit>
			break;
 800053c:	e018      	b.n	8000570 <easyGPIOConfigFullSet+0x26c>
			easySetBit(&GPIO_Group->PUPDR, (Pin+Pin+1U));
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	f103 020c 	add.w	r2, r3, #12
 8000544:	887b      	ldrh	r3, [r7, #2]
 8000546:	b2db      	uxtb	r3, r3
 8000548:	005b      	lsls	r3, r3, #1
 800054a:	b2db      	uxtb	r3, r3
 800054c:	3301      	adds	r3, #1
 800054e:	b2db      	uxtb	r3, r3
 8000550:	4619      	mov	r1, r3
 8000552:	4610      	mov	r0, r2
 8000554:	f000 f82a 	bl	80005ac <easySetBit>
			easyClearBit(&GPIO_Group->PUPDR, (Pin+Pin));
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	f103 020c 	add.w	r2, r3, #12
 800055e:	887b      	ldrh	r3, [r7, #2]
 8000560:	b2db      	uxtb	r3, r3
 8000562:	005b      	lsls	r3, r3, #1
 8000564:	b2db      	uxtb	r3, r3
 8000566:	4619      	mov	r1, r3
 8000568:	4610      	mov	r0, r2
 800056a:	f000 f809 	bl	8000580 <easyClearBit>
			break;
 800056e:	bf00      	nop
}
 8000570:	bf00      	nop
 8000572:	3710      	adds	r7, #16
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	24000000 	.word	0x24000000
 800057c:	58024400 	.word	0x58024400

08000580 <easyClearBit>:

void easyClearBit(__IO uint32_t *REG, uint8_t pos)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	460b      	mov	r3, r1
 800058a:	70fb      	strb	r3, [r7, #3]
	*REG &= ~(1UL << pos);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681a      	ldr	r2, [r3, #0]
 8000590:	78fb      	ldrb	r3, [r7, #3]
 8000592:	2101      	movs	r1, #1
 8000594:	fa01 f303 	lsl.w	r3, r1, r3
 8000598:	43db      	mvns	r3, r3
 800059a:	401a      	ands	r2, r3
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	601a      	str	r2, [r3, #0]
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <easySetBit>:

void easySetBit(__IO uint32_t *REG, uint8_t pos)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]
	*REG |= (1UL << pos);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681a      	ldr	r2, [r3, #0]
 80005bc:	78fb      	ldrb	r3, [r7, #3]
 80005be:	2101      	movs	r1, #1
 80005c0:	fa01 f303 	lsl.w	r3, r1, r3
 80005c4:	431a      	orrs	r2, r3
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	601a      	str	r2, [r3, #0]
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
	...

080005d8 <main>:
#include "easy_driver.h"


int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
	for(int i = 0; i < 1000000; i ++){
 80005de:	2300      	movs	r3, #0
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	e002      	b.n	80005ea <main+0x12>
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	3301      	adds	r3, #1
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	4a21      	ldr	r2, [pc, #132]	; (8000674 <main+0x9c>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	ddf8      	ble.n	80005e4 <main+0xc>
	//RCC->AHB4ENR |= (1<<0); //Habilita o clock do GPIOA
	//GPIOA->MODER &= 0xFFFFFFF4; // pino PE1(bits 3:2) como Output (01), pino PE0(bits 1:0) como Input (00)
	//GPIOA->OTYPER &= ~((1<<1) | (1<<0));// bit (1 e 0) =0 --> Output push pull
	//GPIOA->OSPEEDR |= (1<<3) | (1<<1); // Pino A1 (bits 3:2)
	//GPIOA->PUPDR &= ~((1<<2) | (1<<3));
	easyGPIOConfig(GPIOA, PIN_1, OUTPUT);
 80005f2:	2201      	movs	r2, #1
 80005f4:	2101      	movs	r1, #1
 80005f6:	4820      	ldr	r0, [pc, #128]	; (8000678 <main+0xa0>)
 80005f8:	f7ff fe6e 	bl	80002d8 <easyGPIOConfig>
	easyGPIOConfig(GPIOE, PIN_3, INPUT);
 80005fc:	2200      	movs	r2, #0
 80005fe:	2103      	movs	r1, #3
 8000600:	481e      	ldr	r0, [pc, #120]	; (800067c <main+0xa4>)
 8000602:	f7ff fe69 	bl	80002d8 <easyGPIOConfig>

	//PE3
	RCC->AHB4ENR |= (1<<4); //Habilita o clock do GPIOE
 8000606:	4b1e      	ldr	r3, [pc, #120]	; (8000680 <main+0xa8>)
 8000608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800060c:	4a1c      	ldr	r2, [pc, #112]	; (8000680 <main+0xa8>)
 800060e:	f043 0310 	orr.w	r3, r3, #16
 8000612:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	GPIOE->MODER &= 0xFFFFFF3F;
 8000616:	4b19      	ldr	r3, [pc, #100]	; (800067c <main+0xa4>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a18      	ldr	r2, [pc, #96]	; (800067c <main+0xa4>)
 800061c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000620:	6013      	str	r3, [r2, #0]
	GPIOE->PUPDR |= ((1<<6) | (0<<7));
 8000622:	4b16      	ldr	r3, [pc, #88]	; (800067c <main+0xa4>)
 8000624:	68db      	ldr	r3, [r3, #12]
 8000626:	4a15      	ldr	r2, [pc, #84]	; (800067c <main+0xa4>)
 8000628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800062c:	60d3      	str	r3, [r2, #12]


  while (1)
  {
	  uint32_t j = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	60bb      	str	r3, [r7, #8]

		for(int i = 0; i < 1000; i ++){
 8000632:	2300      	movs	r3, #0
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	e005      	b.n	8000644 <main+0x6c>
			j++;
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	3301      	adds	r3, #1
 800063c:	60bb      	str	r3, [r7, #8]
		for(int i = 0; i < 1000; i ++){
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	3301      	adds	r3, #1
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800064a:	dbf5      	blt.n	8000638 <main+0x60>
		}
	  if(GPIOE->IDR>>3 == 0){
 800064c:	4b0b      	ldr	r3, [pc, #44]	; (800067c <main+0xa4>)
 800064e:	691b      	ldr	r3, [r3, #16]
 8000650:	08db      	lsrs	r3, r3, #3
 8000652:	2b00      	cmp	r3, #0
 8000654:	d106      	bne.n	8000664 <main+0x8c>
		 GPIOA->BSRR |= (1<<17);//seta PA1
 8000656:	4b08      	ldr	r3, [pc, #32]	; (8000678 <main+0xa0>)
 8000658:	699b      	ldr	r3, [r3, #24]
 800065a:	4a07      	ldr	r2, [pc, #28]	; (8000678 <main+0xa0>)
 800065c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000660:	6193      	str	r3, [r2, #24]
 8000662:	e7e4      	b.n	800062e <main+0x56>
	  }
	  else
		 GPIOA->BSRR |= (1<<1);//reseta PA1
 8000664:	4b04      	ldr	r3, [pc, #16]	; (8000678 <main+0xa0>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	4a03      	ldr	r2, [pc, #12]	; (8000678 <main+0xa0>)
 800066a:	f043 0302 	orr.w	r3, r3, #2
 800066e:	6193      	str	r3, [r2, #24]
  {
 8000670:	e7dd      	b.n	800062e <main+0x56>
 8000672:	bf00      	nop
 8000674:	000f423f 	.word	0x000f423f
 8000678:	58020000 	.word	0x58020000
 800067c:	58021000 	.word	0x58021000
 8000680:	58024400 	.word	0x58024400

08000684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000688:	4b39      	ldr	r3, [pc, #228]	; (8000770 <SystemInit+0xec>)
 800068a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800068e:	4a38      	ldr	r2, [pc, #224]	; (8000770 <SystemInit+0xec>)
 8000690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000698:	4b36      	ldr	r3, [pc, #216]	; (8000774 <SystemInit+0xf0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f003 030f 	and.w	r3, r3, #15
 80006a0:	2b06      	cmp	r3, #6
 80006a2:	d807      	bhi.n	80006b4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006a4:	4b33      	ldr	r3, [pc, #204]	; (8000774 <SystemInit+0xf0>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f023 030f 	bic.w	r3, r3, #15
 80006ac:	4a31      	ldr	r2, [pc, #196]	; (8000774 <SystemInit+0xf0>)
 80006ae:	f043 0307 	orr.w	r3, r3, #7
 80006b2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006b4:	4b30      	ldr	r3, [pc, #192]	; (8000778 <SystemInit+0xf4>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a2f      	ldr	r2, [pc, #188]	; (8000778 <SystemInit+0xf4>)
 80006ba:	f043 0301 	orr.w	r3, r3, #1
 80006be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c0:	4b2d      	ldr	r3, [pc, #180]	; (8000778 <SystemInit+0xf4>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006c6:	4b2c      	ldr	r3, [pc, #176]	; (8000778 <SystemInit+0xf4>)
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	492b      	ldr	r1, [pc, #172]	; (8000778 <SystemInit+0xf4>)
 80006cc:	4b2b      	ldr	r3, [pc, #172]	; (800077c <SystemInit+0xf8>)
 80006ce:	4013      	ands	r3, r2
 80006d0:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006d2:	4b28      	ldr	r3, [pc, #160]	; (8000774 <SystemInit+0xf0>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	f003 0308 	and.w	r3, r3, #8
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d007      	beq.n	80006ee <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006de:	4b25      	ldr	r3, [pc, #148]	; (8000774 <SystemInit+0xf0>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f023 030f 	bic.w	r3, r3, #15
 80006e6:	4a23      	ldr	r2, [pc, #140]	; (8000774 <SystemInit+0xf0>)
 80006e8:	f043 0307 	orr.w	r3, r3, #7
 80006ec:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006ee:	4b22      	ldr	r3, [pc, #136]	; (8000778 <SystemInit+0xf4>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006f4:	4b20      	ldr	r3, [pc, #128]	; (8000778 <SystemInit+0xf4>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006fa:	4b1f      	ldr	r3, [pc, #124]	; (8000778 <SystemInit+0xf4>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000700:	4b1d      	ldr	r3, [pc, #116]	; (8000778 <SystemInit+0xf4>)
 8000702:	4a1f      	ldr	r2, [pc, #124]	; (8000780 <SystemInit+0xfc>)
 8000704:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000706:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <SystemInit+0xf4>)
 8000708:	4a1e      	ldr	r2, [pc, #120]	; (8000784 <SystemInit+0x100>)
 800070a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800070c:	4b1a      	ldr	r3, [pc, #104]	; (8000778 <SystemInit+0xf4>)
 800070e:	4a1e      	ldr	r2, [pc, #120]	; (8000788 <SystemInit+0x104>)
 8000710:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000712:	4b19      	ldr	r3, [pc, #100]	; (8000778 <SystemInit+0xf4>)
 8000714:	2200      	movs	r2, #0
 8000716:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000718:	4b17      	ldr	r3, [pc, #92]	; (8000778 <SystemInit+0xf4>)
 800071a:	4a1b      	ldr	r2, [pc, #108]	; (8000788 <SystemInit+0x104>)
 800071c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800071e:	4b16      	ldr	r3, [pc, #88]	; (8000778 <SystemInit+0xf4>)
 8000720:	2200      	movs	r2, #0
 8000722:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000724:	4b14      	ldr	r3, [pc, #80]	; (8000778 <SystemInit+0xf4>)
 8000726:	4a18      	ldr	r2, [pc, #96]	; (8000788 <SystemInit+0x104>)
 8000728:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800072a:	4b13      	ldr	r3, [pc, #76]	; (8000778 <SystemInit+0xf4>)
 800072c:	2200      	movs	r2, #0
 800072e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000730:	4b11      	ldr	r3, [pc, #68]	; (8000778 <SystemInit+0xf4>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a10      	ldr	r2, [pc, #64]	; (8000778 <SystemInit+0xf4>)
 8000736:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800073a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800073c:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <SystemInit+0xf4>)
 800073e:	2200      	movs	r2, #0
 8000740:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000742:	4b12      	ldr	r3, [pc, #72]	; (800078c <SystemInit+0x108>)
 8000744:	681a      	ldr	r2, [r3, #0]
 8000746:	4b12      	ldr	r3, [pc, #72]	; (8000790 <SystemInit+0x10c>)
 8000748:	4013      	ands	r3, r2
 800074a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800074e:	d202      	bcs.n	8000756 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000750:	4b10      	ldr	r3, [pc, #64]	; (8000794 <SystemInit+0x110>)
 8000752:	2201      	movs	r2, #1
 8000754:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <SystemInit+0x114>)
 8000758:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800075c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800075e:	4b04      	ldr	r3, [pc, #16]	; (8000770 <SystemInit+0xec>)
 8000760:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000764:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8000766:	bf00      	nop
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	e000ed00 	.word	0xe000ed00
 8000774:	52002000 	.word	0x52002000
 8000778:	58024400 	.word	0x58024400
 800077c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000780:	02020200 	.word	0x02020200
 8000784:	01ff0000 	.word	0x01ff0000
 8000788:	01010280 	.word	0x01010280
 800078c:	5c001000 	.word	0x5c001000
 8000790:	ffff0000 	.word	0xffff0000
 8000794:	51008108 	.word	0x51008108
 8000798:	52004000 	.word	0x52004000

0800079c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800079c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007a0:	f7ff ff70 	bl	8000684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a4:	480c      	ldr	r0, [pc, #48]	; (80007d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007a6:	490d      	ldr	r1, [pc, #52]	; (80007dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007a8:	4a0d      	ldr	r2, [pc, #52]	; (80007e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007ac:	e002      	b.n	80007b4 <LoopCopyDataInit>

080007ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b2:	3304      	adds	r3, #4

080007b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b8:	d3f9      	bcc.n	80007ae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ba:	4a0a      	ldr	r2, [pc, #40]	; (80007e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007bc:	4c0a      	ldr	r4, [pc, #40]	; (80007e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c0:	e001      	b.n	80007c6 <LoopFillZerobss>

080007c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c4:	3204      	adds	r2, #4

080007c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c8:	d3fb      	bcc.n	80007c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ca:	f000 f811 	bl	80007f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007ce:	f7ff ff03 	bl	80005d8 <main>
  bx  lr
 80007d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80007d4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80007d8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80007dc:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 80007e0:	08000858 	.word	0x08000858
  ldr r2, =_sbss
 80007e4:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 80007e8:	24000048 	.word	0x24000048

080007ec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007ec:	e7fe      	b.n	80007ec <ADC3_IRQHandler>
	...

080007f0 <__libc_init_array>:
 80007f0:	b570      	push	{r4, r5, r6, lr}
 80007f2:	4d0d      	ldr	r5, [pc, #52]	; (8000828 <__libc_init_array+0x38>)
 80007f4:	4c0d      	ldr	r4, [pc, #52]	; (800082c <__libc_init_array+0x3c>)
 80007f6:	1b64      	subs	r4, r4, r5
 80007f8:	10a4      	asrs	r4, r4, #2
 80007fa:	2600      	movs	r6, #0
 80007fc:	42a6      	cmp	r6, r4
 80007fe:	d109      	bne.n	8000814 <__libc_init_array+0x24>
 8000800:	4d0b      	ldr	r5, [pc, #44]	; (8000830 <__libc_init_array+0x40>)
 8000802:	4c0c      	ldr	r4, [pc, #48]	; (8000834 <__libc_init_array+0x44>)
 8000804:	f000 f818 	bl	8000838 <_init>
 8000808:	1b64      	subs	r4, r4, r5
 800080a:	10a4      	asrs	r4, r4, #2
 800080c:	2600      	movs	r6, #0
 800080e:	42a6      	cmp	r6, r4
 8000810:	d105      	bne.n	800081e <__libc_init_array+0x2e>
 8000812:	bd70      	pop	{r4, r5, r6, pc}
 8000814:	f855 3b04 	ldr.w	r3, [r5], #4
 8000818:	4798      	blx	r3
 800081a:	3601      	adds	r6, #1
 800081c:	e7ee      	b.n	80007fc <__libc_init_array+0xc>
 800081e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000822:	4798      	blx	r3
 8000824:	3601      	adds	r6, #1
 8000826:	e7f2      	b.n	800080e <__libc_init_array+0x1e>
 8000828:	08000850 	.word	0x08000850
 800082c:	08000850 	.word	0x08000850
 8000830:	08000850 	.word	0x08000850
 8000834:	08000854 	.word	0x08000854

08000838 <_init>:
 8000838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800083a:	bf00      	nop
 800083c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800083e:	bc08      	pop	{r3}
 8000840:	469e      	mov	lr, r3
 8000842:	4770      	bx	lr

08000844 <_fini>:
 8000844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000846:	bf00      	nop
 8000848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800084a:	bc08      	pop	{r3}
 800084c:	469e      	mov	lr, r3
 800084e:	4770      	bx	lr
