{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742574986597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742574986597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 13:36:26 2025 " "Processing started: Fri Mar 21 13:36:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742574986597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574986597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_exp5 -c circuito_exp5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_exp5 -c circuito_exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574986597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742574987156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742574987156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1_unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file s1_unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1_unidade_controle " "Found entity 1: S1_unidade_controle" {  } { { "S1_unidade_controle.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regPontos RegPontos S1_fluxo_dados.v(25) " "Verilog HDL Declaration information at S1_fluxo_dados.v(25): object \"regPontos\" differs only in case from object \"RegPontos\" in the same scope" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742574996041 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "S1_fluxo_dados.v(395) " "Verilog HDL warning at S1_fluxo_dados.v(395): extended using \"x\" or \"z\"" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742574996042 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "S1_fluxo_dados.v(399) " "Verilog HDL warning at S1_fluxo_dados.v(399): extended using \"x\" or \"z\"" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742574996042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1_fluxo_dados.v 10 10 " "Found 10 design units, including 10 entities, in source file s1_fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1_fluxo_dados " "Found entity 1: S1_fluxo_dados" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "2 registrador_7 " "Found entity 2: registrador_7" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "3 registrador_7_init " "Found entity 3: registrador_7_init" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "4 sync_rom_16x4_1 " "Found entity 4: sync_rom_16x4_1" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "5 sync_rom_16x4_2 " "Found entity 5: sync_rom_16x4_2" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "6 sync_ram_16x4 " "Found entity 6: sync_ram_16x4" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "7 comparador_85 " "Found entity 7: comparador_85" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "8 comparador_85_7 " "Found entity 8: comparador_85_7" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "9 contador_163 " "Found entity 9: contador_163" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""} { "Info" "ISGN_ENTITY_NAME" "10 edge_detector " "Found entity 10: edge_detector" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_7 " "Found entity 1: mux2x1_7" {  } { { "mux2x1_7.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/mux2x1_7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/mux2x1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file estado7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 estado7seg " "Found entity 1: estado7seg" {  } { { "estado7seg.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/estado7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_pontos.v 1 1 " "Found 1 design units, including 1 entities, in source file display_pontos.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_pontos " "Found entity 1: display_pontos" {  } { { "display_pontos.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/display_pontos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor7seg " "Found entity 1: conversor7seg" {  } { { "conversor7seg.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/conversor7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/contador_m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_s1.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_S1 " "Found entity 1: circuito_S1" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_connector.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_connector.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_connection " "Found entity 1: arduino_connection" {  } { { "arduino_connector.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/arduino_connector.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742574996063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574996063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_enderecoIgualMemoria circuito_S1.v(65) " "Verilog HDL Implicit Net warning at circuito_S1.v(65): created implicit net for \"s_enderecoIgualMemoria\"" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_S1 " "Elaborating entity \"circuito_S1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742574996125 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "db_memoria circuito_S1.v(18) " "Output port \"db_memoria\" at circuito_S1.v(18) has no driver" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742574996126 "|circuito_S1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "db_jogadafeita circuito_S1.v(20) " "Output port \"db_jogadafeita\" at circuito_S1.v(20) has no driver" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742574996127 "|circuito_S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1_fluxo_dados S1_fluxo_dados:FD " "Elaborating entity \"S1_fluxo_dados\" for hierarchy \"S1_fluxo_dados:FD\"" {  } { { "circuito_S1.v" "FD" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 S1_fluxo_dados.v(246) " "Verilog HDL assignment warning at S1_fluxo_dados.v(246): truncated value with size 8 to match size of target (7)" {  } { { "S1_fluxo_dados.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742574996129 "|circuito_S1|S1_fluxo_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 S1_fluxo_dados:FD\|contador_163:ContLmt " "Elaborating entity \"contador_163\" for hierarchy \"S1_fluxo_dados:FD\|contador_163:ContLmt\"" {  } { { "S1_fluxo_dados.v" "ContLmt" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 S1_fluxo_dados:FD\|comparador_85:CompFim " "Elaborating entity \"comparador_85\" for hierarchy \"S1_fluxo_dados:FD\|comparador_85:CompFim\"" {  } { { "S1_fluxo_dados.v" "CompFim" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_7 S1_fluxo_dados:FD\|registrador_7:RegBotoes " "Elaborating entity \"registrador_7\" for hierarchy \"S1_fluxo_dados:FD\|registrador_7:RegBotoes\"" {  } { { "S1_fluxo_dados.v" "RegBotoes" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4_1 S1_fluxo_dados:FD\|sync_rom_16x4_1:memoria1 " "Elaborating entity \"sync_rom_16x4_1\" for hierarchy \"S1_fluxo_dados:FD\|sync_rom_16x4_1:memoria1\"" {  } { { "S1_fluxo_dados.v" "memoria1" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4_2 S1_fluxo_dados:FD\|sync_rom_16x4_2:memoria2 " "Elaborating entity \"sync_rom_16x4_2\" for hierarchy \"S1_fluxo_dados:FD\|sync_rom_16x4_2:memoria2\"" {  } { { "S1_fluxo_dados.v" "memoria2" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_7 S1_fluxo_dados:FD\|mux2x1_7:MUX_MEM " "Elaborating entity \"mux2x1_7\" for hierarchy \"S1_fluxo_dados:FD\|mux2x1_7:MUX_MEM\"" {  } { { "S1_fluxo_dados.v" "MUX_MEM" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85_7 S1_fluxo_dados:FD\|comparador_85_7:CompJog " "Elaborating entity \"comparador_85_7\" for hierarchy \"S1_fluxo_dados:FD\|comparador_85_7:CompJog\"" {  } { { "S1_fluxo_dados.v" "CompJog" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector S1_fluxo_dados:FD\|edge_detector:detector_borda " "Elaborating entity \"edge_detector\" for hierarchy \"S1_fluxo_dados:FD\|edge_detector:detector_borda\"" {  } { { "S1_fluxo_dados.v" "detector_borda" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m S1_fluxo_dados:FD\|contador_m:contador_5000 " "Elaborating entity \"contador_m\" for hierarchy \"S1_fluxo_dados:FD\|contador_m:contador_5000\"" {  } { { "S1_fluxo_dados.v" "contador_5000" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m S1_fluxo_dados:FD\|contador_m:contador_500 " "Elaborating entity \"contador_m\" for hierarchy \"S1_fluxo_dados:FD\|contador_m:contador_500\"" {  } { { "S1_fluxo_dados.v" "contador_500" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ram_16x4 S1_fluxo_dados:FD\|sync_ram_16x4:MemErro " "Elaborating entity \"sync_ram_16x4\" for hierarchy \"S1_fluxo_dados:FD\|sync_ram_16x4:MemErro\"" {  } { { "S1_fluxo_dados.v" "MemErro" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_7_init S1_fluxo_dados:FD\|registrador_7_init:RegPontos " "Elaborating entity \"registrador_7_init\" for hierarchy \"S1_fluxo_dados:FD\|registrador_7_init:RegPontos\"" {  } { { "S1_fluxo_dados.v" "RegPontos" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_connection S1_fluxo_dados:FD\|arduino_connection:Arduino_Play " "Elaborating entity \"arduino_connection\" for hierarchy \"S1_fluxo_dados:FD\|arduino_connection:Arduino_Play\"" {  } { { "S1_fluxo_dados.v" "Arduino_Play" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/S1_fluxo_dados.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1_unidade_controle S1_unidade_controle:UC " "Elaborating entity \"S1_unidade_controle\" for hierarchy \"S1_unidade_controle:UC\"" {  } { { "circuito_S1.v" "UC" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX0 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX0\"" {  } { { "circuito_S1.v" "HEX0" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estado7seg estado7seg:HEX5 " "Elaborating entity \"estado7seg\" for hierarchy \"estado7seg:HEX5\"" {  } { { "circuito_S1.v" "HEX5" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor7seg conversor7seg:convPontos " "Elaborating entity \"conversor7seg\" for hierarchy \"conversor7seg:convPontos\"" {  } { { "circuito_S1.v" "convPontos" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m conversor7seg:convPontos\|contador_m:contador_ordem " "Elaborating entity \"contador_m\" for hierarchy \"conversor7seg:convPontos\|contador_m:contador_ordem\"" {  } { { "conversor7seg.v" "contador_ordem" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/conversor7seg.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd conversor7seg:convPontos\|bin2bcd:conversor " "Elaborating entity \"bin2bcd\" for hierarchy \"conversor7seg:convPontos\|bin2bcd:conversor\"" {  } { { "conversor7seg.v" "conversor" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/conversor7seg.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574996152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(8) " "Verilog HDL assignment warning at bin2bcd.v(8): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/bin2bcd.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742574996153 "|circuito_S1|conversor7seg:convPontos|bin2bcd:conversor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(9) " "Verilog HDL assignment warning at bin2bcd.v(9): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/bin2bcd.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742574996153 "|circuito_S1|conversor7seg:convPontos|bin2bcd:conversor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(10) " "Verilog HDL assignment warning at bin2bcd.v(10): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/bin2bcd.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742574996153 "|circuito_S1|conversor7seg:convPontos|bin2bcd:conversor"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742574996676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[0\] GND " "Pin \"db_memoria\[0\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[1\] GND " "Pin \"db_memoria\[1\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[2\] GND " "Pin \"db_memoria\[2\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[3\] GND " "Pin \"db_memoria\[3\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[4\] GND " "Pin \"db_memoria\[4\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[5\] GND " "Pin \"db_memoria\[5\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_memoria\[6\] GND " "Pin \"db_memoria\[6\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_memoria[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[0\] GND " "Pin \"db_jogadafeita\[0\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[1\] GND " "Pin \"db_jogadafeita\[1\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[2\] GND " "Pin \"db_jogadafeita\[2\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[3\] GND " "Pin \"db_jogadafeita\[3\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[4\] GND " "Pin \"db_jogadafeita\[4\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[5\] GND " "Pin \"db_jogadafeita\[5\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_jogadafeita\[6\] GND " "Pin \"db_jogadafeita\[6\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|db_jogadafeita[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] VCC " "Pin \"display\[0\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] VCC " "Pin \"display\[1\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] VCC " "Pin \"display\[2\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] VCC " "Pin \"display\[4\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] VCC " "Pin \"display\[5\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] VCC " "Pin \"display\[6\]\" is stuck at VCC" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[7\] GND " "Pin \"display\[7\]\" is stuck at GND" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742574996754 "|circuito_S1|display[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742574996754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742574996832 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742574997057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/output_files/circuito_exp5.map.smsg " "Generated suppressed messages file C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/output_files/circuito_exp5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574997098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742574997329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742574997329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memoria " "No output dependent on input pin \"memoria\"" {  } { { "circuito_S1.v" "" { Text "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/circuito_S1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742574997414 "|circuito_S1|memoria"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742574997414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742574997416 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742574997416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742574997416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742574997416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742574997454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 13:36:37 2025 " "Processing ended: Fri Mar 21 13:36:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742574997454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742574997454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742574997454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742574997454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742574998800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742574998800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 13:36:38 2025 " "Processing started: Fri Mar 21 13:36:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742574998800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742574998800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off circuito_exp5 -c circuito_exp5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off circuito_exp5 -c circuito_exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742574998800 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742574998923 ""}
{ "Info" "0" "" "Project  = circuito_exp5" {  } {  } 0 0 "Project  = circuito_exp5" 0 0 "Fitter" 0 0 1742574998924 ""}
{ "Info" "0" "" "Revision = circuito_exp5" {  } {  } 0 0 "Revision = circuito_exp5" 0 0 "Fitter" 0 0 1742574998924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742574999087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742574999088 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "circuito_exp5 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"circuito_exp5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742574999097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742574999143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742574999143 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742574999466 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742574999489 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742574999641 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 78 " "No exact pin location assignment(s) for 22 pins of 78 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1742574999833 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1742575004406 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 75 global CLKCTRL_G13 " "clock~inputCLKENA0 with 75 fanout uses global clock CLKCTRL_G13" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1742575004619 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1742575004619 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1742575004619 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clock~inputCLKENA0 CLKCTRL_G13 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clock~inputCLKENA0, placed at CLKCTRL_G13" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clock PIN_B16 " "Refclk input I/O pad clock is placed onto PIN_B16" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1742575004619 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1742575004619 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1742575004619 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742575004620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742575004624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742575004624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742575004626 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742575004626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742575004627 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742575004627 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "circuito_exp5.sdc " "Synopsys Design Constraints File file not found: 'circuito_exp5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742575005424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742575005424 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742575005428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742575005428 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742575005428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742575005445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742575005445 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742575005445 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_hund\[0\] " "Node \"disp_hund\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_hund\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_hund\[1\] " "Node \"disp_hund\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_hund\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_hund\[2\] " "Node \"disp_hund\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_hund\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_hund\[3\] " "Node \"disp_hund\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_hund\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_hund\[4\] " "Node \"disp_hund\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_hund\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_hund\[5\] " "Node \"disp_hund\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_hund\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_hund\[6\] " "Node \"disp_hund\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_hund\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_ones\[0\] " "Node \"disp_ones\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_ones\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_ones\[1\] " "Node \"disp_ones\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_ones\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_ones\[2\] " "Node \"disp_ones\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_ones\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_ones\[3\] " "Node \"disp_ones\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_ones\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_ones\[4\] " "Node \"disp_ones\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_ones\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_ones\[5\] " "Node \"disp_ones\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_ones\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_ones\[6\] " "Node \"disp_ones\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_ones\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_tens\[0\] " "Node \"disp_tens\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_tens\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_tens\[1\] " "Node \"disp_tens\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_tens\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_tens\[2\] " "Node \"disp_tens\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_tens\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_tens\[3\] " "Node \"disp_tens\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_tens\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_tens\[4\] " "Node \"disp_tens\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_tens\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_tens\[5\] " "Node \"disp_tens\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_tens\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_tens\[6\] " "Node \"disp_tens\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_tens\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742575005527 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1742575005527 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742575005529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742575007965 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1742575008305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742575009105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742575009717 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742575010772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742575010772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742575012225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742575014962 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742575014962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742575016178 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742575016178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742575016180 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742575018463 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742575018480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742575019053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742575019054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742575019622 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742575022919 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1742575023145 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/output_files/circuito_exp5.fit.smsg " "Generated suppressed messages file C:/Users/LABPROC-PCS/Desktop/LabSposo/Projeto-Lab-dig/quartus/circuito_PROJETO_ALPHA_1.0_restored/S1BB7/circuito_S1_restored/circuito_exp6/output_files/circuito_exp5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742575023225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6262 " "Peak virtual memory: 6262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742575023809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 13:37:03 2025 " "Processing ended: Fri Mar 21 13:37:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742575023809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742575023809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742575023809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742575023809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742575024996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742575024997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 13:37:04 2025 " "Processing started: Fri Mar 21 13:37:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742575024997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742575024997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off circuito_exp5 -c circuito_exp5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off circuito_exp5 -c circuito_exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742575024997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742575025951 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742575030062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742575030296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 13:37:10 2025 " "Processing ended: Fri Mar 21 13:37:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742575030296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742575030296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742575030296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742575030296 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742575030938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742575031611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742575031611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 13:37:11 2025 " "Processing started: Fri Mar 21 13:37:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742575031611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742575031611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta circuito_exp5 -c circuito_exp5 " "Command: quartus_sta circuito_exp5 -c circuito_exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742575031611 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742575031737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742575032548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742575032548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575032593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575032593 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "circuito_exp5.sdc " "Synopsys Design Constraints File file not found: 'circuito_exp5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1742575033029 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575033030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742575033031 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742575033031 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1742575033034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742575033034 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742575033035 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742575033046 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742575033066 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742575033066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.130 " "Worst-case setup slack is -2.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.130            -142.617 clock  " "   -2.130            -142.617 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575033074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.317 " "Worst-case hold slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 clock  " "    0.317               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575033079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.226 " "Worst-case recovery slack is -0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -1.958 clock  " "   -0.226              -1.958 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575033088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.688 " "Worst-case removal slack is 0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 clock  " "    0.688               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575033092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -83.301 clock  " "   -0.538             -83.301 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575033102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575033102 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742575033139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742575033190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742575034355 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742575034436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742575034443 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742575034443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.193 " "Worst-case setup slack is -2.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.193            -141.815 clock  " "   -2.193            -141.815 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575034452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575034457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.172 " "Worst-case recovery slack is -0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -1.479 clock  " "   -0.172              -1.479 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575034467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.657 " "Worst-case removal slack is 0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 clock  " "    0.657               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575034470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -80.177 clock  " "   -0.538             -80.177 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575034480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575034480 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742575034491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742575034665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742575035690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742575035770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742575035771 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742575035771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.520 " "Worst-case setup slack is -0.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520             -25.074 clock  " "   -0.520             -25.074 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575035774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock  " "    0.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575035785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.452 " "Worst-case recovery slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clock  " "    0.452               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575035789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.308 " "Worst-case removal slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clock  " "    0.308               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575035798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.316 " "Worst-case minimum pulse width slack is -0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316             -30.715 clock  " "   -0.316             -30.715 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575035802 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742575035814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742575035992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742575035993 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742575035993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.414 " "Worst-case setup slack is -0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414             -16.516 clock  " "   -0.414             -16.516 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575035996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575035996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clock  " "    0.157               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575036006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.493 " "Worst-case recovery slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 clock  " "    0.493               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575036010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.278 " "Worst-case removal slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 clock  " "    0.278               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575036019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.304 " "Worst-case minimum pulse width slack is -0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304             -29.606 clock  " "   -0.304             -29.606 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742575036023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742575036023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742575038180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742575038181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5074 " "Peak virtual memory: 5074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742575038275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 13:37:18 2025 " "Processing ended: Fri Mar 21 13:37:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742575038275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742575038275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742575038275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742575038275 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742575039038 ""}
