// Seed: 2341607894
module module_0;
  bit id_1;
  module_0 id_2;
  ;
  always_latch if (1) id_1 <= id_2;
  wire  id_3 [{  -1  { "" }  } : -1];
  logic id_4;
  ;
  assign id_2 = id_1;
  genvar id_5;
  assign id_5 = id_3;
  parameter id_6 = -1;
  logic id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1,
    input  wor  id_2,
    input  tri1 id_3,
    input  tri  id_4
);
  module_0 modCall_1 ();
  localparam id_6 = 1;
endmodule
module module_2 #(
    parameter id_3 = 32'd12
) (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  wand  _id_3
);
  logic id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire [id_3 : 1] id_6;
endmodule
