# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../example_codes_course.srcs/sources_1/new/hello_world_1.vhd" \

# Do not sort compile order
nosort
