0.7
2020.2
May 22 2024
19:03:11
C:/Users/alexk/Documents/eecs598/hdl_design/hdl_design.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/alexk/Documents/eecs598/hdl_design/hdl_design.srcs/sim_1/new/simple_adder_tb.sv,1727043006,systemVerilog,,,,simple_adder_tb,,uvm,,,,,,
C:/Users/alexk/Documents/eecs598/hdl_design/hdl_design.srcs/sources_1/new/simple_adder.sv,1727043006,systemVerilog,,C:/Users/alexk/Documents/eecs598/hdl_design/hdl_design.srcs/sim_1/new/simple_adder_tb.sv,,simple_adder,,uvm,,,,,,
