Analysis & Synthesis report for Benchmark
Wed Apr 30 18:33:16 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Apr 30 18:33:16 2014         ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; Benchmark                                 ;
; Top-level Entity Name              ; p18240_top                                ;
; Family                             ; Cyclone IV GX                             ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                 ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                 ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                 ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; p18240_top         ; Benchmark          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Apr 30 18:33:14 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Benchmark -c Benchmark
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: reg_file
Info (12021): Found 1 design units, including 1 entities, in source file p18240.sv
    Info (12023): Found entity 1: p18240_top
Info (12021): Found 13 design units, including 13 entities, in source file library.sv
    Info (12023): Found entity 1: memory256x16
    Info (12023): Found entity 2: memory
    Info (12023): Found entity 3: memory256x16_program
    Info (12023): Found entity 4: memory_16bit
    Info (12023): Found entity 5: tridrive
    Info (12023): Found entity 6: mux4to1
    Info (12023): Found entity 7: mux8to1
    Info (12023): Found entity 8: mux32to1
    Info (12023): Found entity 9: demux
    Info (12023): Found entity 10: register
    Info (12023): Found entity 11: HEXtoSevenSegment
    Info (12023): Found entity 12: SevenSegmentDigit
    Info (12023): Found entity 13: SevenSegmentControl
Warning (10229): Verilog HDL Expression warning at datapath.sv(103): truncated literal to match 4 bits
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file controlpath.sv
    Info (12023): Found entity 1: controlpath
Info (12021): Found 0 design units, including 0 entities, in source file constants.sv
Info (12127): Elaborating entity "p18240_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at p18240.sv(55): object "r7" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at p18240.sv(55): object "r6" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at p18240.sv(55): object "r5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at p18240.sv(55): object "r4" assigned a value but never read
Warning (10034): Output port "LEDG" at p18240.sv(44) has no driver
Warning (10034): Output port "LEDR[15..0]" at p18240.sv(45) has no driver
Info (12128): Elaborating entity "controlpath" for hierarchy "controlpath:cp"
Warning (10230): Verilog HDL assignment warning at controlpath.sv(333): truncated value with size 15 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at controlpath.sv(452): truncated value with size 15 to match size of target (14)
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp"
Info (12128): Elaborating entity "reg_file" for hierarchy "datapath:dp|reg_file:rfile"
Warning (10230): Verilog HDL assignment warning at regfile.sv(133): truncated value with size 32 to match size of target (5)
Warning (10240): Verilog HDL Always Construct warning at regfile.sv(136): inferring latch(es) for variable "outView", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at regfile.sv(136): inferring latch(es) for variable "w_flag", which holds its previous value in one or more paths through the always construct
Error (10166): SystemVerilog RTL Coding error at regfile.sv(136): always_comb construct does not infer purely combinational logic. File: /afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/regfile.sv Line: 136
Info (10041): Inferred latch for "w_flag" at regfile.sv(140)
Info (10041): Inferred latch for "outView[0]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[1]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[2]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[3]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[4]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[5]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[6]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[7]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[8]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[9]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[10]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[11]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[12]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[13]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[14]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[15]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[16]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[17]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[18]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[19]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[20]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[21]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[22]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[23]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[24]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[25]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[26]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[27]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[28]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[29]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[30]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[31]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[32]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[33]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[34]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[35]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[36]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[37]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[38]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[39]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[40]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[41]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[42]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[43]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[44]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[45]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[46]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[47]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[48]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[49]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[50]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[51]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[52]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[53]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[54]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[55]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[56]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[57]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[58]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[59]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[60]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[61]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[62]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[63]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[64]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[65]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[66]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[67]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[68]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[69]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[70]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[71]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[72]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[73]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[74]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[75]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[76]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[77]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[78]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[79]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[80]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[81]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[82]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[83]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[84]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[85]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[86]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[87]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[88]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[89]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[90]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[91]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[92]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[93]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[94]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[95]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[96]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[97]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[98]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[99]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[100]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[101]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[102]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[103]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[104]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[105]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[106]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[107]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[108]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[109]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[110]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[111]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[112]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[113]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[114]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[115]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[116]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[117]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[118]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[119]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[120]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[121]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[122]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[123]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[124]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[125]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[126]" at regfile.sv(140)
Info (10041): Inferred latch for "outView[127]" at regfile.sv(140)
Error (12152): Can't elaborate user hierarchy "datapath:dp|reg_file:rfile" File: /afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/datapath.sv Line: 69
Info (144001): Generated suppressed messages file /afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/output_files/Benchmark.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings
    Error: Peak virtual memory: 350 megabytes
    Error: Processing ended: Wed Apr 30 18:33:16 2014
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /afs/ece.cmu.edu/usr/pdubey/Private/S14/lab4/lab4r/output_files/Benchmark.map.smsg.


