Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\ps2_mouse_interface.v" into library work
Parsing module <ps2_mouse_interface>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\udDecenasCentenas.v" into library work
Parsing module <udDecenasCentenas>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\uart_rs.v" into library work
Parsing module <uart_rs>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\selectorControles.v" into library work
Parsing module <selectorControles>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Pintar.v" into library work
Parsing module <Pintar>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Mouse_Test.v" into library work
Parsing module <Mouse_Test>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\MaquinaMaster.v" into library work
Parsing module <MaquinaMaster>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\MaquinaJugador.v" into library work
Parsing module <MaquinaJugador>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\MaquinaCarros.v" into library work
Parsing module <MaquinaCarros>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\LFSR.v" into library work
Parsing module <LFSR>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Jugador.v" into library work
Parsing module <Jugador>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\DivisorFrecuencias.v" into library work
Parsing module <DivisorFrecuencias>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Display.v" into library work
Parsing module <Display>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\CuentaPuntos.v" into library work
Parsing module <CuentaPuntos>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Choque.v" into library work
Parsing module <Choque>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\CarroY.v" into library work
Parsing module <CarroY>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\CarroX.v" into library work
Parsing module <CarroX>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Carro2.v" into library work
Parsing module <Carro2>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\BaudGen.v" into library work
Parsing module <BaudGen>.
Analyzing Verilog file "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <selectorControles>.

Elaborating module <MaquinaJugador>.

Elaborating module <Mouse_Test>.

Elaborating module <ps2_mouse_interface>.

Elaborating module <DivisorFrecuencias>.

Elaborating module <MaquinaMaster>.

Elaborating module <LFSR>.

Elaborating module <MaquinaCarros>.

Elaborating module <CarroX>.

Elaborating module <Carro2>.

Elaborating module <CarroY>.

Elaborating module <vga_sync>.

Elaborating module <Pintar>.

Elaborating module <Jugador>.

Elaborating module <Choque>.

Elaborating module <CuentaPuntos>.

Elaborating module <udDecenasCentenas>.

Elaborating module <Display>.

Elaborating module <uart_rs>.

Elaborating module <BaudGen>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Top.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <selectorControles>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\selectorControles.v".
WARNING:Xst:647 - Input <mouse<3:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <selectorControles> synthesized.

Synthesizing Unit <MaquinaJugador>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\MaquinaJugador.v".
        s0 = 2'b00
        s1 = 2'b01
        s2 = 2'b10
        s3 = 2'b11
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MaquinaJugador> synthesized.

Synthesizing Unit <Mouse_Test>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Mouse_Test.v".
    Summary:
	no macro.
Unit <Mouse_Test> synthesized.

Synthesizing Unit <ps2_mouse_interface>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\ps2_mouse_interface.v".
        WATCHDOG_TIMER_VALUE_PP = 20000
        WATCHDOG_TIMER_BITS_PP = 15
        DEBOUNCE_TIMER_VALUE_PP = 186
        DEBOUNCE_TIMER_BITS_PP = 8
        m1_clk_h = 0
        m1_falling_edge = 1
        m1_falling_wait = 3
        m1_clk_l = 2
        m1_rising_edge = 6
        m1_rising_wait = 4
        m2_reset = 14
        m2_wait = 0
        m2_gather = 1
        m2_verify = 3
        m2_use = 2
        m2_hold_clk_l = 6
        m2_data_low_1 = 4
        m2_data_high_1 = 5
        m2_data_low_2 = 7
        m2_data_high_2 = 8
        m2_data_low_3 = 9
        m2_data_high_3 = 11
        m2_error_no_ack = 15
        m2_await_response = 10
        m3_data_ready = 1'b1
        m3_data_ready_ack = 0
    Found 4-bit register for signal <m2_state>.
    Found 6-bit register for signal <bit_count>.
    Found 33-bit register for signal <q>.
    Found 15-bit register for signal <watchdog_timer_count>.
    Found 8-bit register for signal <debounce_timer_count>.
    Found 1-bit register for signal <left_button>.
    Found 1-bit register for signal <right_button>.
    Found 9-bit register for signal <x_increment>.
    Found 3-bit register for signal <m1_state>.
    Found finite state machine <FSM_2> for signal <m2_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 41                                             |
    | Inputs             | 21                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 1110                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <bit_count[5]_GND_5_o_add_40_OUT> created at line 485.
    Found 15-bit adder for signal <watchdog_timer_count[14]_GND_5_o_add_50_OUT> created at line 502.
    Found 8-bit adder for signal <debounce_timer_count[7]_GND_5_o_add_56_OUT> created at line 511.
    Found 1-bit tristate buffer for signal <ps2_clk> created at line 231
    Found 1-bit tristate buffer for signal <ps2_data> created at line 232
    Found 6-bit comparator greater for signal <bit_count[5]_PWR_5_o_LessThan_17_o> created at line 340
    Found 1-bit comparator equal for signal <q[9]_q[8]_equal_68_o> created at line 524
    Found 1-bit comparator equal for signal <q[20]_q[19]_equal_70_o> created at line 525
    Found 1-bit comparator equal for signal <q[31]_q[30]_equal_72_o> created at line 526
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <ps2_mouse_interface> synthesized.

Synthesizing Unit <DivisorFrecuencias>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\DivisorFrecuencias.v".
    Found 2-bit register for signal <contador100Mhz>.
    Found 1-bit register for signal <clk_1sTemp>.
    Found 19-bit register for signal <contador>.
    Found 19-bit adder for signal <contador[18]_GND_8_o_add_1_OUT> created at line 34.
    Found 2-bit adder for signal <contador100Mhz[1]_GND_8_o_add_2_OUT> created at line 35.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <DivisorFrecuencias> synthesized.

Synthesizing Unit <MaquinaMaster>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\MaquinaMaster.v".
        a = 3'b000
        b = 3'b001
        c = 3'b010
        d = 3'b011
        e = 3'b100
    Found 3-bit register for signal <estado>.
    Found finite state machine <FSM_3> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | iClk (rising_edge)                             |
    | Reset              | iReset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MaquinaMaster> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\LFSR.v".
    Found 9-bit register for signal <data>.
    Found 9-bit adder for signal <GND_10_o_data[8]_add_1_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <LFSR> synthesized.

Synthesizing Unit <MaquinaCarros>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\MaquinaCarros.v".
        a = 3'b000
        b = 3'b001
        c = 3'b010
        d = 3'b011
        e = 3'b100
    Found 3-bit register for signal <estado>.
    Found finite state machine <FSM_4> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | iClk (rising_edge)                             |
    | Reset              | iReset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MaquinaCarros> synthesized.

Synthesizing Unit <CarroX>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\CarroX.v".
    Register <oEnableCero> equivalent to <oEnableCuenta> has been removed
    Found 1-bit register for signal <oEnableCuenta>.
    Found 10-bit register for signal <RegistroX>.
    Found 9-bit register for signal <RegistroY>.
    Found 9-bit adder for signal <_n0031> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <CarroX> synthesized.

Synthesizing Unit <Carro2>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Carro2.v".
    Found 9-bit register for signal <RegistroY>.
    Found 10-bit register for signal <RegistroX>.
    Found 9-bit adder for signal <RegistroY[8]_GND_13_o_add_3_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Carro2> synthesized.

Synthesizing Unit <CarroY>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\CarroY.v".
    Found 10-bit register for signal <RegistroX>.
    Found 9-bit register for signal <RegistroY>.
    Found 9-bit comparator greater for signal <iPosicionX[8]_PWR_12_o_LessThan_2_o> created at line 38
    Found 9-bit comparator greater for signal <iPosicionX[8]_GND_14_o_LessThan_6_o> created at line 48
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <CarroY> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\vga_sync.v".
    Found 10-bit register for signal <pixelY>.
    Found 1-bit register for signal <sincH>.
    Found 1-bit register for signal <sincV>.
    Found 1-bit register for signal <videoH>.
    Found 1-bit register for signal <videoV>.
    Found 1-bit register for signal <video>.
    Found 11-bit register for signal <pixelX>.
    Found 11-bit adder for signal <pixelX[10]_GND_15_o_add_2_OUT> created at line 70.
    Found 10-bit adder for signal <pixelY[9]_GND_15_o_add_9_OUT> created at line 80.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <Pintar>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Pintar.v".
    Found 3-bit register for signal <rColorRGB>.
    Found 10-bit subtractor for signal <GND_16_o_GND_16_o_sub_28_OUT> created at line 70.
    Found 10-bit adder for signal <n0084> created at line 61.
    Found 11-bit adder for signal <n0086> created at line 61.
    Found 10-bit adder for signal <n0088> created at line 65.
    Found 11-bit adder for signal <n0090> created at line 65.
    Found 11-bit adder for signal <n0095> created at line 70.
    Found 10-bit adder for signal <n0109[9:0]> created at line 79.
    Found 10-bit comparator greater for signal <GND_16_o_pixelY[9]_LessThan_2_o> created at line 51
    Found 10-bit comparator greater for signal <pixelY[9]_GND_16_o_LessThan_3_o> created at line 51
    Found 11-bit comparator greater for signal <GND_16_o_pixelX[10]_LessThan_4_o> created at line 51
    Found 11-bit comparator greater for signal <pixelX[10]_GND_16_o_LessThan_5_o> created at line 51
    Found 11-bit comparator greater for signal <GND_16_o_pixelX[10]_LessThan_9_o> created at line 55
    Found 11-bit comparator greater for signal <pixelX[10]_GND_16_o_LessThan_10_o> created at line 55
    Found 10-bit comparator greater for signal <GND_16_o_pixelY[9]_LessThan_12_o> created at line 61
    Found 10-bit comparator greater for signal <pixelY[9]_BUS_0001_LessThan_14_o> created at line 61
    Found 11-bit comparator greater for signal <GND_16_o_pixelX[10]_LessThan_15_o> created at line 61
    Found 11-bit comparator greater for signal <pixelX[10]_BUS_0002_LessThan_17_o> created at line 61
    Found 10-bit comparator greater for signal <GND_16_o_pixelY[9]_LessThan_19_o> created at line 65
    Found 10-bit comparator greater for signal <pixelY[9]_BUS_0003_LessThan_21_o> created at line 65
    Found 11-bit comparator greater for signal <GND_16_o_pixelX[10]_LessThan_22_o> created at line 65
    Found 11-bit comparator greater for signal <pixelX[10]_BUS_0004_LessThan_24_o> created at line 65
    Found 9-bit comparator greater for signal <PWR_14_o_iPosicionY1[8]_LessThan_26_o> created at line 69
    Found 32-bit comparator greater for signal <GND_16_o_GND_16_o_LessThan_29_o> created at line 70
    Found 11-bit comparator greater for signal <GND_16_o_pixelX[10]_LessThan_30_o> created at line 70
    Found 11-bit comparator greater for signal <pixelX[10]_BUS_0005_LessThan_32_o> created at line 70
    Found 10-bit comparator greater for signal <GND_16_o_pixelY[9]_LessThan_36_o> created at line 79
    Found 10-bit comparator greater for signal <pixelY[9]_GND_16_o_LessThan_37_o> created at line 79
    Found 11-bit comparator greater for signal <GND_16_o_pixelX[10]_LessThan_38_o> created at line 79
    Found 11-bit comparator greater for signal <pixelX[10]_GND_16_o_LessThan_40_o> created at line 79
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred  22 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Pintar> synthesized.

Synthesizing Unit <Jugador>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Jugador.v".
    Found 9-bit register for signal <rPosicionX>.
    Found 9-bit subtractor for signal <rPosicionX[8]_GND_17_o_sub_1_OUT> created at line 47.
    Found 9-bit adder for signal <rPosicionX[8]_GND_17_o_add_1_OUT> created at line 50.
    Found 9-bit comparator lessequal for signal <n0004> created at line 55
    Found 9-bit comparator lessequal for signal <n0006> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Jugador> synthesized.

Synthesizing Unit <Choque>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Choque.v".
    Found 10-bit comparator greater for signal <GND_19_o_iPosicionXT[9]_LessThan_1_o> created at line 32
    Found 9-bit comparator greater for signal <PWR_18_o_iPosicionXC[8]_LessThan_4_o> created at line 34
    Found 9-bit comparator greater for signal <iPosicionXC[8]_PWR_18_o_LessThan_5_o> created at line 34
    Found 9-bit comparator greater for signal <PWR_18_o_iPosicionYT[8]_LessThan_6_o> created at line 39
    Found 9-bit comparator greater for signal <iPosicionYT[8]_PWR_18_o_LessThan_7_o> created at line 39
    Found 9-bit comparator lessequal for signal <n0008> created at line 39
    Found 9-bit comparator greater for signal <iPosicionXC[8]_PWR_18_o_LessThan_9_o> created at line 39
    Summary:
	inferred   7 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Choque> synthesized.

Synthesizing Unit <CuentaPuntos>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\CuentaPuntos.v".
    Found 9-bit register for signal <RegContador>.
    Found 9-bit adder for signal <RegContador[8]_GND_20_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <CuentaPuntos> synthesized.

Synthesizing Unit <udDecenasCentenas>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\udDecenasCentenas.v".
    Found 11-bit register for signal <display>.
    Found 4-bit adder for signal <n0084> created at line 45.
    Found 4-bit adder for signal <binario[8]_GND_21_o_add_4_OUT> created at line 45.
    Found 4-bit adder for signal <binario[7]_GND_21_o_add_6_OUT> created at line 45.
    Found 4-bit adder for signal <binario[6]_GND_21_o_add_8_OUT> created at line 45.
    Found 4-bit adder for signal <n0092> created at line 49.
    Found 4-bit adder for signal <binario[5]_GND_21_o_add_12_OUT> created at line 45.
    Found 4-bit adder for signal <GND_21_o_GND_21_o_add_14_OUT> created at line 49.
    Found 4-bit adder for signal <binario[4]_GND_21_o_add_16_OUT> created at line 45.
    Found 4-bit adder for signal <binario[8]_GND_21_o_add_18_OUT> created at line 49.
    Found 3-bit comparator greater for signal <PWR_20_o_binario[8]_LessThan_2_o> created at line 44
    Found 4-bit comparator greater for signal <GND_21_o_binario[8]_LessThan_4_o> created at line 44
    Found 4-bit comparator greater for signal <GND_21_o_binario[7]_LessThan_6_o> created at line 44
    Found 4-bit comparator greater for signal <GND_21_o_binario[6]_LessThan_8_o> created at line 44
    Found 3-bit comparator greater for signal <PWR_20_o_GND_21_o_LessThan_10_o> created at line 48
    Found 4-bit comparator greater for signal <GND_21_o_binario[5]_LessThan_12_o> created at line 44
    Found 4-bit comparator greater for signal <GND_21_o_GND_21_o_LessThan_14_o> created at line 48
    Found 4-bit comparator greater for signal <GND_21_o_binario[4]_LessThan_16_o> created at line 44
    Found 4-bit comparator greater for signal <GND_21_o_binario[8]_LessThan_18_o> created at line 48
    WARNING:Xst:2404 -  FFs/Latches <display<11:11>> (without init value) have a constant value of 0 in block <udDecenasCentenas>.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <udDecenasCentenas> synthesized.

Synthesizing Unit <Display>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\Display.v".
    Found 2-bit register for signal <posicion>.
    Found 4-bit register for signal <selector>.
    Found 4-bit register for signal <an>.
    Found 2-bit adder for signal <posicion[1]_GND_22_o_add_3_OUT> created at line 48.
    Found 4x4-bit Read Only RAM for signal <posicion[1]_PWR_21_o_wide_mux_4_OUT>
    Found 16x7-bit Read Only RAM for signal <copyOuputs>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Display> synthesized.

Synthesizing Unit <uart_rs>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\uart_rs.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found 8-bit register for signal <capture_out>.
    Found finite state machine <FSM_5> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_23_o_add_16_OUT> created at line 91.
    Found 4-bit adder for signal <s_reg[3]_GND_23_o_add_29_OUT> created at line 103.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 64.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rs> synthesized.

Synthesizing Unit <BaudGen>.
    Related source file is "D:\Users\iReal\Desktop\Proyecto-Final-Taller-de-Sistemas-Digitales-master\Proyecto-Final-Taller-de-Sistemas-Digitales-master\ProyectoFinal-Juego\BaudGen.v".
        N = 10
        M = 652
    Found 10-bit register for signal <r_reg>.
    Found 10-bit adder for signal <r_reg[9]_GND_24_o_add_2_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BaudGen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 5
 10-bit subtractor                                     : 1
 11-bit adder                                          : 4
 15-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 10
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit addsub                                          : 1
# Registers                                            : 36
 1-bit register                                        : 9
 10-bit register                                       : 5
 11-bit register                                       : 2
 15-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 2
 33-bit register                                       : 1
 4-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 6
# Comparators                                          : 46
 1-bit comparator equal                                : 3
 10-bit comparator greater                             : 9
 11-bit comparator greater                             : 12
 3-bit comparator greater                              : 2
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 7
 6-bit comparator greater                              : 1
 9-bit comparator greater                              : 8
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 72
 1-bit 2-to-1 multiplexer                              : 44
 10-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 9
 4-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 7
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 1
 1-bit xor8                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <x_increment_1> of sequential type is unconnected in block <mouse>.
WARNING:Xst:2677 - Node <x_increment_2> of sequential type is unconnected in block <mouse>.
WARNING:Xst:2677 - Node <x_increment_5> of sequential type is unconnected in block <mouse>.
WARNING:Xst:2677 - Node <x_increment_6> of sequential type is unconnected in block <mouse>.
WARNING:Xst:2677 - Node <x_increment_7> of sequential type is unconnected in block <mouse>.

Synthesizing (advanced) Unit <BaudGen>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <BaudGen> synthesized (advanced).

Synthesizing (advanced) Unit <CuentaPuntos>.
The following registers are absorbed into counter <RegContador>: 1 register on signal <RegContador>.
Unit <CuentaPuntos> synthesized (advanced).

Synthesizing (advanced) Unit <Display>.
The following registers are absorbed into counter <posicion>: 1 register on signal <posicion>.
INFO:Xst:3231 - The small RAM <Mram_copyOuputs> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <selector>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <copyOuputs>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_posicion[1]_PWR_21_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <posicion>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Display> synthesized (advanced).

Synthesizing (advanced) Unit <DivisorFrecuencias>.
The following registers are absorbed into counter <contador100Mhz>: 1 register on signal <contador100Mhz>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <DivisorFrecuencias> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_mouse_interface>.
The following registers are absorbed into counter <debounce_timer_count>: 1 register on signal <debounce_timer_count>.
The following registers are absorbed into counter <watchdog_timer_count>: 1 register on signal <watchdog_timer_count>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <ps2_mouse_interface> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rs>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_rs> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <pixelX>: 1 register on signal <pixelX>.
The following registers are absorbed into counter <pixelY>: 1 register on signal <pixelY>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 21
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 3
 4-bit adder                                           : 10
 9-bit adder                                           : 3
 9-bit addsub                                          : 1
# Counters                                             : 11
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 159
 Flip-Flops                                            : 159
# Comparators                                          : 46
 1-bit comparator equal                                : 3
 10-bit comparator greater                             : 9
 11-bit comparator greater                             : 12
 3-bit comparator greater                              : 2
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 7
 6-bit comparator greater                              : 1
 9-bit comparator greater                              : 8
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 43
 10-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 9
 4-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 1
 1-bit xor8                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <estado[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <estado[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MaquinaBicho/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <controlMouse/mouse/FSM_1> on signal <m1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 010   | 010
 110   | 110
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <controlMouse/mouse/FSM_2> on signal <m2_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 1110  | 0000
 0000  | 0001
 0001  | 0011
 0110  | 0010
 0011  | 0110
 0010  | 0111
 0100  | 0101
 0101  | 0100
 0111  | 1100
 1000  | 1101
 1001  | 1111
 1011  | 1110
 1010  | 1010
 1111  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Serial/FSM_5> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <RegistroX_2> (without init value) has a constant value of 0 in block <CarroY>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegistroX_4> (without init value) has a constant value of 0 in block <CarroY>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegistroX_6> (without init value) has a constant value of 1 in block <CarroY>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegistroX_9> (without init value) has a constant value of 0 in block <CarroY>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rColorRGB_0> in Unit <Pintar> is equivalent to the following FF/Latch, which will be removed : <rColorRGB_1> 
INFO:Xst:2261 - The FF/Latch <RegistroX_0> in Unit <CarroY> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroX_5> <RegistroX_7> 
INFO:Xst:2261 - The FF/Latch <RegistroX_1> in Unit <CarroY> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroX_3> <RegistroX_8> 
WARNING:Xst:2677 - Node <controlMouse/mouse/x_increment_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <controlMouse/mouse/x_increment_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <controlMouse/mouse/x_increment_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <controlMouse/mouse/x_increment_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <controlMouse/mouse/x_increment_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <controlMouse/mouse/right_button> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <controlMouse/mouse/left_button> of sequential type is unconnected in block <Top>.

Optimizing unit <Top> ...

Optimizing unit <MaquinaJugador> ...

Optimizing unit <Jugador> ...

Optimizing unit <uart_rs> ...

Optimizing unit <Pintar> ...

Optimizing unit <LFSR> ...

Optimizing unit <CarroX> ...

Optimizing unit <Carro2> ...

Optimizing unit <udDecenasCentenas> ...

Optimizing unit <vga_sync> ...

Optimizing unit <Display> ...
WARNING:Xst:1710 - FF/Latch <RegistroPintarX1/RegistroX_9> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX1/RegistroX_6> (without init value) has a constant value of 1 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX1/RegistroX_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX1/RegistroX_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX2/RegistroX_9> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX2/RegistroX_6> (without init value) has a constant value of 1 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX2/RegistroX_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX2/RegistroX_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <RegistroPintarX2/RegistroX_7> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroPintarX2/RegistroX_5> <RegistroPintarX2/RegistroX_0> 
INFO:Xst:2261 - The FF/Latch <RegistroPintarX2/RegistroX_8> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroPintarX2/RegistroX_3> <RegistroPintarX2/RegistroX_1> 
INFO:Xst:2261 - The FF/Latch <RegistroPintarX1/RegistroX_7> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroPintarX1/RegistroX_5> <RegistroPintarX1/RegistroX_0> 
INFO:Xst:2261 - The FF/Latch <RegistroPintarX1/RegistroX_8> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroPintarX1/RegistroX_3> <RegistroPintarX1/RegistroX_1> 
INFO:Xst:3203 - The FF/Latch <Cuadro/rPosicionX_8> in Unit <Top> is the opposite to the following FF/Latch, which will be removed : <Cuadro/rPosicionX_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 238
 Flip-Flops                                            : 238

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 796
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 67
#      LUT2                        : 42
#      LUT3                        : 58
#      LUT4                        : 180
#      LUT5                        : 67
#      LUT6                        : 126
#      MUXCY                       : 143
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 238
#      FD                          : 55
#      FDC                         : 18
#      FDCE                        : 15
#      FDE                         : 11
#      FDPE                        : 4
#      FDR                         : 58
#      FDRE                        : 75
#      FDS                         : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 7
#      IOBUF                       : 2
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             238  out of  18224     1%  
 Number of Slice LUTs:                  565  out of   9112     6%  
    Number used as Logic:               565  out of   9112     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    599
   Number with an unused Flip Flop:     361  out of    599    60%  
   Number with an unused LUT:            34  out of    599     5%  
   Number of fully used LUT-FF pairs:   204  out of    599    34%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iClk                               | BUFGP                  | 130   |
Divisor/clk_1sTemp                 | BUFG                   | 80    |
Divisor/contador100Mhz_1           | BUFG                   | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.666ns (Maximum Frequency: 176.476MHz)
   Minimum input arrival time before clock: 6.715ns
   Maximum output required time after clock: 5.052ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iClk'
  Clock period: 5.666ns (frequency: 176.476MHz)
  Total number of paths / destination ports: 2644 / 254
-------------------------------------------------------------------------
Delay:               5.666ns (Levels of Logic = 4)
  Source:            Baud/r_reg_1 (FF)
  Destination:       Serial/b_reg_7 (FF)
  Source Clock:      iClk rising
  Destination Clock: iClk rising

  Data Path: Baud/r_reg_1 to Serial/b_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  Baud/r_reg_1 (Baud/r_reg_1)
     LUT5:I0->O            3   0.203   0.651  Baud/max_tick<9>_SW0 (N6)
     LUT6:I5->O           15   0.205   0.982  Baud/max_tick<9> (wireSTick)
     LUT4:I3->O            4   0.205   0.684  Serial/Mmux_s_next411 (Serial/Mmux_s_next41)
     LUT4:I3->O            8   0.205   0.802  Serial/_n0132_inv1 (Serial/_n0132_inv)
     FDCE:CE                   0.322          Serial/b_reg_0
    ----------------------------------------
    Total                      5.666ns (1.587ns logic, 4.080ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Divisor/clk_1sTemp'
  Clock period: 5.050ns (frequency: 198.004MHz)
  Total number of paths / destination ports: 1529 / 111
-------------------------------------------------------------------------
Delay:               5.050ns (Levels of Logic = 3)
  Source:            Cuadro/rPosicionX_5 (FF)
  Destination:       Cuadro/rPosicionX_8 (FF)
  Source Clock:      Divisor/clk_1sTemp rising
  Destination Clock: Divisor/clk_1sTemp rising

  Data Path: Cuadro/rPosicionX_5 to Cuadro/rPosicionX_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.447   1.322  Cuadro/rPosicionX_5 (Cuadro/rPosicionX_5)
     LUT6:I0->O            5   0.203   0.715  MaquinaBicho/Mmux_doblandoder11 (MaquinaBicho/Mmux_doblandoder1)
     LUT5:I4->O            9   0.205   0.830  MaquinaBicho/Mmux_doblandoder17 (wireBajar)
     LUT6:I5->O            8   0.205   0.802  Cuadro/_n0022_inv1 (Cuadro/_n0022_inv)
     FDCE:CE                   0.322          Cuadro/rPosicionX_0
    ----------------------------------------
    Total                      5.050ns (1.382ns logic, 3.668ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Divisor/contador100Mhz_1'
  Clock period: 5.429ns (frequency: 184.179MHz)
  Total number of paths / destination ports: 1429 / 44
-------------------------------------------------------------------------
Delay:               5.429ns (Levels of Logic = 4)
  Source:            VGA/pixelX_10 (FF)
  Destination:       VGA/pixelY_9 (FF)
  Source Clock:      Divisor/contador100Mhz_1 rising
  Destination Clock: Divisor/contador100Mhz_1 rising

  Data Path: VGA/pixelX_10 to VGA/pixelY_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.447   1.349  VGA/pixelX_10 (VGA/pixelX_10)
     LUT5:I0->O            4   0.203   0.684  VGA/GND_15_o_GND_15_o_equal_15_o<10>11 (VGA/GND_15_o_GND_15_o_equal_15_o<10>1)
     LUT6:I5->O           24   0.205   1.173  VGA/GND_15_o_GND_15_o_equal_21_o<10>1 (VGA/GND_15_o_GND_15_o_equal_21_o)
     LUT6:I5->O           10   0.205   0.857  VGA/GND_15_o_GND_15_o_AND_24_o (VGA/GND_15_o_GND_15_o_AND_24_o)
     LUT4:I3->O            1   0.205   0.000  VGA/pixelY_9_rstpot (VGA/pixelY_9_rstpot)
     FD:D                      0.102          VGA/pixelY_9
    ----------------------------------------
    Total                      5.429ns (1.367ns logic, 4.063ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Divisor/clk_1sTemp'
  Total number of paths / destination ports: 152 / 42
-------------------------------------------------------------------------
Offset:              6.715ns (Levels of Logic = 7)
  Source:            selectorControles<0> (PAD)
  Destination:       Cuadro/rPosicionX_8 (FF)
  Destination Clock: Divisor/clk_1sTemp rising

  Data Path: selectorControles<0> to Cuadro/rPosicionX_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  selectorControles_0_IBUF (selectorControles_0_IBUF)
     LUT6:I0->O            1   0.203   0.000  MaquinaBicho/Mmux_doblandoder15_F (N121)
     MUXF7:I0->O           5   0.131   0.943  MaquinaBicho/Mmux_doblandoder15 (MaquinaBicho/Mmux_doblandoder14)
     LUT3:I0->O            2   0.205   0.721  Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_lut<5>1_SW0 (N99)
     LUT6:I4->O            4   0.203   0.788  Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_lut<5>1 (Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_lut<5>)
     LUT5:I3->O            1   0.203   0.808  Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_xor<8>11_SW1 (N97)
     LUT6:I3->O            1   0.205   0.000  Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_xor<8>11 (Cuadro/rPosicionX[8]_rPosicionX[8]_mux_3_OUT<8>)
     FDPE:D                    0.102          Cuadro/rPosicionX_8
    ----------------------------------------
    Total                      6.715ns (2.474ns logic, 4.241ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iClk'
  Total number of paths / destination ports: 118 / 118
-------------------------------------------------------------------------
Offset:              5.006ns (Levels of Logic = 2)
  Source:            iReset (PAD)
  Destination:       controlMouse/mouse/watchdog_timer_count_14 (FF)
  Destination Clock: iClk rising

  Data Path: iReset to controlMouse/mouse/watchdog_timer_count_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           106   1.222   1.998  iReset_IBUF (iReset_IBUF)
     LUT4:I2->O           23   0.203   1.153  controlMouse/mouse/reset_falling_edge_OR_46_o1 (controlMouse/mouse/reset_falling_edge_OR_46_o)
     FDR:R                     0.430          controlMouse/mouse/debounce_timer_count_0
    ----------------------------------------
    Total                      5.006ns (1.855ns logic, 3.151ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Divisor/clk_1sTemp'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            Display/selector_2 (FF)
  Destination:       display<0> (PAD)
  Source Clock:      Divisor/clk_1sTemp rising

  Data Path: Display/selector_2 to display<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.447   1.021  Display/selector_2 (Display/selector_2)
     LUT4:I0->O            1   0.203   0.579  display<6>1 (display_0_OBUF)
     OBUF:I->O                 2.571          display_0_OBUF (display<0>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iClk'
  Total number of paths / destination ports: 16 / 10
-------------------------------------------------------------------------
Offset:              5.052ns (Levels of Logic = 2)
  Source:            controlMouse/mouse/m2_state_FSM_FFd3 (FF)
  Destination:       PS2_CLK (PAD)
  Source Clock:      iClk rising

  Data Path: controlMouse/mouse/m2_state_FSM_FFd3 to PS2_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.447   1.252  controlMouse/mouse/m2_state_FSM_FFd3 (controlMouse/mouse/m2_state_FSM_FFd3)
     LUT4:I0->O            1   0.203   0.579  controlMouse/mouse/m2_state__n0233<1>1 (controlMouse/mouse/ps2_clk_hi_z)
     IOBUF:T->IO               2.571          PS2_CLK_IOBUF (PS2_CLK)
    ----------------------------------------
    Total                      5.052ns (3.221ns logic, 1.831ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Divisor/contador100Mhz_1'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              4.559ns (Levels of Logic = 2)
  Source:            VGA/video (FF)
  Destination:       colorG (PAD)
  Source Clock:      Divisor/contador100Mhz_1 rising

  Data Path: VGA/video to colorG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.721  VGA/video (VGA/video)
     LUT2:I0->O            2   0.203   0.616  colorG1 (colorB_OBUF)
     OBUF:I->O                 2.571          colorB_OBUF (colorB)
    ----------------------------------------
    Total                      4.559ns (3.221ns logic, 1.338ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Divisor/clk_1sTemp
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
Divisor/clk_1sTemp|    5.050|         |         |         |
iClk              |    6.902|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Divisor/contador100Mhz_1
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
Divisor/clk_1sTemp      |    6.878|         |         |         |
Divisor/contador100Mhz_1|    5.429|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock iClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iClk           |    5.666|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.16 secs
 
--> 

Total memory usage is 262480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :   10 (   0 filtered)

