[
    {
        "name": "_Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_",
        "df_function": "%F211",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 3,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 109,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 3,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 109,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<OutlineCall(R2 csr_vmul) BB 'codeRepl' [Atomic] 'Outline_T3_F211_R2_Atomic'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 44,
                        "column": 8
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 44,
                        "column": 14
                    }
                },
                "display_name": "Process 1",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_36_*0(0,98400)arg.A0(0,32)",
                                "name": "matrix->row_count",
                                "display_name": "int CSR_Matrix::row_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_38_*0(0,32800)arg.A1(32768,32)",
                                "name": "out->count",
                                "display_name": "int Vector::count"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4096,
                                                "end": 4100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 44,
                                        "column": 14
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 2
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 1
                },
                "subregions": [
                    {
                        "id": "%F212_R1",
                        "description": "<function entry>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 44,
                                "column": 8
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 44,
                                "column": 14
                            }
                        }
                    }
                ],
                "subdataflow": []
            },
            "4": {
                "id": "4",
                "name": "Region<OutlineCall(R3 csr_vmul) BB 'codeRepl1' [Switch,Atomic] 'Outline_T4_F211_R3_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 48,
                        "column": 3
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 52,
                        "column": 3
                    }
                },
                "display_name": "Process 2",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_37_*0(0,32800)arg.A1(32768,32)",
                                "name": "vector->count",
                                "display_name": "int Vector::count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4096,
                                                "end": 4100,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 1
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_37_*0(0,32800)arg.A0(0,32768)[?(?,32)]",
                                "name": "vector->values[*]",
                                "display_name": "float Vector::values[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 51,
                                        "column": 23
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 256
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 1
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 46,
                                    "column": 9
                                },
                                "id": "VId_39_[?(?,32)]",
                                "name": "local_vector[*]",
                                "display_name": "float local_vector[1024]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 51,
                                        "column": 21
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 256
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 1031
                },
                "subregions": [
                    {
                        "id": "%F213_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 48,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 52,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%F213_R7",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 0,
                            "max": 1024
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "ureg_id": "%L16",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 48,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 52,
                                "column": 3
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "vector",
                                    "display_name": "vector",
                                    "id": "51",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 3,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "local_vector",
                                    "display_name": "local_vector",
                                    "id": "52",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 46,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "5": {
                "id": "5",
                "name": "Region<OutlineCall(R4 csr_vmul) BB 'codeRepl2' [Switch,Atomic] 'Outline_T5_F211_R15_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 56,
                        "column": 3
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 60,
                        "column": 3
                    }
                },
                "display_name": "Process 3",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_36_*0(0,98400)arg.A2(64,32)",
                                "name": "matrix->non_zero_count",
                                "display_name": "int CSR_Matrix::non_zero_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 56,
                                        "column": 31
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_36_*0(0,98400)arg.A4(32864,32768)[?(?,32)]",
                                "name": "matrix->col_indices[*]",
                                "display_name": "int CSR_Matrix::col_indices[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 59,
                                        "column": 28
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 102
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 54,
                                    "column": 7
                                },
                                "id": "VId_41_[?(?,32)]",
                                "name": "local_col_indices[*]",
                                "display_name": "int local_col_indices[1024]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 59,
                                        "column": 26
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 102
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 1031
                },
                "subregions": [
                    {
                        "id": "%F214_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 56,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 60,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%F214_R7",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 0,
                            "max": 1024
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "ureg_id": "%L15",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 56,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 60,
                                "column": 3
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "matrix",
                                    "display_name": "matrix",
                                    "id": "53",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 3,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "local_col_indices",
                                    "display_name": "local_col_indices",
                                    "id": "54",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 54,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "6": {
                "id": "6",
                "name": "Region<OutlineCall(R5 csr_vmul) BB 'codeRepl3' [Switch,Atomic] 'Outline_T6_F211_R27_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 64,
                        "column": 3
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 68,
                        "column": 3
                    }
                },
                "display_name": "Process 4",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_36_*0(0,98400)arg.A0(0,32)",
                                "name": "matrix->row_count",
                                "display_name": "int CSR_Matrix::row_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 64,
                                        "column": 31
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_36_*0(0,98400)arg.A3(96,32768)[?(?,32)]",
                                "name": "matrix->row_pointers[*]",
                                "display_name": "int CSR_Matrix::row_pointers[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 67,
                                        "column": 29
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 257
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 62,
                                    "column": 7
                                },
                                "id": "VId_43_[?(?,32)]",
                                "name": "local_row_pointers[*]",
                                "display_name": "int local_row_pointers[1024]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 67,
                                        "column": 27
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 257
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 1031
                },
                "subregions": [
                    {
                        "id": "%F215_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 64,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 68,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%F215_R7",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 0,
                            "max": 1024
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "ureg_id": "%L14",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 64,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 68,
                                "column": 3
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "matrix",
                                    "display_name": "matrix",
                                    "id": "55",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 3,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "local_row_pointers",
                                    "display_name": "local_row_pointers",
                                    "id": "56",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 62,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "7": {
                "id": "7",
                "name": "Region<OutlineCall(R6 csr_vmul) BB 'codeRepl4' [Switch,Atomic] 'Outline_T7_F211_R39_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 72,
                        "column": 3
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 76,
                        "column": 3
                    }
                },
                "display_name": "Process 5",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_36_*0(0,98400)arg.A2(64,32)",
                                "name": "matrix->non_zero_count",
                                "display_name": "int CSR_Matrix::non_zero_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_36_*0(0,98400)arg.A5(65632,32768)[?(?,32)]",
                                "name": "matrix->values[*]",
                                "display_name": "float CSR_Matrix::values[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 75,
                                        "column": 30
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 102
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 70,
                                    "column": 9
                                },
                                "id": "VId_45_[?(?,32)]",
                                "name": "local_matrix_values[*]",
                                "display_name": "float local_matrix_values[1024]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 75,
                                        "column": 28
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 102
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 1031
                },
                "subregions": [
                    {
                        "id": "%F216_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 72,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 76,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%F216_R7",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 0,
                            "max": 1024
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "ureg_id": "%L13",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 72,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 76,
                                "column": 3
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "matrix",
                                    "display_name": "matrix",
                                    "id": "57",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 3,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "local_matrix_values",
                                    "display_name": "local_matrix_values",
                                    "id": "58",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 70,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "8": {
                "id": "8",
                "name": "Region<OutlineCall(R7 csr_vmul) BB 'codeRepl5' [Switch,Atomic] 'Outline_T8_F211_R51_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 79,
                        "column": 3
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 108,
                        "column": 3
                    }
                },
                "display_name": "Process 6",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_36_*0(0,98400)arg.A0(0,32)",
                                "name": "matrix->row_count",
                                "display_name": "int CSR_Matrix::row_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_38_*0(0,32800)arg.A0(0,32768)[?(?,32)]",
                                "name": "out->values[*]",
                                "display_name": "float Vector::values[1024]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 107,
                                        "column": 22
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 256
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 62,
                                    "column": 7
                                },
                                "id": "VId_43_[?(?,32)]",
                                "name": "local_row_pointers[*]",
                                "display_name": "int local_row_pointers[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 87,
                                        "column": 18
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 256
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 256
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 70,
                                    "column": 9
                                },
                                "id": "VId_45_[?(?,32)]",
                                "name": "local_matrix_values[*]",
                                "display_name": "float local_matrix_values[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 95,
                                        "column": 27
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 0
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 54,
                                    "column": 7
                                },
                                "id": "VId_41_[?(?,32)]",
                                "name": "local_col_indices[*]",
                                "display_name": "int local_col_indices[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 95,
                                        "column": 69
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 0
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 46,
                                    "column": 9
                                },
                                "id": "VId_39_[?(?,32)]",
                                "name": "local_vector[*]",
                                "display_name": "float local_vector[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 95,
                                        "column": 56
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 0
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 939596804
                },
                "subregions": [
                    {
                        "id": "%F217_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 79,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 108,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%F217_R25",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 0,
                            "max": 939596800
                        },
                        "ii": {
                            "min": 917575,
                            "max": 917575
                        },
                        "effective_tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "ureg_id": "%L9",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 79,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 108,
                                "column": 3
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "partial_sums",
                                    "display_name": "partial_sums",
                                    "id": "48",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 83,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "out",
                                    "display_name": "out",
                                    "id": "61",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 3,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "local_row_pointers",
                                    "display_name": "local_row_pointers",
                                    "id": "62",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 62,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "row [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "add57 [add]",
                                        "id": "<unknown>"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 0,
                            "max": 917504
                        },
                        "ii": {
                            "min": 896,
                            "max": 896
                        },
                        "effective_tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "ureg_id": "%L10",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 87,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 97,
                                "column": 5
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 0,
                            "max": 896
                        },
                        "ii": {
                            "min": 14,
                            "max": 14
                        },
                        "effective_tc": {
                            "min": 0,
                            "max": 64
                        },
                        "tc": {
                            "min": 0,
                            "max": 1024
                        },
                        "ureg_id": "%L11",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 91,
                                "column": 7
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 96,
                                "column": 7
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "partial_sums",
                                    "display_name": "partial_sums",
                                    "id": "48",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 83,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 16
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 8
                                },
                                "variable": {
                                    "name": "local_matrix_values",
                                    "display_name": "local_matrix_values",
                                    "id": "63",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 70,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 16
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 8
                                },
                                "variable": {
                                    "name": "local_col_indices",
                                    "display_name": "local_col_indices",
                                    "id": "64",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 54,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 16
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 8
                                },
                                "variable": {
                                    "name": "local_vector",
                                    "display_name": "local_vector",
                                    "id": "65",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 46,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 65,
                            "max": 65
                        },
                        "ii": {
                            "min": 65,
                            "max": 65
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 1
                        },
                        "tc": {
                            "min": 16,
                            "max": 16
                        },
                        "ureg_id": "%L12",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 102,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 105,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 4,
                                    "max": 4
                                },
                                "variables": [
                                    {
                                        "name": "true_sum [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "add92 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                            "line": 104,
                                            "column": 16
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        },
        "channels": {
            "matrix->row_count_RAW_1_3_#0": {
                "name": "matrix->row_count_RAW_1_3_#0",
                "variable_id": "VId_36_*0(0,98400)arg.A0(0,32)",
                "variable_name": "matrix->row_count",
                "declaration": "int CSR_Matrix::row_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 3.4057161394942334E-8
                },
                "source": "1",
                "sink": "3"
            },
            "vector->values[*]_RAW_1_4_#1": {
                "name": "vector->values[*]_RAW_1_4_#1",
                "variable_id": "VId_37_*0(0,32800)arg.A0(0,32768)[?(?,32)]",
                "variable_name": "vector->values[*]",
                "declaration": "float Vector::values[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 8192,
                    "channel_rate": 8.718633317105237E-6
                },
                "source": "1",
                "sink": "4"
            },
            "vector->count_RAW_1_4_#2": {
                "name": "vector->count_RAW_1_4_#2",
                "variable_id": "VId_37_*0(0,32800)arg.A1(32768,32)",
                "variable_name": "vector->count",
                "declaration": "int Vector::count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 3.4057161394942334E-8
                },
                "source": "1",
                "sink": "4"
            },
            "matrix->non_zero_count_RAW_1_5_#3": {
                "name": "matrix->non_zero_count_RAW_1_5_#3",
                "variable_id": "VId_36_*0(0,98400)arg.A2(64,32)",
                "variable_name": "matrix->non_zero_count",
                "declaration": "int CSR_Matrix::non_zero_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 3.4057161394942334E-8
                },
                "source": "1",
                "sink": "5"
            },
            "matrix->col_indices[*]_RAW_1_5_#4": {
                "name": "matrix->col_indices[*]_RAW_1_5_#4",
                "variable_id": "VId_36_*0(0,98400)arg.A4(32864,32768)[?(?,32)]",
                "variable_name": "matrix->col_indices[*]",
                "declaration": "int CSR_Matrix::col_indices[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 3264,
                    "channel_rate": 3.473830462284118E-6
                },
                "source": "1",
                "sink": "5"
            },
            "matrix->row_pointers[*]_RAW_1_6_#5": {
                "name": "matrix->row_pointers[*]_RAW_1_6_#5",
                "variable_id": "VId_36_*0(0,98400)arg.A3(96,32768)[?(?,32)]",
                "variable_name": "matrix->row_pointers[*]",
                "declaration": "int CSR_Matrix::row_pointers[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 8224,
                    "channel_rate": 8.75269047850018E-6
                },
                "source": "1",
                "sink": "6"
            },
            "matrix->row_count_RAR_3_6_#6": {
                "name": "matrix->row_count_RAR_3_6_#6",
                "variable_id": "VId_36_*0(0,98400)arg.A0(0,32)",
                "variable_name": "matrix->row_count",
                "declaration": "int CSR_Matrix::row_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "source": "3",
                "sink": "6"
            },
            "matrix->values[*]_RAW_1_7_#7": {
                "name": "matrix->values[*]_RAW_1_7_#7",
                "variable_id": "VId_36_*0(0,98400)arg.A5(65632,32768)[?(?,32)]",
                "variable_name": "matrix->values[*]",
                "declaration": "float CSR_Matrix::values[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 3264,
                    "channel_rate": 3.473830462284118E-6
                },
                "source": "1",
                "sink": "7"
            },
            "matrix->non_zero_count_RAR_5_7_#8": {
                "name": "matrix->non_zero_count_RAR_5_7_#8",
                "variable_id": "VId_36_*0(0,98400)arg.A2(64,32)",
                "variable_name": "matrix->non_zero_count",
                "declaration": "int CSR_Matrix::non_zero_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "source": "5",
                "sink": "7"
            },
            "local_vector[*]_RAW_4_8_#9": {
                "name": "local_vector[*]_RAW_4_8_#9",
                "variable_id": "VId_39_[?(?,32)]",
                "variable_name": "local_vector[*]",
                "declaration": "float local_vector[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 46,
                    "column": 9
                },
                "metrics": {
                    "volume": 0,
                    "channel_rate": 0E0
                },
                "source": "4",
                "sink": "8"
            },
            "local_col_indices[*]_RAW_5_8_#10": {
                "name": "local_col_indices[*]_RAW_5_8_#10",
                "variable_id": "VId_41_[?(?,32)]",
                "variable_name": "local_col_indices[*]",
                "declaration": "int local_col_indices[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 54,
                    "column": 7
                },
                "metrics": {
                    "volume": 0,
                    "channel_rate": 0E0
                },
                "source": "5",
                "sink": "8"
            },
            "local_row_pointers[*]_RAW_6_8_#11": {
                "name": "local_row_pointers[*]_RAW_6_8_#11",
                "variable_id": "VId_43_[?(?,32)]",
                "variable_name": "local_row_pointers[*]",
                "declaration": "int local_row_pointers[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 62,
                    "column": 7
                },
                "metrics": {
                    "volume": 16384,
                    "channel_rate": 1.7437266634210475E-5
                },
                "source": "6",
                "sink": "8"
            },
            "local_matrix_values[*]_RAW_7_8_#12": {
                "name": "local_matrix_values[*]_RAW_7_8_#12",
                "variable_id": "VId_45_[?(?,32)]",
                "variable_name": "local_matrix_values[*]",
                "declaration": "float local_matrix_values[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 70,
                    "column": 9
                },
                "metrics": {
                    "volume": 0,
                    "channel_rate": 0E0
                },
                "source": "7",
                "sink": "8"
            },
            "matrix->row_count_RAR_6_8_#13": {
                "name": "matrix->row_count_RAR_6_8_#13",
                "variable_id": "VId_36_*0(0,98400)arg.A0(0,32)",
                "variable_name": "matrix->row_count",
                "declaration": "int CSR_Matrix::row_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "source": "6",
                "sink": "8"
            },
            "out->values[*]_RAW_8_2_#14": {
                "name": "out->values[*]_RAW_8_2_#14",
                "variable_id": "VId_38_*0(0,32800)arg.A0(0,32768)[?(?,32)]",
                "variable_name": "out->values[*]",
                "declaration": "float Vector::values[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 8192,
                    "channel_rate": 8.718633317105237E-6
                },
                "source": "8",
                "sink": "2"
            },
            "out->count_RAW_3_2_#15": {
                "name": "out->count_RAW_3_2_#15",
                "variable_id": "VId_38_*0(0,32800)arg.A1(32768,32)",
                "variable_name": "out->count",
                "declaration": "int Vector::count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 3.4057161394942334E-8
                },
                "source": "3",
                "sink": "2"
            }
        },
        "control": [
            {
                "source": "3",
                "sink": "4"
            },
            {
                "source": "4",
                "sink": "5"
            },
            {
                "source": "5",
                "sink": "6"
            },
            {
                "source": "6",
                "sink": "7"
            },
            {
                "source": "7",
                "sink": "8"
            },
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "8",
                "sink": "2"
            }
        ]
    }
]