--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/giorgio/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Moltiplicatore_Booth.twx Moltiplicatore_Booth.ncd -o
Moltiplicatore_Booth.twr Moltiplicatore_Booth.pcf

Design file:              Moltiplicatore_Booth.ncd
Physical constraint file: Moltiplicatore_Booth.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
op1<0>      |    2.383(R)|    0.235(R)|clock_BUFGP       |   0.000|
op1<1>      |    0.779(R)|    0.554(R)|clock_BUFGP       |   0.000|
op1<2>      |    0.301(R)|    0.937(R)|clock_BUFGP       |   0.000|
op1<3>      |    0.183(R)|    1.030(R)|clock_BUFGP       |   0.000|
op1<4>      |    0.596(R)|    0.700(R)|clock_BUFGP       |   0.000|
op1<5>      |    0.585(R)|    0.709(R)|clock_BUFGP       |   0.000|
op1<6>      |    0.419(R)|    0.841(R)|clock_BUFGP       |   0.000|
op1<7>      |    0.940(R)|    0.424(R)|clock_BUFGP       |   0.000|
op2<0>      |    0.716(R)|    0.604(R)|clock_BUFGP       |   0.000|
op2<1>      |    0.413(R)|    0.847(R)|clock_BUFGP       |   0.000|
op2<2>      |   -0.222(R)|    1.355(R)|clock_BUFGP       |   0.000|
op2<3>      |    0.344(R)|    0.901(R)|clock_BUFGP       |   0.000|
op2<4>      |    0.135(R)|    1.070(R)|clock_BUFGP       |   0.000|
op2<5>      |    0.359(R)|    0.890(R)|clock_BUFGP       |   0.000|
op2<6>      |    0.445(R)|    0.821(R)|clock_BUFGP       |   0.000|
op2<7>      |    0.375(R)|    0.878(R)|clock_BUFGP       |   0.000|
start       |    2.615(R)|   -0.195(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
risultato<0> |    8.497(R)|clock_BUFGP       |   0.000|
risultato<1> |    7.684(R)|clock_BUFGP       |   0.000|
risultato<2> |    8.008(R)|clock_BUFGP       |   0.000|
risultato<3> |    7.827(R)|clock_BUFGP       |   0.000|
risultato<4> |    7.661(R)|clock_BUFGP       |   0.000|
risultato<5> |    7.657(R)|clock_BUFGP       |   0.000|
risultato<6> |    7.052(R)|clock_BUFGP       |   0.000|
risultato<7> |    7.571(R)|clock_BUFGP       |   0.000|
risultato<8> |    7.668(R)|clock_BUFGP       |   0.000|
risultato<9> |    8.136(R)|clock_BUFGP       |   0.000|
risultato<10>|    7.223(R)|clock_BUFGP       |   0.000|
risultato<11>|    8.793(R)|clock_BUFGP       |   0.000|
risultato<12>|    7.498(R)|clock_BUFGP       |   0.000|
risultato<13>|    8.242(R)|clock_BUFGP       |   0.000|
risultato<14>|    8.121(R)|clock_BUFGP       |   0.000|
risultato<15>|    7.707(R)|clock_BUFGP       |   0.000|
stop         |    9.246(R)|clock_BUFGP       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.490|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 10 13:27:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



