
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010d68 <.init>:
   10d68:	push	{r3, lr}
   10d6c:	bl	1102c <__lxstat64@plt+0x4c>
   10d70:	pop	{r3, pc}

Disassembly of section .plt:

00010d74 <calloc@plt-0x14>:
   10d74:	push	{lr}		; (str lr, [sp, #-4]!)
   10d78:	ldr	lr, [pc, #4]	; 10d84 <calloc@plt-0x4>
   10d7c:	add	lr, pc, lr
   10d80:	ldr	pc, [lr, #8]!
   10d84:	andeq	r7, r1, ip, ror r2

00010d88 <calloc@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #94208	; 0x17000
   10d90:	ldr	pc, [ip, #636]!	; 0x27c

00010d94 <fputs_unlocked@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #94208	; 0x17000
   10d9c:	ldr	pc, [ip, #628]!	; 0x274

00010da0 <raise@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #94208	; 0x17000
   10da8:	ldr	pc, [ip, #620]!	; 0x26c

00010dac <strcmp@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #94208	; 0x17000
   10db4:	ldr	pc, [ip, #612]!	; 0x264

00010db8 <strtol@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #94208	; 0x17000
   10dc0:	ldr	pc, [ip, #604]!	; 0x25c

00010dc4 <fflush@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #94208	; 0x17000
   10dcc:	ldr	pc, [ip, #596]!	; 0x254

00010dd0 <free@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #94208	; 0x17000
   10dd8:	ldr	pc, [ip, #588]!	; 0x24c

00010ddc <_exit@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #94208	; 0x17000
   10de4:	ldr	pc, [ip, #580]!	; 0x244

00010de8 <memcpy@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #94208	; 0x17000
   10df0:	ldr	pc, [ip, #572]!	; 0x23c

00010df4 <mbsinit@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #94208	; 0x17000
   10dfc:	ldr	pc, [ip, #564]!	; 0x234

00010e00 <dcgettext@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #94208	; 0x17000
   10e08:	ldr	pc, [ip, #556]!	; 0x22c

00010e0c <realloc@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #94208	; 0x17000
   10e14:	ldr	pc, [ip, #548]!	; 0x224

00010e18 <textdomain@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #94208	; 0x17000
   10e20:	ldr	pc, [ip, #540]!	; 0x21c

00010e24 <geteuid@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #94208	; 0x17000
   10e2c:	ldr	pc, [ip, #532]!	; 0x214

00010e30 <iswprint@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #94208	; 0x17000
   10e38:	ldr	pc, [ip, #524]!	; 0x20c

00010e3c <getegid@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #94208	; 0x17000
   10e44:	ldr	pc, [ip, #516]!	; 0x204

00010e48 <fwrite@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #94208	; 0x17000
   10e50:	ldr	pc, [ip, #508]!	; 0x1fc

00010e54 <lseek64@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #94208	; 0x17000
   10e5c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e60 <__ctype_get_mb_cur_max@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #94208	; 0x17000
   10e68:	ldr	pc, [ip, #492]!	; 0x1ec

00010e6c <__fpending@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #94208	; 0x17000
   10e74:	ldr	pc, [ip, #484]!	; 0x1e4

00010e78 <ferror_unlocked@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #94208	; 0x17000
   10e80:	ldr	pc, [ip, #476]!	; 0x1dc

00010e84 <mbrtowc@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #94208	; 0x17000
   10e8c:	ldr	pc, [ip, #468]!	; 0x1d4

00010e90 <error@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #94208	; 0x17000
   10e98:	ldr	pc, [ip, #460]!	; 0x1cc

00010e9c <malloc@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #94208	; 0x17000
   10ea4:	ldr	pc, [ip, #452]!	; 0x1c4

00010ea8 <error_at_line@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #94208	; 0x17000
   10eb0:	ldr	pc, [ip, #444]!	; 0x1bc

00010eb4 <__libc_start_main@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #94208	; 0x17000
   10ebc:	ldr	pc, [ip, #436]!	; 0x1b4

00010ec0 <__freading@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #94208	; 0x17000
   10ec8:	ldr	pc, [ip, #428]!	; 0x1ac

00010ecc <__gmon_start__@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #94208	; 0x17000
   10ed4:	ldr	pc, [ip, #420]!	; 0x1a4

00010ed8 <__ctype_b_loc@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #94208	; 0x17000
   10ee0:	ldr	pc, [ip, #412]!	; 0x19c

00010ee4 <exit@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #94208	; 0x17000
   10eec:	ldr	pc, [ip, #404]!	; 0x194

00010ef0 <bcmp@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #94208	; 0x17000
   10ef8:	ldr	pc, [ip, #396]!	; 0x18c

00010efc <strlen@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #94208	; 0x17000
   10f04:	ldr	pc, [ip, #388]!	; 0x184

00010f08 <__errno_location@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #94208	; 0x17000
   10f10:	ldr	pc, [ip, #380]!	; 0x17c

00010f14 <__cxa_atexit@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #94208	; 0x17000
   10f1c:	ldr	pc, [ip, #372]!	; 0x174

00010f20 <__vasprintf_chk@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #94208	; 0x17000
   10f28:	ldr	pc, [ip, #364]!	; 0x16c

00010f2c <memset@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #94208	; 0x17000
   10f34:	ldr	pc, [ip, #356]!	; 0x164

00010f38 <__printf_chk@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #94208	; 0x17000
   10f40:	ldr	pc, [ip, #348]!	; 0x15c

00010f44 <fileno@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #94208	; 0x17000
   10f4c:	ldr	pc, [ip, #340]!	; 0x154

00010f50 <__fprintf_chk@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #94208	; 0x17000
   10f58:	ldr	pc, [ip, #332]!	; 0x14c

00010f5c <fclose@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #94208	; 0x17000
   10f64:	ldr	pc, [ip, #324]!	; 0x144

00010f68 <fseeko64@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #94208	; 0x17000
   10f70:	ldr	pc, [ip, #316]!	; 0x13c

00010f74 <setlocale@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #94208	; 0x17000
   10f7c:	ldr	pc, [ip, #308]!	; 0x134

00010f80 <strrchr@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #94208	; 0x17000
   10f88:	ldr	pc, [ip, #300]!	; 0x12c

00010f8c <nl_langinfo@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #94208	; 0x17000
   10f94:	ldr	pc, [ip, #292]!	; 0x124

00010f98 <euidaccess@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #94208	; 0x17000
   10fa0:	ldr	pc, [ip, #284]!	; 0x11c

00010fa4 <bindtextdomain@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #94208	; 0x17000
   10fac:	ldr	pc, [ip, #276]!	; 0x114

00010fb0 <__xstat64@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #94208	; 0x17000
   10fb8:	ldr	pc, [ip, #268]!	; 0x10c

00010fbc <isatty@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #94208	; 0x17000
   10fc4:	ldr	pc, [ip, #260]!	; 0x104

00010fc8 <strncmp@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #94208	; 0x17000
   10fd0:	ldr	pc, [ip, #252]!	; 0xfc

00010fd4 <abort@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #94208	; 0x17000
   10fdc:	ldr	pc, [ip, #244]!	; 0xf4

00010fe0 <__lxstat64@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #94208	; 0x17000
   10fe8:	ldr	pc, [ip, #236]!	; 0xec

Disassembly of section .text:

00010ff0 <.text>:
   10ff0:	mov	fp, #0
   10ff4:	mov	lr, #0
   10ff8:	pop	{r1}		; (ldr r1, [sp], #4)
   10ffc:	mov	r2, sp
   11000:	push	{r2}		; (str r2, [sp, #-4]!)
   11004:	push	{r0}		; (str r0, [sp, #-4]!)
   11008:	ldr	ip, [pc, #16]	; 11020 <__lxstat64@plt+0x40>
   1100c:	push	{ip}		; (str ip, [sp, #-4]!)
   11010:	ldr	r0, [pc, #12]	; 11024 <__lxstat64@plt+0x44>
   11014:	ldr	r3, [pc, #12]	; 11028 <__lxstat64@plt+0x48>
   11018:	bl	10eb4 <__libc_start_main@plt>
   1101c:	bl	10fd4 <abort@plt>
   11020:	andeq	r6, r1, ip, ror r1
   11024:	ldrdeq	r1, [r1], -r0
   11028:	andeq	r6, r1, ip, lsl r1
   1102c:	ldr	r3, [pc, #20]	; 11048 <__lxstat64@plt+0x68>
   11030:	ldr	r2, [pc, #20]	; 1104c <__lxstat64@plt+0x6c>
   11034:	add	r3, pc, r3
   11038:	ldr	r2, [r3, r2]
   1103c:	cmp	r2, #0
   11040:	bxeq	lr
   11044:	b	10ecc <__gmon_start__@plt>
   11048:	andeq	r6, r1, r4, asr #31
   1104c:	ldrdeq	r0, [r0], -r8
   11050:	ldr	r0, [pc, #24]	; 11070 <__lxstat64@plt+0x90>
   11054:	ldr	r3, [pc, #24]	; 11074 <__lxstat64@plt+0x94>
   11058:	cmp	r3, r0
   1105c:	bxeq	lr
   11060:	ldr	r3, [pc, #16]	; 11078 <__lxstat64@plt+0x98>
   11064:	cmp	r3, #0
   11068:	bxeq	lr
   1106c:	bx	r3
   11070:	andeq	r8, r2, r0, lsr r1
   11074:	andeq	r8, r2, r0, lsr r1
   11078:	andeq	r0, r0, r0
   1107c:	ldr	r0, [pc, #36]	; 110a8 <__lxstat64@plt+0xc8>
   11080:	ldr	r1, [pc, #36]	; 110ac <__lxstat64@plt+0xcc>
   11084:	sub	r1, r1, r0
   11088:	asr	r1, r1, #2
   1108c:	add	r1, r1, r1, lsr #31
   11090:	asrs	r1, r1, #1
   11094:	bxeq	lr
   11098:	ldr	r3, [pc, #16]	; 110b0 <__lxstat64@plt+0xd0>
   1109c:	cmp	r3, #0
   110a0:	bxeq	lr
   110a4:	bx	r3
   110a8:	andeq	r8, r2, r0, lsr r1
   110ac:	andeq	r8, r2, r0, lsr r1
   110b0:	andeq	r0, r0, r0
   110b4:	push	{r4, lr}
   110b8:	ldr	r4, [pc, #24]	; 110d8 <__lxstat64@plt+0xf8>
   110bc:	ldrb	r3, [r4]
   110c0:	cmp	r3, #0
   110c4:	popne	{r4, pc}
   110c8:	bl	11050 <__lxstat64@plt+0x70>
   110cc:	mov	r3, #1
   110d0:	strb	r3, [r4]
   110d4:	pop	{r4, pc}
   110d8:	andeq	r8, r2, r0, asr #2
   110dc:	b	1107c <__lxstat64@plt+0x9c>
   110e0:	push	{fp, lr}
   110e4:	mov	fp, sp
   110e8:	mov	r4, r0
   110ec:	cmp	r0, #0
   110f0:	bne	11304 <__lxstat64@plt+0x324>
   110f4:	movw	r1, #25067	; 0x61eb
   110f8:	movt	r1, #1
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	bl	10e00 <dcgettext@plt>
   11108:	movw	r5, #33084	; 0x813c
   1110c:	movt	r5, #2
   11110:	ldr	r1, [r5]
   11114:	bl	10d94 <fputs_unlocked@plt>
   11118:	movw	r1, #25152	; 0x6240
   1111c:	movt	r1, #1
   11120:	mov	r0, #0
   11124:	mov	r2, #5
   11128:	bl	10e00 <dcgettext@plt>
   1112c:	ldr	r1, [r5]
   11130:	bl	10d94 <fputs_unlocked@plt>
   11134:	movw	r1, #25201	; 0x6271
   11138:	movt	r1, #1
   1113c:	mov	r0, #0
   11140:	mov	r2, #5
   11144:	bl	10e00 <dcgettext@plt>
   11148:	ldr	r1, [r5]
   1114c:	bl	10d94 <fputs_unlocked@plt>
   11150:	movw	r1, #25246	; 0x629e
   11154:	movt	r1, #1
   11158:	mov	r0, #0
   1115c:	mov	r2, #5
   11160:	bl	10e00 <dcgettext@plt>
   11164:	ldr	r1, [r5]
   11168:	bl	10d94 <fputs_unlocked@plt>
   1116c:	movw	r1, #25300	; 0x62d4
   11170:	movt	r1, #1
   11174:	mov	r0, #0
   11178:	mov	r2, #5
   1117c:	bl	10e00 <dcgettext@plt>
   11180:	ldr	r1, [r5]
   11184:	bl	10d94 <fputs_unlocked@plt>
   11188:	movw	r1, #25420	; 0x634c
   1118c:	movt	r1, #1
   11190:	mov	r0, #0
   11194:	mov	r2, #5
   11198:	bl	10e00 <dcgettext@plt>
   1119c:	ldr	r1, [r5]
   111a0:	bl	10d94 <fputs_unlocked@plt>
   111a4:	movw	r1, #25669	; 0x6445
   111a8:	movt	r1, #1
   111ac:	mov	r0, #0
   111b0:	mov	r2, #5
   111b4:	bl	10e00 <dcgettext@plt>
   111b8:	ldr	r1, [r5]
   111bc:	bl	10d94 <fputs_unlocked@plt>
   111c0:	movw	r1, #25919	; 0x653f
   111c4:	movt	r1, #1
   111c8:	mov	r0, #0
   111cc:	mov	r2, #5
   111d0:	bl	10e00 <dcgettext@plt>
   111d4:	ldr	r1, [r5]
   111d8:	bl	10d94 <fputs_unlocked@plt>
   111dc:	movw	r1, #26295	; 0x66b7
   111e0:	movt	r1, #1
   111e4:	mov	r0, #0
   111e8:	mov	r2, #5
   111ec:	bl	10e00 <dcgettext@plt>
   111f0:	ldr	r1, [r5]
   111f4:	bl	10d94 <fputs_unlocked@plt>
   111f8:	movw	r1, #26484	; 0x6774
   111fc:	movt	r1, #1
   11200:	mov	r0, #0
   11204:	mov	r2, #5
   11208:	bl	10e00 <dcgettext@plt>
   1120c:	ldr	r1, [r5]
   11210:	bl	10d94 <fputs_unlocked@plt>
   11214:	movw	r1, #26655	; 0x681f
   11218:	movt	r1, #1
   1121c:	mov	r0, #0
   11220:	mov	r2, #5
   11224:	bl	10e00 <dcgettext@plt>
   11228:	ldr	r1, [r5]
   1122c:	bl	10d94 <fputs_unlocked@plt>
   11230:	movw	r1, #26930	; 0x6932
   11234:	movt	r1, #1
   11238:	mov	r0, #0
   1123c:	mov	r2, #5
   11240:	bl	10e00 <dcgettext@plt>
   11244:	ldr	r1, [r5]
   11248:	bl	10d94 <fputs_unlocked@plt>
   1124c:	movw	r1, #27290	; 0x6a9a
   11250:	movt	r1, #1
   11254:	mov	r0, #0
   11258:	mov	r2, #5
   1125c:	bl	10e00 <dcgettext@plt>
   11260:	ldr	r1, [r5]
   11264:	bl	10d94 <fputs_unlocked@plt>
   11268:	movw	r1, #27577	; 0x6bb9
   1126c:	movt	r1, #1
   11270:	mov	r0, #0
   11274:	mov	r2, #5
   11278:	bl	10e00 <dcgettext@plt>
   1127c:	ldr	r1, [r5]
   11280:	bl	10d94 <fputs_unlocked@plt>
   11284:	movw	r1, #27802	; 0x6c9a
   11288:	movt	r1, #1
   1128c:	mov	r0, #0
   11290:	mov	r2, #5
   11294:	bl	10e00 <dcgettext@plt>
   11298:	ldr	r1, [r5]
   1129c:	bl	10d94 <fputs_unlocked@plt>
   112a0:	movw	r1, #27924	; 0x6d14
   112a4:	movt	r1, #1
   112a8:	mov	r0, #0
   112ac:	mov	r2, #5
   112b0:	bl	10e00 <dcgettext@plt>
   112b4:	ldr	r1, [r5]
   112b8:	bl	10d94 <fputs_unlocked@plt>
   112bc:	movw	r1, #28060	; 0x6d9c
   112c0:	movt	r1, #1
   112c4:	mov	r0, #0
   112c8:	mov	r2, #5
   112cc:	bl	10e00 <dcgettext@plt>
   112d0:	mov	r5, r0
   112d4:	movw	r1, #28251	; 0x6e5b
   112d8:	movt	r1, #1
   112dc:	mov	r0, #0
   112e0:	mov	r2, #5
   112e4:	bl	10e00 <dcgettext@plt>
   112e8:	mov	r2, r0
   112ec:	mov	r0, #1
   112f0:	mov	r1, r5
   112f4:	bl	10f38 <__printf_chk@plt>
   112f8:	bl	11348 <__lxstat64@plt+0x368>
   112fc:	mov	r0, r4
   11300:	bl	10ee4 <exit@plt>
   11304:	movw	r0, #33080	; 0x8138
   11308:	movt	r0, #2
   1130c:	ldr	r5, [r0]
   11310:	movw	r1, #25028	; 0x61c4
   11314:	movt	r1, #1
   11318:	mov	r0, #0
   1131c:	mov	r2, #5
   11320:	bl	10e00 <dcgettext@plt>
   11324:	mov	r2, r0
   11328:	movw	r0, #33112	; 0x8158
   1132c:	movt	r0, #2
   11330:	ldr	r3, [r0]
   11334:	mov	r0, r5
   11338:	mov	r1, #1
   1133c:	bl	10f50 <__fprintf_chk@plt>
   11340:	mov	r0, r4
   11344:	bl	10ee4 <exit@plt>
   11348:	push	{r4, r5, r6, sl, fp, lr}
   1134c:	add	fp, sp, #16
   11350:	sub	sp, sp, #56	; 0x38
   11354:	movw	r0, #28984	; 0x7138
   11358:	movt	r0, #1
   1135c:	add	r1, r0, #32
   11360:	mov	r2, #48	; 0x30
   11364:	vld1.64	{d16-d17}, [r1]
   11368:	mov	r6, sp
   1136c:	add	r1, r6, #32
   11370:	add	r3, r0, #16
   11374:	vld1.64	{d18-d19}, [r0], r2
   11378:	vld1.64	{d20-d21}, [r3]
   1137c:	vldr	d22, [r0]
   11380:	vst1.64	{d16-d17}, [r1]
   11384:	add	r0, r6, #16
   11388:	vst1.64	{d20-d21}, [r0]
   1138c:	mov	r0, r6
   11390:	vst1.64	{d18-d19}, [r0], r2
   11394:	vstr	d22, [r0]
   11398:	ldr	r1, [sp]
   1139c:	cmp	r1, #0
   113a0:	movw	r4, #28263	; 0x6e67
   113a4:	movt	r4, #1
   113a8:	beq	113d0 <__lxstat64@plt+0x3f0>
   113ac:	mov	r6, sp
   113b0:	movw	r5, #28263	; 0x6e67
   113b4:	movt	r5, #1
   113b8:	mov	r0, r5
   113bc:	bl	10dac <strcmp@plt>
   113c0:	cmp	r0, #0
   113c4:	ldrne	r1, [r6, #8]!
   113c8:	cmpne	r1, #0
   113cc:	bne	113b8 <__lxstat64@plt+0x3d8>
   113d0:	ldr	r5, [r6, #4]
   113d4:	movw	r1, #28478	; 0x6f3e
   113d8:	movt	r1, #1
   113dc:	mov	r0, #0
   113e0:	mov	r2, #5
   113e4:	bl	10e00 <dcgettext@plt>
   113e8:	mov	r1, r0
   113ec:	movw	r2, #28306	; 0x6e92
   113f0:	movt	r2, #1
   113f4:	movw	r3, #28501	; 0x6f55
   113f8:	movt	r3, #1
   113fc:	mov	r0, #1
   11400:	bl	10f38 <__printf_chk@plt>
   11404:	cmp	r5, #0
   11408:	moveq	r5, r4
   1140c:	mov	r0, #5
   11410:	mov	r1, #0
   11414:	bl	10f74 <setlocale@plt>
   11418:	cmp	r0, #0
   1141c:	beq	1145c <__lxstat64@plt+0x47c>
   11420:	movw	r1, #28541	; 0x6f7d
   11424:	movt	r1, #1
   11428:	mov	r2, #3
   1142c:	bl	10fc8 <strncmp@plt>
   11430:	cmp	r0, #0
   11434:	beq	1145c <__lxstat64@plt+0x47c>
   11438:	movw	r1, #28545	; 0x6f81
   1143c:	movt	r1, #1
   11440:	mov	r0, #0
   11444:	mov	r2, #5
   11448:	bl	10e00 <dcgettext@plt>
   1144c:	movw	r1, #33084	; 0x813c
   11450:	movt	r1, #2
   11454:	ldr	r1, [r1]
   11458:	bl	10d94 <fputs_unlocked@plt>
   1145c:	movw	r1, #28616	; 0x6fc8
   11460:	movt	r1, #1
   11464:	mov	r0, #0
   11468:	mov	r2, #5
   1146c:	bl	10e00 <dcgettext@plt>
   11470:	mov	r1, r0
   11474:	movw	r2, #28501	; 0x6f55
   11478:	movt	r2, #1
   1147c:	mov	r0, #1
   11480:	mov	r3, r4
   11484:	bl	10f38 <__printf_chk@plt>
   11488:	movw	r0, #28411	; 0x6efb
   1148c:	movt	r0, #1
   11490:	movw	r6, #25200	; 0x6270
   11494:	movt	r6, #1
   11498:	cmp	r5, r4
   1149c:	moveq	r6, r0
   114a0:	movw	r1, #28643	; 0x6fe3
   114a4:	movt	r1, #1
   114a8:	mov	r0, #0
   114ac:	mov	r2, #5
   114b0:	bl	10e00 <dcgettext@plt>
   114b4:	mov	r1, r0
   114b8:	mov	r0, #1
   114bc:	mov	r2, r5
   114c0:	mov	r3, r6
   114c4:	sub	sp, fp, #16
   114c8:	pop	{r4, r5, r6, sl, fp, lr}
   114cc:	b	10f38 <__printf_chk@plt>
   114d0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   114d4:	add	fp, sp, #24
   114d8:	sub	sp, sp, #16
   114dc:	mov	r5, r1
   114e0:	mov	r4, r0
   114e4:	ldr	r0, [r1]
   114e8:	bl	12c84 <__lxstat64@plt+0x1ca4>
   114ec:	movw	r1, #25200	; 0x6270
   114f0:	movt	r1, #1
   114f4:	mov	r0, #6
   114f8:	bl	10f74 <setlocale@plt>
   114fc:	movw	r6, #28310	; 0x6e96
   11500:	movt	r6, #1
   11504:	movw	r1, #28265	; 0x6e69
   11508:	movt	r1, #1
   1150c:	mov	r0, r6
   11510:	bl	10fa4 <bindtextdomain@plt>
   11514:	mov	r0, r6
   11518:	bl	10e18 <textdomain@plt>
   1151c:	bl	1168c <__lxstat64@plt+0x6ac>
   11520:	movw	r0, #11072	; 0x2b40
   11524:	movt	r0, #1
   11528:	bl	16180 <__lxstat64@plt+0x51a0>
   1152c:	movw	r8, #33092	; 0x8144
   11530:	movt	r8, #2
   11534:	str	r5, [r8]
   11538:	cmp	r4, #2
   1153c:	bne	115c0 <__lxstat64@plt+0x5e0>
   11540:	ldr	r6, [r5, #4]
   11544:	movw	r1, #28289	; 0x6e81
   11548:	movt	r1, #1
   1154c:	mov	r0, r6
   11550:	bl	10dac <strcmp@plt>
   11554:	cmp	r0, #0
   11558:	beq	11650 <__lxstat64@plt+0x670>
   1155c:	movw	r1, #28296	; 0x6e88
   11560:	movt	r1, #1
   11564:	mov	r0, r6
   11568:	bl	10dac <strcmp@plt>
   1156c:	cmp	r0, #0
   11570:	bne	115c4 <__lxstat64@plt+0x5e4>
   11574:	movw	r0, #33000	; 0x80e8
   11578:	movt	r0, #2
   1157c:	ldr	r3, [r0]
   11580:	movw	r0, #33084	; 0x813c
   11584:	movt	r0, #2
   11588:	ldr	r0, [r0]
   1158c:	mov	r5, #0
   11590:	movw	r1, #28337	; 0x6eb1
   11594:	movt	r1, #1
   11598:	movw	r2, #28320	; 0x6ea0
   1159c:	movt	r2, #1
   115a0:	str	r2, [sp]
   115a4:	stmib	sp, {r1, r5}
   115a8:	movw	r1, #28263	; 0x6e67
   115ac:	movt	r1, #1
   115b0:	movw	r2, #28306	; 0x6e92
   115b4:	movt	r2, #1
   115b8:	bl	15068 <__lxstat64@plt+0x4088>
   115bc:	b	11620 <__lxstat64@plt+0x640>
   115c0:	blt	1162c <__lxstat64@plt+0x64c>
   115c4:	sub	r7, r4, #1
   115c8:	ldr	r0, [r5, r7, lsl #2]
   115cc:	movw	r1, #28354	; 0x6ec2
   115d0:	movt	r1, #1
   115d4:	bl	10dac <strcmp@plt>
   115d8:	cmp	r0, #0
   115dc:	bne	1162c <__lxstat64@plt+0x64c>
   115e0:	movw	r9, #33100	; 0x814c
   115e4:	movt	r9, #2
   115e8:	mov	r5, #1
   115ec:	str	r5, [r9]
   115f0:	movw	r6, #33096	; 0x8148
   115f4:	movt	r6, #2
   115f8:	str	r7, [r6]
   115fc:	cmp	r4, #3
   11600:	blt	11620 <__lxstat64@plt+0x640>
   11604:	sub	r0, r4, #2
   11608:	bl	116dc <__lxstat64@plt+0x6fc>
   1160c:	ldr	r1, [r6]
   11610:	ldr	r2, [r9]
   11614:	cmp	r2, r1
   11618:	bne	11658 <__lxstat64@plt+0x678>
   1161c:	eor	r5, r0, #1
   11620:	mov	r0, r5
   11624:	sub	sp, fp, #24
   11628:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1162c:	movw	r1, #28356	; 0x6ec4
   11630:	movt	r1, #1
   11634:	mov	r0, #0
   11638:	mov	r2, #5
   1163c:	bl	10e00 <dcgettext@plt>
   11640:	mov	r4, r0
   11644:	movw	r0, #28354	; 0x6ec2
   11648:	movt	r0, #1
   1164c:	b	1167c <__lxstat64@plt+0x69c>
   11650:	mov	r0, #0
   11654:	bl	110e0 <__lxstat64@plt+0x100>
   11658:	movw	r1, #28367	; 0x6ecf
   1165c:	movt	r1, #1
   11660:	mov	r0, #0
   11664:	mov	r2, #5
   11668:	bl	10e00 <dcgettext@plt>
   1166c:	mov	r4, r0
   11670:	ldr	r0, [r9]
   11674:	ldr	r1, [r8]
   11678:	ldr	r0, [r1, r0, lsl #2]
   1167c:	bl	14478 <__lxstat64@plt+0x3498>
   11680:	mov	r1, r0
   11684:	mov	r0, r4
   11688:	bl	116a0 <__lxstat64@plt+0x6c0>
   1168c:	movw	r0, #33004	; 0x80ec
   11690:	movt	r0, #2
   11694:	mov	r1, #2
   11698:	str	r1, [r0]
   1169c:	bx	lr
   116a0:	sub	sp, sp, #12
   116a4:	push	{fp, lr}
   116a8:	mov	fp, sp
   116ac:	sub	sp, sp, #4
   116b0:	mov	ip, r0
   116b4:	add	r0, fp, #8
   116b8:	stm	r0, {r1, r2, r3}
   116bc:	add	r3, fp, #8
   116c0:	str	r3, [sp]
   116c4:	mov	r0, #0
   116c8:	mov	r1, #0
   116cc:	mov	r2, ip
   116d0:	bl	14bd0 <__lxstat64@plt+0x3bf0>
   116d4:	mov	r0, #2
   116d8:	bl	10ee4 <exit@plt>
   116dc:	push	{r4, r5, r6, sl, fp, lr}
   116e0:	add	fp, sp, #16
   116e4:	sub	r1, r0, #1
   116e8:	cmp	r1, #3
   116ec:	bhi	117a8 <__lxstat64@plt+0x7c8>
   116f0:	add	r0, pc, #0
   116f4:	ldr	pc, [r0, r1, lsl #2]
   116f8:	andeq	r1, r1, r8, lsl #14
   116fc:	andeq	r1, r1, r0, lsr #15
   11700:	andeq	r1, r1, r0, lsl r7
   11704:	andeq	r1, r1, r8, lsl r7
   11708:	pop	{r4, r5, r6, sl, fp, lr}
   1170c:	b	117d0 <__lxstat64@plt+0x7f0>
   11710:	pop	{r4, r5, r6, sl, fp, lr}
   11714:	b	11884 <__lxstat64@plt+0x8a4>
   11718:	movw	r0, #33100	; 0x814c
   1171c:	movt	r0, #2
   11720:	ldr	r5, [r0]
   11724:	movw	r0, #33092	; 0x8144
   11728:	movt	r0, #2
   1172c:	ldr	r6, [r0]
   11730:	ldr	r4, [r6, r5, lsl #2]
   11734:	movw	r1, #28694	; 0x7016
   11738:	movt	r1, #1
   1173c:	mov	r0, r4
   11740:	bl	10dac <strcmp@plt>
   11744:	cmp	r0, #0
   11748:	beq	117b8 <__lxstat64@plt+0x7d8>
   1174c:	movw	r1, #28696	; 0x7018
   11750:	movt	r1, #1
   11754:	mov	r0, r4
   11758:	bl	10dac <strcmp@plt>
   1175c:	cmp	r0, #0
   11760:	bne	117b0 <__lxstat64@plt+0x7d0>
   11764:	add	r0, r6, r5, lsl #2
   11768:	ldr	r0, [r0, #12]
   1176c:	movw	r1, #29381	; 0x72c5
   11770:	movt	r1, #1
   11774:	bl	10dac <strcmp@plt>
   11778:	cmp	r0, #0
   1177c:	bne	117b0 <__lxstat64@plt+0x7d0>
   11780:	mov	r0, #0
   11784:	bl	119b8 <__lxstat64@plt+0x9d8>
   11788:	bl	11804 <__lxstat64@plt+0x824>
   1178c:	mov	r4, r0
   11790:	mov	r0, #0
   11794:	bl	119b8 <__lxstat64@plt+0x9d8>
   11798:	mov	r0, r4
   1179c:	pop	{r4, r5, r6, sl, fp, pc}
   117a0:	pop	{r4, r5, r6, sl, fp, lr}
   117a4:	b	11804 <__lxstat64@plt+0x824>
   117a8:	cmp	r0, #0
   117ac:	ble	117cc <__lxstat64@plt+0x7ec>
   117b0:	pop	{r4, r5, r6, sl, fp, lr}
   117b4:	b	119f8 <__lxstat64@plt+0xa18>
   117b8:	mov	r0, #1
   117bc:	bl	119b8 <__lxstat64@plt+0x9d8>
   117c0:	bl	11884 <__lxstat64@plt+0x8a4>
   117c4:	eor	r0, r0, #1
   117c8:	pop	{r4, r5, r6, sl, fp, pc}
   117cc:	bl	10fd4 <abort@plt>
   117d0:	movw	r0, #33100	; 0x814c
   117d4:	movt	r0, #2
   117d8:	ldr	r1, [r0]
   117dc:	add	r2, r1, #1
   117e0:	str	r2, [r0]
   117e4:	movw	r0, #33092	; 0x8144
   117e8:	movt	r0, #2
   117ec:	ldr	r0, [r0]
   117f0:	ldr	r0, [r0, r1, lsl #2]
   117f4:	ldrb	r0, [r0]
   117f8:	cmp	r0, #0
   117fc:	movwne	r0, #1
   11800:	bx	lr
   11804:	push	{r4, sl, fp, lr}
   11808:	add	fp, sp, #8
   1180c:	movw	r0, #33100	; 0x814c
   11810:	movt	r0, #2
   11814:	ldr	r0, [r0]
   11818:	movw	r1, #33092	; 0x8144
   1181c:	movt	r1, #2
   11820:	ldr	r1, [r1]
   11824:	ldr	r4, [r1, r0, lsl #2]
   11828:	movw	r1, #28694	; 0x7016
   1182c:	movt	r1, #1
   11830:	mov	r0, r4
   11834:	bl	10dac <strcmp@plt>
   11838:	cmp	r0, #0
   1183c:	beq	1186c <__lxstat64@plt+0x88c>
   11840:	ldrb	r0, [r4]
   11844:	cmp	r0, #45	; 0x2d
   11848:	bne	11880 <__lxstat64@plt+0x8a0>
   1184c:	ldrb	r0, [r4, #1]
   11850:	cmp	r0, #0
   11854:	beq	11880 <__lxstat64@plt+0x8a0>
   11858:	ldrb	r0, [r4, #2]
   1185c:	cmp	r0, #0
   11860:	bne	11880 <__lxstat64@plt+0x8a0>
   11864:	pop	{r4, sl, fp, lr}
   11868:	b	11a28 <__lxstat64@plt+0xa48>
   1186c:	mov	r0, #0
   11870:	bl	119b8 <__lxstat64@plt+0x9d8>
   11874:	bl	117d0 <__lxstat64@plt+0x7f0>
   11878:	eor	r0, r0, #1
   1187c:	pop	{r4, sl, fp, pc}
   11880:	bl	1201c <__lxstat64@plt+0x103c>
   11884:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11888:	add	fp, sp, #24
   1188c:	movw	r8, #33100	; 0x814c
   11890:	movt	r8, #2
   11894:	ldr	r5, [r8]
   11898:	movw	r9, #33092	; 0x8144
   1189c:	movt	r9, #2
   118a0:	ldr	r7, [r9]
   118a4:	add	r6, r7, r5, lsl #2
   118a8:	ldr	r4, [r6, #4]
   118ac:	mov	r0, r4
   118b0:	bl	12168 <__lxstat64@plt+0x1188>
   118b4:	cmp	r0, #0
   118b8:	beq	118c8 <__lxstat64@plt+0x8e8>
   118bc:	mov	r0, #0
   118c0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   118c4:	b	1229c <__lxstat64@plt+0x12bc>
   118c8:	ldr	r5, [r7, r5, lsl #2]
   118cc:	movw	r1, #28694	; 0x7016
   118d0:	movt	r1, #1
   118d4:	mov	r0, r5
   118d8:	bl	10dac <strcmp@plt>
   118dc:	cmp	r0, #0
   118e0:	beq	1194c <__lxstat64@plt+0x96c>
   118e4:	movw	r1, #28696	; 0x7018
   118e8:	movt	r1, #1
   118ec:	mov	r0, r5
   118f0:	bl	10dac <strcmp@plt>
   118f4:	cmp	r0, #0
   118f8:	bne	11914 <__lxstat64@plt+0x934>
   118fc:	ldr	r0, [r6, #8]
   11900:	movw	r1, #29381	; 0x72c5
   11904:	movt	r1, #1
   11908:	bl	10dac <strcmp@plt>
   1190c:	cmp	r0, #0
   11910:	beq	11960 <__lxstat64@plt+0x980>
   11914:	movw	r1, #28771	; 0x7063
   11918:	movt	r1, #1
   1191c:	mov	r0, r4
   11920:	bl	10dac <strcmp@plt>
   11924:	cmp	r0, #0
   11928:	beq	11944 <__lxstat64@plt+0x964>
   1192c:	movw	r1, #28774	; 0x7066
   11930:	movt	r1, #1
   11934:	mov	r0, r4
   11938:	bl	10dac <strcmp@plt>
   1193c:	cmp	r0, #0
   11940:	bne	11980 <__lxstat64@plt+0x9a0>
   11944:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   11948:	b	119f8 <__lxstat64@plt+0xa18>
   1194c:	mov	r0, #1
   11950:	bl	119b8 <__lxstat64@plt+0x9d8>
   11954:	bl	11804 <__lxstat64@plt+0x824>
   11958:	eor	r0, r0, #1
   1195c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11960:	mov	r0, #0
   11964:	bl	119b8 <__lxstat64@plt+0x9d8>
   11968:	bl	117d0 <__lxstat64@plt+0x7f0>
   1196c:	mov	r4, r0
   11970:	mov	r0, #0
   11974:	bl	119b8 <__lxstat64@plt+0x9d8>
   11978:	mov	r0, r4
   1197c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11980:	movw	r1, #28777	; 0x7069
   11984:	movt	r1, #1
   11988:	mov	r0, #0
   1198c:	mov	r2, #5
   11990:	bl	10e00 <dcgettext@plt>
   11994:	mov	r4, r0
   11998:	ldr	r0, [r8]
   1199c:	ldr	r1, [r9]
   119a0:	add	r0, r1, r0, lsl #2
   119a4:	ldr	r0, [r0, #4]
   119a8:	bl	14478 <__lxstat64@plt+0x3498>
   119ac:	mov	r1, r0
   119b0:	mov	r0, r4
   119b4:	bl	116a0 <__lxstat64@plt+0x6c0>
   119b8:	push	{fp, lr}
   119bc:	mov	fp, sp
   119c0:	movw	r1, #33100	; 0x814c
   119c4:	movt	r1, #2
   119c8:	ldr	r2, [r1]
   119cc:	add	r2, r2, #1
   119d0:	str	r2, [r1]
   119d4:	movw	r1, #33096	; 0x8148
   119d8:	movt	r1, #2
   119dc:	ldr	r1, [r1]
   119e0:	cmp	r2, r1
   119e4:	poplt	{fp, pc}
   119e8:	cmp	r0, #0
   119ec:	bne	119f4 <__lxstat64@plt+0xa14>
   119f0:	pop	{fp, pc}
   119f4:	bl	1201c <__lxstat64@plt+0x103c>
   119f8:	push	{fp, lr}
   119fc:	mov	fp, sp
   11a00:	movw	r0, #33096	; 0x8148
   11a04:	movt	r0, #2
   11a08:	ldr	r0, [r0]
   11a0c:	movw	r1, #33100	; 0x814c
   11a10:	movt	r1, #2
   11a14:	ldr	r1, [r1]
   11a18:	cmp	r1, r0
   11a1c:	blge	1201c <__lxstat64@plt+0x103c>
   11a20:	pop	{fp, lr}
   11a24:	b	12764 <__lxstat64@plt+0x1784>
   11a28:	push	{r4, r5, r6, sl, fp, lr}
   11a2c:	add	fp, sp, #16
   11a30:	sub	sp, sp, #120	; 0x78
   11a34:	movw	r6, #33100	; 0x814c
   11a38:	movt	r6, #2
   11a3c:	ldr	r0, [r6]
   11a40:	movw	r5, #33092	; 0x8144
   11a44:	movt	r5, #2
   11a48:	ldr	r1, [r5]
   11a4c:	ldr	r0, [r1, r0, lsl #2]
   11a50:	ldrb	r0, [r0, #1]
   11a54:	sub	r0, r0, #71	; 0x47
   11a58:	cmp	r0, #51	; 0x33
   11a5c:	bhi	11fe8 <__lxstat64@plt+0x1008>
   11a60:	add	r1, pc, #0
   11a64:	ldr	pc, [r1, r0, lsl #2]
   11a68:	strdeq	r1, [r1], -r8
   11a6c:	andeq	r1, r1, r8, ror #31
   11a70:	andeq	r1, r1, r8, ror #31
   11a74:	andeq	r1, r1, r8, ror #31
   11a78:	andeq	r1, r1, r8, ror #31
   11a7c:	andeq	r1, r1, r8, lsr fp
   11a80:	andeq	r1, r1, r8, ror #31
   11a84:	andeq	r1, r1, r8, asr #24
   11a88:	andeq	r1, r1, r4, lsr #25
   11a8c:	andeq	r1, r1, r8, ror #31
   11a90:	andeq	r1, r1, r8, ror #31
   11a94:	andeq	r1, r1, r8, ror #31
   11a98:	strdeq	r1, [r1], -r4
   11a9c:	andeq	r1, r1, r8, ror #31
   11aa0:	andeq	r1, r1, r8, ror #31
   11aa4:	andeq	r1, r1, r8, ror #31
   11aa8:	andeq	r1, r1, r8, ror #31
   11aac:	andeq	r1, r1, r8, ror #31
   11ab0:	andeq	r1, r1, r8, ror #31
   11ab4:	andeq	r1, r1, r8, ror #31
   11ab8:	andeq	r1, r1, r8, ror #31
   11abc:	andeq	r1, r1, r8, ror #31
   11ac0:	andeq	r1, r1, r8, ror #31
   11ac4:	andeq	r1, r1, r8, ror #31
   11ac8:	andeq	r1, r1, r8, ror #31
   11acc:	andeq	r1, r1, r8, ror #31
   11ad0:	andeq	r1, r1, r8, ror #31
   11ad4:	andeq	r1, r1, ip, lsr #26
   11ad8:	andeq	r1, r1, r4, ror #26
   11adc:	muleq	r1, ip, sp
   11ae0:	andeq	r1, r1, r0, ror fp
   11ae4:	ldrdeq	r1, [r1], -r4
   11ae8:	muleq	r1, r0, fp
   11aec:	andeq	r1, r1, r8, lsr fp
   11af0:	andeq	r1, r1, r8, ror #31
   11af4:	andeq	r1, r1, r8, ror #31
   11af8:	andeq	r1, r1, r4, asr #23
   11afc:	andeq	r1, r1, r8, ror #31
   11b00:	andeq	r1, r1, r8, ror #31
   11b04:	andeq	r1, r1, ip, lsl #28
   11b08:	andeq	r1, r1, r8, ror #31
   11b0c:	andeq	r1, r1, r8, ror #29
   11b10:	andeq	r1, r1, r8, ror #31
   11b14:	andeq	r1, r1, r0, lsr lr
   11b18:	andeq	r1, r1, r4, asr pc
   11b1c:	andeq	r1, r1, ip, asr #28
   11b20:	andeq	r1, r1, r0, lsr #30
   11b24:	andeq	r1, r1, r8, ror #31
   11b28:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   11b2c:			; <UNDEFINED> instruction: 0x00011eb0
   11b30:	andeq	r1, r1, r8, ror #31
   11b34:	andeq	r1, r1, ip, asr #29
   11b38:	bl	1206c <__lxstat64@plt+0x108c>
   11b3c:	ldr	r0, [r6]
   11b40:	ldr	r1, [r5]
   11b44:	add	r0, r1, r0, lsl #2
   11b48:	ldr	r0, [r0, #-4]
   11b4c:	add	r1, sp, #16
   11b50:	bl	161a8 <__lxstat64@plt+0x51c8>
   11b54:	mov	r4, #0
   11b58:	cmp	r0, #0
   11b5c:	bne	11fbc <__lxstat64@plt+0xfdc>
   11b60:	ldr	r0, [sp, #32]
   11b64:	and	r0, r0, #61440	; 0xf000
   11b68:	sub	r0, r0, #40960	; 0xa000
   11b6c:	b	11fb4 <__lxstat64@plt+0xfd4>
   11b70:	bl	1206c <__lxstat64@plt+0x108c>
   11b74:	ldr	r0, [r6]
   11b78:	ldr	r1, [r5]
   11b7c:	add	r0, r1, r0, lsl #2
   11b80:	ldr	r0, [r0, #-4]
   11b84:	add	r1, sp, #16
   11b88:	bl	16198 <__lxstat64@plt+0x51b8>
   11b8c:	b	11fb4 <__lxstat64@plt+0xfd4>
   11b90:	bl	1206c <__lxstat64@plt+0x108c>
   11b94:	ldr	r0, [r6]
   11b98:	ldr	r1, [r5]
   11b9c:	add	r0, r1, r0, lsl #2
   11ba0:	ldr	r0, [r0, #-4]
   11ba4:	add	r1, sp, #16
   11ba8:	bl	16198 <__lxstat64@plt+0x51b8>
   11bac:	mov	r4, #0
   11bb0:	cmp	r0, #0
   11bb4:	bne	11fbc <__lxstat64@plt+0xfdc>
   11bb8:	ldrb	r0, [sp, #33]	; 0x21
   11bbc:	ubfx	r4, r0, #2, #1
   11bc0:	b	11fbc <__lxstat64@plt+0xfdc>
   11bc4:	bl	1206c <__lxstat64@plt+0x108c>
   11bc8:	ldr	r0, [r6]
   11bcc:	ldr	r1, [r5]
   11bd0:	add	r0, r1, r0, lsl #2
   11bd4:	ldr	r0, [r0, #-4]
   11bd8:	add	r1, sp, #16
   11bdc:	bl	16198 <__lxstat64@plt+0x51b8>
   11be0:	mov	r4, #0
   11be4:	cmp	r0, #0
   11be8:	bne	11fbc <__lxstat64@plt+0xfdc>
   11bec:	ldrb	r0, [sp, #33]	; 0x21
   11bf0:	ubfx	r4, r0, #1, #1
   11bf4:	b	11fbc <__lxstat64@plt+0xfdc>
   11bf8:	bl	1206c <__lxstat64@plt+0x108c>
   11bfc:	ldr	r0, [r6]
   11c00:	ldr	r1, [r5]
   11c04:	add	r0, r1, r0, lsl #2
   11c08:	ldr	r0, [r0, #-4]
   11c0c:	add	r1, sp, #16
   11c10:	bl	16198 <__lxstat64@plt+0x51b8>
   11c14:	mov	r4, #0
   11c18:	cmp	r0, #0
   11c1c:	bne	11fbc <__lxstat64@plt+0xfdc>
   11c20:	bl	10f08 <__errno_location@plt>
   11c24:	mov	r5, r0
   11c28:	mov	r4, #0
   11c2c:	str	r4, [r0]
   11c30:	bl	10e3c <getegid@plt>
   11c34:	cmn	r0, #1
   11c38:	beq	11fc8 <__lxstat64@plt+0xfe8>
   11c3c:	ldr	r1, [sp, #44]	; 0x2c
   11c40:	sub	r0, r0, r1
   11c44:	b	11fb4 <__lxstat64@plt+0xfd4>
   11c48:	bl	1206c <__lxstat64@plt+0x108c>
   11c4c:	ldr	r0, [r6]
   11c50:	ldr	r1, [r5]
   11c54:	add	r0, r1, r0, lsl #2
   11c58:	ldr	r0, [r0, #-4]
   11c5c:	add	r1, sp, #16
   11c60:	bl	16198 <__lxstat64@plt+0x51b8>
   11c64:	mov	r4, #0
   11c68:	cmp	r0, #0
   11c6c:	bne	11fbc <__lxstat64@plt+0xfdc>
   11c70:	add	r0, sp, #8
   11c74:	add	r4, sp, #16
   11c78:	mov	r1, r4
   11c7c:	bl	148b0 <__lxstat64@plt+0x38d0>
   11c80:	mov	r0, sp
   11c84:	mov	r1, r4
   11c88:	bl	148c8 <__lxstat64@plt+0x38e8>
   11c8c:	ldm	sp, {r0, r1, r2, r3}
   11c90:	bl	14b50 <__lxstat64@plt+0x3b70>
   11c94:	mov	r4, #0
   11c98:	cmp	r0, #0
   11c9c:	movwgt	r4, #1
   11ca0:	b	11fbc <__lxstat64@plt+0xfdc>
   11ca4:	bl	1206c <__lxstat64@plt+0x108c>
   11ca8:	ldr	r0, [r6]
   11cac:	ldr	r1, [r5]
   11cb0:	add	r0, r1, r0, lsl #2
   11cb4:	ldr	r0, [r0, #-4]
   11cb8:	add	r1, sp, #16
   11cbc:	bl	16198 <__lxstat64@plt+0x51b8>
   11cc0:	mov	r4, #0
   11cc4:	cmp	r0, #0
   11cc8:	bne	11fbc <__lxstat64@plt+0xfdc>
   11ccc:	bl	10f08 <__errno_location@plt>
   11cd0:	mov	r5, r0
   11cd4:	mov	r4, #0
   11cd8:	str	r4, [r0]
   11cdc:	bl	10e24 <geteuid@plt>
   11ce0:	cmn	r0, #1
   11ce4:	beq	11fd8 <__lxstat64@plt+0xff8>
   11ce8:	ldr	r1, [sp, #40]	; 0x28
   11cec:	sub	r0, r0, r1
   11cf0:	b	11fb4 <__lxstat64@plt+0xfd4>
   11cf4:	bl	1206c <__lxstat64@plt+0x108c>
   11cf8:	ldr	r0, [r6]
   11cfc:	ldr	r1, [r5]
   11d00:	add	r0, r1, r0, lsl #2
   11d04:	ldr	r0, [r0, #-4]
   11d08:	add	r1, sp, #16
   11d0c:	bl	16198 <__lxstat64@plt+0x51b8>
   11d10:	mov	r4, #0
   11d14:	cmp	r0, #0
   11d18:	bne	11fbc <__lxstat64@plt+0xfdc>
   11d1c:	ldr	r0, [sp, #32]
   11d20:	and	r0, r0, #61440	; 0xf000
   11d24:	sub	r0, r0, #49152	; 0xc000
   11d28:	b	11fb4 <__lxstat64@plt+0xfd4>
   11d2c:	bl	1206c <__lxstat64@plt+0x108c>
   11d30:	ldr	r0, [r6]
   11d34:	ldr	r1, [r5]
   11d38:	add	r0, r1, r0, lsl #2
   11d3c:	ldr	r0, [r0, #-4]
   11d40:	add	r1, sp, #16
   11d44:	bl	16198 <__lxstat64@plt+0x51b8>
   11d48:	mov	r4, #0
   11d4c:	cmp	r0, #0
   11d50:	bne	11fbc <__lxstat64@plt+0xfdc>
   11d54:	ldr	r0, [sp, #32]
   11d58:	and	r0, r0, #61440	; 0xf000
   11d5c:	sub	r0, r0, #24576	; 0x6000
   11d60:	b	11fb4 <__lxstat64@plt+0xfd4>
   11d64:	bl	1206c <__lxstat64@plt+0x108c>
   11d68:	ldr	r0, [r6]
   11d6c:	ldr	r1, [r5]
   11d70:	add	r0, r1, r0, lsl #2
   11d74:	ldr	r0, [r0, #-4]
   11d78:	add	r1, sp, #16
   11d7c:	bl	16198 <__lxstat64@plt+0x51b8>
   11d80:	mov	r4, #0
   11d84:	cmp	r0, #0
   11d88:	bne	11fbc <__lxstat64@plt+0xfdc>
   11d8c:	ldr	r0, [sp, #32]
   11d90:	and	r0, r0, #61440	; 0xf000
   11d94:	sub	r0, r0, #8192	; 0x2000
   11d98:	b	11fb4 <__lxstat64@plt+0xfd4>
   11d9c:	bl	1206c <__lxstat64@plt+0x108c>
   11da0:	ldr	r0, [r6]
   11da4:	ldr	r1, [r5]
   11da8:	add	r0, r1, r0, lsl #2
   11dac:	ldr	r0, [r0, #-4]
   11db0:	add	r1, sp, #16
   11db4:	bl	16198 <__lxstat64@plt+0x51b8>
   11db8:	mov	r4, #0
   11dbc:	cmp	r0, #0
   11dc0:	bne	11fbc <__lxstat64@plt+0xfdc>
   11dc4:	ldr	r0, [sp, #32]
   11dc8:	and	r0, r0, #61440	; 0xf000
   11dcc:	sub	r0, r0, #16384	; 0x4000
   11dd0:	b	11fb4 <__lxstat64@plt+0xfd4>
   11dd4:	bl	1206c <__lxstat64@plt+0x108c>
   11dd8:	ldr	r0, [r6]
   11ddc:	ldr	r1, [r5]
   11de0:	add	r0, r1, r0, lsl #2
   11de4:	ldr	r0, [r0, #-4]
   11de8:	add	r1, sp, #16
   11dec:	bl	16198 <__lxstat64@plt+0x51b8>
   11df0:	mov	r4, #0
   11df4:	cmp	r0, #0
   11df8:	bne	11fbc <__lxstat64@plt+0xfdc>
   11dfc:	ldr	r0, [sp, #32]
   11e00:	and	r0, r0, #61440	; 0xf000
   11e04:	sub	r0, r0, #32768	; 0x8000
   11e08:	b	11fb4 <__lxstat64@plt+0xfd4>
   11e0c:	bl	1206c <__lxstat64@plt+0x108c>
   11e10:	ldr	r0, [r6]
   11e14:	ldr	r1, [r5]
   11e18:	add	r0, r1, r0, lsl #2
   11e1c:	ldr	r0, [r0, #-4]
   11e20:	ldrb	r4, [r0]
   11e24:	cmp	r4, #0
   11e28:	movwne	r4, #1
   11e2c:	b	11fbc <__lxstat64@plt+0xfdc>
   11e30:	bl	1206c <__lxstat64@plt+0x108c>
   11e34:	ldr	r0, [r6]
   11e38:	ldr	r1, [r5]
   11e3c:	add	r0, r1, r0, lsl #2
   11e40:	ldr	r0, [r0, #-4]
   11e44:	mov	r1, #4
   11e48:	b	11fb0 <__lxstat64@plt+0xfd0>
   11e4c:	bl	1206c <__lxstat64@plt+0x108c>
   11e50:	ldr	r0, [r6]
   11e54:	ldr	r1, [r5]
   11e58:	add	r0, r1, r0, lsl #2
   11e5c:	ldr	r0, [r0, #-4]
   11e60:	bl	12094 <__lxstat64@plt+0x10b4>
   11e64:	mov	r6, r0
   11e68:	bl	10f08 <__errno_location@plt>
   11e6c:	mov	r5, r0
   11e70:	mov	r4, #0
   11e74:	str	r4, [r0]
   11e78:	mov	r0, r6
   11e7c:	mov	r1, #0
   11e80:	mov	r2, #10
   11e84:	bl	10db8 <strtol@plt>
   11e88:	cmp	r0, #0
   11e8c:	bmi	11fbc <__lxstat64@plt+0xfdc>
   11e90:	ldr	r1, [r5]
   11e94:	cmp	r1, #34	; 0x22
   11e98:	beq	11fbc <__lxstat64@plt+0xfdc>
   11e9c:	bl	10fbc <isatty@plt>
   11ea0:	mov	r4, r0
   11ea4:	cmp	r0, #0
   11ea8:	movwne	r4, #1
   11eac:	b	11fbc <__lxstat64@plt+0xfdc>
   11eb0:	bl	1206c <__lxstat64@plt+0x108c>
   11eb4:	ldr	r0, [r6]
   11eb8:	ldr	r1, [r5]
   11ebc:	add	r0, r1, r0, lsl #2
   11ec0:	ldr	r0, [r0, #-4]
   11ec4:	mov	r1, #1
   11ec8:	b	11fb0 <__lxstat64@plt+0xfd0>
   11ecc:	bl	1206c <__lxstat64@plt+0x108c>
   11ed0:	ldr	r0, [r6]
   11ed4:	ldr	r1, [r5]
   11ed8:	add	r0, r1, r0, lsl #2
   11edc:	ldr	r0, [r0, #-4]
   11ee0:	ldrb	r0, [r0]
   11ee4:	b	11fb4 <__lxstat64@plt+0xfd4>
   11ee8:	bl	1206c <__lxstat64@plt+0x108c>
   11eec:	ldr	r0, [r6]
   11ef0:	ldr	r1, [r5]
   11ef4:	add	r0, r1, r0, lsl #2
   11ef8:	ldr	r0, [r0, #-4]
   11efc:	add	r1, sp, #16
   11f00:	bl	16198 <__lxstat64@plt+0x51b8>
   11f04:	mov	r4, #0
   11f08:	cmp	r0, #0
   11f0c:	bne	11fbc <__lxstat64@plt+0xfdc>
   11f10:	ldr	r0, [sp, #32]
   11f14:	and	r0, r0, #61440	; 0xf000
   11f18:	sub	r0, r0, #4096	; 0x1000
   11f1c:	b	11fb4 <__lxstat64@plt+0xfd4>
   11f20:	bl	1206c <__lxstat64@plt+0x108c>
   11f24:	ldr	r0, [r6]
   11f28:	ldr	r1, [r5]
   11f2c:	add	r0, r1, r0, lsl #2
   11f30:	ldr	r0, [r0, #-4]
   11f34:	add	r1, sp, #16
   11f38:	bl	16198 <__lxstat64@plt+0x51b8>
   11f3c:	mov	r4, #0
   11f40:	cmp	r0, #0
   11f44:	bne	11fbc <__lxstat64@plt+0xfdc>
   11f48:	ldrb	r0, [sp, #33]	; 0x21
   11f4c:	ubfx	r4, r0, #3, #1
   11f50:	b	11fbc <__lxstat64@plt+0xfdc>
   11f54:	bl	1206c <__lxstat64@plt+0x108c>
   11f58:	ldr	r0, [r6]
   11f5c:	ldr	r1, [r5]
   11f60:	add	r0, r1, r0, lsl #2
   11f64:	ldr	r0, [r0, #-4]
   11f68:	add	r1, sp, #16
   11f6c:	bl	16198 <__lxstat64@plt+0x51b8>
   11f70:	mov	r4, #0
   11f74:	cmp	r0, #0
   11f78:	bne	11fbc <__lxstat64@plt+0xfdc>
   11f7c:	mov	r4, #0
   11f80:	ldr	r0, [sp, #64]	; 0x40
   11f84:	ldr	r1, [sp, #68]	; 0x44
   11f88:	rsbs	r0, r0, #0
   11f8c:	rscs	r0, r1, #0
   11f90:	movwlt	r4, #1
   11f94:	b	11fbc <__lxstat64@plt+0xfdc>
   11f98:	bl	1206c <__lxstat64@plt+0x108c>
   11f9c:	ldr	r0, [r6]
   11fa0:	ldr	r1, [r5]
   11fa4:	add	r0, r1, r0, lsl #2
   11fa8:	ldr	r0, [r0, #-4]
   11fac:	mov	r1, #2
   11fb0:	bl	10f98 <euidaccess@plt>
   11fb4:	clz	r0, r0
   11fb8:	lsr	r4, r0, #5
   11fbc:	mov	r0, r4
   11fc0:	sub	sp, fp, #16
   11fc4:	pop	{r4, r5, r6, sl, fp, pc}
   11fc8:	ldr	r1, [r5]
   11fcc:	cmp	r1, #0
   11fd0:	bne	11fbc <__lxstat64@plt+0xfdc>
   11fd4:	b	11c3c <__lxstat64@plt+0xc5c>
   11fd8:	ldr	r1, [r5]
   11fdc:	cmp	r1, #0
   11fe0:	bne	11fbc <__lxstat64@plt+0xfdc>
   11fe4:	b	11ce8 <__lxstat64@plt+0xd08>
   11fe8:	movw	r1, #28698	; 0x701a
   11fec:	movt	r1, #1
   11ff0:	mov	r0, #0
   11ff4:	mov	r2, #5
   11ff8:	bl	10e00 <dcgettext@plt>
   11ffc:	mov	r4, r0
   12000:	ldr	r0, [r6]
   12004:	ldr	r1, [r5]
   12008:	ldr	r0, [r1, r0, lsl #2]
   1200c:	bl	14478 <__lxstat64@plt+0x3498>
   12010:	mov	r1, r0
   12014:	mov	r0, r4
   12018:	bl	116a0 <__lxstat64@plt+0x6c0>
   1201c:	push	{fp, lr}
   12020:	mov	fp, sp
   12024:	movw	r1, #28745	; 0x7049
   12028:	movt	r1, #1
   1202c:	mov	r0, #0
   12030:	mov	r2, #5
   12034:	bl	10e00 <dcgettext@plt>
   12038:	mov	r4, r0
   1203c:	movw	r0, #33096	; 0x8148
   12040:	movt	r0, #2
   12044:	ldr	r0, [r0]
   12048:	movw	r1, #33092	; 0x8144
   1204c:	movt	r1, #2
   12050:	ldr	r1, [r1]
   12054:	add	r0, r1, r0, lsl #2
   12058:	ldr	r0, [r0, #-4]
   1205c:	bl	14478 <__lxstat64@plt+0x3498>
   12060:	mov	r1, r0
   12064:	mov	r0, r4
   12068:	bl	116a0 <__lxstat64@plt+0x6c0>
   1206c:	push	{fp, lr}
   12070:	mov	fp, sp
   12074:	mov	r0, #1
   12078:	bl	119b8 <__lxstat64@plt+0x9d8>
   1207c:	movw	r0, #33100	; 0x814c
   12080:	movt	r0, #2
   12084:	ldr	r1, [r0]
   12088:	add	r1, r1, #1
   1208c:	str	r1, [r0]
   12090:	pop	{fp, pc}
   12094:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12098:	add	fp, sp, #24
   1209c:	mov	r8, r0
   120a0:	sub	r6, r0, #1
   120a4:	bl	10ed8 <__ctype_b_loc@plt>
   120a8:	ldr	r7, [r0]
   120ac:	ldrb	r0, [r6, #1]!
   120b0:	bl	12164 <__lxstat64@plt+0x1184>
   120b4:	ldrb	r1, [r7, r0, lsl #1]
   120b8:	tst	r1, #1
   120bc:	bne	120ac <__lxstat64@plt+0x10cc>
   120c0:	add	r1, r6, #1
   120c4:	cmp	r0, #43	; 0x2b
   120c8:	mov	r5, r6
   120cc:	moveq	r5, r1
   120d0:	cmp	r0, #45	; 0x2d
   120d4:	moveq	r6, r1
   120d8:	cmp	r0, #43	; 0x2b
   120dc:	moveq	r6, r1
   120e0:	ldrb	r0, [r6]
   120e4:	sub	r0, r0, #48	; 0x30
   120e8:	cmp	r0, #9
   120ec:	bhi	12138 <__lxstat64@plt+0x1158>
   120f0:	ldrb	r0, [r6, #1]!
   120f4:	sub	r1, r0, #48	; 0x30
   120f8:	cmp	r1, #10
   120fc:	bcc	120f0 <__lxstat64@plt+0x1110>
   12100:	bl	12164 <__lxstat64@plt+0x1184>
   12104:	ldrb	r1, [r7, r0, lsl #1]
   12108:	tst	r1, #1
   1210c:	beq	1212c <__lxstat64@plt+0x114c>
   12110:	mov	r4, #1
   12114:	ldrb	r0, [r6, r4]
   12118:	bl	12164 <__lxstat64@plt+0x1184>
   1211c:	ldrb	r1, [r7, r0, lsl #1]
   12120:	add	r4, r4, #1
   12124:	tst	r1, #1
   12128:	bne	12114 <__lxstat64@plt+0x1134>
   1212c:	cmp	r0, #0
   12130:	moveq	r0, r5
   12134:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   12138:	movw	r1, #28726	; 0x7036
   1213c:	movt	r1, #1
   12140:	mov	r0, #0
   12144:	mov	r2, #5
   12148:	bl	10e00 <dcgettext@plt>
   1214c:	mov	r5, r0
   12150:	mov	r0, r8
   12154:	bl	14478 <__lxstat64@plt+0x3498>
   12158:	mov	r1, r0
   1215c:	mov	r0, r5
   12160:	bl	116a0 <__lxstat64@plt+0x6c0>
   12164:	bx	lr
   12168:	push	{r4, r5, fp, lr}
   1216c:	add	fp, sp, #8
   12170:	mov	r5, r0
   12174:	movw	r1, #28807	; 0x7087
   12178:	movt	r1, #1
   1217c:	bl	10dac <strcmp@plt>
   12180:	mov	r4, #1
   12184:	cmp	r0, #0
   12188:	beq	12294 <__lxstat64@plt+0x12b4>
   1218c:	movw	r1, #28806	; 0x7086
   12190:	movt	r1, #1
   12194:	mov	r0, r5
   12198:	bl	10dac <strcmp@plt>
   1219c:	cmp	r0, #0
   121a0:	beq	12294 <__lxstat64@plt+0x12b4>
   121a4:	movw	r1, #28809	; 0x7089
   121a8:	movt	r1, #1
   121ac:	mov	r0, r5
   121b0:	bl	10dac <strcmp@plt>
   121b4:	cmp	r0, #0
   121b8:	beq	12294 <__lxstat64@plt+0x12b4>
   121bc:	movw	r1, #28812	; 0x708c
   121c0:	movt	r1, #1
   121c4:	mov	r0, r5
   121c8:	bl	10dac <strcmp@plt>
   121cc:	cmp	r0, #0
   121d0:	beq	12294 <__lxstat64@plt+0x12b4>
   121d4:	movw	r1, #28816	; 0x7090
   121d8:	movt	r1, #1
   121dc:	mov	r0, r5
   121e0:	bl	10dac <strcmp@plt>
   121e4:	cmp	r0, #0
   121e8:	beq	12294 <__lxstat64@plt+0x12b4>
   121ec:	movw	r1, #28820	; 0x7094
   121f0:	movt	r1, #1
   121f4:	mov	r0, r5
   121f8:	bl	10dac <strcmp@plt>
   121fc:	cmp	r0, #0
   12200:	beq	12294 <__lxstat64@plt+0x12b4>
   12204:	movw	r1, #28824	; 0x7098
   12208:	movt	r1, #1
   1220c:	mov	r0, r5
   12210:	bl	10dac <strcmp@plt>
   12214:	cmp	r0, #0
   12218:	beq	12294 <__lxstat64@plt+0x12b4>
   1221c:	movw	r1, #28828	; 0x709c
   12220:	movt	r1, #1
   12224:	mov	r0, r5
   12228:	bl	10dac <strcmp@plt>
   1222c:	cmp	r0, #0
   12230:	beq	12294 <__lxstat64@plt+0x12b4>
   12234:	movw	r1, #28832	; 0x70a0
   12238:	movt	r1, #1
   1223c:	mov	r0, r5
   12240:	bl	10dac <strcmp@plt>
   12244:	cmp	r0, #0
   12248:	beq	12294 <__lxstat64@plt+0x12b4>
   1224c:	movw	r1, #28836	; 0x70a4
   12250:	movt	r1, #1
   12254:	mov	r0, r5
   12258:	bl	10dac <strcmp@plt>
   1225c:	cmp	r0, #0
   12260:	beq	12294 <__lxstat64@plt+0x12b4>
   12264:	movw	r1, #28840	; 0x70a8
   12268:	movt	r1, #1
   1226c:	mov	r0, r5
   12270:	bl	10dac <strcmp@plt>
   12274:	cmp	r0, #0
   12278:	beq	12294 <__lxstat64@plt+0x12b4>
   1227c:	movw	r1, #28844	; 0x70ac
   12280:	movt	r1, #1
   12284:	mov	r0, r5
   12288:	bl	10dac <strcmp@plt>
   1228c:	clz	r0, r0
   12290:	lsr	r4, r0, #5
   12294:	mov	r0, r4
   12298:	pop	{r4, r5, fp, pc}
   1229c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   122a0:	add	fp, sp, #28
   122a4:	sub	sp, sp, #212	; 0xd4
   122a8:	mov	r4, r0
   122ac:	cmp	r0, #0
   122b0:	movne	r0, #0
   122b4:	blne	119b8 <__lxstat64@plt+0x9d8>
   122b8:	movw	r9, #33100	; 0x814c
   122bc:	movt	r9, #2
   122c0:	ldr	r7, [r9]
   122c4:	add	r6, r7, #1
   122c8:	movw	r0, #33096	; 0x8148
   122cc:	movt	r0, #2
   122d0:	ldr	r0, [r0]
   122d4:	sub	r0, r0, #2
   122d8:	mov	sl, #0
   122dc:	cmp	r6, r0
   122e0:	movw	r8, #33092	; 0x8144
   122e4:	movt	r8, #2
   122e8:	bge	12318 <__lxstat64@plt+0x1338>
   122ec:	ldr	r0, [r8]
   122f0:	add	r0, r0, r7, lsl #2
   122f4:	ldr	r0, [r0, #8]
   122f8:	movw	r1, #28891	; 0x70db
   122fc:	movt	r1, #1
   12300:	bl	10dac <strcmp@plt>
   12304:	cmp	r0, #0
   12308:	bne	12318 <__lxstat64@plt+0x1338>
   1230c:	mov	r0, #0
   12310:	bl	119b8 <__lxstat64@plt+0x9d8>
   12314:	mov	sl, #1
   12318:	ldr	r5, [r8]
   1231c:	ldr	r0, [r5, r6, lsl #2]
   12320:	ldrb	r1, [r0]
   12324:	cmp	r1, #61	; 0x3d
   12328:	beq	123a8 <__lxstat64@plt+0x13c8>
   1232c:	cmp	r1, #45	; 0x2d
   12330:	bne	123c8 <__lxstat64@plt+0x13e8>
   12334:	ldrb	r1, [r0, #1]
   12338:	sub	r2, r1, #101	; 0x65
   1233c:	cmp	r2, #10
   12340:	bhi	124e4 <__lxstat64@plt+0x1504>
   12344:	add	r3, pc, #0
   12348:	ldr	pc, [r3, r2, lsl #2]
   1234c:	andeq	r2, r1, r8, lsr #8
   12350:	andeq	r2, r1, r4, ror #9
   12354:	andeq	r2, r1, r8, ror r3
   12358:	andeq	r2, r1, r4, ror #9
   1235c:	andeq	r2, r1, r4, ror #9
   12360:	andeq	r2, r1, r4, ror #9
   12364:	andeq	r2, r1, r4, ror #9
   12368:	andeq	r2, r1, r8, ror r3
   1236c:	andeq	r2, r1, r4, ror #9
   12370:	andeq	r2, r1, r4, lsl r5
   12374:	ldrdeq	r2, [r1], -r0
   12378:	ldrb	r2, [r0, #2]
   1237c:	cmp	r2, #101	; 0x65
   12380:	cmpne	r2, #116	; 0x74
   12384:	bne	12394 <__lxstat64@plt+0x13b4>
   12388:	ldrb	r2, [r0, #3]
   1238c:	cmp	r2, #0
   12390:	beq	12598 <__lxstat64@plt+0x15b8>
   12394:	cmp	r1, #101	; 0x65
   12398:	beq	12434 <__lxstat64@plt+0x1454>
   1239c:	cmp	r1, #110	; 0x6e
   123a0:	beq	12520 <__lxstat64@plt+0x1540>
   123a4:	b	124e4 <__lxstat64@plt+0x1504>
   123a8:	ldrb	r1, [r0, #1]
   123ac:	cmp	r1, #0
   123b0:	beq	12404 <__lxstat64@plt+0x1424>
   123b4:	cmp	r1, #61	; 0x3d
   123b8:	bne	123c8 <__lxstat64@plt+0x13e8>
   123bc:	ldrb	r1, [r0, #2]
   123c0:	cmp	r1, #0
   123c4:	beq	12404 <__lxstat64@plt+0x1424>
   123c8:	movw	r1, #28806	; 0x7086
   123cc:	movt	r1, #1
   123d0:	bl	10dac <strcmp@plt>
   123d4:	cmp	r0, #0
   123d8:	bne	126e8 <__lxstat64@plt+0x1708>
   123dc:	ldr	r6, [r9]
   123e0:	ldr	r0, [r5, r6, lsl #2]!
   123e4:	ldr	r1, [r5, #8]
   123e8:	bl	10dac <strcmp@plt>
   123ec:	mov	r4, r0
   123f0:	add	r0, r6, #3
   123f4:	str	r0, [r9]
   123f8:	cmp	r4, #0
   123fc:	movwne	r4, #1
   12400:	b	126dc <__lxstat64@plt+0x16fc>
   12404:	ldr	r4, [r9]
   12408:	ldr	r0, [r5, r4, lsl #2]!
   1240c:	ldr	r1, [r5, #8]
   12410:	bl	10dac <strcmp@plt>
   12414:	add	r1, r4, #3
   12418:	str	r1, [r9]
   1241c:	clz	r0, r0
   12420:	lsr	r4, r0, #5
   12424:	b	126dc <__lxstat64@plt+0x16fc>
   12428:	ldrb	r2, [r0, #2]
   1242c:	cmp	r2, #113	; 0x71
   12430:	beq	12388 <__lxstat64@plt+0x13a8>
   12434:	ldrb	r1, [r0, #2]
   12438:	cmp	r1, #102	; 0x66
   1243c:	ldrbeq	r0, [r0, #3]
   12440:	cmpeq	r0, #0
   12444:	bne	124e4 <__lxstat64@plt+0x1504>
   12448:	ldr	r0, [r9]
   1244c:	add	r0, r0, #3
   12450:	str	r0, [r9]
   12454:	orr	r0, sl, r4
   12458:	cmp	r0, #1
   1245c:	beq	126f8 <__lxstat64@plt+0x1718>
   12460:	ldr	r0, [r5, r7, lsl #2]
   12464:	add	r1, sp, #104	; 0x68
   12468:	bl	16198 <__lxstat64@plt+0x51b8>
   1246c:	mov	r4, #0
   12470:	cmp	r0, #0
   12474:	bne	126dc <__lxstat64@plt+0x16fc>
   12478:	ldr	r0, [r8]
   1247c:	add	r0, r0, r7, lsl #2
   12480:	ldr	r0, [r0, #8]
   12484:	mov	r1, sp
   12488:	bl	16198 <__lxstat64@plt+0x51b8>
   1248c:	cmp	r0, #0
   12490:	bne	126dc <__lxstat64@plt+0x16fc>
   12494:	ldm	sp, {r0, r1}
   12498:	ldr	r2, [sp, #104]	; 0x68
   1249c:	ldr	r3, [sp, #108]	; 0x6c
   124a0:	eor	r1, r3, r1
   124a4:	eor	r0, r2, r0
   124a8:	orrs	r0, r0, r1
   124ac:	bne	126dc <__lxstat64@plt+0x16fc>
   124b0:	ldr	r0, [sp, #96]	; 0x60
   124b4:	ldr	r1, [sp, #100]	; 0x64
   124b8:	ldr	r2, [sp, #200]	; 0xc8
   124bc:	ldr	r3, [sp, #204]	; 0xcc
   124c0:	eor	r1, r3, r1
   124c4:	eor	r0, r2, r0
   124c8:	orr	r0, r0, r1
   124cc:	b	1241c <__lxstat64@plt+0x143c>
   124d0:	ldrb	r1, [r0, #2]
   124d4:	cmp	r1, #116	; 0x74
   124d8:	ldrbeq	r0, [r0, #3]
   124dc:	cmpeq	r0, #0
   124e0:	beq	125b8 <__lxstat64@plt+0x15d8>
   124e4:	movw	r1, #28917	; 0x70f5
   124e8:	movt	r1, #1
   124ec:	mov	r0, #0
   124f0:	mov	r2, #5
   124f4:	bl	10e00 <dcgettext@plt>
   124f8:	mov	r4, r0
   124fc:	ldr	r0, [r8]
   12500:	ldr	r0, [r0, r6, lsl #2]
   12504:	bl	14478 <__lxstat64@plt+0x3498>
   12508:	mov	r1, r0
   1250c:	mov	r0, r4
   12510:	bl	116a0 <__lxstat64@plt+0x6c0>
   12514:	ldrb	r2, [r0, #2]
   12518:	cmp	r2, #101	; 0x65
   1251c:	beq	12388 <__lxstat64@plt+0x13a8>
   12520:	ldrb	r1, [r0, #2]
   12524:	cmp	r1, #116	; 0x74
   12528:	ldrbeq	r0, [r0, #3]
   1252c:	cmpeq	r0, #0
   12530:	bne	124e4 <__lxstat64@plt+0x1504>
   12534:	ldr	r0, [r9]
   12538:	add	r0, r0, #3
   1253c:	str	r0, [r9]
   12540:	orr	r0, sl, r4
   12544:	cmp	r0, #1
   12548:	beq	126ec <__lxstat64@plt+0x170c>
   1254c:	ldr	r0, [r5, r7, lsl #2]
   12550:	add	r1, sp, #104	; 0x68
   12554:	bl	1271c <__lxstat64@plt+0x173c>
   12558:	mov	r4, r0
   1255c:	ldr	r0, [r8]
   12560:	add	r0, r0, r7, lsl #2
   12564:	ldr	r0, [r0, #8]
   12568:	mov	r1, sp
   1256c:	bl	1271c <__lxstat64@plt+0x173c>
   12570:	cmp	r4, #0
   12574:	cmpne	r0, #0
   12578:	beq	126dc <__lxstat64@plt+0x16fc>
   1257c:	ldm	sp, {r2, r3}
   12580:	ldr	r0, [sp, #104]	; 0x68
   12584:	ldr	r1, [sp, #108]	; 0x6c
   12588:	bl	14b50 <__lxstat64@plt+0x3b70>
   1258c:	mov	r4, #0
   12590:	cmp	r0, #0
   12594:	b	126bc <__lxstat64@plt+0x16dc>
   12598:	ldr	r0, [r5, r7, lsl #2]
   1259c:	cmp	r4, #0
   125a0:	beq	1261c <__lxstat64@plt+0x163c>
   125a4:	bl	10efc <strlen@plt>
   125a8:	add	r2, sp, #104	; 0x68
   125ac:	mov	r1, #0
   125b0:	bl	12c28 <__lxstat64@plt+0x1c48>
   125b4:	b	12620 <__lxstat64@plt+0x1640>
   125b8:	ldr	r0, [r9]
   125bc:	add	r0, r0, #3
   125c0:	str	r0, [r9]
   125c4:	orr	r0, sl, r4
   125c8:	cmp	r0, #1
   125cc:	beq	12704 <__lxstat64@plt+0x1724>
   125d0:	ldr	r0, [r5, r7, lsl #2]
   125d4:	add	r1, sp, #104	; 0x68
   125d8:	bl	1271c <__lxstat64@plt+0x173c>
   125dc:	mov	r5, r0
   125e0:	ldr	r0, [r8]
   125e4:	add	r0, r0, r7, lsl #2
   125e8:	ldr	r0, [r0, #8]
   125ec:	mov	r1, sp
   125f0:	bl	1271c <__lxstat64@plt+0x173c>
   125f4:	mov	r4, r0
   125f8:	cmp	r5, #0
   125fc:	cmpne	r4, #0
   12600:	beq	126dc <__lxstat64@plt+0x16fc>
   12604:	ldm	sp, {r2, r3}
   12608:	ldr	r0, [sp, #104]	; 0x68
   1260c:	ldr	r1, [sp, #108]	; 0x6c
   12610:	bl	14b50 <__lxstat64@plt+0x3b70>
   12614:	lsr	r4, r0, #31
   12618:	b	126dc <__lxstat64@plt+0x16fc>
   1261c:	bl	12094 <__lxstat64@plt+0x10b4>
   12620:	mov	r4, r0
   12624:	ldr	r0, [r8]
   12628:	add	r0, r0, r7, lsl #2
   1262c:	cmp	sl, #0
   12630:	beq	1264c <__lxstat64@plt+0x166c>
   12634:	ldr	r0, [r0, #12]
   12638:	bl	10efc <strlen@plt>
   1263c:	mov	r2, sp
   12640:	mov	r1, #0
   12644:	bl	12c28 <__lxstat64@plt+0x1c48>
   12648:	b	12654 <__lxstat64@plt+0x1674>
   1264c:	ldr	r0, [r0, #8]
   12650:	bl	12094 <__lxstat64@plt+0x10b4>
   12654:	mov	r1, r0
   12658:	mov	r0, r4
   1265c:	bl	148e8 <__lxstat64@plt+0x3908>
   12660:	ldr	r1, [r8]
   12664:	ldr	r2, [r1, r6, lsl #2]
   12668:	ldrb	r1, [r2, #2]
   1266c:	ldr	r3, [r9]
   12670:	add	r3, r3, #3
   12674:	str	r3, [r9]
   12678:	ldrb	r2, [r2, #1]
   1267c:	cmp	r2, #103	; 0x67
   12680:	beq	126a8 <__lxstat64@plt+0x16c8>
   12684:	cmp	r2, #108	; 0x6c
   12688:	bne	126c4 <__lxstat64@plt+0x16e4>
   1268c:	sub	r1, r1, #101	; 0x65
   12690:	clz	r1, r1
   12694:	lsr	r1, r1, #5
   12698:	mov	r4, #0
   1269c:	cmp	r0, r1
   126a0:	movwlt	r4, #1
   126a4:	b	126dc <__lxstat64@plt+0x16fc>
   126a8:	mov	r4, #0
   126ac:	cmp	r1, #101	; 0x65
   126b0:	mov	r1, #0
   126b4:	mvneq	r1, #0
   126b8:	cmp	r0, r1
   126bc:	movwgt	r4, #1
   126c0:	b	126dc <__lxstat64@plt+0x16fc>
   126c4:	clz	r0, r0
   126c8:	lsr	r0, r0, #5
   126cc:	sub	r1, r1, #101	; 0x65
   126d0:	clz	r1, r1
   126d4:	lsr	r1, r1, #5
   126d8:	eor	r4, r0, r1
   126dc:	mov	r0, r4
   126e0:	sub	sp, fp, #28
   126e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126e8:	bl	10fd4 <abort@plt>
   126ec:	movw	r1, #28848	; 0x70b0
   126f0:	movt	r1, #1
   126f4:	b	1270c <__lxstat64@plt+0x172c>
   126f8:	movw	r1, #28871	; 0x70c7
   126fc:	movt	r1, #1
   12700:	b	1270c <__lxstat64@plt+0x172c>
   12704:	movw	r1, #28894	; 0x70de
   12708:	movt	r1, #1
   1270c:	mov	r0, #0
   12710:	mov	r2, #5
   12714:	bl	10e00 <dcgettext@plt>
   12718:	bl	116a0 <__lxstat64@plt+0x6c0>
   1271c:	push	{r4, r5, fp, lr}
   12720:	add	fp, sp, #8
   12724:	sub	sp, sp, #112	; 0x70
   12728:	mov	r4, r1
   1272c:	add	r1, sp, #8
   12730:	bl	16198 <__lxstat64@plt+0x51b8>
   12734:	mov	r5, r0
   12738:	cmp	r0, #0
   1273c:	bne	12754 <__lxstat64@plt+0x1774>
   12740:	mov	r0, sp
   12744:	add	r1, sp, #8
   12748:	bl	148c8 <__lxstat64@plt+0x38e8>
   1274c:	ldm	sp, {r0, r1}
   12750:	stm	r4, {r0, r1}
   12754:	clz	r0, r5
   12758:	lsr	r0, r0, #5
   1275c:	sub	sp, fp, #8
   12760:	pop	{r4, r5, fp, pc}
   12764:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12768:	add	fp, sp, #24
   1276c:	bl	127e4 <__lxstat64@plt+0x1804>
   12770:	mov	r4, r0
   12774:	movw	r6, #33100	; 0x814c
   12778:	movt	r6, #2
   1277c:	ldr	r0, [r6]
   12780:	movw	r7, #33096	; 0x8148
   12784:	movt	r7, #2
   12788:	ldr	r1, [r7]
   1278c:	cmp	r0, r1
   12790:	bge	127dc <__lxstat64@plt+0x17fc>
   12794:	movw	r8, #33092	; 0x8144
   12798:	movt	r8, #2
   1279c:	movw	r5, #28774	; 0x7066
   127a0:	movt	r5, #1
   127a4:	ldr	r1, [r8]
   127a8:	ldr	r0, [r1, r0, lsl #2]
   127ac:	mov	r1, r5
   127b0:	bl	10dac <strcmp@plt>
   127b4:	cmp	r0, #0
   127b8:	bne	127dc <__lxstat64@plt+0x17fc>
   127bc:	mov	r0, #0
   127c0:	bl	119b8 <__lxstat64@plt+0x9d8>
   127c4:	bl	127e4 <__lxstat64@plt+0x1804>
   127c8:	orr	r4, r4, r0
   127cc:	ldr	r0, [r6]
   127d0:	ldr	r1, [r7]
   127d4:	cmp	r0, r1
   127d8:	blt	127a4 <__lxstat64@plt+0x17c4>
   127dc:	and	r0, r4, #1
   127e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   127e4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   127e8:	add	fp, sp, #24
   127ec:	bl	12864 <__lxstat64@plt+0x1884>
   127f0:	mov	r4, r0
   127f4:	movw	r6, #33100	; 0x814c
   127f8:	movt	r6, #2
   127fc:	ldr	r0, [r6]
   12800:	movw	r7, #33096	; 0x8148
   12804:	movt	r7, #2
   12808:	ldr	r1, [r7]
   1280c:	cmp	r0, r1
   12810:	bge	1285c <__lxstat64@plt+0x187c>
   12814:	movw	r8, #33092	; 0x8144
   12818:	movt	r8, #2
   1281c:	movw	r5, #28771	; 0x7063
   12820:	movt	r5, #1
   12824:	ldr	r1, [r8]
   12828:	ldr	r0, [r1, r0, lsl #2]
   1282c:	mov	r1, r5
   12830:	bl	10dac <strcmp@plt>
   12834:	cmp	r0, #0
   12838:	bne	1285c <__lxstat64@plt+0x187c>
   1283c:	mov	r0, #0
   12840:	bl	119b8 <__lxstat64@plt+0x9d8>
   12844:	bl	12864 <__lxstat64@plt+0x1884>
   12848:	and	r4, r4, r0
   1284c:	ldr	r0, [r6]
   12850:	ldr	r1, [r7]
   12854:	cmp	r0, r1
   12858:	blt	12824 <__lxstat64@plt+0x1844>
   1285c:	and	r0, r4, #1
   12860:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12864:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12868:	add	fp, sp, #28
   1286c:	sub	sp, sp, #4
   12870:	movw	r9, #33096	; 0x8148
   12874:	movt	r9, #2
   12878:	ldr	r0, [r9]
   1287c:	movw	r5, #33100	; 0x814c
   12880:	movt	r5, #2
   12884:	ldr	r7, [r5]
   12888:	cmp	r0, r7
   1288c:	ble	12aec <__lxstat64@plt+0x1b0c>
   12890:	movw	r4, #33092	; 0x8144
   12894:	movt	r4, #2
   12898:	ldr	r1, [r4]
   1289c:	ldr	r1, [r1, r7, lsl #2]
   128a0:	ldrb	r2, [r1]
   128a4:	mov	r6, #0
   128a8:	cmp	r2, #33	; 0x21
   128ac:	bne	128f0 <__lxstat64@plt+0x1910>
   128b0:	mov	r6, #0
   128b4:	ldrb	r1, [r1, #1]
   128b8:	cmp	r1, #0
   128bc:	bne	128f0 <__lxstat64@plt+0x1910>
   128c0:	mov	r0, #1
   128c4:	bl	119b8 <__lxstat64@plt+0x9d8>
   128c8:	ldr	r0, [r9]
   128cc:	ldr	r7, [r5]
   128d0:	cmp	r0, r7
   128d4:	ble	12aec <__lxstat64@plt+0x1b0c>
   128d8:	eor	r6, r6, #1
   128dc:	ldr	r1, [r4]
   128e0:	ldr	r1, [r1, r7, lsl #2]
   128e4:	ldrb	r2, [r1]
   128e8:	cmp	r2, #33	; 0x21
   128ec:	beq	128b4 <__lxstat64@plt+0x18d4>
   128f0:	ldr	r8, [r4]
   128f4:	ldr	sl, [r8, r7, lsl #2]
   128f8:	ldrb	r4, [sl]
   128fc:	cmp	r4, #40	; 0x28
   12900:	bne	12910 <__lxstat64@plt+0x1930>
   12904:	ldrb	r1, [sl, #1]
   12908:	cmp	r1, #0
   1290c:	beq	129bc <__lxstat64@plt+0x19dc>
   12910:	sub	r0, r0, r7
   12914:	cmp	r0, #4
   12918:	blt	12950 <__lxstat64@plt+0x1970>
   1291c:	movw	r1, #28891	; 0x70db
   12920:	movt	r1, #1
   12924:	mov	r0, sl
   12928:	bl	10dac <strcmp@plt>
   1292c:	cmp	r0, #0
   12930:	bne	12958 <__lxstat64@plt+0x1978>
   12934:	add	r0, r8, r7, lsl #2
   12938:	ldr	r0, [r0, #8]
   1293c:	bl	12168 <__lxstat64@plt+0x1188>
   12940:	cmp	r0, #0
   12944:	beq	12958 <__lxstat64@plt+0x1978>
   12948:	mov	r0, #1
   1294c:	b	12970 <__lxstat64@plt+0x1990>
   12950:	cmp	r0, #3
   12954:	bne	1297c <__lxstat64@plt+0x199c>
   12958:	add	r0, r8, r7, lsl #2
   1295c:	ldr	r0, [r0, #4]
   12960:	bl	12168 <__lxstat64@plt+0x1188>
   12964:	cmp	r0, #0
   12968:	beq	1297c <__lxstat64@plt+0x199c>
   1296c:	mov	r0, #0
   12970:	bl	1229c <__lxstat64@plt+0x12bc>
   12974:	mov	r4, r0
   12978:	b	129ac <__lxstat64@plt+0x19cc>
   1297c:	cmp	r4, #45	; 0x2d
   12980:	bne	1299c <__lxstat64@plt+0x19bc>
   12984:	ldrb	r0, [sl, #1]
   12988:	cmp	r0, #0
   1298c:	beq	1299c <__lxstat64@plt+0x19bc>
   12990:	ldrb	r0, [sl, #2]
   12994:	cmp	r0, #0
   12998:	beq	12a38 <__lxstat64@plt+0x1a58>
   1299c:	mov	r0, #0
   129a0:	bl	119b8 <__lxstat64@plt+0x9d8>
   129a4:	cmp	r4, #0
   129a8:	movwne	r4, #1
   129ac:	eor	r0, r6, r4
   129b0:	and	r0, r0, #1
   129b4:	sub	sp, fp, #28
   129b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129bc:	mov	r4, #1
   129c0:	mov	r0, #1
   129c4:	bl	119b8 <__lxstat64@plt+0x9d8>
   129c8:	ldr	r7, [r9]
   129cc:	ldr	r5, [r5]
   129d0:	add	r0, r5, #1
   129d4:	cmp	r0, r7
   129d8:	bge	12a48 <__lxstat64@plt+0x1a68>
   129dc:	ldr	r9, [r9]
   129e0:	movw	r1, #33100	; 0x814c
   129e4:	movt	r1, #2
   129e8:	ldr	sl, [r1]
   129ec:	movw	r1, #33092	; 0x8144
   129f0:	movt	r1, #2
   129f4:	ldr	r8, [r1]
   129f8:	mov	r4, #1
   129fc:	ldr	r0, [r8, r0, lsl #2]
   12a00:	movw	r1, #29381	; 0x72c5
   12a04:	movt	r1, #1
   12a08:	bl	10dac <strcmp@plt>
   12a0c:	cmp	r0, #0
   12a10:	beq	12a48 <__lxstat64@plt+0x1a68>
   12a14:	cmp	r4, #4
   12a18:	beq	12a44 <__lxstat64@plt+0x1a64>
   12a1c:	add	r4, r4, #1
   12a20:	add	r0, sl, r4
   12a24:	cmp	r0, r9
   12a28:	mov	r7, r9
   12a2c:	mov	r5, sl
   12a30:	blt	129fc <__lxstat64@plt+0x1a1c>
   12a34:	b	12a48 <__lxstat64@plt+0x1a68>
   12a38:	bl	11a28 <__lxstat64@plt+0xa48>
   12a3c:	mov	r4, r0
   12a40:	b	129ac <__lxstat64@plt+0x19cc>
   12a44:	sub	r4, r7, r5
   12a48:	mov	r0, r4
   12a4c:	bl	116dc <__lxstat64@plt+0x6fc>
   12a50:	mov	r4, r0
   12a54:	movw	r5, #33100	; 0x814c
   12a58:	movt	r5, #2
   12a5c:	ldr	r0, [r5]
   12a60:	movw	r7, #33092	; 0x8144
   12a64:	movt	r7, #2
   12a68:	ldr	r1, [r7]
   12a6c:	ldr	r0, [r1, r0, lsl #2]
   12a70:	cmp	r0, #0
   12a74:	beq	12af0 <__lxstat64@plt+0x1b10>
   12a78:	ldrb	r1, [r0]
   12a7c:	cmp	r1, #41	; 0x29
   12a80:	ldrbeq	r0, [r0, #1]
   12a84:	cmpeq	r0, #0
   12a88:	beq	12ae0 <__lxstat64@plt+0x1b00>
   12a8c:	movw	r1, #28957	; 0x711d
   12a90:	movt	r1, #1
   12a94:	mov	r0, #0
   12a98:	mov	r2, #5
   12a9c:	bl	10e00 <dcgettext@plt>
   12aa0:	mov	r4, r0
   12aa4:	movw	r1, #29381	; 0x72c5
   12aa8:	movt	r1, #1
   12aac:	mov	r0, #0
   12ab0:	bl	14470 <__lxstat64@plt+0x3490>
   12ab4:	mov	r1, r5
   12ab8:	mov	r5, r0
   12abc:	ldr	r0, [r1]
   12ac0:	ldr	r1, [r7]
   12ac4:	ldr	r1, [r1, r0, lsl #2]
   12ac8:	mov	r0, #1
   12acc:	bl	14470 <__lxstat64@plt+0x3490>
   12ad0:	mov	r2, r0
   12ad4:	mov	r0, r4
   12ad8:	mov	r1, r5
   12adc:	bl	116a0 <__lxstat64@plt+0x6c0>
   12ae0:	mov	r0, #0
   12ae4:	bl	119b8 <__lxstat64@plt+0x9d8>
   12ae8:	b	129ac <__lxstat64@plt+0x19cc>
   12aec:	bl	1201c <__lxstat64@plt+0x103c>
   12af0:	movw	r1, #28945	; 0x7111
   12af4:	movt	r1, #1
   12af8:	mov	r0, #0
   12afc:	mov	r2, #5
   12b00:	bl	10e00 <dcgettext@plt>
   12b04:	mov	r4, r0
   12b08:	movw	r0, #29381	; 0x72c5
   12b0c:	movt	r0, #1
   12b10:	bl	14478 <__lxstat64@plt+0x3498>
   12b14:	mov	r1, r0
   12b18:	mov	r0, r4
   12b1c:	bl	116a0 <__lxstat64@plt+0x6c0>
   12b20:	movw	r1, #33104	; 0x8150
   12b24:	movt	r1, #2
   12b28:	str	r0, [r1]
   12b2c:	bx	lr
   12b30:	movw	r1, #33108	; 0x8154
   12b34:	movt	r1, #2
   12b38:	strb	r0, [r1]
   12b3c:	bx	lr
   12b40:	push	{r4, r5, r6, sl, fp, lr}
   12b44:	add	fp, sp, #16
   12b48:	sub	sp, sp, #8
   12b4c:	movw	r0, #33084	; 0x813c
   12b50:	movt	r0, #2
   12b54:	ldr	r0, [r0]
   12b58:	bl	15ab8 <__lxstat64@plt+0x4ad8>
   12b5c:	cmp	r0, #0
   12b60:	beq	12b88 <__lxstat64@plt+0x1ba8>
   12b64:	movw	r0, #33108	; 0x8154
   12b68:	movt	r0, #2
   12b6c:	ldrb	r0, [r0]
   12b70:	cmp	r0, #0
   12b74:	beq	12ba8 <__lxstat64@plt+0x1bc8>
   12b78:	bl	10f08 <__errno_location@plt>
   12b7c:	ldr	r0, [r0]
   12b80:	cmp	r0, #32
   12b84:	bne	12ba8 <__lxstat64@plt+0x1bc8>
   12b88:	movw	r0, #33080	; 0x8138
   12b8c:	movt	r0, #2
   12b90:	ldr	r0, [r0]
   12b94:	bl	15ab8 <__lxstat64@plt+0x4ad8>
   12b98:	cmp	r0, #0
   12b9c:	subeq	sp, fp, #16
   12ba0:	popeq	{r4, r5, r6, sl, fp, pc}
   12ba4:	b	12c18 <__lxstat64@plt+0x1c38>
   12ba8:	movw	r1, #29055	; 0x717f
   12bac:	movt	r1, #1
   12bb0:	mov	r0, #0
   12bb4:	mov	r2, #5
   12bb8:	bl	10e00 <dcgettext@plt>
   12bbc:	mov	r4, r0
   12bc0:	movw	r0, #33104	; 0x8150
   12bc4:	movt	r0, #2
   12bc8:	ldr	r6, [r0]
   12bcc:	bl	10f08 <__errno_location@plt>
   12bd0:	ldr	r5, [r0]
   12bd4:	cmp	r6, #0
   12bd8:	bne	12bf4 <__lxstat64@plt+0x1c14>
   12bdc:	movw	r2, #29071	; 0x718f
   12be0:	movt	r2, #1
   12be4:	mov	r0, #0
   12be8:	mov	r1, r5
   12bec:	mov	r3, r4
   12bf0:	b	12c14 <__lxstat64@plt+0x1c34>
   12bf4:	mov	r0, r6
   12bf8:	bl	14328 <__lxstat64@plt+0x3348>
   12bfc:	mov	r3, r0
   12c00:	str	r4, [sp]
   12c04:	movw	r2, #29067	; 0x718b
   12c08:	movt	r2, #1
   12c0c:	mov	r0, #0
   12c10:	mov	r1, r5
   12c14:	bl	10e90 <error@plt>
   12c18:	movw	r0, #33004	; 0x80ec
   12c1c:	movt	r0, #2
   12c20:	ldr	r0, [r0]
   12c24:	bl	10ddc <_exit@plt>
   12c28:	push	{r4, r5, r6, sl, fp, lr}
   12c2c:	add	fp, sp, #16
   12c30:	mov	r4, r1
   12c34:	mov	r5, r0
   12c38:	mov	r0, #0
   12c3c:	strb	r0, [r2, #20]
   12c40:	add	r6, r2, #19
   12c44:	mov	r0, r5
   12c48:	mov	r1, r4
   12c4c:	mov	r2, #10
   12c50:	mov	r3, #0
   12c54:	bl	15fa8 <__lxstat64@plt+0x4fc8>
   12c58:	add	r2, r0, r0, lsl #2
   12c5c:	sub	r2, r5, r2, lsl #1
   12c60:	orr	r2, r2, #48	; 0x30
   12c64:	strb	r2, [r6], #-1
   12c68:	rsbs	r2, r5, #9
   12c6c:	rscs	r2, r4, #0
   12c70:	mov	r5, r0
   12c74:	mov	r4, r1
   12c78:	bcc	12c44 <__lxstat64@plt+0x1c64>
   12c7c:	add	r0, r6, #1
   12c80:	pop	{r4, r5, r6, sl, fp, pc}
   12c84:	push	{r4, r5, fp, lr}
   12c88:	add	fp, sp, #8
   12c8c:	cmp	r0, #0
   12c90:	beq	12d24 <__lxstat64@plt+0x1d44>
   12c94:	mov	r4, r0
   12c98:	mov	r1, #47	; 0x2f
   12c9c:	bl	10f80 <strrchr@plt>
   12ca0:	cmp	r0, #0
   12ca4:	mov	r5, r4
   12ca8:	addne	r5, r0, #1
   12cac:	sub	r0, r5, r4
   12cb0:	cmp	r0, #7
   12cb4:	blt	12d08 <__lxstat64@plt+0x1d28>
   12cb8:	sub	r0, r5, #7
   12cbc:	movw	r1, #29130	; 0x71ca
   12cc0:	movt	r1, #1
   12cc4:	mov	r2, #7
   12cc8:	bl	10fc8 <strncmp@plt>
   12ccc:	cmp	r0, #0
   12cd0:	bne	12d08 <__lxstat64@plt+0x1d28>
   12cd4:	movw	r1, #29138	; 0x71d2
   12cd8:	movt	r1, #1
   12cdc:	mov	r0, r5
   12ce0:	mov	r2, #3
   12ce4:	bl	10fc8 <strncmp@plt>
   12ce8:	cmp	r0, #0
   12cec:	beq	12cf8 <__lxstat64@plt+0x1d18>
   12cf0:	mov	r4, r5
   12cf4:	b	12d08 <__lxstat64@plt+0x1d28>
   12cf8:	add	r4, r5, #3
   12cfc:	movw	r0, #33072	; 0x8130
   12d00:	movt	r0, #2
   12d04:	str	r4, [r0]
   12d08:	movw	r0, #33076	; 0x8134
   12d0c:	movt	r0, #2
   12d10:	str	r4, [r0]
   12d14:	movw	r0, #33112	; 0x8158
   12d18:	movt	r0, #2
   12d1c:	str	r4, [r0]
   12d20:	pop	{r4, r5, fp, pc}
   12d24:	movw	r0, #33080	; 0x8138
   12d28:	movt	r0, #2
   12d2c:	ldr	r3, [r0]
   12d30:	movw	r0, #29074	; 0x7192
   12d34:	movt	r0, #1
   12d38:	mov	r1, #55	; 0x37
   12d3c:	mov	r2, #1
   12d40:	bl	10e48 <fwrite@plt>
   12d44:	bl	10fd4 <abort@plt>
   12d48:	push	{r4, r5, r6, sl, fp, lr}
   12d4c:	add	fp, sp, #16
   12d50:	mov	r4, r0
   12d54:	movw	r0, #33120	; 0x8160
   12d58:	movt	r0, #2
   12d5c:	cmp	r4, #0
   12d60:	moveq	r4, r0
   12d64:	bl	10f08 <__errno_location@plt>
   12d68:	mov	r5, r0
   12d6c:	ldr	r6, [r0]
   12d70:	mov	r0, r4
   12d74:	mov	r1, #48	; 0x30
   12d78:	bl	15458 <__lxstat64@plt+0x4478>
   12d7c:	str	r6, [r5]
   12d80:	pop	{r4, r5, r6, sl, fp, pc}
   12d84:	movw	r1, #33120	; 0x8160
   12d88:	movt	r1, #2
   12d8c:	cmp	r0, #0
   12d90:	movne	r1, r0
   12d94:	ldr	r0, [r1]
   12d98:	bx	lr
   12d9c:	movw	r2, #33120	; 0x8160
   12da0:	movt	r2, #2
   12da4:	cmp	r0, #0
   12da8:	movne	r2, r0
   12dac:	str	r1, [r2]
   12db0:	bx	lr
   12db4:	movw	r3, #33120	; 0x8160
   12db8:	movt	r3, #2
   12dbc:	cmp	r0, #0
   12dc0:	movne	r3, r0
   12dc4:	ubfx	r0, r1, #5, #3
   12dc8:	add	ip, r3, r0, lsl #2
   12dcc:	ldr	r3, [ip, #8]
   12dd0:	and	r1, r1, #31
   12dd4:	mov	r0, #1
   12dd8:	and	r0, r0, r3, lsr r1
   12ddc:	and	r2, r2, #1
   12de0:	eor	r2, r0, r2
   12de4:	eor	r1, r3, r2, lsl r1
   12de8:	str	r1, [ip, #8]
   12dec:	bx	lr
   12df0:	movw	r2, #33120	; 0x8160
   12df4:	movt	r2, #2
   12df8:	cmp	r0, #0
   12dfc:	movne	r2, r0
   12e00:	ldr	r0, [r2, #4]
   12e04:	str	r1, [r2, #4]
   12e08:	bx	lr
   12e0c:	push	{fp, lr}
   12e10:	mov	fp, sp
   12e14:	movw	r3, #33120	; 0x8160
   12e18:	movt	r3, #2
   12e1c:	cmp	r0, #0
   12e20:	movne	r3, r0
   12e24:	mov	r0, #10
   12e28:	str	r0, [r3]
   12e2c:	cmp	r1, #0
   12e30:	cmpne	r2, #0
   12e34:	bne	12e3c <__lxstat64@plt+0x1e5c>
   12e38:	bl	10fd4 <abort@plt>
   12e3c:	str	r1, [r3, #40]	; 0x28
   12e40:	str	r2, [r3, #44]	; 0x2c
   12e44:	pop	{fp, pc}
   12e48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e4c:	add	fp, sp, #28
   12e50:	sub	sp, sp, #20
   12e54:	mov	r8, r3
   12e58:	mov	r9, r2
   12e5c:	mov	sl, r1
   12e60:	mov	r7, r0
   12e64:	ldr	r0, [fp, #8]
   12e68:	movw	r5, #33120	; 0x8160
   12e6c:	movt	r5, #2
   12e70:	cmp	r0, #0
   12e74:	movne	r5, r0
   12e78:	bl	10f08 <__errno_location@plt>
   12e7c:	mov	r4, r0
   12e80:	ldm	r5, {r0, r1}
   12e84:	ldr	r2, [r5, #40]	; 0x28
   12e88:	ldr	r3, [r5, #44]	; 0x2c
   12e8c:	ldr	r6, [r4]
   12e90:	add	r5, r5, #8
   12e94:	stm	sp, {r0, r1, r5}
   12e98:	str	r2, [sp, #12]
   12e9c:	str	r3, [sp, #16]
   12ea0:	mov	r0, r7
   12ea4:	mov	r1, sl
   12ea8:	mov	r2, r9
   12eac:	mov	r3, r8
   12eb0:	bl	12ec0 <__lxstat64@plt+0x1ee0>
   12eb4:	str	r6, [r4]
   12eb8:	sub	sp, fp, #28
   12ebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ec0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ec4:	add	fp, sp, #28
   12ec8:	sub	sp, sp, #156	; 0x9c
   12ecc:	mov	r9, r3
   12ed0:	mov	r7, r1
   12ed4:	mov	r6, r0
   12ed8:	str	r2, [fp, #-80]	; 0xffffffb0
   12edc:	add	r0, r2, #1
   12ee0:	str	r0, [sp, #76]	; 0x4c
   12ee4:	ldr	r0, [fp, #12]
   12ee8:	and	r1, r0, #1
   12eec:	str	r1, [sp, #40]	; 0x28
   12ef0:	and	r1, r0, #4
   12ef4:	str	r1, [sp, #36]	; 0x24
   12ef8:	ubfx	r4, r0, #1, #1
   12efc:	bl	10e60 <__ctype_get_mb_cur_max@plt>
   12f00:	str	r0, [sp, #44]	; 0x2c
   12f04:	ldr	r0, [fp, #24]
   12f08:	str	r0, [sp, #88]	; 0x58
   12f0c:	ldr	r0, [fp, #20]
   12f10:	str	r0, [sp, #80]	; 0x50
   12f14:	ldr	r1, [fp, #8]
   12f18:	mov	r0, #0
   12f1c:	str	r0, [sp, #84]	; 0x54
   12f20:	mov	r0, #0
   12f24:	str	r0, [fp, #-84]	; 0xffffffac
   12f28:	mov	r0, #0
   12f2c:	str	r0, [fp, #-72]	; 0xffffffb8
   12f30:	mov	r0, #0
   12f34:	mov	r2, #0
   12f38:	str	r2, [fp, #-56]	; 0xffffffc8
   12f3c:	mov	r2, #0
   12f40:	str	r2, [sp, #64]	; 0x40
   12f44:	mov	r2, #1
   12f48:	str	r2, [fp, #-48]	; 0xffffffd0
   12f4c:	cmp	r1, #10
   12f50:	bhi	13e7c <__lxstat64@plt+0x2e9c>
   12f54:	mov	sl, r7
   12f58:	mov	r7, r1
   12f5c:	add	r1, pc, #24
   12f60:	mov	r8, #0
   12f64:	mov	r2, #1
   12f68:	mov	r3, #0
   12f6c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12f70:	mov	lr, r9
   12f74:	mov	r5, r6
   12f78:	ldr	pc, [r1, r7, lsl #2]
   12f7c:	andeq	r3, r1, r0, asr r0
   12f80:	muleq	r1, r0, r0
   12f84:	andeq	r3, r1, r0, rrx
   12f88:	andeq	r3, r1, r8, asr #32
   12f8c:	andeq	r3, r1, r4, lsl #1
   12f90:	andeq	r3, r1, r4, ror #1
   12f94:	andeq	r3, r1, r0, ror r0
   12f98:	andeq	r3, r1, r0, asr #2
   12f9c:	andeq	r2, r1, r8, lsr #31
   12fa0:	andeq	r2, r1, r8, lsr #31
   12fa4:	ldrdeq	r2, [r1], -r4
   12fa8:	movw	r0, #29222	; 0x7226
   12fac:	movt	r0, #1
   12fb0:	mov	r1, r7
   12fb4:	bl	14484 <__lxstat64@plt+0x34a4>
   12fb8:	str	r0, [sp, #80]	; 0x50
   12fbc:	movw	r0, #29224	; 0x7228
   12fc0:	movt	r0, #1
   12fc4:	mov	r1, r7
   12fc8:	bl	14484 <__lxstat64@plt+0x34a4>
   12fcc:	mov	r5, r6
   12fd0:	str	r0, [sp, #88]	; 0x58
   12fd4:	mov	r8, #0
   12fd8:	tst	r4, #1
   12fdc:	str	r7, [fp, #-64]	; 0xffffffc0
   12fe0:	bne	13018 <__lxstat64@plt+0x2038>
   12fe4:	ldr	r0, [sp, #80]	; 0x50
   12fe8:	ldrb	r0, [r0]
   12fec:	cmp	r0, #0
   12ff0:	beq	13018 <__lxstat64@plt+0x2038>
   12ff4:	ldr	r1, [sp, #80]	; 0x50
   12ff8:	add	r1, r1, #1
   12ffc:	mov	r8, #0
   13000:	cmp	r8, sl
   13004:	strbcc	r0, [r5, r8]
   13008:	ldrb	r0, [r1, r8]
   1300c:	add	r8, r8, #1
   13010:	cmp	r0, #0
   13014:	bne	13000 <__lxstat64@plt+0x2020>
   13018:	ldr	r7, [sp, #88]	; 0x58
   1301c:	mov	r0, r7
   13020:	bl	10efc <strlen@plt>
   13024:	mov	r5, r6
   13028:	str	r0, [fp, #-72]	; 0xffffffb8
   1302c:	str	r7, [fp, #-84]	; 0xffffffac
   13030:	mov	r2, #1
   13034:	mov	r3, r4
   13038:	ldr	ip, [fp, #-80]	; 0xffffffb0
   1303c:	mov	lr, r9
   13040:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13044:	b	13140 <__lxstat64@plt+0x2160>
   13048:	mov	r0, #1
   1304c:	b	13090 <__lxstat64@plt+0x20b0>
   13050:	mov	r7, #0
   13054:	mov	r8, #0
   13058:	mov	r2, r0
   1305c:	b	1313c <__lxstat64@plt+0x215c>
   13060:	tst	r4, #1
   13064:	bne	13090 <__lxstat64@plt+0x20b0>
   13068:	mov	r2, r0
   1306c:	b	130b8 <__lxstat64@plt+0x20d8>
   13070:	mov	r0, #1
   13074:	str	r0, [fp, #-72]	; 0xffffffb8
   13078:	mov	r8, #0
   1307c:	mov	r7, #5
   13080:	b	130fc <__lxstat64@plt+0x211c>
   13084:	mov	r2, #1
   13088:	tst	r4, #1
   1308c:	beq	130b8 <__lxstat64@plt+0x20d8>
   13090:	mov	r1, #1
   13094:	str	r1, [fp, #-72]	; 0xffffffb8
   13098:	mov	r8, #0
   1309c:	mov	r7, #2
   130a0:	movw	r1, #29224	; 0x7228
   130a4:	movt	r1, #1
   130a8:	str	r1, [fp, #-84]	; 0xffffffac
   130ac:	mov	r2, r0
   130b0:	mov	r3, #1
   130b4:	b	13140 <__lxstat64@plt+0x2160>
   130b8:	mov	r8, #1
   130bc:	mov	r7, #2
   130c0:	cmp	sl, #0
   130c4:	movne	r0, #39	; 0x27
   130c8:	strbne	r0, [r5]
   130cc:	movw	r0, #29224	; 0x7228
   130d0:	movt	r0, #1
   130d4:	str	r0, [fp, #-84]	; 0xffffffac
   130d8:	mov	r0, #1
   130dc:	str	r0, [fp, #-72]	; 0xffffffb8
   130e0:	b	1313c <__lxstat64@plt+0x215c>
   130e4:	mov	r7, #5
   130e8:	tst	r4, #1
   130ec:	beq	13114 <__lxstat64@plt+0x2134>
   130f0:	mov	r0, #1
   130f4:	str	r0, [fp, #-72]	; 0xffffffb8
   130f8:	mov	r8, #0
   130fc:	movw	r0, #29220	; 0x7224
   13100:	movt	r0, #1
   13104:	str	r0, [fp, #-84]	; 0xffffffac
   13108:	mov	r2, #1
   1310c:	mov	r3, #1
   13110:	b	13140 <__lxstat64@plt+0x2160>
   13114:	cmp	sl, #0
   13118:	movne	r0, #34	; 0x22
   1311c:	strbne	r0, [r5]
   13120:	mov	r8, #1
   13124:	movw	r0, #29220	; 0x7224
   13128:	movt	r0, #1
   1312c:	str	r0, [fp, #-84]	; 0xffffffac
   13130:	mov	r0, #1
   13134:	str	r0, [fp, #-72]	; 0xffffffb8
   13138:	mov	r2, #1
   1313c:	mov	r3, #0
   13140:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13144:	cmp	r0, #0
   13148:	movwne	r0, #1
   1314c:	and	r1, r0, r3
   13150:	and	r1, r2, r1
   13154:	str	r1, [sp, #56]	; 0x38
   13158:	sub	r1, r7, #2
   1315c:	clz	r1, r1
   13160:	lsr	r1, r1, #5
   13164:	and	r1, r1, r3
   13168:	str	r1, [sp, #68]	; 0x44
   1316c:	str	r7, [fp, #-64]	; 0xffffffc0
   13170:	subs	r1, r7, #2
   13174:	movwne	r1, #1
   13178:	eor	r4, r3, #1
   1317c:	str	r4, [fp, #-88]	; 0xffffffa8
   13180:	orr	r4, r1, r4
   13184:	str	r4, [sp, #72]	; 0x48
   13188:	and	r1, r1, r2
   1318c:	and	r0, r0, r1
   13190:	str	r0, [fp, #-60]	; 0xffffffc4
   13194:	str	r3, [fp, #-76]	; 0xffffffb4
   13198:	orr	r0, r1, r3
   1319c:	eor	r0, r0, #1
   131a0:	ldr	r1, [fp, #16]
   131a4:	clz	r1, r1
   131a8:	lsr	r1, r1, #5
   131ac:	orr	r0, r1, r0
   131b0:	str	r0, [fp, #-68]	; 0xffffffbc
   131b4:	str	r2, [sp, #92]	; 0x5c
   131b8:	eor	r0, r2, #1
   131bc:	str	r0, [sp, #60]	; 0x3c
   131c0:	mov	r7, #0
   131c4:	cmn	lr, #1
   131c8:	beq	131d8 <__lxstat64@plt+0x21f8>
   131cc:	cmp	r7, lr
   131d0:	bne	131e4 <__lxstat64@plt+0x2204>
   131d4:	b	13cf0 <__lxstat64@plt+0x2d10>
   131d8:	ldrb	r0, [ip, r7]
   131dc:	cmp	r0, #0
   131e0:	beq	13cf0 <__lxstat64@plt+0x2d10>
   131e4:	mov	r9, #0
   131e8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   131ec:	cmp	r0, #0
   131f0:	beq	13224 <__lxstat64@plt+0x2244>
   131f4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   131f8:	add	r4, r7, r0
   131fc:	cmp	r0, #2
   13200:	bcc	1321c <__lxstat64@plt+0x223c>
   13204:	cmn	lr, #1
   13208:	bne	1321c <__lxstat64@plt+0x223c>
   1320c:	mov	r0, ip
   13210:	bl	10efc <strlen@plt>
   13214:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13218:	mov	lr, r0
   1321c:	cmp	r4, lr
   13220:	bls	13230 <__lxstat64@plt+0x2250>
   13224:	mov	r0, #0
   13228:	str	r0, [fp, #-52]	; 0xffffffcc
   1322c:	b	13274 <__lxstat64@plt+0x2294>
   13230:	mov	r4, lr
   13234:	add	r0, ip, r7
   13238:	ldr	r1, [fp, #-84]	; 0xffffffac
   1323c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13240:	bl	10ef0 <bcmp@plt>
   13244:	cmp	r0, #0
   13248:	mov	r1, r0
   1324c:	movwne	r1, #1
   13250:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13254:	orr	r1, r1, r2
   13258:	tst	r1, #1
   1325c:	beq	13dc4 <__lxstat64@plt+0x2de4>
   13260:	clz	r0, r0
   13264:	lsr	r0, r0, #5
   13268:	str	r0, [fp, #-52]	; 0xffffffcc
   1326c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13270:	mov	lr, r4
   13274:	ldrb	r4, [ip, r7]
   13278:	cmp	r4, #126	; 0x7e
   1327c:	bhi	137ac <__lxstat64@plt+0x27cc>
   13280:	mov	r6, #1
   13284:	mov	r2, #110	; 0x6e
   13288:	mov	r0, #97	; 0x61
   1328c:	add	r3, pc, #4
   13290:	mov	r1, #0
   13294:	ldr	pc, [r3, r4, lsl #2]
   13298:	andeq	r3, r1, ip, lsl #12
   1329c:	andeq	r3, r1, ip, lsr #15
   132a0:	andeq	r3, r1, ip, lsr #15
   132a4:	andeq	r3, r1, ip, lsr #15
   132a8:	andeq	r3, r1, ip, lsr #15
   132ac:	andeq	r3, r1, ip, lsr #15
   132b0:	andeq	r3, r1, ip, lsr #15
   132b4:	andeq	r3, r1, r0, lsl #17
   132b8:	andeq	r3, r1, ip, ror #11
   132bc:	andeq	r3, r1, r4, ror #11
   132c0:	strdeq	r3, [r1], -r8
   132c4:	andeq	r3, r1, r4, lsl r7
   132c8:	ldrdeq	r3, [r1], -ip
   132cc:	strdeq	r3, [r1], -r4
   132d0:	andeq	r3, r1, ip, lsr #15
   132d4:	andeq	r3, r1, ip, lsr #15
   132d8:	andeq	r3, r1, ip, lsr #15
   132dc:	andeq	r3, r1, ip, lsr #15
   132e0:	andeq	r3, r1, ip, lsr #15
   132e4:	andeq	r3, r1, ip, lsr #15
   132e8:	andeq	r3, r1, ip, lsr #15
   132ec:	andeq	r3, r1, ip, lsr #15
   132f0:	andeq	r3, r1, ip, lsr #15
   132f4:	andeq	r3, r1, ip, lsr #15
   132f8:	andeq	r3, r1, ip, lsr #15
   132fc:	andeq	r3, r1, ip, lsr #15
   13300:	andeq	r3, r1, ip, lsr #15
   13304:	andeq	r3, r1, ip, lsr #15
   13308:	andeq	r3, r1, ip, lsr #15
   1330c:	andeq	r3, r1, ip, lsr #15
   13310:	andeq	r3, r1, ip, lsr #15
   13314:	andeq	r3, r1, ip, lsr #15
   13318:	muleq	r1, r0, r5
   1331c:	muleq	r1, r4, r5
   13320:	muleq	r1, r4, r5
   13324:	andeq	r3, r1, ip, ror r5
   13328:	muleq	r1, r4, r5
   1332c:	muleq	r1, r4, r4
   13330:	muleq	r1, r4, r5
   13334:	andeq	r3, r1, ip, lsl r7
   13338:	muleq	r1, r4, r5
   1333c:	muleq	r1, r4, r5
   13340:	muleq	r1, r4, r5
   13344:	muleq	r1, r4, r4
   13348:	muleq	r1, r4, r4
   1334c:	muleq	r1, r4, r4
   13350:	muleq	r1, r4, r4
   13354:	muleq	r1, r4, r4
   13358:	muleq	r1, r4, r4
   1335c:	muleq	r1, r4, r4
   13360:	muleq	r1, r4, r4
   13364:	muleq	r1, r4, r4
   13368:	muleq	r1, r4, r4
   1336c:	muleq	r1, r4, r4
   13370:	muleq	r1, r4, r4
   13374:	muleq	r1, r4, r4
   13378:	muleq	r1, r4, r4
   1337c:	muleq	r1, r4, r4
   13380:	muleq	r1, r4, r4
   13384:	muleq	r1, r4, r5
   13388:	muleq	r1, r4, r5
   1338c:	muleq	r1, r4, r5
   13390:	muleq	r1, r4, r5
   13394:	andeq	r3, r1, r4, ror #13
   13398:	andeq	r3, r1, ip, lsr #15
   1339c:	muleq	r1, r4, r4
   133a0:	muleq	r1, r4, r4
   133a4:	muleq	r1, r4, r4
   133a8:	muleq	r1, r4, r4
   133ac:	muleq	r1, r4, r4
   133b0:	muleq	r1, r4, r4
   133b4:	muleq	r1, r4, r4
   133b8:	muleq	r1, r4, r4
   133bc:	muleq	r1, r4, r4
   133c0:	muleq	r1, r4, r4
   133c4:	muleq	r1, r4, r4
   133c8:	muleq	r1, r4, r4
   133cc:	muleq	r1, r4, r4
   133d0:	muleq	r1, r4, r4
   133d4:	muleq	r1, r4, r4
   133d8:	muleq	r1, r4, r4
   133dc:	muleq	r1, r4, r4
   133e0:	muleq	r1, r4, r4
   133e4:	muleq	r1, r4, r4
   133e8:	muleq	r1, r4, r4
   133ec:	muleq	r1, r4, r4
   133f0:	muleq	r1, r4, r4
   133f4:	muleq	r1, r4, r4
   133f8:	muleq	r1, r4, r4
   133fc:	muleq	r1, r4, r4
   13400:	muleq	r1, r4, r4
   13404:	muleq	r1, r4, r5
   13408:			; <UNDEFINED> instruction: 0x000135bc
   1340c:	muleq	r1, r4, r4
   13410:	muleq	r1, r4, r5
   13414:	muleq	r1, r4, r4
   13418:	muleq	r1, r4, r5
   1341c:	muleq	r1, r4, r4
   13420:	muleq	r1, r4, r4
   13424:	muleq	r1, r4, r4
   13428:	muleq	r1, r4, r4
   1342c:	muleq	r1, r4, r4
   13430:	muleq	r1, r4, r4
   13434:	muleq	r1, r4, r4
   13438:	muleq	r1, r4, r4
   1343c:	muleq	r1, r4, r4
   13440:	muleq	r1, r4, r4
   13444:	muleq	r1, r4, r4
   13448:	muleq	r1, r4, r4
   1344c:	muleq	r1, r4, r4
   13450:	muleq	r1, r4, r4
   13454:	muleq	r1, r4, r4
   13458:	muleq	r1, r4, r4
   1345c:	muleq	r1, r4, r4
   13460:	muleq	r1, r4, r4
   13464:	muleq	r1, r4, r4
   13468:	muleq	r1, r4, r4
   1346c:	muleq	r1, r4, r4
   13470:	muleq	r1, r4, r4
   13474:	muleq	r1, r4, r4
   13478:	muleq	r1, r4, r4
   1347c:	muleq	r1, r4, r4
   13480:	muleq	r1, r4, r4
   13484:	andeq	r3, r1, r0, asr r5
   13488:	muleq	r1, r4, r5
   1348c:	andeq	r3, r1, r0, asr r5
   13490:	andeq	r3, r1, ip, ror r5
   13494:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13498:	tst	r0, #1
   1349c:	bne	134c8 <__lxstat64@plt+0x24e8>
   134a0:	ubfx	r0, r4, #5, #3
   134a4:	ldr	r1, [fp, #16]
   134a8:	ldr	r0, [r1, r0, lsl #2]
   134ac:	and	r1, r4, #31
   134b0:	mov	r2, #1
   134b4:	tst	r0, r2, lsl r1
   134b8:	beq	134c8 <__lxstat64@plt+0x24e8>
   134bc:	mov	r0, r4
   134c0:	mov	r1, r6
   134c4:	b	134dc <__lxstat64@plt+0x24fc>
   134c8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   134cc:	cmp	r0, #0
   134d0:	mov	r0, r4
   134d4:	mov	r1, r6
   134d8:	beq	13814 <__lxstat64@plt+0x2834>
   134dc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   134e0:	tst	r2, #1
   134e4:	bne	13dd8 <__lxstat64@plt+0x2df8>
   134e8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   134ec:	subs	r2, r2, #2
   134f0:	movwne	r2, #1
   134f4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   134f8:	orr	r2, r2, r3
   134fc:	tst	r2, #1
   13500:	bne	1353c <__lxstat64@plt+0x255c>
   13504:	cmp	r8, sl
   13508:	movcc	r2, #39	; 0x27
   1350c:	strbcc	r2, [r5, r8]
   13510:	add	r2, r8, #1
   13514:	cmp	r2, sl
   13518:	movcc	r3, #36	; 0x24
   1351c:	strbcc	r3, [r5, r2]
   13520:	add	r2, r8, #2
   13524:	cmp	r2, sl
   13528:	movcc	r3, #39	; 0x27
   1352c:	strbcc	r3, [r5, r2]
   13530:	add	r8, r8, #3
   13534:	mov	r2, #1
   13538:	str	r2, [fp, #-56]	; 0xffffffc8
   1353c:	cmp	r8, sl
   13540:	movcc	r2, #92	; 0x5c
   13544:	strbcc	r2, [r5, r8]
   13548:	add	r8, r8, #1
   1354c:	b	13858 <__lxstat64@plt+0x2878>
   13550:	cmp	lr, #1
   13554:	beq	1357c <__lxstat64@plt+0x259c>
   13558:	mov	r6, #0
   1355c:	cmn	lr, #1
   13560:	bne	13588 <__lxstat64@plt+0x25a8>
   13564:	ldrb	r0, [ip, #1]
   13568:	cmp	r0, #0
   1356c:	beq	1357c <__lxstat64@plt+0x259c>
   13570:	mvn	lr, #0
   13574:	mov	r9, #0
   13578:	b	13494 <__lxstat64@plt+0x24b4>
   1357c:	mov	r6, #0
   13580:	cmp	r7, #0
   13584:	beq	13590 <__lxstat64@plt+0x25b0>
   13588:	mov	r9, #0
   1358c:	b	13494 <__lxstat64@plt+0x24b4>
   13590:	mov	r1, #1
   13594:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13598:	cmp	r0, #2
   1359c:	bne	135b4 <__lxstat64@plt+0x25d4>
   135a0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   135a4:	tst	r0, #1
   135a8:	mov	r6, r1
   135ac:	beq	13494 <__lxstat64@plt+0x24b4>
   135b0:	b	13dd8 <__lxstat64@plt+0x2df8>
   135b4:	mov	r6, r1
   135b8:	b	13494 <__lxstat64@plt+0x24b4>
   135bc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   135c0:	cmp	r0, #2
   135c4:	bne	137f8 <__lxstat64@plt+0x2818>
   135c8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   135cc:	tst	r0, #1
   135d0:	bne	13dd8 <__lxstat64@plt+0x2df8>
   135d4:	mov	r9, #0
   135d8:	b	1380c <__lxstat64@plt+0x282c>
   135dc:	mov	r0, #102	; 0x66
   135e0:	b	13880 <__lxstat64@plt+0x28a0>
   135e4:	mov	r2, #116	; 0x74
   135e8:	b	135f8 <__lxstat64@plt+0x2618>
   135ec:	mov	r0, #98	; 0x62
   135f0:	b	13880 <__lxstat64@plt+0x28a0>
   135f4:	mov	r2, #114	; 0x72
   135f8:	ldr	r0, [sp, #72]	; 0x48
   135fc:	tst	r0, #1
   13600:	mov	r0, r2
   13604:	bne	13880 <__lxstat64@plt+0x28a0>
   13608:	b	13dd8 <__lxstat64@plt+0x2df8>
   1360c:	ldr	r0, [sp, #92]	; 0x5c
   13610:	tst	r0, #1
   13614:	beq	1389c <__lxstat64@plt+0x28bc>
   13618:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1361c:	tst	r0, #1
   13620:	bne	13dd8 <__lxstat64@plt+0x2df8>
   13624:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13628:	subs	r0, r0, #2
   1362c:	movwne	r0, #1
   13630:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13634:	orr	r0, r0, r1
   13638:	tst	r0, #1
   1363c:	bne	13678 <__lxstat64@plt+0x2698>
   13640:	cmp	r8, sl
   13644:	movcc	r0, #39	; 0x27
   13648:	strbcc	r0, [r5, r8]
   1364c:	add	r0, r8, #1
   13650:	cmp	r0, sl
   13654:	movcc	r1, #36	; 0x24
   13658:	strbcc	r1, [r5, r0]
   1365c:	add	r0, r8, #2
   13660:	cmp	r0, sl
   13664:	movcc	r1, #39	; 0x27
   13668:	strbcc	r1, [r5, r0]
   1366c:	add	r8, r8, #3
   13670:	mov	r0, #1
   13674:	str	r0, [fp, #-56]	; 0xffffffc8
   13678:	cmp	r8, sl
   1367c:	movcc	r0, #92	; 0x5c
   13680:	strbcc	r0, [r5, r8]
   13684:	add	r0, r8, #1
   13688:	mov	r6, #0
   1368c:	mov	r9, #1
   13690:	mov	r4, #48	; 0x30
   13694:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13698:	cmp	r1, #2
   1369c:	beq	13a60 <__lxstat64@plt+0x2a80>
   136a0:	add	r1, r7, #1
   136a4:	cmp	r1, lr
   136a8:	bcs	13a60 <__lxstat64@plt+0x2a80>
   136ac:	ldrb	r1, [ip, r1]
   136b0:	sub	r1, r1, #48	; 0x30
   136b4:	uxtb	r1, r1
   136b8:	cmp	r1, #9
   136bc:	bhi	13a60 <__lxstat64@plt+0x2a80>
   136c0:	cmp	r0, sl
   136c4:	movcc	r1, #48	; 0x30
   136c8:	strbcc	r1, [r5, r0]
   136cc:	add	r0, r8, #2
   136d0:	cmp	r0, sl
   136d4:	movcc	r1, #48	; 0x30
   136d8:	strbcc	r1, [r5, r0]
   136dc:	add	r8, r8, #3
   136e0:	b	13494 <__lxstat64@plt+0x24b4>
   136e4:	mov	r9, #0
   136e8:	mov	r4, #63	; 0x3f
   136ec:	ldr	r0, [fp, #-64]	; 0xffffffc0
   136f0:	cmp	r0, #5
   136f4:	beq	13a68 <__lxstat64@plt+0x2a88>
   136f8:	cmp	r0, #2
   136fc:	bne	13b10 <__lxstat64@plt+0x2b30>
   13700:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13704:	tst	r0, #1
   13708:	mov	r6, #0
   1370c:	beq	13494 <__lxstat64@plt+0x24b4>
   13710:	b	13dd8 <__lxstat64@plt+0x2df8>
   13714:	mov	r0, #118	; 0x76
   13718:	b	13880 <__lxstat64@plt+0x28a0>
   1371c:	mov	r4, #39	; 0x27
   13720:	mov	r0, #1
   13724:	str	r0, [sp, #64]	; 0x40
   13728:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1372c:	cmp	r0, #2
   13730:	bne	138b8 <__lxstat64@plt+0x28d8>
   13734:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13738:	tst	r0, #1
   1373c:	bne	13dd8 <__lxstat64@plt+0x2df8>
   13740:	ldr	r2, [sp, #84]	; 0x54
   13744:	cmp	r2, #0
   13748:	mov	r0, r2
   1374c:	movwne	r0, #1
   13750:	clz	r1, sl
   13754:	lsr	r1, r1, #5
   13758:	orrs	r0, r0, r1
   1375c:	moveq	r2, sl
   13760:	str	r2, [sp, #84]	; 0x54
   13764:	moveq	sl, r0
   13768:	cmp	r8, sl
   1376c:	movcc	r0, #39	; 0x27
   13770:	strbcc	r0, [r5, r8]
   13774:	add	r0, r8, #1
   13778:	cmp	r0, sl
   1377c:	movcc	r1, #92	; 0x5c
   13780:	strbcc	r1, [r5, r0]
   13784:	add	r0, r8, #2
   13788:	cmp	r0, sl
   1378c:	movcc	r1, #39	; 0x27
   13790:	strbcc	r1, [r5, r0]
   13794:	add	r8, r8, #3
   13798:	mov	r0, #0
   1379c:	str	r0, [fp, #-56]	; 0xffffffc8
   137a0:	mov	r9, #0
   137a4:	mov	r6, #1
   137a8:	b	13494 <__lxstat64@plt+0x24b4>
   137ac:	ldr	r0, [sp, #44]	; 0x2c
   137b0:	cmp	r0, #1
   137b4:	bne	138c0 <__lxstat64@plt+0x28e0>
   137b8:	str	lr, [sp, #32]
   137bc:	bl	10ed8 <__ctype_b_loc@plt>
   137c0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   137c4:	ldr	r0, [r0]
   137c8:	add	r0, r0, r4, lsl #1
   137cc:	ldrb	r0, [r0, #1]
   137d0:	ubfx	r6, r0, #6, #1
   137d4:	mov	r2, #1
   137d8:	ldr	r0, [sp, #60]	; 0x3c
   137dc:	orr	r1, r6, r0
   137e0:	cmp	r2, #1
   137e4:	bhi	13b18 <__lxstat64@plt+0x2b38>
   137e8:	tst	r1, #1
   137ec:	beq	13b18 <__lxstat64@plt+0x2b38>
   137f0:	ldr	lr, [sp, #32]
   137f4:	b	13494 <__lxstat64@plt+0x24b4>
   137f8:	mov	r9, #0
   137fc:	mov	r0, #92	; 0x5c
   13800:	ldr	r1, [sp, #56]	; 0x38
   13804:	cmp	r1, #0
   13808:	beq	13880 <__lxstat64@plt+0x28a0>
   1380c:	mov	r4, #92	; 0x5c
   13810:	mov	r6, #0
   13814:	cmp	r9, #0
   13818:	bne	13850 <__lxstat64@plt+0x2870>
   1381c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13820:	tst	r0, #1
   13824:	beq	13850 <__lxstat64@plt+0x2870>
   13828:	cmp	r8, sl
   1382c:	movcc	r0, #39	; 0x27
   13830:	strbcc	r0, [r5, r8]
   13834:	add	r0, r8, #1
   13838:	cmp	r0, sl
   1383c:	movcc	r1, #39	; 0x27
   13840:	strbcc	r1, [r5, r0]
   13844:	add	r8, r8, #2
   13848:	mov	r0, #0
   1384c:	str	r0, [fp, #-56]	; 0xffffffc8
   13850:	mov	r1, r6
   13854:	mov	r0, r4
   13858:	cmp	r8, sl
   1385c:	strbcc	r0, [r5, r8]
   13860:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13864:	and	r0, r0, r1
   13868:	str	r0, [fp, #-48]	; 0xffffffd0
   1386c:	add	r8, r8, #1
   13870:	add	r7, r7, #1
   13874:	cmn	lr, #1
   13878:	bne	131cc <__lxstat64@plt+0x21ec>
   1387c:	b	131d8 <__lxstat64@plt+0x21f8>
   13880:	mov	r9, #0
   13884:	ldr	r1, [sp, #92]	; 0x5c
   13888:	tst	r1, #1
   1388c:	mov	r6, #0
   13890:	mov	r1, #0
   13894:	beq	13494 <__lxstat64@plt+0x24b4>
   13898:	b	134dc <__lxstat64@plt+0x24fc>
   1389c:	mov	r4, #0
   138a0:	ldr	r0, [sp, #40]	; 0x28
   138a4:	cmp	r0, #0
   138a8:	mov	r9, #0
   138ac:	mov	r6, #0
   138b0:	beq	13494 <__lxstat64@plt+0x24b4>
   138b4:	b	13870 <__lxstat64@plt+0x2890>
   138b8:	mov	r6, #1
   138bc:	b	13494 <__lxstat64@plt+0x24b4>
   138c0:	mov	r0, #0
   138c4:	str	r0, [fp, #-36]	; 0xffffffdc
   138c8:	str	r0, [fp, #-40]	; 0xffffffd8
   138cc:	cmn	lr, #1
   138d0:	bne	138e4 <__lxstat64@plt+0x2904>
   138d4:	mov	r0, ip
   138d8:	bl	10efc <strlen@plt>
   138dc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   138e0:	mov	lr, r0
   138e4:	ldr	r0, [sp, #76]	; 0x4c
   138e8:	add	r0, r0, r7
   138ec:	str	r0, [sp, #24]
   138f0:	mov	r6, #1
   138f4:	mov	r2, #0
   138f8:	sub	r0, fp, #40	; 0x28
   138fc:	mov	r3, r0
   13900:	str	r5, [sp, #28]
   13904:	str	lr, [sp, #32]
   13908:	b	1394c <__lxstat64@plt+0x296c>
   1390c:	ldr	r5, [sp, #52]	; 0x34
   13910:	add	r5, r0, r5
   13914:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13918:	bl	10e30 <iswprint@plt>
   1391c:	cmp	r0, #0
   13920:	movwne	r0, #1
   13924:	and	r6, r6, r0
   13928:	sub	r0, fp, #40	; 0x28
   1392c:	bl	10df4 <mbsinit@plt>
   13930:	sub	r3, fp, #40	; 0x28
   13934:	mov	r2, r5
   13938:	ldr	lr, [sp, #32]
   1393c:	cmp	r0, #0
   13940:	ldr	r5, [sp, #28]
   13944:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13948:	bne	137d8 <__lxstat64@plt+0x27f8>
   1394c:	str	r2, [sp, #52]	; 0x34
   13950:	add	r0, r2, r7
   13954:	add	r1, ip, r0
   13958:	str	r0, [sp, #48]	; 0x30
   1395c:	sub	r2, lr, r0
   13960:	sub	r0, fp, #44	; 0x2c
   13964:	bl	15d9c <__lxstat64@plt+0x4dbc>
   13968:	cmp	r0, #0
   1396c:	beq	13ce4 <__lxstat64@plt+0x2d04>
   13970:	cmn	r0, #1
   13974:	beq	13ca0 <__lxstat64@plt+0x2cc0>
   13978:	cmn	r0, #2
   1397c:	ldr	lr, [sp, #32]
   13980:	beq	13ca8 <__lxstat64@plt+0x2cc8>
   13984:	cmp	r0, #2
   13988:	mov	r1, #0
   1398c:	movwcc	r1, #1
   13990:	ldr	r2, [sp, #68]	; 0x44
   13994:	eor	r2, r2, #1
   13998:	orrs	r1, r2, r1
   1399c:	bne	1390c <__lxstat64@plt+0x292c>
   139a0:	ldr	r1, [sp, #52]	; 0x34
   139a4:	ldr	r2, [sp, #24]
   139a8:	add	r1, r2, r1
   139ac:	sub	r2, r0, #1
   139b0:	b	139c0 <__lxstat64@plt+0x29e0>
   139b4:	add	r1, r1, #1
   139b8:	subs	r2, r2, #1
   139bc:	beq	1390c <__lxstat64@plt+0x292c>
   139c0:	ldrb	r3, [r1]
   139c4:	sub	r3, r3, #91	; 0x5b
   139c8:	cmp	r3, #33	; 0x21
   139cc:	bhi	139b4 <__lxstat64@plt+0x29d4>
   139d0:	add	r5, pc, #0
   139d4:	ldr	pc, [r5, r3, lsl #2]
   139d8:	ldrdeq	r3, [r1], -r0
   139dc:	ldrdeq	r3, [r1], -r0
   139e0:			; <UNDEFINED> instruction: 0x000139b4
   139e4:	ldrdeq	r3, [r1], -r0
   139e8:			; <UNDEFINED> instruction: 0x000139b4
   139ec:	ldrdeq	r3, [r1], -r0
   139f0:			; <UNDEFINED> instruction: 0x000139b4
   139f4:			; <UNDEFINED> instruction: 0x000139b4
   139f8:			; <UNDEFINED> instruction: 0x000139b4
   139fc:			; <UNDEFINED> instruction: 0x000139b4
   13a00:			; <UNDEFINED> instruction: 0x000139b4
   13a04:			; <UNDEFINED> instruction: 0x000139b4
   13a08:			; <UNDEFINED> instruction: 0x000139b4
   13a0c:			; <UNDEFINED> instruction: 0x000139b4
   13a10:			; <UNDEFINED> instruction: 0x000139b4
   13a14:			; <UNDEFINED> instruction: 0x000139b4
   13a18:			; <UNDEFINED> instruction: 0x000139b4
   13a1c:			; <UNDEFINED> instruction: 0x000139b4
   13a20:			; <UNDEFINED> instruction: 0x000139b4
   13a24:			; <UNDEFINED> instruction: 0x000139b4
   13a28:			; <UNDEFINED> instruction: 0x000139b4
   13a2c:			; <UNDEFINED> instruction: 0x000139b4
   13a30:			; <UNDEFINED> instruction: 0x000139b4
   13a34:			; <UNDEFINED> instruction: 0x000139b4
   13a38:			; <UNDEFINED> instruction: 0x000139b4
   13a3c:			; <UNDEFINED> instruction: 0x000139b4
   13a40:			; <UNDEFINED> instruction: 0x000139b4
   13a44:			; <UNDEFINED> instruction: 0x000139b4
   13a48:			; <UNDEFINED> instruction: 0x000139b4
   13a4c:			; <UNDEFINED> instruction: 0x000139b4
   13a50:			; <UNDEFINED> instruction: 0x000139b4
   13a54:			; <UNDEFINED> instruction: 0x000139b4
   13a58:			; <UNDEFINED> instruction: 0x000139b4
   13a5c:	ldrdeq	r3, [r1], -r0
   13a60:	mov	r8, r0
   13a64:	b	13494 <__lxstat64@plt+0x24b4>
   13a68:	ldr	r0, [sp, #36]	; 0x24
   13a6c:	cmp	r0, #0
   13a70:	beq	13b10 <__lxstat64@plt+0x2b30>
   13a74:	add	r0, r7, #2
   13a78:	cmp	r0, lr
   13a7c:	bcs	13b10 <__lxstat64@plt+0x2b30>
   13a80:	add	r1, r7, ip
   13a84:	ldrb	r1, [r1, #1]
   13a88:	cmp	r1, #63	; 0x3f
   13a8c:	bne	13b10 <__lxstat64@plt+0x2b30>
   13a90:	ldrb	r1, [ip, r0]
   13a94:	sub	r2, r1, #33	; 0x21
   13a98:	cmp	r2, #29
   13a9c:	bhi	13b10 <__lxstat64@plt+0x2b30>
   13aa0:	mov	r3, #1
   13aa4:	movw	r6, #20929	; 0x51c1
   13aa8:	movt	r6, #14336	; 0x3800
   13aac:	tst	r6, r3, lsl r2
   13ab0:	beq	13b10 <__lxstat64@plt+0x2b30>
   13ab4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13ab8:	tst	r2, #1
   13abc:	bne	13dd8 <__lxstat64@plt+0x2df8>
   13ac0:	cmp	r8, sl
   13ac4:	movcc	r2, #63	; 0x3f
   13ac8:	strbcc	r2, [r5, r8]
   13acc:	add	r2, r8, #1
   13ad0:	cmp	r2, sl
   13ad4:	movcc	r3, #34	; 0x22
   13ad8:	strbcc	r3, [r5, r2]
   13adc:	add	r2, r8, #2
   13ae0:	cmp	r2, sl
   13ae4:	movcc	r3, #34	; 0x22
   13ae8:	strbcc	r3, [r5, r2]
   13aec:	add	r2, r8, #3
   13af0:	cmp	r2, sl
   13af4:	movcc	r3, #63	; 0x3f
   13af8:	strbcc	r3, [r5, r2]
   13afc:	add	r8, r8, #4
   13b00:	mov	r7, r0
   13b04:	mov	r4, r1
   13b08:	mov	r6, #0
   13b0c:	b	13494 <__lxstat64@plt+0x24b4>
   13b10:	mov	r6, #0
   13b14:	b	13494 <__lxstat64@plt+0x24b4>
   13b18:	add	r0, r2, r7
   13b1c:	str	r0, [sp, #52]	; 0x34
   13b20:	mov	r2, #0
   13b24:	ldr	lr, [sp, #32]
   13b28:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13b2c:	str	r1, [sp, #48]	; 0x30
   13b30:	tst	r1, #1
   13b34:	bne	13c10 <__lxstat64@plt+0x2c30>
   13b38:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13b3c:	tst	r1, #1
   13b40:	bne	13dd8 <__lxstat64@plt+0x2df8>
   13b44:	mov	r3, r0
   13b48:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13b4c:	subs	r1, r0, #2
   13b50:	movwne	r1, #1
   13b54:	orr	r1, r1, r3
   13b58:	tst	r1, #1
   13b5c:	bne	13b94 <__lxstat64@plt+0x2bb4>
   13b60:	cmp	r8, sl
   13b64:	movcc	r0, #39	; 0x27
   13b68:	strbcc	r0, [r5, r8]
   13b6c:	add	r2, r8, #1
   13b70:	cmp	r2, sl
   13b74:	movcc	r0, #36	; 0x24
   13b78:	strbcc	r0, [r5, r2]
   13b7c:	add	r2, r8, #2
   13b80:	cmp	r2, sl
   13b84:	movcc	r0, #39	; 0x27
   13b88:	strbcc	r0, [r5, r2]
   13b8c:	add	r8, r8, #3
   13b90:	mov	r3, #1
   13b94:	cmp	r8, sl
   13b98:	movcc	r1, #92	; 0x5c
   13b9c:	strbcc	r1, [r5, r8]
   13ba0:	add	r2, r8, #1
   13ba4:	cmp	r2, sl
   13ba8:	bcs	13bbc <__lxstat64@plt+0x2bdc>
   13bac:	uxtb	r1, r4
   13bb0:	mov	r0, #48	; 0x30
   13bb4:	orr	r1, r0, r1, lsr #6
   13bb8:	strb	r1, [r5, r2]
   13bbc:	add	r2, r8, #2
   13bc0:	cmp	r2, sl
   13bc4:	lsrcc	r1, r4, #3
   13bc8:	movcc	r0, #6
   13bcc:	bficc	r1, r0, #3, #29
   13bd0:	strbcc	r1, [r5, r2]
   13bd4:	mov	r0, #6
   13bd8:	bfi	r4, r0, #3, #29
   13bdc:	add	r8, r8, #3
   13be0:	mov	r2, #1
   13be4:	mov	r0, r3
   13be8:	b	13c34 <__lxstat64@plt+0x2c54>
   13bec:	cmp	r8, sl
   13bf0:	strbcc	r4, [r5, r8]
   13bf4:	ldr	r1, [sp, #76]	; 0x4c
   13bf8:	ldrb	r4, [r1, r7]
   13bfc:	add	r8, r8, #1
   13c00:	mov	r7, r3
   13c04:	ldr	r1, [sp, #48]	; 0x30
   13c08:	tst	r1, #1
   13c0c:	beq	13b38 <__lxstat64@plt+0x2b58>
   13c10:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13c14:	tst	r1, #1
   13c18:	beq	13c2c <__lxstat64@plt+0x2c4c>
   13c1c:	cmp	r8, sl
   13c20:	movcc	r1, #92	; 0x5c
   13c24:	strbcc	r1, [r5, r8]
   13c28:	add	r8, r8, #1
   13c2c:	mov	r1, #0
   13c30:	str	r1, [fp, #-52]	; 0xffffffcc
   13c34:	and	r9, r2, #1
   13c38:	add	r3, r7, #1
   13c3c:	ldr	r1, [sp, #52]	; 0x34
   13c40:	cmp	r1, r3
   13c44:	bls	13c88 <__lxstat64@plt+0x2ca8>
   13c48:	cmp	r9, #0
   13c4c:	movwne	r9, #1
   13c50:	mvn	r1, r0
   13c54:	orr	r1, r1, r9
   13c58:	tst	r1, #1
   13c5c:	bne	13bec <__lxstat64@plt+0x2c0c>
   13c60:	cmp	r8, sl
   13c64:	movcc	r1, #39	; 0x27
   13c68:	strbcc	r1, [r5, r8]
   13c6c:	add	r1, r8, #1
   13c70:	cmp	r1, sl
   13c74:	movcc	r0, #39	; 0x27
   13c78:	strbcc	r0, [r5, r1]
   13c7c:	add	r8, r8, #2
   13c80:	mov	r0, #0
   13c84:	b	13bec <__lxstat64@plt+0x2c0c>
   13c88:	str	r0, [fp, #-56]	; 0xffffffc8
   13c8c:	cmp	r9, #0
   13c90:	movwne	r9, #1
   13c94:	cmp	r9, #0
   13c98:	beq	1381c <__lxstat64@plt+0x283c>
   13c9c:	b	13850 <__lxstat64@plt+0x2870>
   13ca0:	mov	r6, #0
   13ca4:	b	13ce4 <__lxstat64@plt+0x2d04>
   13ca8:	mov	r6, #0
   13cac:	ldr	r0, [sp, #48]	; 0x30
   13cb0:	cmp	r0, lr
   13cb4:	bcs	13ce4 <__lxstat64@plt+0x2d04>
   13cb8:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13cbc:	add	r0, ip, r7
   13cc0:	ldr	r2, [sp, #52]	; 0x34
   13cc4:	ldrb	r1, [r0, r2]
   13cc8:	cmp	r1, #0
   13ccc:	beq	137d8 <__lxstat64@plt+0x27f8>
   13cd0:	add	r2, r2, #1
   13cd4:	add	r1, r7, r2
   13cd8:	cmp	r1, lr
   13cdc:	bcc	13cc4 <__lxstat64@plt+0x2ce4>
   13ce0:	b	137d8 <__lxstat64@plt+0x27f8>
   13ce4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13ce8:	ldr	r2, [sp, #52]	; 0x34
   13cec:	b	137d8 <__lxstat64@plt+0x27f8>
   13cf0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13cf4:	eor	r0, r1, #2
   13cf8:	orr	r0, r0, r8
   13cfc:	clz	r0, r0
   13d00:	lsr	r0, r0, #5
   13d04:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13d08:	tst	r3, r0
   13d0c:	bne	13dd8 <__lxstat64@plt+0x2df8>
   13d10:	mov	r6, r5
   13d14:	subs	r0, r1, #2
   13d18:	movwne	r0, #1
   13d1c:	orr	r0, r3, r0
   13d20:	tst	r0, #1
   13d24:	ldr	r2, [sp, #92]	; 0x5c
   13d28:	ldreq	r0, [sp, #64]	; 0x40
   13d2c:	eoreq	r0, r0, #1
   13d30:	tsteq	r0, #1
   13d34:	bne	13d74 <__lxstat64@plt+0x2d94>
   13d38:	mov	r9, lr
   13d3c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13d40:	tst	r0, #1
   13d44:	bne	13e40 <__lxstat64@plt+0x2e60>
   13d48:	ldr	r0, [sp, #84]	; 0x54
   13d4c:	cmp	r0, #0
   13d50:	beq	13d74 <__lxstat64@plt+0x2d94>
   13d54:	mov	r0, #0
   13d58:	str	r0, [fp, #-48]	; 0xffffffd0
   13d5c:	mov	r1, #2
   13d60:	cmp	sl, #0
   13d64:	mov	r0, r2
   13d68:	mov	r4, r3
   13d6c:	ldr	r7, [sp, #84]	; 0x54
   13d70:	beq	12f4c <__lxstat64@plt+0x1f6c>
   13d74:	ldr	r1, [fp, #-84]	; 0xffffffac
   13d78:	clz	r0, r1
   13d7c:	lsr	r0, r0, #5
   13d80:	orr	r0, r0, r3
   13d84:	tst	r0, #1
   13d88:	bne	13db4 <__lxstat64@plt+0x2dd4>
   13d8c:	ldrb	r0, [r1]
   13d90:	cmp	r0, #0
   13d94:	beq	13db4 <__lxstat64@plt+0x2dd4>
   13d98:	add	r1, r1, #1
   13d9c:	cmp	r8, sl
   13da0:	strbcc	r0, [r6, r8]
   13da4:	add	r8, r8, #1
   13da8:	ldrb	r0, [r1], #1
   13dac:	cmp	r0, #0
   13db0:	bne	13d9c <__lxstat64@plt+0x2dbc>
   13db4:	cmp	r8, sl
   13db8:	movcc	r0, #0
   13dbc:	strbcc	r0, [r6, r8]
   13dc0:	b	13e34 <__lxstat64@plt+0x2e54>
   13dc4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13dc8:	mov	lr, r4
   13dcc:	b	13dd8 <__lxstat64@plt+0x2df8>
   13dd0:	ldr	r5, [sp, #28]
   13dd4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13dd8:	mov	r0, #0
   13ddc:	ldr	r1, [fp, #12]
   13de0:	bic	r1, r1, #2
   13de4:	mov	r2, #2
   13de8:	ldr	r3, [sp, #92]	; 0x5c
   13dec:	tst	r3, #1
   13df0:	movwne	r2, #4
   13df4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13df8:	cmp	r3, #2
   13dfc:	movne	r2, r3
   13e00:	str	r2, [sp]
   13e04:	str	r1, [sp, #4]
   13e08:	str	r0, [sp, #8]
   13e0c:	ldr	r0, [sp, #80]	; 0x50
   13e10:	str	r0, [sp, #12]
   13e14:	ldr	r0, [sp, #88]	; 0x58
   13e18:	str	r0, [sp, #16]
   13e1c:	mov	r0, r5
   13e20:	mov	r1, sl
   13e24:	mov	r2, ip
   13e28:	mov	r3, lr
   13e2c:	bl	12ec0 <__lxstat64@plt+0x1ee0>
   13e30:	mov	r8, r0
   13e34:	mov	r0, r8
   13e38:	sub	sp, fp, #28
   13e3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e40:	mov	r0, #5
   13e44:	str	r0, [sp]
   13e48:	ldr	r0, [fp, #12]
   13e4c:	str	r0, [sp, #4]
   13e50:	ldr	r0, [fp, #16]
   13e54:	str	r0, [sp, #8]
   13e58:	ldr	r0, [sp, #80]	; 0x50
   13e5c:	str	r0, [sp, #12]
   13e60:	ldr	r0, [sp, #88]	; 0x58
   13e64:	str	r0, [sp, #16]
   13e68:	mov	r0, r6
   13e6c:	ldr	r1, [sp, #84]	; 0x54
   13e70:	ldr	r2, [fp, #-80]	; 0xffffffb0
   13e74:	mov	r3, r9
   13e78:	b	13e2c <__lxstat64@plt+0x2e4c>
   13e7c:	bl	10fd4 <abort@plt>
   13e80:	mov	r3, r2
   13e84:	mov	r2, #0
   13e88:	b	13e8c <__lxstat64@plt+0x2eac>
   13e8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e90:	add	fp, sp, #28
   13e94:	sub	sp, sp, #36	; 0x24
   13e98:	mov	r4, r2
   13e9c:	str	r2, [sp, #24]
   13ea0:	mov	r5, r1
   13ea4:	mov	r6, r0
   13ea8:	str	r0, [sp, #20]
   13eac:	movw	r8, #33120	; 0x8160
   13eb0:	movt	r8, #2
   13eb4:	cmp	r3, #0
   13eb8:	movne	r8, r3
   13ebc:	bl	10f08 <__errno_location@plt>
   13ec0:	str	r0, [sp, #28]
   13ec4:	ldm	r8, {r3, r9}
   13ec8:	ldr	r1, [r8, #40]	; 0x28
   13ecc:	ldr	r2, [r8, #44]	; 0x2c
   13ed0:	ldr	r7, [r0]
   13ed4:	str	r7, [sp, #32]
   13ed8:	add	sl, r8, #8
   13edc:	cmp	r4, #0
   13ee0:	orreq	r9, r9, #1
   13ee4:	stm	sp, {r3, r9, sl}
   13ee8:	str	r1, [sp, #12]
   13eec:	str	r2, [sp, #16]
   13ef0:	mov	r0, #0
   13ef4:	mov	r1, #0
   13ef8:	mov	r2, r6
   13efc:	mov	r3, r5
   13f00:	mov	r7, r5
   13f04:	bl	12ec0 <__lxstat64@plt+0x1ee0>
   13f08:	mov	r5, r0
   13f0c:	add	r4, r0, #1
   13f10:	mov	r0, r4
   13f14:	bl	151ac <__lxstat64@plt+0x41cc>
   13f18:	mov	r6, r0
   13f1c:	ldr	r0, [r8]
   13f20:	ldr	r1, [r8, #40]	; 0x28
   13f24:	ldr	r2, [r8, #44]	; 0x2c
   13f28:	stm	sp, {r0, r9, sl}
   13f2c:	str	r1, [sp, #12]
   13f30:	str	r2, [sp, #16]
   13f34:	mov	r0, r6
   13f38:	mov	r1, r4
   13f3c:	ldr	r2, [sp, #20]
   13f40:	mov	r3, r7
   13f44:	bl	12ec0 <__lxstat64@plt+0x1ee0>
   13f48:	ldr	r0, [sp, #24]
   13f4c:	ldr	r1, [sp, #32]
   13f50:	ldr	r2, [sp, #28]
   13f54:	str	r1, [r2]
   13f58:	cmp	r0, #0
   13f5c:	strne	r5, [r0]
   13f60:	mov	r0, r6
   13f64:	sub	sp, fp, #28
   13f68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f6c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13f70:	add	fp, sp, #24
   13f74:	movw	r8, #33008	; 0x80f0
   13f78:	movt	r8, #2
   13f7c:	ldr	r4, [r8]
   13f80:	movw	r5, #33012	; 0x80f4
   13f84:	movt	r5, #2
   13f88:	ldr	r0, [r5]
   13f8c:	cmp	r0, #2
   13f90:	blt	13fbc <__lxstat64@plt+0x2fdc>
   13f94:	add	r7, r4, #12
   13f98:	mov	r6, #0
   13f9c:	ldr	r0, [r7, r6, lsl #3]
   13fa0:	bl	15c44 <__lxstat64@plt+0x4c64>
   13fa4:	add	r0, r6, #1
   13fa8:	ldr	r1, [r5]
   13fac:	add	r2, r6, #2
   13fb0:	cmp	r2, r1
   13fb4:	mov	r6, r0
   13fb8:	blt	13f9c <__lxstat64@plt+0x2fbc>
   13fbc:	ldr	r0, [r4, #4]
   13fc0:	movw	r9, #33168	; 0x8190
   13fc4:	movt	r9, #2
   13fc8:	cmp	r0, r9
   13fcc:	movw	r7, #33016	; 0x80f8
   13fd0:	movt	r7, #2
   13fd4:	beq	13fe4 <__lxstat64@plt+0x3004>
   13fd8:	bl	15c44 <__lxstat64@plt+0x4c64>
   13fdc:	mov	r0, #256	; 0x100
   13fe0:	stm	r7, {r0, r9}
   13fe4:	cmp	r4, r7
   13fe8:	beq	13ff8 <__lxstat64@plt+0x3018>
   13fec:	mov	r0, r4
   13ff0:	bl	15c44 <__lxstat64@plt+0x4c64>
   13ff4:	str	r7, [r8]
   13ff8:	mov	r0, #1
   13ffc:	str	r0, [r5]
   14000:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14004:	movw	r3, #33120	; 0x8160
   14008:	movt	r3, #2
   1400c:	mvn	r2, #0
   14010:	b	14014 <__lxstat64@plt+0x3034>
   14014:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14018:	add	fp, sp, #28
   1401c:	sub	sp, sp, #44	; 0x2c
   14020:	mov	r7, r3
   14024:	str	r2, [sp, #36]	; 0x24
   14028:	str	r1, [sp, #32]
   1402c:	mov	r5, r0
   14030:	bl	10f08 <__errno_location@plt>
   14034:	cmp	r5, #0
   14038:	bmi	141a8 <__lxstat64@plt+0x31c8>
   1403c:	cmn	r5, #-2147483647	; 0x80000001
   14040:	beq	141a8 <__lxstat64@plt+0x31c8>
   14044:	movw	r4, #33008	; 0x80f0
   14048:	movt	r4, #2
   1404c:	ldr	r6, [r4]
   14050:	str	r0, [sp, #28]
   14054:	ldr	r0, [r0]
   14058:	str	r0, [sp, #24]
   1405c:	movw	r8, #33012	; 0x80f4
   14060:	movt	r8, #2
   14064:	ldr	r1, [r8]
   14068:	cmp	r1, r5
   1406c:	ble	14078 <__lxstat64@plt+0x3098>
   14070:	mov	sl, r6
   14074:	b	140e4 <__lxstat64@plt+0x3104>
   14078:	str	r1, [fp, #-32]	; 0xffffffe0
   1407c:	mov	r0, #8
   14080:	str	r0, [sp]
   14084:	movw	r9, #33016	; 0x80f8
   14088:	movt	r9, #2
   1408c:	subs	r0, r6, r9
   14090:	movne	r0, r6
   14094:	sub	r1, r5, r1
   14098:	add	r2, r1, #1
   1409c:	sub	r1, fp, #32
   140a0:	mvn	r3, #-2147483648	; 0x80000000
   140a4:	bl	15288 <__lxstat64@plt+0x42a8>
   140a8:	mov	sl, r0
   140ac:	str	r0, [r4]
   140b0:	cmp	r6, r9
   140b4:	bne	140c0 <__lxstat64@plt+0x30e0>
   140b8:	ldrd	r0, [r9]
   140bc:	stm	sl, {r0, r1}
   140c0:	ldr	r1, [r8]
   140c4:	add	r0, sl, r1, lsl #3
   140c8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   140cc:	sub	r1, r2, r1
   140d0:	lsl	r2, r1, #3
   140d4:	mov	r1, #0
   140d8:	bl	10f2c <memset@plt>
   140dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   140e0:	str	r0, [r8]
   140e4:	mov	r9, sl
   140e8:	ldr	r6, [r9, r5, lsl #3]!
   140ec:	ldr	r4, [r9, #4]!
   140f0:	ldm	r7, {r0, r1}
   140f4:	ldr	r2, [r7, #40]	; 0x28
   140f8:	ldr	r3, [r7, #44]	; 0x2c
   140fc:	orr	r8, r1, #1
   14100:	add	r1, r7, #8
   14104:	stm	sp, {r0, r8}
   14108:	str	r1, [sp, #20]
   1410c:	add	r0, sp, #8
   14110:	stm	r0, {r1, r2, r3}
   14114:	mov	r0, r4
   14118:	mov	r1, r6
   1411c:	ldr	r2, [sp, #32]
   14120:	ldr	r3, [sp, #36]	; 0x24
   14124:	bl	12ec0 <__lxstat64@plt+0x1ee0>
   14128:	cmp	r6, r0
   1412c:	bhi	14190 <__lxstat64@plt+0x31b0>
   14130:	add	r6, r0, #1
   14134:	str	r6, [sl, r5, lsl #3]
   14138:	movw	r0, #33168	; 0x8190
   1413c:	movt	r0, #2
   14140:	cmp	r4, r0
   14144:	beq	14150 <__lxstat64@plt+0x3170>
   14148:	mov	r0, r4
   1414c:	bl	15c44 <__lxstat64@plt+0x4c64>
   14150:	mov	r0, r6
   14154:	bl	151ac <__lxstat64@plt+0x41cc>
   14158:	mov	r4, r0
   1415c:	str	r0, [r9]
   14160:	ldr	r0, [r7]
   14164:	ldr	r1, [r7, #40]	; 0x28
   14168:	ldr	r2, [r7, #44]	; 0x2c
   1416c:	stm	sp, {r0, r8}
   14170:	ldr	r0, [sp, #20]
   14174:	add	r3, sp, #8
   14178:	stm	r3, {r0, r1, r2}
   1417c:	mov	r0, r4
   14180:	mov	r1, r6
   14184:	ldr	r2, [sp, #32]
   14188:	ldr	r3, [sp, #36]	; 0x24
   1418c:	bl	12ec0 <__lxstat64@plt+0x1ee0>
   14190:	ldr	r0, [sp, #28]
   14194:	ldr	r1, [sp, #24]
   14198:	str	r1, [r0]
   1419c:	mov	r0, r4
   141a0:	sub	sp, fp, #28
   141a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141a8:	bl	10fd4 <abort@plt>
   141ac:	movw	r3, #33120	; 0x8160
   141b0:	movt	r3, #2
   141b4:	b	14014 <__lxstat64@plt+0x3034>
   141b8:	mov	r1, r0
   141bc:	mov	r0, #0
   141c0:	b	14004 <__lxstat64@plt+0x3024>
   141c4:	mov	r2, r1
   141c8:	mov	r1, r0
   141cc:	mov	r0, #0
   141d0:	b	141ac <__lxstat64@plt+0x31cc>
   141d4:	push	{r4, r5, r6, sl, fp, lr}
   141d8:	add	fp, sp, #16
   141dc:	sub	sp, sp, #48	; 0x30
   141e0:	mov	r4, r2
   141e4:	mov	r5, r0
   141e8:	mov	r6, sp
   141ec:	mov	r0, r6
   141f0:	bl	14210 <__lxstat64@plt+0x3230>
   141f4:	mov	r0, r5
   141f8:	mov	r1, r4
   141fc:	mvn	r2, #0
   14200:	mov	r3, r6
   14204:	bl	14014 <__lxstat64@plt+0x3034>
   14208:	sub	sp, fp, #16
   1420c:	pop	{r4, r5, r6, sl, fp, pc}
   14210:	push	{fp, lr}
   14214:	mov	fp, sp
   14218:	vmov.i32	q8, #0	; 0x00000000
   1421c:	mov	r2, #32
   14220:	mov	r3, r0
   14224:	vst1.32	{d16-d17}, [r3], r2
   14228:	vst1.32	{d16-d17}, [r3]
   1422c:	add	r2, r0, #16
   14230:	vst1.32	{d16-d17}, [r2]
   14234:	cmp	r1, #10
   14238:	strne	r1, [r0]
   1423c:	popne	{fp, pc}
   14240:	bl	10fd4 <abort@plt>
   14244:	push	{r4, r5, r6, r7, fp, lr}
   14248:	add	fp, sp, #16
   1424c:	sub	sp, sp, #48	; 0x30
   14250:	mov	r4, r3
   14254:	mov	r5, r2
   14258:	mov	r6, r0
   1425c:	mov	r7, sp
   14260:	mov	r0, r7
   14264:	bl	14210 <__lxstat64@plt+0x3230>
   14268:	mov	r0, r6
   1426c:	mov	r1, r5
   14270:	mov	r2, r4
   14274:	mov	r3, r7
   14278:	bl	14014 <__lxstat64@plt+0x3034>
   1427c:	sub	sp, fp, #16
   14280:	pop	{r4, r5, r6, r7, fp, pc}
   14284:	mov	r2, r1
   14288:	mov	r1, r0
   1428c:	mov	r0, #0
   14290:	b	141d4 <__lxstat64@plt+0x31f4>
   14294:	mov	r3, r2
   14298:	mov	r2, r1
   1429c:	mov	r1, r0
   142a0:	mov	r0, #0
   142a4:	b	14244 <__lxstat64@plt+0x3264>
   142a8:	push	{r4, r5, r6, sl, fp, lr}
   142ac:	add	fp, sp, #16
   142b0:	sub	sp, sp, #48	; 0x30
   142b4:	mov	r4, r1
   142b8:	mov	r5, r0
   142bc:	movw	r0, #33120	; 0x8160
   142c0:	movt	r0, #2
   142c4:	add	r1, r0, #16
   142c8:	mov	r3, #32
   142cc:	vld1.64	{d16-d17}, [r0], r3
   142d0:	vld1.64	{d18-d19}, [r1]
   142d4:	mov	r6, sp
   142d8:	add	r1, r6, #16
   142dc:	vld1.64	{d20-d21}, [r0]
   142e0:	vst1.64	{d18-d19}, [r1]
   142e4:	mov	r0, r6
   142e8:	vst1.64	{d16-d17}, [r0], r3
   142ec:	vst1.64	{d20-d21}, [r0]
   142f0:	mov	r0, r6
   142f4:	mov	r1, r2
   142f8:	mov	r2, #1
   142fc:	bl	12db4 <__lxstat64@plt+0x1dd4>
   14300:	mov	r0, #0
   14304:	mov	r1, r5
   14308:	mov	r2, r4
   1430c:	mov	r3, r6
   14310:	bl	14014 <__lxstat64@plt+0x3034>
   14314:	sub	sp, fp, #16
   14318:	pop	{r4, r5, r6, sl, fp, pc}
   1431c:	mov	r2, r1
   14320:	mvn	r1, #0
   14324:	b	142a8 <__lxstat64@plt+0x32c8>
   14328:	mov	r1, #58	; 0x3a
   1432c:	b	1431c <__lxstat64@plt+0x333c>
   14330:	mov	r2, #58	; 0x3a
   14334:	b	142a8 <__lxstat64@plt+0x32c8>
   14338:	push	{r4, r5, r6, sl, fp, lr}
   1433c:	add	fp, sp, #16
   14340:	sub	sp, sp, #48	; 0x30
   14344:	mov	r4, r2
   14348:	mov	r5, r0
   1434c:	mov	r6, sp
   14350:	mov	r0, r6
   14354:	bl	14210 <__lxstat64@plt+0x3230>
   14358:	mov	r0, r6
   1435c:	mov	r1, #58	; 0x3a
   14360:	mov	r2, #1
   14364:	bl	12db4 <__lxstat64@plt+0x1dd4>
   14368:	mov	r0, r5
   1436c:	mov	r1, r4
   14370:	mvn	r2, #0
   14374:	mov	r3, r6
   14378:	bl	14014 <__lxstat64@plt+0x3034>
   1437c:	sub	sp, fp, #16
   14380:	pop	{r4, r5, r6, sl, fp, pc}
   14384:	push	{fp, lr}
   14388:	mov	fp, sp
   1438c:	sub	sp, sp, #8
   14390:	mvn	ip, #0
   14394:	str	ip, [sp]
   14398:	bl	143a4 <__lxstat64@plt+0x33c4>
   1439c:	mov	sp, fp
   143a0:	pop	{fp, pc}
   143a4:	push	{r4, r5, r6, r7, fp, lr}
   143a8:	add	fp, sp, #16
   143ac:	sub	sp, sp, #48	; 0x30
   143b0:	mov	r7, r3
   143b4:	mov	r5, r0
   143b8:	movw	r0, #33120	; 0x8160
   143bc:	movt	r0, #2
   143c0:	add	r3, r0, #16
   143c4:	mov	r4, #32
   143c8:	vld1.64	{d16-d17}, [r0], r4
   143cc:	vld1.64	{d18-d19}, [r3]
   143d0:	mov	r6, sp
   143d4:	add	r3, r6, #16
   143d8:	vld1.64	{d20-d21}, [r0]
   143dc:	vst1.64	{d18-d19}, [r3]
   143e0:	mov	r0, r6
   143e4:	vst1.64	{d16-d17}, [r0], r4
   143e8:	vst1.64	{d20-d21}, [r0]
   143ec:	mov	r0, r6
   143f0:	bl	12e0c <__lxstat64@plt+0x1e2c>
   143f4:	ldr	r2, [fp, #8]
   143f8:	mov	r0, r5
   143fc:	mov	r1, r7
   14400:	mov	r3, r6
   14404:	bl	14014 <__lxstat64@plt+0x3034>
   14408:	sub	sp, fp, #16
   1440c:	pop	{r4, r5, r6, r7, fp, pc}
   14410:	mov	r3, r2
   14414:	mov	r2, r1
   14418:	mov	r1, r0
   1441c:	mov	r0, #0
   14420:	b	14384 <__lxstat64@plt+0x33a4>
   14424:	push	{fp, lr}
   14428:	mov	fp, sp
   1442c:	sub	sp, sp, #8
   14430:	mov	ip, r2
   14434:	mov	r2, r1
   14438:	mov	r1, r0
   1443c:	str	r3, [sp]
   14440:	mov	r0, #0
   14444:	mov	r3, ip
   14448:	bl	143a4 <__lxstat64@plt+0x33c4>
   1444c:	mov	sp, fp
   14450:	pop	{fp, pc}
   14454:	movw	r3, #33024	; 0x8100
   14458:	movt	r3, #2
   1445c:	b	14014 <__lxstat64@plt+0x3034>
   14460:	mov	r2, r1
   14464:	mov	r1, r0
   14468:	mov	r0, #0
   1446c:	b	14454 <__lxstat64@plt+0x3474>
   14470:	mvn	r2, #0
   14474:	b	14454 <__lxstat64@plt+0x3474>
   14478:	mov	r1, r0
   1447c:	mov	r0, #0
   14480:	b	14470 <__lxstat64@plt+0x3490>
   14484:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14488:	add	fp, sp, #24
   1448c:	sub	sp, sp, #16
   14490:	mov	r4, r1
   14494:	mov	r5, r0
   14498:	mov	r7, #0
   1449c:	mov	r0, #0
   144a0:	mov	r1, r5
   144a4:	mov	r2, #5
   144a8:	bl	10e00 <dcgettext@plt>
   144ac:	cmp	r0, r5
   144b0:	beq	144bc <__lxstat64@plt+0x34dc>
   144b4:	sub	sp, fp, #24
   144b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   144bc:	bl	15d64 <__lxstat64@plt+0x4d84>
   144c0:	mov	r6, r0
   144c4:	mov	r8, #56	; 0x38
   144c8:	mov	r0, #45	; 0x2d
   144cc:	stm	sp, {r0, r8}
   144d0:	str	r7, [sp, #8]
   144d4:	str	r7, [sp, #12]
   144d8:	mov	r0, r6
   144dc:	mov	r1, #85	; 0x55
   144e0:	mov	r2, #84	; 0x54
   144e4:	mov	r3, #70	; 0x46
   144e8:	bl	14580 <__lxstat64@plt+0x35a0>
   144ec:	cmp	r0, #0
   144f0:	beq	1450c <__lxstat64@plt+0x352c>
   144f4:	ldrb	r1, [r5]
   144f8:	movw	r2, #29226	; 0x722a
   144fc:	movt	r2, #1
   14500:	movw	r0, #29230	; 0x722e
   14504:	movt	r0, #1
   14508:	b	14550 <__lxstat64@plt+0x3570>
   1450c:	mov	r0, #48	; 0x30
   14510:	mov	r1, #51	; 0x33
   14514:	str	r8, [sp]
   14518:	stmib	sp, {r0, r1}
   1451c:	str	r0, [sp, #12]
   14520:	mov	r0, r6
   14524:	mov	r1, #71	; 0x47
   14528:	mov	r2, #66	; 0x42
   1452c:	mov	r3, #49	; 0x31
   14530:	bl	14580 <__lxstat64@plt+0x35a0>
   14534:	cmp	r0, #0
   14538:	beq	14560 <__lxstat64@plt+0x3580>
   1453c:	ldrb	r1, [r5]
   14540:	movw	r2, #29234	; 0x7232
   14544:	movt	r2, #1
   14548:	movw	r0, #29238	; 0x7236
   1454c:	movt	r0, #1
   14550:	cmp	r1, #96	; 0x60
   14554:	moveq	r0, r2
   14558:	sub	sp, fp, #24
   1455c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14560:	movw	r1, #29220	; 0x7224
   14564:	movt	r1, #1
   14568:	movw	r0, #29224	; 0x7228
   1456c:	movt	r0, #1
   14570:	cmp	r4, #9
   14574:	moveq	r0, r1
   14578:	sub	sp, fp, #24
   1457c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14580:	push	{r4, r5, r6, r7, fp, lr}
   14584:	add	fp, sp, #16
   14588:	sub	sp, sp, #16
   1458c:	mov	r4, r3
   14590:	mov	r5, r2
   14594:	mov	r7, r1
   14598:	mov	r6, r0
   1459c:	mov	r0, r1
   145a0:	bl	15a48 <__lxstat64@plt+0x4a68>
   145a4:	ldrb	r1, [r6]
   145a8:	cmp	r0, #0
   145ac:	andne	r1, r1, #223	; 0xdf
   145b0:	mov	r0, #0
   145b4:	cmp	r1, r7
   145b8:	bne	145f0 <__lxstat64@plt+0x3610>
   145bc:	cmp	r7, #0
   145c0:	beq	145f8 <__lxstat64@plt+0x3618>
   145c4:	ldr	r0, [fp, #20]
   145c8:	ldr	r1, [fp, #16]
   145cc:	ldr	r2, [fp, #12]
   145d0:	ldr	r3, [fp, #8]
   145d4:	str	r2, [sp]
   145d8:	str	r1, [sp, #4]
   145dc:	str	r0, [sp, #8]
   145e0:	mov	r0, r6
   145e4:	mov	r1, r5
   145e8:	mov	r2, r4
   145ec:	bl	14604 <__lxstat64@plt+0x3624>
   145f0:	sub	sp, fp, #16
   145f4:	pop	{r4, r5, r6, r7, fp, pc}
   145f8:	mov	r0, #1
   145fc:	sub	sp, fp, #16
   14600:	pop	{r4, r5, r6, r7, fp, pc}
   14604:	push	{r4, r5, r6, r7, fp, lr}
   14608:	add	fp, sp, #16
   1460c:	sub	sp, sp, #8
   14610:	mov	r4, r3
   14614:	mov	r5, r2
   14618:	mov	r7, r1
   1461c:	mov	r6, r0
   14620:	mov	r0, r1
   14624:	bl	15a48 <__lxstat64@plt+0x4a68>
   14628:	ldrb	r1, [r6, #1]
   1462c:	cmp	r0, #0
   14630:	andne	r1, r1, #223	; 0xdf
   14634:	mov	r0, #0
   14638:	cmp	r1, r7
   1463c:	bne	1466c <__lxstat64@plt+0x368c>
   14640:	cmp	r7, #0
   14644:	beq	14674 <__lxstat64@plt+0x3694>
   14648:	ldr	r0, [fp, #16]
   1464c:	ldr	r1, [fp, #12]
   14650:	ldr	r3, [fp, #8]
   14654:	str	r1, [sp]
   14658:	str	r0, [sp, #4]
   1465c:	mov	r0, r6
   14660:	mov	r1, r5
   14664:	mov	r2, r4
   14668:	bl	14680 <__lxstat64@plt+0x36a0>
   1466c:	sub	sp, fp, #16
   14670:	pop	{r4, r5, r6, r7, fp, pc}
   14674:	mov	r0, #1
   14678:	sub	sp, fp, #16
   1467c:	pop	{r4, r5, r6, r7, fp, pc}
   14680:	push	{r4, r5, r6, r7, fp, lr}
   14684:	add	fp, sp, #16
   14688:	sub	sp, sp, #8
   1468c:	mov	r4, r3
   14690:	mov	r5, r2
   14694:	mov	r7, r1
   14698:	mov	r6, r0
   1469c:	mov	r0, r1
   146a0:	bl	15a48 <__lxstat64@plt+0x4a68>
   146a4:	ldrb	r1, [r6, #2]
   146a8:	cmp	r0, #0
   146ac:	andne	r1, r1, #223	; 0xdf
   146b0:	mov	r0, #0
   146b4:	cmp	r1, r7
   146b8:	bne	146e0 <__lxstat64@plt+0x3700>
   146bc:	cmp	r7, #0
   146c0:	beq	146e8 <__lxstat64@plt+0x3708>
   146c4:	ldr	r0, [fp, #12]
   146c8:	ldr	r3, [fp, #8]
   146cc:	str	r0, [sp]
   146d0:	mov	r0, r6
   146d4:	mov	r1, r5
   146d8:	mov	r2, r4
   146dc:	bl	146f4 <__lxstat64@plt+0x3714>
   146e0:	sub	sp, fp, #16
   146e4:	pop	{r4, r5, r6, r7, fp, pc}
   146e8:	mov	r0, #1
   146ec:	sub	sp, fp, #16
   146f0:	pop	{r4, r5, r6, r7, fp, pc}
   146f4:	push	{r4, r5, r6, r7, fp, lr}
   146f8:	add	fp, sp, #16
   146fc:	mov	r4, r3
   14700:	mov	r5, r2
   14704:	mov	r7, r1
   14708:	mov	r6, r0
   1470c:	mov	r0, r1
   14710:	bl	15a48 <__lxstat64@plt+0x4a68>
   14714:	ldrb	r1, [r6, #3]
   14718:	ldr	r3, [fp, #8]
   1471c:	cmp	r0, #0
   14720:	andne	r1, r1, #223	; 0xdf
   14724:	mov	r0, #0
   14728:	cmp	r1, r7
   1472c:	bne	14750 <__lxstat64@plt+0x3770>
   14730:	cmp	r7, #0
   14734:	beq	1474c <__lxstat64@plt+0x376c>
   14738:	mov	r0, r6
   1473c:	mov	r1, r5
   14740:	mov	r2, r4
   14744:	pop	{r4, r5, r6, r7, fp, lr}
   14748:	b	14754 <__lxstat64@plt+0x3774>
   1474c:	mov	r0, #1
   14750:	pop	{r4, r5, r6, r7, fp, pc}
   14754:	push	{r4, r5, r6, r7, fp, lr}
   14758:	add	fp, sp, #16
   1475c:	mov	r4, r3
   14760:	mov	r5, r2
   14764:	mov	r7, r1
   14768:	mov	r6, r0
   1476c:	mov	r0, r1
   14770:	bl	15a48 <__lxstat64@plt+0x4a68>
   14774:	ldrb	r1, [r6, #4]
   14778:	cmp	r0, #0
   1477c:	andne	r1, r1, #223	; 0xdf
   14780:	mov	r0, #0
   14784:	cmp	r1, r7
   14788:	bne	147ac <__lxstat64@plt+0x37cc>
   1478c:	cmp	r7, #0
   14790:	beq	147a8 <__lxstat64@plt+0x37c8>
   14794:	mov	r0, r6
   14798:	mov	r1, r5
   1479c:	mov	r2, r4
   147a0:	pop	{r4, r5, r6, r7, fp, lr}
   147a4:	b	147b0 <__lxstat64@plt+0x37d0>
   147a8:	mov	r0, #1
   147ac:	pop	{r4, r5, r6, r7, fp, pc}
   147b0:	push	{r4, r5, r6, sl, fp, lr}
   147b4:	add	fp, sp, #16
   147b8:	mov	r4, r2
   147bc:	mov	r6, r1
   147c0:	mov	r5, r0
   147c4:	mov	r0, r1
   147c8:	bl	15a48 <__lxstat64@plt+0x4a68>
   147cc:	ldrb	r1, [r5, #5]
   147d0:	cmp	r0, #0
   147d4:	andne	r1, r1, #223	; 0xdf
   147d8:	mov	r0, #0
   147dc:	cmp	r1, r6
   147e0:	bne	14800 <__lxstat64@plt+0x3820>
   147e4:	cmp	r6, #0
   147e8:	beq	147fc <__lxstat64@plt+0x381c>
   147ec:	mov	r0, r5
   147f0:	mov	r1, r4
   147f4:	pop	{r4, r5, r6, sl, fp, lr}
   147f8:	b	14804 <__lxstat64@plt+0x3824>
   147fc:	mov	r0, #1
   14800:	pop	{r4, r5, r6, sl, fp, pc}
   14804:	push	{r4, r5, fp, lr}
   14808:	add	fp, sp, #8
   1480c:	mov	r5, r1
   14810:	mov	r4, r0
   14814:	mov	r0, r1
   14818:	bl	15a48 <__lxstat64@plt+0x4a68>
   1481c:	ldrb	r1, [r4, #6]
   14820:	cmp	r0, #0
   14824:	andne	r1, r1, #223	; 0xdf
   14828:	mov	r0, #0
   1482c:	cmp	r1, r5
   14830:	popne	{r4, r5, fp, pc}
   14834:	cmp	r5, #0
   14838:	beq	14848 <__lxstat64@plt+0x3868>
   1483c:	mov	r0, r4
   14840:	pop	{r4, r5, fp, lr}
   14844:	b	14850 <__lxstat64@plt+0x3870>
   14848:	mov	r0, #1
   1484c:	pop	{r4, r5, fp, pc}
   14850:	push	{r4, sl, fp, lr}
   14854:	add	fp, sp, #8
   14858:	mov	r4, r0
   1485c:	mov	r0, #0
   14860:	bl	15a48 <__lxstat64@plt+0x4a68>
   14864:	ldrb	r1, [r4, #7]
   14868:	cmp	r0, #0
   1486c:	beq	14880 <__lxstat64@plt+0x38a0>
   14870:	tst	r1, #223	; 0xdf
   14874:	bne	14888 <__lxstat64@plt+0x38a8>
   14878:	mov	r0, #1
   1487c:	pop	{r4, sl, fp, pc}
   14880:	cmp	r1, #0
   14884:	beq	14878 <__lxstat64@plt+0x3898>
   14888:	mov	r0, #0
   1488c:	pop	{r4, sl, fp, pc}
   14890:	ldr	r0, [r0, #76]	; 0x4c
   14894:	bx	lr
   14898:	ldr	r0, [r0, #92]	; 0x5c
   1489c:	bx	lr
   148a0:	ldr	r0, [r0, #84]	; 0x54
   148a4:	bx	lr
   148a8:	mov	r0, #0
   148ac:	bx	lr
   148b0:	ldrd	r2, [r1, #72]	; 0x48
   148b4:	stm	r0, {r2, r3}
   148b8:	bx	lr
   148bc:	ldrd	r2, [r1, #88]	; 0x58
   148c0:	stm	r0, {r2, r3}
   148c4:	bx	lr
   148c8:	ldrd	r2, [r1, #80]	; 0x50
   148cc:	stm	r0, {r2, r3}
   148d0:	bx	lr
   148d4:	mvn	r1, #0
   148d8:	str	r1, [r0]
   148dc:	str	r1, [r0, #4]
   148e0:	bx	lr
   148e4:	bx	lr
   148e8:	b	148ec <__lxstat64@plt+0x390c>
   148ec:	push	{r4, sl, fp, lr}
   148f0:	add	fp, sp, #8
   148f4:	ldrb	ip, [r1]
   148f8:	ldrb	r3, [r0]
   148fc:	cmp	r3, #45	; 0x2d
   14900:	bne	149dc <__lxstat64@plt+0x39fc>
   14904:	ldrb	r4, [r0, #1]!
   14908:	cmp	r4, #48	; 0x30
   1490c:	beq	14904 <__lxstat64@plt+0x3924>
   14910:	cmp	ip, #45	; 0x2d
   14914:	bne	14ae8 <__lxstat64@plt+0x3b08>
   14918:	ldrb	ip, [r1, #1]!
   1491c:	cmp	ip, #48	; 0x30
   14920:	beq	14918 <__lxstat64@plt+0x3938>
   14924:	cmp	ip, r4
   14928:	bne	1496c <__lxstat64@plt+0x398c>
   1492c:	sub	r2, r4, #48	; 0x30
   14930:	cmp	r2, #9
   14934:	bhi	1496c <__lxstat64@plt+0x398c>
   14938:	mov	r2, #0
   1493c:	add	r3, r1, r2
   14940:	ldrb	ip, [r3, #1]
   14944:	add	r3, r0, r2
   14948:	ldrb	r4, [r3, #1]
   1494c:	add	r2, r2, #1
   14950:	cmp	ip, r4
   14954:	bne	14964 <__lxstat64@plt+0x3984>
   14958:	sub	r3, r4, #48	; 0x30
   1495c:	cmp	r3, #10
   14960:	bcc	1493c <__lxstat64@plt+0x395c>
   14964:	add	r1, r1, r2
   14968:	add	r0, r0, r2
   1496c:	sub	r3, r4, #48	; 0x30
   14970:	mov	r2, #0
   14974:	cmp	r3, #9
   14978:	mov	lr, #0
   1497c:	bhi	1499c <__lxstat64@plt+0x39bc>
   14980:	add	r0, r0, #1
   14984:	mov	lr, #0
   14988:	ldrb	r3, [r0, lr]
   1498c:	sub	r3, r3, #48	; 0x30
   14990:	add	lr, lr, #1
   14994:	cmp	r3, #10
   14998:	bcc	14988 <__lxstat64@plt+0x39a8>
   1499c:	sub	r0, ip, #48	; 0x30
   149a0:	cmp	r0, #9
   149a4:	bhi	149c4 <__lxstat64@plt+0x39e4>
   149a8:	add	r0, r1, #1
   149ac:	mov	r2, #0
   149b0:	ldrb	r1, [r0, r2]
   149b4:	sub	r1, r1, #48	; 0x30
   149b8:	add	r2, r2, #1
   149bc:	cmp	r1, #10
   149c0:	bcc	149b0 <__lxstat64@plt+0x39d0>
   149c4:	cmp	lr, r2
   149c8:	bne	14b00 <__lxstat64@plt+0x3b20>
   149cc:	cmp	lr, #0
   149d0:	subne	lr, ip, r4
   149d4:	mov	r0, lr
   149d8:	pop	{r4, sl, fp, pc}
   149dc:	cmp	ip, #45	; 0x2d
   149e0:	bne	14a2c <__lxstat64@plt+0x3a4c>
   149e4:	add	r1, r1, #1
   149e8:	ldrb	r2, [r1], #1
   149ec:	cmp	r2, #48	; 0x30
   149f0:	beq	149e8 <__lxstat64@plt+0x3a08>
   149f4:	sub	r1, r2, #48	; 0x30
   149f8:	mov	lr, #1
   149fc:	cmp	r1, #10
   14a00:	bcc	14af8 <__lxstat64@plt+0x3b18>
   14a04:	cmp	r3, #48	; 0x30
   14a08:	bne	14a1c <__lxstat64@plt+0x3a3c>
   14a0c:	add	r0, r0, #1
   14a10:	ldrb	r3, [r0], #1
   14a14:	cmp	r3, #48	; 0x30
   14a18:	beq	14a10 <__lxstat64@plt+0x3a30>
   14a1c:	sub	r0, r3, #48	; 0x30
   14a20:	mov	lr, #0
   14a24:	cmp	r0, #10
   14a28:	b	14b04 <__lxstat64@plt+0x3b24>
   14a2c:	cmp	r3, #48	; 0x30
   14a30:	bne	14a40 <__lxstat64@plt+0x3a60>
   14a34:	ldrb	r3, [r0, #1]!
   14a38:	b	14a2c <__lxstat64@plt+0x3a4c>
   14a3c:	ldrb	ip, [r1, #1]!
   14a40:	cmp	ip, #48	; 0x30
   14a44:	beq	14a3c <__lxstat64@plt+0x3a5c>
   14a48:	cmp	r3, ip
   14a4c:	bne	14a78 <__lxstat64@plt+0x3a98>
   14a50:	sub	r2, r3, #48	; 0x30
   14a54:	cmp	r2, #9
   14a58:	bhi	14a78 <__lxstat64@plt+0x3a98>
   14a5c:	ldrb	ip, [r1, #1]!
   14a60:	ldrb	r3, [r0, #1]!
   14a64:	cmp	r3, ip
   14a68:	bne	14a78 <__lxstat64@plt+0x3a98>
   14a6c:	sub	r2, r3, #48	; 0x30
   14a70:	cmp	r2, #10
   14a74:	bcc	14a5c <__lxstat64@plt+0x3a7c>
   14a78:	sub	r4, r3, #48	; 0x30
   14a7c:	mov	r2, #0
   14a80:	cmp	r4, #9
   14a84:	mov	lr, #0
   14a88:	bhi	14aa8 <__lxstat64@plt+0x3ac8>
   14a8c:	add	r0, r0, #1
   14a90:	mov	lr, #0
   14a94:	ldrb	r4, [r0, lr]
   14a98:	sub	r4, r4, #48	; 0x30
   14a9c:	add	lr, lr, #1
   14aa0:	cmp	r4, #10
   14aa4:	bcc	14a94 <__lxstat64@plt+0x3ab4>
   14aa8:	sub	r0, ip, #48	; 0x30
   14aac:	cmp	r0, #9
   14ab0:	bhi	14ad0 <__lxstat64@plt+0x3af0>
   14ab4:	add	r0, r1, #1
   14ab8:	mov	r2, #0
   14abc:	ldrb	r1, [r0, r2]
   14ac0:	sub	r1, r1, #48	; 0x30
   14ac4:	add	r2, r2, #1
   14ac8:	cmp	r1, #10
   14acc:	bcc	14abc <__lxstat64@plt+0x3adc>
   14ad0:	cmp	lr, r2
   14ad4:	bne	14b10 <__lxstat64@plt+0x3b30>
   14ad8:	cmp	lr, #0
   14adc:	subne	lr, r3, ip
   14ae0:	mov	r0, lr
   14ae4:	pop	{r4, sl, fp, pc}
   14ae8:	sub	r0, r4, #48	; 0x30
   14aec:	mvn	lr, #0
   14af0:	cmp	r0, #10
   14af4:	bcs	14b18 <__lxstat64@plt+0x3b38>
   14af8:	mov	r0, lr
   14afc:	pop	{r4, sl, fp, pc}
   14b00:	mvn	lr, #0
   14b04:	movwcc	lr, #1
   14b08:	mov	r0, lr
   14b0c:	pop	{r4, sl, fp, pc}
   14b10:	mov	lr, #1
   14b14:	b	14b3c <__lxstat64@plt+0x3b5c>
   14b18:	cmp	ip, #48	; 0x30
   14b1c:	bne	14b30 <__lxstat64@plt+0x3b50>
   14b20:	add	r0, r1, #1
   14b24:	ldrb	ip, [r0], #1
   14b28:	cmp	ip, #48	; 0x30
   14b2c:	beq	14b24 <__lxstat64@plt+0x3b44>
   14b30:	sub	r0, ip, #48	; 0x30
   14b34:	mov	lr, #0
   14b38:	cmp	r0, #10
   14b3c:	mvncc	lr, #0
   14b40:	mov	r0, lr
   14b44:	pop	{r4, sl, fp, pc}
   14b48:	stm	r0, {r1, r2}
   14b4c:	bx	lr
   14b50:	mov	ip, #0
   14b54:	cmp	r0, r2
   14b58:	mov	r0, #0
   14b5c:	movwgt	r0, #1
   14b60:	sublt	r0, r0, #1
   14b64:	cmp	r1, r3
   14b68:	movwgt	ip, #1
   14b6c:	sublt	ip, ip, #1
   14b70:	add	r0, ip, r0, lsl #1
   14b74:	bx	lr
   14b78:	mov	r2, #1
   14b7c:	asr	r3, r0, #31
   14b80:	cmp	r0, #0
   14b84:	addgt	r3, r2, r0, asr #31
   14b88:	cmp	r1, #0
   14b8c:	movwne	r1, #1
   14b90:	clz	r0, r0
   14b94:	lsr	r0, r0, #5
   14b98:	and	r0, r0, r1
   14b9c:	add	r0, r3, r0
   14ba0:	bx	lr
   14ba4:	nop	{0}
   14ba8:	vldr	d16, [pc, #24]	; 14bc8 <__lxstat64@plt+0x3be8>
   14bac:	vmov	s0, r1
   14bb0:	vcvt.f64.s32	d17, s0
   14bb4:	vmov	s0, r0
   14bb8:	vcvt.f64.s32	d18, s0
   14bbc:	vdiv.f64	d16, d17, d16
   14bc0:	vadd.f64	d0, d16, d18
   14bc4:	bx	lr
   14bc8:	andeq	r0, r0, r0
   14bcc:	bicmi	ip, sp, r5, ror #26
   14bd0:	push	{fp, lr}
   14bd4:	mov	fp, sp
   14bd8:	push	{r2, r3}
   14bdc:	mov	r2, #0
   14be0:	mov	r3, #0
   14be4:	bl	14bf0 <__lxstat64@plt+0x3c10>
   14be8:	mov	sp, fp
   14bec:	pop	{fp, pc}
   14bf0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14bf4:	add	fp, sp, #24
   14bf8:	sub	sp, sp, #8
   14bfc:	mov	r8, r3
   14c00:	mov	r7, r2
   14c04:	mov	r5, r1
   14c08:	mov	r6, r0
   14c0c:	ldr	r0, [fp, #8]
   14c10:	ldr	r1, [fp, #12]
   14c14:	bl	1553c <__lxstat64@plt+0x455c>
   14c18:	cmp	r0, #0
   14c1c:	beq	14c78 <__lxstat64@plt+0x3c98>
   14c20:	mov	r4, r0
   14c24:	cmp	r7, #0
   14c28:	beq	14c50 <__lxstat64@plt+0x3c70>
   14c2c:	movw	r0, #29071	; 0x718f
   14c30:	movt	r0, #1
   14c34:	stm	sp, {r0, r4}
   14c38:	mov	r0, r6
   14c3c:	mov	r1, r5
   14c40:	mov	r2, r7
   14c44:	mov	r3, r8
   14c48:	bl	10ea8 <error_at_line@plt>
   14c4c:	b	14c68 <__lxstat64@plt+0x3c88>
   14c50:	movw	r2, #29071	; 0x718f
   14c54:	movt	r2, #1
   14c58:	mov	r0, r6
   14c5c:	mov	r1, r5
   14c60:	mov	r3, r4
   14c64:	bl	10e90 <error@plt>
   14c68:	mov	r0, r4
   14c6c:	sub	sp, fp, #24
   14c70:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14c74:	b	15c44 <__lxstat64@plt+0x4c64>
   14c78:	bl	10f08 <__errno_location@plt>
   14c7c:	ldr	r4, [r0]
   14c80:	movw	r1, #29328	; 0x7290
   14c84:	movt	r1, #1
   14c88:	mov	r0, #0
   14c8c:	mov	r2, #5
   14c90:	bl	10e00 <dcgettext@plt>
   14c94:	mov	r2, r0
   14c98:	mov	r0, #0
   14c9c:	mov	r1, r4
   14ca0:	bl	10e90 <error@plt>
   14ca4:	bl	10fd4 <abort@plt>
   14ca8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14cac:	add	fp, sp, #24
   14cb0:	sub	sp, sp, #32
   14cb4:	mov	r4, r2
   14cb8:	mov	r8, r0
   14cbc:	ldr	r6, [fp, #12]
   14cc0:	ldr	r7, [fp, #8]
   14cc4:	cmp	r1, #0
   14cc8:	beq	14cf0 <__lxstat64@plt+0x3d10>
   14ccc:	mov	r5, r1
   14cd0:	str	r4, [sp]
   14cd4:	str	r3, [sp, #4]
   14cd8:	movw	r2, #29360	; 0x72b0
   14cdc:	movt	r2, #1
   14ce0:	mov	r0, r8
   14ce4:	mov	r1, #1
   14ce8:	mov	r3, r5
   14cec:	b	14d08 <__lxstat64@plt+0x3d28>
   14cf0:	str	r3, [sp]
   14cf4:	movw	r2, #29372	; 0x72bc
   14cf8:	movt	r2, #1
   14cfc:	mov	r0, r8
   14d00:	mov	r1, #1
   14d04:	mov	r3, r4
   14d08:	bl	10f50 <__fprintf_chk@plt>
   14d0c:	movw	r1, #29379	; 0x72c3
   14d10:	movt	r1, #1
   14d14:	mov	r0, #0
   14d18:	mov	r2, #5
   14d1c:	bl	10e00 <dcgettext@plt>
   14d20:	mov	r3, r0
   14d24:	movw	r0, #2022	; 0x7e6
   14d28:	str	r0, [sp]
   14d2c:	movw	r2, #30097	; 0x7591
   14d30:	movt	r2, #1
   14d34:	mov	r0, r8
   14d38:	mov	r1, #1
   14d3c:	bl	10f50 <__fprintf_chk@plt>
   14d40:	movw	r4, #25199	; 0x626f
   14d44:	movt	r4, #1
   14d48:	mov	r0, r4
   14d4c:	mov	r1, r8
   14d50:	bl	10d94 <fputs_unlocked@plt>
   14d54:	movw	r1, #29383	; 0x72c7
   14d58:	movt	r1, #1
   14d5c:	mov	r0, #0
   14d60:	mov	r2, #5
   14d64:	bl	10e00 <dcgettext@plt>
   14d68:	mov	r2, r0
   14d6c:	movw	r3, #29554	; 0x7372
   14d70:	movt	r3, #1
   14d74:	mov	r0, r8
   14d78:	mov	r1, #1
   14d7c:	bl	10f50 <__fprintf_chk@plt>
   14d80:	mov	r0, r4
   14d84:	mov	r1, r8
   14d88:	bl	10d94 <fputs_unlocked@plt>
   14d8c:	cmp	r6, #9
   14d90:	bhi	14dcc <__lxstat64@plt+0x3dec>
   14d94:	add	r0, pc, #0
   14d98:	ldr	pc, [r0, r6, lsl #2]
   14d9c:	andeq	r4, r1, r4, asr #27
   14da0:	ldrdeq	r4, [r1], -r8
   14da4:	andeq	r4, r1, r8, lsl #28
   14da8:	andeq	r4, r1, r0, lsr lr
   14dac:	andeq	r4, r1, r8, asr lr
   14db0:	andeq	r4, r1, r0, lsl #29
   14db4:	andeq	r4, r1, r8, lsr #29
   14db8:	andeq	r4, r1, r0, ror #29
   14dbc:	andeq	r4, r1, r0, lsl #31
   14dc0:	andeq	r4, r1, r8, lsr #30
   14dc4:	sub	sp, fp, #24
   14dc8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14dcc:	movw	r1, #29907	; 0x74d3
   14dd0:	movt	r1, #1
   14dd4:	b	14f30 <__lxstat64@plt+0x3f50>
   14dd8:	movw	r1, #29588	; 0x7394
   14ddc:	movt	r1, #1
   14de0:	mov	r0, #0
   14de4:	mov	r2, #5
   14de8:	bl	10e00 <dcgettext@plt>
   14dec:	mov	r2, r0
   14df0:	ldr	r3, [r7]
   14df4:	mov	r0, r8
   14df8:	mov	r1, #1
   14dfc:	sub	sp, fp, #24
   14e00:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14e04:	b	10f50 <__fprintf_chk@plt>
   14e08:	movw	r1, #29604	; 0x73a4
   14e0c:	movt	r1, #1
   14e10:	mov	r0, #0
   14e14:	mov	r2, #5
   14e18:	bl	10e00 <dcgettext@plt>
   14e1c:	mov	r2, r0
   14e20:	ldr	r3, [r7]
   14e24:	ldr	r0, [r7, #4]
   14e28:	str	r0, [sp]
   14e2c:	b	14f1c <__lxstat64@plt+0x3f3c>
   14e30:	movw	r1, #29627	; 0x73bb
   14e34:	movt	r1, #1
   14e38:	mov	r0, #0
   14e3c:	mov	r2, #5
   14e40:	bl	10e00 <dcgettext@plt>
   14e44:	mov	r2, r0
   14e48:	ldr	r3, [r7]
   14e4c:	ldmib	r7, {r0, r1}
   14e50:	stm	sp, {r0, r1}
   14e54:	b	14f1c <__lxstat64@plt+0x3f3c>
   14e58:	movw	r1, #29655	; 0x73d7
   14e5c:	movt	r1, #1
   14e60:	mov	r0, #0
   14e64:	mov	r2, #5
   14e68:	bl	10e00 <dcgettext@plt>
   14e6c:	mov	r2, r0
   14e70:	ldr	r3, [r7]
   14e74:	ldmib	r7, {r0, r1, r7}
   14e78:	stm	sp, {r0, r1, r7}
   14e7c:	b	14f1c <__lxstat64@plt+0x3f3c>
   14e80:	movw	r1, #29687	; 0x73f7
   14e84:	movt	r1, #1
   14e88:	mov	r0, #0
   14e8c:	mov	r2, #5
   14e90:	bl	10e00 <dcgettext@plt>
   14e94:	mov	r2, r0
   14e98:	ldr	r3, [r7]
   14e9c:	ldmib	r7, {r0, r1, r6, r7}
   14ea0:	stm	sp, {r0, r1, r6, r7}
   14ea4:	b	14f1c <__lxstat64@plt+0x3f3c>
   14ea8:	movw	r1, #29723	; 0x741b
   14eac:	movt	r1, #1
   14eb0:	mov	r0, #0
   14eb4:	mov	r2, #5
   14eb8:	bl	10e00 <dcgettext@plt>
   14ebc:	mov	r2, r0
   14ec0:	ldr	r3, [r7]
   14ec4:	ldmib	r7, {r0, r1, r6}
   14ec8:	ldr	r5, [r7, #16]
   14ecc:	ldr	r7, [r7, #20]
   14ed0:	stm	sp, {r0, r1, r6}
   14ed4:	str	r5, [sp, #12]
   14ed8:	str	r7, [sp, #16]
   14edc:	b	14f1c <__lxstat64@plt+0x3f3c>
   14ee0:	movw	r1, #29763	; 0x7443
   14ee4:	movt	r1, #1
   14ee8:	mov	r0, #0
   14eec:	mov	r2, #5
   14ef0:	bl	10e00 <dcgettext@plt>
   14ef4:	mov	r2, r0
   14ef8:	ldr	r3, [r7]
   14efc:	ldmib	r7, {r0, r1, r6}
   14f00:	ldr	r5, [r7, #16]
   14f04:	ldr	r4, [r7, #20]
   14f08:	ldr	r7, [r7, #24]
   14f0c:	stm	sp, {r0, r1, r6}
   14f10:	str	r5, [sp, #12]
   14f14:	str	r4, [sp, #16]
   14f18:	str	r7, [sp, #20]
   14f1c:	mov	r0, r8
   14f20:	mov	r1, #1
   14f24:	b	14fd0 <__lxstat64@plt+0x3ff0>
   14f28:	movw	r1, #29855	; 0x749f
   14f2c:	movt	r1, #1
   14f30:	mov	r0, #0
   14f34:	mov	r2, #5
   14f38:	bl	10e00 <dcgettext@plt>
   14f3c:	mov	ip, r0
   14f40:	ldr	r3, [r7]
   14f44:	ldr	r0, [r7, #4]
   14f48:	ldr	r1, [r7, #8]
   14f4c:	ldr	r6, [r7, #12]
   14f50:	ldr	r5, [r7, #16]
   14f54:	ldr	r4, [r7, #20]
   14f58:	ldr	r2, [r7, #24]
   14f5c:	ldr	lr, [r7, #28]
   14f60:	ldr	r7, [r7, #32]
   14f64:	stm	sp, {r0, r1, r6}
   14f68:	str	r5, [sp, #12]
   14f6c:	str	r4, [sp, #16]
   14f70:	str	r2, [sp, #20]
   14f74:	str	lr, [sp, #24]
   14f78:	str	r7, [sp, #28]
   14f7c:	b	14fc4 <__lxstat64@plt+0x3fe4>
   14f80:	movw	r1, #29807	; 0x746f
   14f84:	movt	r1, #1
   14f88:	mov	r0, #0
   14f8c:	mov	r2, #5
   14f90:	bl	10e00 <dcgettext@plt>
   14f94:	mov	ip, r0
   14f98:	ldr	r3, [r7]
   14f9c:	ldmib	r7, {r0, r1, r6}
   14fa0:	ldr	r5, [r7, #16]
   14fa4:	ldr	r4, [r7, #20]
   14fa8:	ldr	r2, [r7, #24]
   14fac:	ldr	r7, [r7, #28]
   14fb0:	stm	sp, {r0, r1, r6}
   14fb4:	str	r5, [sp, #12]
   14fb8:	str	r4, [sp, #16]
   14fbc:	str	r2, [sp, #20]
   14fc0:	str	r7, [sp, #24]
   14fc4:	mov	r0, r8
   14fc8:	mov	r1, #1
   14fcc:	mov	r2, ip
   14fd0:	bl	10f50 <__fprintf_chk@plt>
   14fd4:	sub	sp, fp, #24
   14fd8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14fdc:	push	{r4, sl, fp, lr}
   14fe0:	add	fp, sp, #8
   14fe4:	sub	sp, sp, #8
   14fe8:	mov	lr, #0
   14fec:	ldr	ip, [fp, #8]
   14ff0:	ldr	r4, [ip, lr, lsl #2]
   14ff4:	add	lr, lr, #1
   14ff8:	cmp	r4, #0
   14ffc:	bne	14ff0 <__lxstat64@plt+0x4010>
   15000:	sub	r4, lr, #1
   15004:	str	ip, [sp]
   15008:	str	r4, [sp, #4]
   1500c:	bl	14ca8 <__lxstat64@plt+0x3cc8>
   15010:	sub	sp, fp, #8
   15014:	pop	{r4, sl, fp, pc}
   15018:	push	{r4, r5, fp, lr}
   1501c:	add	fp, sp, #8
   15020:	sub	sp, sp, #48	; 0x30
   15024:	mov	ip, #0
   15028:	ldr	r4, [fp, #8]
   1502c:	add	lr, sp, #8
   15030:	ldr	r5, [r4]
   15034:	str	r5, [lr, ip, lsl #2]
   15038:	cmp	r5, #0
   1503c:	beq	15054 <__lxstat64@plt+0x4074>
   15040:	add	ip, ip, #1
   15044:	add	r4, r4, #4
   15048:	cmp	ip, #10
   1504c:	bne	15030 <__lxstat64@plt+0x4050>
   15050:	mov	ip, #10
   15054:	str	lr, [sp]
   15058:	str	ip, [sp, #4]
   1505c:	bl	14ca8 <__lxstat64@plt+0x3cc8>
   15060:	sub	sp, fp, #8
   15064:	pop	{r4, r5, fp, pc}
   15068:	push	{fp, lr}
   1506c:	mov	fp, sp
   15070:	sub	sp, sp, #8
   15074:	add	ip, fp, #8
   15078:	str	ip, [sp, #4]
   1507c:	str	ip, [sp]
   15080:	bl	15018 <__lxstat64@plt+0x4038>
   15084:	mov	sp, fp
   15088:	pop	{fp, pc}
   1508c:	push	{fp, lr}
   15090:	mov	fp, sp
   15094:	movw	r0, #33084	; 0x813c
   15098:	movt	r0, #2
   1509c:	ldr	r1, [r0]
   150a0:	movw	r0, #25199	; 0x626f
   150a4:	movt	r0, #1
   150a8:	bl	10d94 <fputs_unlocked@plt>
   150ac:	movw	r1, #29967	; 0x750f
   150b0:	movt	r1, #1
   150b4:	mov	r0, #0
   150b8:	mov	r2, #5
   150bc:	bl	10e00 <dcgettext@plt>
   150c0:	mov	r1, r0
   150c4:	movw	r2, #29987	; 0x7523
   150c8:	movt	r2, #1
   150cc:	mov	r0, #1
   150d0:	bl	10f38 <__printf_chk@plt>
   150d4:	movw	r1, #30009	; 0x7539
   150d8:	movt	r1, #1
   150dc:	mov	r0, #0
   150e0:	mov	r2, #5
   150e4:	bl	10e00 <dcgettext@plt>
   150e8:	mov	r1, r0
   150ec:	movw	r2, #28306	; 0x6e92
   150f0:	movt	r2, #1
   150f4:	movw	r3, #28501	; 0x6f55
   150f8:	movt	r3, #1
   150fc:	mov	r0, #1
   15100:	bl	10f38 <__printf_chk@plt>
   15104:	movw	r1, #30029	; 0x754d
   15108:	movt	r1, #1
   1510c:	mov	r0, #0
   15110:	mov	r2, #5
   15114:	bl	10e00 <dcgettext@plt>
   15118:	mov	r1, r0
   1511c:	movw	r2, #30068	; 0x7574
   15120:	movt	r2, #1
   15124:	mov	r0, #1
   15128:	pop	{fp, lr}
   1512c:	b	10f38 <__printf_chk@plt>
   15130:	b	15134 <__lxstat64@plt+0x4154>
   15134:	push	{r4, r5, r6, sl, fp, lr}
   15138:	add	fp, sp, #16
   1513c:	mov	r4, r2
   15140:	mov	r5, r1
   15144:	mov	r6, r0
   15148:	bl	15e00 <__lxstat64@plt+0x4e20>
   1514c:	cmp	r0, #0
   15150:	popne	{r4, r5, r6, sl, fp, pc}
   15154:	cmp	r6, #0
   15158:	beq	1516c <__lxstat64@plt+0x418c>
   1515c:	cmp	r5, #0
   15160:	cmpne	r4, #0
   15164:	bne	1516c <__lxstat64@plt+0x418c>
   15168:	pop	{r4, r5, r6, sl, fp, pc}
   1516c:	bl	154f8 <__lxstat64@plt+0x4518>
   15170:	push	{fp, lr}
   15174:	mov	fp, sp
   15178:	bl	15710 <__lxstat64@plt+0x4730>
   1517c:	pop	{fp, lr}
   15180:	b	15184 <__lxstat64@plt+0x41a4>
   15184:	cmp	r0, #0
   15188:	bxne	lr
   1518c:	push	{fp, lr}
   15190:	mov	fp, sp
   15194:	bl	154f8 <__lxstat64@plt+0x4518>
   15198:	push	{fp, lr}
   1519c:	mov	fp, sp
   151a0:	bl	15d30 <__lxstat64@plt+0x4d50>
   151a4:	pop	{fp, lr}
   151a8:	b	15184 <__lxstat64@plt+0x41a4>
   151ac:	b	15170 <__lxstat64@plt+0x4190>
   151b0:	push	{r4, r5, fp, lr}
   151b4:	add	fp, sp, #8
   151b8:	mov	r4, r1
   151bc:	mov	r5, r0
   151c0:	bl	15740 <__lxstat64@plt+0x4760>
   151c4:	cmp	r0, #0
   151c8:	popne	{r4, r5, fp, pc}
   151cc:	cmp	r5, #0
   151d0:	beq	151e0 <__lxstat64@plt+0x4200>
   151d4:	cmp	r4, #0
   151d8:	bne	151e0 <__lxstat64@plt+0x4200>
   151dc:	pop	{r4, r5, fp, pc}
   151e0:	bl	154f8 <__lxstat64@plt+0x4518>
   151e4:	push	{fp, lr}
   151e8:	mov	fp, sp
   151ec:	bl	15d34 <__lxstat64@plt+0x4d54>
   151f0:	pop	{fp, lr}
   151f4:	b	15184 <__lxstat64@plt+0x41a4>
   151f8:	push	{fp, lr}
   151fc:	mov	fp, sp
   15200:	bl	15d44 <__lxstat64@plt+0x4d64>
   15204:	pop	{fp, lr}
   15208:	b	15184 <__lxstat64@plt+0x41a4>
   1520c:	mov	r2, r1
   15210:	mov	r1, r0
   15214:	mov	r0, #0
   15218:	b	15134 <__lxstat64@plt+0x4154>
   1521c:	mov	r2, r1
   15220:	mov	r1, r0
   15224:	mov	r0, #0
   15228:	b	151f8 <__lxstat64@plt+0x4218>
   1522c:	mov	r2, #1
   15230:	b	15234 <__lxstat64@plt+0x4254>
   15234:	push	{r4, r5, fp, lr}
   15238:	add	fp, sp, #8
   1523c:	mov	r4, r1
   15240:	ldr	r5, [r1]
   15244:	cmp	r0, #0
   15248:	beq	15260 <__lxstat64@plt+0x4280>
   1524c:	mov	r1, #1
   15250:	add	r1, r1, r5, lsr #1
   15254:	adds	r5, r5, r1
   15258:	bcc	15278 <__lxstat64@plt+0x4298>
   1525c:	bl	154f8 <__lxstat64@plt+0x4518>
   15260:	cmp	r5, #0
   15264:	bne	15278 <__lxstat64@plt+0x4298>
   15268:	mov	r1, #64	; 0x40
   1526c:	udiv	r5, r1, r2
   15270:	cmp	r2, #64	; 0x40
   15274:	addhi	r5, r5, #1
   15278:	mov	r1, r5
   1527c:	bl	15134 <__lxstat64@plt+0x4154>
   15280:	str	r5, [r4]
   15284:	pop	{r4, r5, fp, pc}
   15288:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1528c:	add	fp, sp, #24
   15290:	mov	r8, r1
   15294:	ldr	r6, [r1]
   15298:	add	r1, r6, r6, asr #1
   1529c:	cmp	r1, r6
   152a0:	mvnvs	r1, #-2147483648	; 0x80000000
   152a4:	cmp	r1, r3
   152a8:	mov	r5, r1
   152ac:	movgt	r5, r3
   152b0:	cmn	r3, #1
   152b4:	movle	r5, r1
   152b8:	ldr	r4, [fp, #8]
   152bc:	cmn	r4, #1
   152c0:	ble	152e8 <__lxstat64@plt+0x4308>
   152c4:	cmp	r4, #0
   152c8:	beq	1533c <__lxstat64@plt+0x435c>
   152cc:	cmn	r5, #1
   152d0:	ble	15310 <__lxstat64@plt+0x4330>
   152d4:	mvn	r7, #-2147483648	; 0x80000000
   152d8:	udiv	r1, r7, r4
   152dc:	cmp	r1, r5
   152e0:	bge	1533c <__lxstat64@plt+0x435c>
   152e4:	b	1534c <__lxstat64@plt+0x436c>
   152e8:	cmn	r5, #1
   152ec:	ble	1532c <__lxstat64@plt+0x434c>
   152f0:	cmn	r4, #1
   152f4:	beq	1533c <__lxstat64@plt+0x435c>
   152f8:	mov	r1, #-2147483648	; 0x80000000
   152fc:	sdiv	r1, r1, r4
   15300:	mvn	r7, #-2147483648	; 0x80000000
   15304:	cmp	r1, r5
   15308:	bge	1533c <__lxstat64@plt+0x435c>
   1530c:	b	1534c <__lxstat64@plt+0x436c>
   15310:	beq	1533c <__lxstat64@plt+0x435c>
   15314:	mov	r1, #-2147483648	; 0x80000000
   15318:	sdiv	r1, r1, r5
   1531c:	mvn	r7, #-2147483648	; 0x80000000
   15320:	cmp	r1, r4
   15324:	bge	1533c <__lxstat64@plt+0x435c>
   15328:	b	1534c <__lxstat64@plt+0x436c>
   1532c:	mvn	r7, #-2147483648	; 0x80000000
   15330:	sdiv	r1, r7, r4
   15334:	cmp	r5, r1
   15338:	blt	1534c <__lxstat64@plt+0x436c>
   1533c:	mul	r1, r5, r4
   15340:	mov	r7, #64	; 0x40
   15344:	cmp	r1, #63	; 0x3f
   15348:	bgt	15354 <__lxstat64@plt+0x4374>
   1534c:	sdiv	r5, r7, r4
   15350:	mul	r1, r5, r4
   15354:	cmp	r0, #0
   15358:	moveq	r7, #0
   1535c:	streq	r7, [r8]
   15360:	sub	r7, r5, r6
   15364:	cmp	r7, r2
   15368:	bge	15414 <__lxstat64@plt+0x4434>
   1536c:	add	r5, r6, r2
   15370:	mov	r1, #0
   15374:	cmp	r5, r3
   15378:	mov	r2, #0
   1537c:	movwgt	r2, #1
   15380:	cmn	r3, #1
   15384:	movwgt	r1, #1
   15388:	cmp	r5, r6
   1538c:	bvs	153fc <__lxstat64@plt+0x441c>
   15390:	ands	r1, r1, r2
   15394:	bne	153fc <__lxstat64@plt+0x441c>
   15398:	cmn	r4, #1
   1539c:	ble	153c4 <__lxstat64@plt+0x43e4>
   153a0:	cmp	r4, #0
   153a4:	beq	15410 <__lxstat64@plt+0x4430>
   153a8:	cmn	r5, #1
   153ac:	ble	153e8 <__lxstat64@plt+0x4408>
   153b0:	mvn	r1, #-2147483648	; 0x80000000
   153b4:	udiv	r1, r1, r4
   153b8:	cmp	r1, r5
   153bc:	bge	15410 <__lxstat64@plt+0x4430>
   153c0:	b	153fc <__lxstat64@plt+0x441c>
   153c4:	cmn	r5, #1
   153c8:	ble	15400 <__lxstat64@plt+0x4420>
   153cc:	cmn	r4, #1
   153d0:	beq	15410 <__lxstat64@plt+0x4430>
   153d4:	mov	r1, #-2147483648	; 0x80000000
   153d8:	sdiv	r1, r1, r4
   153dc:	cmp	r1, r5
   153e0:	bge	15410 <__lxstat64@plt+0x4430>
   153e4:	b	153fc <__lxstat64@plt+0x441c>
   153e8:	beq	15410 <__lxstat64@plt+0x4430>
   153ec:	mov	r1, #-2147483648	; 0x80000000
   153f0:	sdiv	r1, r1, r5
   153f4:	cmp	r1, r4
   153f8:	bge	15410 <__lxstat64@plt+0x4430>
   153fc:	bl	154f8 <__lxstat64@plt+0x4518>
   15400:	mvn	r1, #-2147483648	; 0x80000000
   15404:	sdiv	r1, r1, r4
   15408:	cmp	r5, r1
   1540c:	blt	153fc <__lxstat64@plt+0x441c>
   15410:	mul	r1, r5, r4
   15414:	bl	151b0 <__lxstat64@plt+0x41d0>
   15418:	str	r5, [r8]
   1541c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15420:	mov	r1, #1
   15424:	b	15428 <__lxstat64@plt+0x4448>
   15428:	push	{fp, lr}
   1542c:	mov	fp, sp
   15430:	bl	156bc <__lxstat64@plt+0x46dc>
   15434:	pop	{fp, lr}
   15438:	b	15184 <__lxstat64@plt+0x41a4>
   1543c:	mov	r1, #1
   15440:	b	15444 <__lxstat64@plt+0x4464>
   15444:	push	{fp, lr}
   15448:	mov	fp, sp
   1544c:	bl	15d40 <__lxstat64@plt+0x4d60>
   15450:	pop	{fp, lr}
   15454:	b	15184 <__lxstat64@plt+0x41a4>
   15458:	push	{r4, r5, fp, lr}
   1545c:	add	fp, sp, #8
   15460:	mov	r4, r1
   15464:	mov	r5, r0
   15468:	mov	r0, r1
   1546c:	bl	15170 <__lxstat64@plt+0x4190>
   15470:	mov	r1, r5
   15474:	mov	r2, r4
   15478:	pop	{r4, r5, fp, lr}
   1547c:	b	10de8 <memcpy@plt>
   15480:	push	{r4, r5, fp, lr}
   15484:	add	fp, sp, #8
   15488:	mov	r4, r1
   1548c:	mov	r5, r0
   15490:	mov	r0, r1
   15494:	bl	15198 <__lxstat64@plt+0x41b8>
   15498:	mov	r1, r5
   1549c:	mov	r2, r4
   154a0:	pop	{r4, r5, fp, lr}
   154a4:	b	10de8 <memcpy@plt>
   154a8:	push	{r4, r5, fp, lr}
   154ac:	add	fp, sp, #8
   154b0:	mov	r4, r1
   154b4:	mov	r5, r0
   154b8:	add	r0, r1, #1
   154bc:	bl	15198 <__lxstat64@plt+0x41b8>
   154c0:	mov	r1, #0
   154c4:	strb	r1, [r0, r4]
   154c8:	mov	r1, r5
   154cc:	mov	r2, r4
   154d0:	pop	{r4, r5, fp, lr}
   154d4:	b	10de8 <memcpy@plt>
   154d8:	push	{r4, sl, fp, lr}
   154dc:	add	fp, sp, #8
   154e0:	mov	r4, r0
   154e4:	bl	10efc <strlen@plt>
   154e8:	add	r1, r0, #1
   154ec:	mov	r0, r4
   154f0:	pop	{r4, sl, fp, lr}
   154f4:	b	15458 <__lxstat64@plt+0x4478>
   154f8:	push	{fp, lr}
   154fc:	mov	fp, sp
   15500:	movw	r0, #33004	; 0x80ec
   15504:	movt	r0, #2
   15508:	ldr	r4, [r0]
   1550c:	movw	r1, #30144	; 0x75c0
   15510:	movt	r1, #1
   15514:	mov	r0, #0
   15518:	mov	r2, #5
   1551c:	bl	10e00 <dcgettext@plt>
   15520:	mov	r3, r0
   15524:	movw	r2, #29071	; 0x718f
   15528:	movt	r2, #1
   1552c:	mov	r0, r4
   15530:	mov	r1, #0
   15534:	bl	10e90 <error@plt>
   15538:	bl	10fd4 <abort@plt>
   1553c:	push	{fp, lr}
   15540:	mov	fp, sp
   15544:	sub	sp, sp, #8
   15548:	mov	ip, r1
   1554c:	mov	r2, r0
   15550:	mov	r0, #0
   15554:	mov	r1, r2
   15558:	ldrb	r3, [r1, r0, lsl #1]!
   1555c:	cmp	r3, #37	; 0x25
   15560:	bne	15578 <__lxstat64@plt+0x4598>
   15564:	ldrb	r1, [r1, #1]
   15568:	cmp	r1, #115	; 0x73
   1556c:	bne	15590 <__lxstat64@plt+0x45b0>
   15570:	add	r0, r0, #1
   15574:	b	15554 <__lxstat64@plt+0x4574>
   15578:	cmp	r3, #0
   1557c:	bne	15590 <__lxstat64@plt+0x45b0>
   15580:	mov	r1, ip
   15584:	bl	155d4 <__lxstat64@plt+0x45f4>
   15588:	mov	sp, fp
   1558c:	pop	{fp, pc}
   15590:	add	r0, sp, #4
   15594:	mov	r1, #1
   15598:	mov	r3, ip
   1559c:	bl	10f20 <__vasprintf_chk@plt>
   155a0:	cmn	r0, #1
   155a4:	ble	155b4 <__lxstat64@plt+0x45d4>
   155a8:	ldr	r0, [sp, #4]
   155ac:	mov	sp, fp
   155b0:	pop	{fp, pc}
   155b4:	bl	10f08 <__errno_location@plt>
   155b8:	ldr	r1, [r0]
   155bc:	mov	r0, #0
   155c0:	cmp	r1, #12
   155c4:	beq	155d0 <__lxstat64@plt+0x45f0>
   155c8:	mov	sp, fp
   155cc:	pop	{fp, pc}
   155d0:	bl	154f8 <__lxstat64@plt+0x4518>
   155d4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   155d8:	add	fp, sp, #24
   155dc:	sub	sp, sp, #8
   155e0:	str	r1, [sp, #4]
   155e4:	str	r1, [sp]
   155e8:	cmp	r0, #0
   155ec:	beq	15684 <__lxstat64@plt+0x46a4>
   155f0:	mov	r4, r0
   155f4:	mov	r5, #0
   155f8:	mov	r6, r0
   155fc:	ldr	r0, [sp]
   15600:	add	r1, r0, #4
   15604:	str	r1, [sp]
   15608:	ldr	r0, [r0]
   1560c:	bl	10efc <strlen@plt>
   15610:	mov	r1, r0
   15614:	mov	r0, r5
   15618:	bl	15e3c <__lxstat64@plt+0x4e5c>
   1561c:	mov	r5, r0
   15620:	subs	r6, r6, #1
   15624:	bne	155fc <__lxstat64@plt+0x461c>
   15628:	cmn	r5, #1
   1562c:	ble	156a0 <__lxstat64@plt+0x46c0>
   15630:	add	r0, r5, #1
   15634:	bl	15170 <__lxstat64@plt+0x4190>
   15638:	mov	r8, r0
   1563c:	mov	r6, r0
   15640:	cmp	r4, #0
   15644:	beq	15694 <__lxstat64@plt+0x46b4>
   15648:	ldr	r0, [sp, #4]
   1564c:	add	r1, r0, #4
   15650:	str	r1, [sp, #4]
   15654:	ldr	r7, [r0]
   15658:	mov	r0, r7
   1565c:	bl	10efc <strlen@plt>
   15660:	mov	r5, r0
   15664:	mov	r0, r6
   15668:	mov	r1, r7
   1566c:	mov	r2, r5
   15670:	bl	10de8 <memcpy@plt>
   15674:	add	r6, r6, r5
   15678:	subs	r4, r4, #1
   1567c:	bne	15648 <__lxstat64@plt+0x4668>
   15680:	b	15694 <__lxstat64@plt+0x46b4>
   15684:	mov	r0, #1
   15688:	bl	15170 <__lxstat64@plt+0x4190>
   1568c:	mov	r8, r0
   15690:	mov	r6, r0
   15694:	mov	r0, #0
   15698:	strb	r0, [r6]
   1569c:	b	156b0 <__lxstat64@plt+0x46d0>
   156a0:	bl	10f08 <__errno_location@plt>
   156a4:	mov	r1, #75	; 0x4b
   156a8:	str	r1, [r0]
   156ac:	mov	r8, #0
   156b0:	mov	r0, r8
   156b4:	sub	sp, fp, #24
   156b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   156bc:	clz	r2, r1
   156c0:	lsr	r2, r2, #5
   156c4:	clz	r3, r0
   156c8:	lsr	r3, r3, #5
   156cc:	orrs	r2, r3, r2
   156d0:	movwne	r1, #1
   156d4:	movwne	r0, #1
   156d8:	cmp	r1, #0
   156dc:	beq	1570c <__lxstat64@plt+0x472c>
   156e0:	mvn	r2, #-2147483648	; 0x80000000
   156e4:	udiv	r2, r2, r1
   156e8:	cmp	r2, r0
   156ec:	bcs	1570c <__lxstat64@plt+0x472c>
   156f0:	push	{fp, lr}
   156f4:	mov	fp, sp
   156f8:	bl	10f08 <__errno_location@plt>
   156fc:	mov	r1, #12
   15700:	str	r1, [r0]
   15704:	mov	r0, #0
   15708:	pop	{fp, pc}
   1570c:	b	10d88 <calloc@plt>
   15710:	cmp	r0, #0
   15714:	movweq	r0, #1
   15718:	cmn	r0, #1
   1571c:	ble	15724 <__lxstat64@plt+0x4744>
   15720:	b	10e9c <malloc@plt>
   15724:	push	{fp, lr}
   15728:	mov	fp, sp
   1572c:	bl	10f08 <__errno_location@plt>
   15730:	mov	r1, #12
   15734:	str	r1, [r0]
   15738:	mov	r0, #0
   1573c:	pop	{fp, pc}
   15740:	push	{fp, lr}
   15744:	mov	fp, sp
   15748:	cmp	r0, #0
   1574c:	beq	15768 <__lxstat64@plt+0x4788>
   15750:	cmp	r1, #0
   15754:	beq	15774 <__lxstat64@plt+0x4794>
   15758:	cmn	r1, #1
   1575c:	ble	15780 <__lxstat64@plt+0x47a0>
   15760:	pop	{fp, lr}
   15764:	b	10e0c <realloc@plt>
   15768:	mov	r0, r1
   1576c:	pop	{fp, lr}
   15770:	b	15710 <__lxstat64@plt+0x4730>
   15774:	bl	15c44 <__lxstat64@plt+0x4c64>
   15778:	mov	r0, #0
   1577c:	pop	{fp, pc}
   15780:	bl	10f08 <__errno_location@plt>
   15784:	mov	r1, #12
   15788:	str	r1, [r0]
   1578c:	mov	r0, #0
   15790:	pop	{fp, pc}
   15794:	mov	r1, r0
   15798:	sub	r2, r0, #65	; 0x41
   1579c:	mov	r0, #1
   157a0:	cmp	r2, #26
   157a4:	subcs	r2, r1, #97	; 0x61
   157a8:	cmpcs	r2, #26
   157ac:	bcs	157b4 <__lxstat64@plt+0x47d4>
   157b0:	bx	lr
   157b4:	sub	r1, r1, #48	; 0x30
   157b8:	cmp	r1, #10
   157bc:	movcs	r0, #0
   157c0:	bx	lr
   157c4:	mov	r1, r0
   157c8:	sub	r2, r0, #65	; 0x41
   157cc:	mov	r0, #1
   157d0:	cmp	r2, #26
   157d4:	subcs	r1, r1, #97	; 0x61
   157d8:	cmpcs	r1, #26
   157dc:	movcs	r0, #0
   157e0:	bx	lr
   157e4:	mov	r1, #0
   157e8:	cmp	r0, #128	; 0x80
   157ec:	movwcc	r1, #1
   157f0:	mov	r0, r1
   157f4:	bx	lr
   157f8:	sub	r1, r0, #9
   157fc:	clz	r1, r1
   15800:	lsr	r1, r1, #5
   15804:	sub	r0, r0, #32
   15808:	clz	r0, r0
   1580c:	lsr	r0, r0, #5
   15810:	orr	r0, r0, r1
   15814:	bx	lr
   15818:	mov	r1, r0
   1581c:	mov	r0, #1
   15820:	cmp	r1, #32
   15824:	bxcc	lr
   15828:	cmp	r1, #127	; 0x7f
   1582c:	movne	r0, #0
   15830:	bx	lr
   15834:	sub	r1, r0, #48	; 0x30
   15838:	mov	r0, #0
   1583c:	cmp	r1, #10
   15840:	movwcc	r0, #1
   15844:	bx	lr
   15848:	sub	r1, r0, #33	; 0x21
   1584c:	mov	r0, #0
   15850:	cmp	r1, #94	; 0x5e
   15854:	movwcc	r0, #1
   15858:	bx	lr
   1585c:	sub	r1, r0, #97	; 0x61
   15860:	mov	r0, #0
   15864:	cmp	r1, #26
   15868:	movwcc	r0, #1
   1586c:	bx	lr
   15870:	sub	r1, r0, #32
   15874:	mov	r0, #0
   15878:	cmp	r1, #95	; 0x5f
   1587c:	movwcc	r0, #1
   15880:	bx	lr
   15884:	sub	r1, r0, #33	; 0x21
   15888:	cmp	r1, #93	; 0x5d
   1588c:	bhi	15a18 <__lxstat64@plt+0x4a38>
   15890:	mov	r0, #1
   15894:	add	r2, pc, #0
   15898:	ldr	pc, [r2, r1, lsl #2]
   1589c:	andeq	r5, r1, r4, lsl sl
   158a0:	andeq	r5, r1, r4, lsl sl
   158a4:	andeq	r5, r1, r4, lsl sl
   158a8:	andeq	r5, r1, r4, lsl sl
   158ac:	andeq	r5, r1, r4, lsl sl
   158b0:	andeq	r5, r1, r4, lsl sl
   158b4:	andeq	r5, r1, r4, lsl sl
   158b8:	andeq	r5, r1, r4, lsl sl
   158bc:	andeq	r5, r1, r4, lsl sl
   158c0:	andeq	r5, r1, r4, lsl sl
   158c4:	andeq	r5, r1, r4, lsl sl
   158c8:	andeq	r5, r1, r4, lsl sl
   158cc:	andeq	r5, r1, r4, lsl sl
   158d0:	andeq	r5, r1, r4, lsl sl
   158d4:	andeq	r5, r1, r4, lsl sl
   158d8:	andeq	r5, r1, r8, lsl sl
   158dc:	andeq	r5, r1, r8, lsl sl
   158e0:	andeq	r5, r1, r8, lsl sl
   158e4:	andeq	r5, r1, r8, lsl sl
   158e8:	andeq	r5, r1, r8, lsl sl
   158ec:	andeq	r5, r1, r8, lsl sl
   158f0:	andeq	r5, r1, r8, lsl sl
   158f4:	andeq	r5, r1, r8, lsl sl
   158f8:	andeq	r5, r1, r8, lsl sl
   158fc:	andeq	r5, r1, r8, lsl sl
   15900:	andeq	r5, r1, r4, lsl sl
   15904:	andeq	r5, r1, r4, lsl sl
   15908:	andeq	r5, r1, r4, lsl sl
   1590c:	andeq	r5, r1, r4, lsl sl
   15910:	andeq	r5, r1, r4, lsl sl
   15914:	andeq	r5, r1, r4, lsl sl
   15918:	andeq	r5, r1, r4, lsl sl
   1591c:	andeq	r5, r1, r8, lsl sl
   15920:	andeq	r5, r1, r8, lsl sl
   15924:	andeq	r5, r1, r8, lsl sl
   15928:	andeq	r5, r1, r8, lsl sl
   1592c:	andeq	r5, r1, r8, lsl sl
   15930:	andeq	r5, r1, r8, lsl sl
   15934:	andeq	r5, r1, r8, lsl sl
   15938:	andeq	r5, r1, r8, lsl sl
   1593c:	andeq	r5, r1, r8, lsl sl
   15940:	andeq	r5, r1, r8, lsl sl
   15944:	andeq	r5, r1, r8, lsl sl
   15948:	andeq	r5, r1, r8, lsl sl
   1594c:	andeq	r5, r1, r8, lsl sl
   15950:	andeq	r5, r1, r8, lsl sl
   15954:	andeq	r5, r1, r8, lsl sl
   15958:	andeq	r5, r1, r8, lsl sl
   1595c:	andeq	r5, r1, r8, lsl sl
   15960:	andeq	r5, r1, r8, lsl sl
   15964:	andeq	r5, r1, r8, lsl sl
   15968:	andeq	r5, r1, r8, lsl sl
   1596c:	andeq	r5, r1, r8, lsl sl
   15970:	andeq	r5, r1, r8, lsl sl
   15974:	andeq	r5, r1, r8, lsl sl
   15978:	andeq	r5, r1, r8, lsl sl
   1597c:	andeq	r5, r1, r8, lsl sl
   15980:	andeq	r5, r1, r8, lsl sl
   15984:	andeq	r5, r1, r4, lsl sl
   15988:	andeq	r5, r1, r4, lsl sl
   1598c:	andeq	r5, r1, r4, lsl sl
   15990:	andeq	r5, r1, r4, lsl sl
   15994:	andeq	r5, r1, r4, lsl sl
   15998:	andeq	r5, r1, r4, lsl sl
   1599c:	andeq	r5, r1, r8, lsl sl
   159a0:	andeq	r5, r1, r8, lsl sl
   159a4:	andeq	r5, r1, r8, lsl sl
   159a8:	andeq	r5, r1, r8, lsl sl
   159ac:	andeq	r5, r1, r8, lsl sl
   159b0:	andeq	r5, r1, r8, lsl sl
   159b4:	andeq	r5, r1, r8, lsl sl
   159b8:	andeq	r5, r1, r8, lsl sl
   159bc:	andeq	r5, r1, r8, lsl sl
   159c0:	andeq	r5, r1, r8, lsl sl
   159c4:	andeq	r5, r1, r8, lsl sl
   159c8:	andeq	r5, r1, r8, lsl sl
   159cc:	andeq	r5, r1, r8, lsl sl
   159d0:	andeq	r5, r1, r8, lsl sl
   159d4:	andeq	r5, r1, r8, lsl sl
   159d8:	andeq	r5, r1, r8, lsl sl
   159dc:	andeq	r5, r1, r8, lsl sl
   159e0:	andeq	r5, r1, r8, lsl sl
   159e4:	andeq	r5, r1, r8, lsl sl
   159e8:	andeq	r5, r1, r8, lsl sl
   159ec:	andeq	r5, r1, r8, lsl sl
   159f0:	andeq	r5, r1, r8, lsl sl
   159f4:	andeq	r5, r1, r8, lsl sl
   159f8:	andeq	r5, r1, r8, lsl sl
   159fc:	andeq	r5, r1, r8, lsl sl
   15a00:	andeq	r5, r1, r8, lsl sl
   15a04:	andeq	r5, r1, r4, lsl sl
   15a08:	andeq	r5, r1, r4, lsl sl
   15a0c:	andeq	r5, r1, r4, lsl sl
   15a10:	andeq	r5, r1, r4, lsl sl
   15a14:	bx	lr
   15a18:	mov	r0, #0
   15a1c:	bx	lr
   15a20:	sub	r0, r0, #9
   15a24:	cmp	r0, #23
   15a28:	movhi	r0, #0
   15a2c:	bxhi	lr
   15a30:	bic	r0, r0, #-16777216	; 0xff000000
   15a34:	movw	r1, #31
   15a38:	movt	r1, #128	; 0x80
   15a3c:	mov	r2, #1
   15a40:	and	r0, r2, r1, lsr r0
   15a44:	bx	lr
   15a48:	sub	r1, r0, #65	; 0x41
   15a4c:	mov	r0, #0
   15a50:	cmp	r1, #26
   15a54:	movwcc	r0, #1
   15a58:	bx	lr
   15a5c:	mov	r1, r0
   15a60:	sub	r2, r0, #48	; 0x30
   15a64:	mov	r0, #1
   15a68:	cmp	r2, #22
   15a6c:	bhi	15a84 <__lxstat64@plt+0x4aa4>
   15a70:	mov	ip, #1
   15a74:	movw	r3, #1023	; 0x3ff
   15a78:	movt	r3, #126	; 0x7e
   15a7c:	tst	r3, ip, lsl r2
   15a80:	bxne	lr
   15a84:	sub	r1, r1, #97	; 0x61
   15a88:	cmp	r1, #6
   15a8c:	movcs	r0, #0
   15a90:	bxcs	lr
   15a94:	bx	lr
   15a98:	sub	r1, r0, #65	; 0x41
   15a9c:	cmp	r1, #26
   15aa0:	addcc	r0, r0, #32
   15aa4:	bx	lr
   15aa8:	sub	r1, r0, #97	; 0x61
   15aac:	cmp	r1, #26
   15ab0:	subcc	r0, r0, #32
   15ab4:	bx	lr
   15ab8:	push	{r4, r5, r6, sl, fp, lr}
   15abc:	add	fp, sp, #16
   15ac0:	mov	r4, r0
   15ac4:	bl	10e6c <__fpending@plt>
   15ac8:	mov	r5, r0
   15acc:	mov	r0, r4
   15ad0:	bl	10e78 <ferror_unlocked@plt>
   15ad4:	mov	r6, r0
   15ad8:	mov	r0, r4
   15adc:	bl	15b3c <__lxstat64@plt+0x4b5c>
   15ae0:	cmp	r6, #0
   15ae4:	beq	15b08 <__lxstat64@plt+0x4b28>
   15ae8:	mvn	r4, #0
   15aec:	cmp	r0, #0
   15af0:	bne	15b34 <__lxstat64@plt+0x4b54>
   15af4:	bl	10f08 <__errno_location@plt>
   15af8:	mov	r1, #0
   15afc:	str	r1, [r0]
   15b00:	mov	r0, r4
   15b04:	pop	{r4, r5, r6, sl, fp, pc}
   15b08:	cmp	r0, #0
   15b0c:	mov	r4, r0
   15b10:	mvnne	r4, #0
   15b14:	cmp	r5, #0
   15b18:	bne	15b34 <__lxstat64@plt+0x4b54>
   15b1c:	cmp	r0, #0
   15b20:	beq	15b34 <__lxstat64@plt+0x4b54>
   15b24:	bl	10f08 <__errno_location@plt>
   15b28:	ldr	r0, [r0]
   15b2c:	subs	r4, r0, #9
   15b30:	mvnne	r4, #0
   15b34:	mov	r0, r4
   15b38:	pop	{r4, r5, r6, sl, fp, pc}
   15b3c:	push	{r4, r5, fp, lr}
   15b40:	add	fp, sp, #8
   15b44:	sub	sp, sp, #8
   15b48:	mov	r4, r0
   15b4c:	bl	10f44 <fileno@plt>
   15b50:	cmn	r0, #1
   15b54:	ble	15bcc <__lxstat64@plt+0x4bec>
   15b58:	mov	r0, r4
   15b5c:	bl	10ec0 <__freading@plt>
   15b60:	cmp	r0, #0
   15b64:	beq	15b90 <__lxstat64@plt+0x4bb0>
   15b68:	mov	r0, r4
   15b6c:	bl	10f44 <fileno@plt>
   15b70:	mov	r1, #1
   15b74:	str	r1, [sp]
   15b78:	mov	r2, #0
   15b7c:	mov	r3, #0
   15b80:	bl	10e54 <lseek64@plt>
   15b84:	and	r0, r0, r1
   15b88:	cmn	r0, #1
   15b8c:	beq	15bcc <__lxstat64@plt+0x4bec>
   15b90:	mov	r0, r4
   15b94:	bl	15bdc <__lxstat64@plt+0x4bfc>
   15b98:	cmp	r0, #0
   15b9c:	beq	15bcc <__lxstat64@plt+0x4bec>
   15ba0:	bl	10f08 <__errno_location@plt>
   15ba4:	ldr	r5, [r0]
   15ba8:	mov	r0, r4
   15bac:	bl	10f5c <fclose@plt>
   15bb0:	cmp	r5, #0
   15bb4:	beq	15bc4 <__lxstat64@plt+0x4be4>
   15bb8:	bl	10f08 <__errno_location@plt>
   15bbc:	str	r5, [r0]
   15bc0:	mvn	r0, #0
   15bc4:	sub	sp, fp, #8
   15bc8:	pop	{r4, r5, fp, pc}
   15bcc:	mov	r0, r4
   15bd0:	sub	sp, fp, #8
   15bd4:	pop	{r4, r5, fp, lr}
   15bd8:	b	10f5c <fclose@plt>
   15bdc:	push	{r4, sl, fp, lr}
   15be0:	add	fp, sp, #8
   15be4:	mov	r4, r0
   15be8:	cmp	r0, #0
   15bec:	beq	15c04 <__lxstat64@plt+0x4c24>
   15bf0:	mov	r0, r4
   15bf4:	bl	10ec0 <__freading@plt>
   15bf8:	cmp	r0, #0
   15bfc:	movne	r0, r4
   15c00:	blne	15c10 <__lxstat64@plt+0x4c30>
   15c04:	mov	r0, r4
   15c08:	pop	{r4, sl, fp, lr}
   15c0c:	b	10dc4 <fflush@plt>
   15c10:	push	{fp, lr}
   15c14:	mov	fp, sp
   15c18:	sub	sp, sp, #8
   15c1c:	ldrb	r1, [r0, #1]
   15c20:	tst	r1, #1
   15c24:	beq	15c3c <__lxstat64@plt+0x4c5c>
   15c28:	mov	r1, #1
   15c2c:	str	r1, [sp]
   15c30:	mov	r2, #0
   15c34:	mov	r3, #0
   15c38:	bl	15c6c <__lxstat64@plt+0x4c8c>
   15c3c:	mov	sp, fp
   15c40:	pop	{fp, pc}
   15c44:	push	{r4, r5, r6, sl, fp, lr}
   15c48:	add	fp, sp, #16
   15c4c:	mov	r4, r0
   15c50:	bl	10f08 <__errno_location@plt>
   15c54:	mov	r5, r0
   15c58:	ldr	r6, [r0]
   15c5c:	mov	r0, r4
   15c60:	bl	10dd0 <free@plt>
   15c64:	str	r6, [r5]
   15c68:	pop	{r4, r5, r6, sl, fp, pc}
   15c6c:	push	{r4, r5, r6, r7, fp, lr}
   15c70:	add	fp, sp, #16
   15c74:	sub	sp, sp, #8
   15c78:	mov	r5, r3
   15c7c:	mov	r6, r2
   15c80:	mov	r4, r0
   15c84:	ldr	r0, [r0, #4]
   15c88:	ldr	r1, [r4, #8]
   15c8c:	cmp	r1, r0
   15c90:	bne	15cac <__lxstat64@plt+0x4ccc>
   15c94:	ldrd	r0, [r4, #16]
   15c98:	cmp	r1, r0
   15c9c:	bne	15cac <__lxstat64@plt+0x4ccc>
   15ca0:	ldr	r0, [r4, #36]	; 0x24
   15ca4:	cmp	r0, #0
   15ca8:	beq	15cc4 <__lxstat64@plt+0x4ce4>
   15cac:	mov	r0, r4
   15cb0:	mov	r2, r6
   15cb4:	mov	r3, r5
   15cb8:	sub	sp, fp, #16
   15cbc:	pop	{r4, r5, r6, r7, fp, lr}
   15cc0:	b	10f68 <fseeko64@plt>
   15cc4:	ldr	r7, [fp, #8]
   15cc8:	mov	r0, r4
   15ccc:	bl	10f44 <fileno@plt>
   15cd0:	str	r7, [sp]
   15cd4:	mov	r2, r6
   15cd8:	mov	r3, r5
   15cdc:	bl	10e54 <lseek64@plt>
   15ce0:	and	r2, r0, r1
   15ce4:	cmn	r2, #1
   15ce8:	beq	15d08 <__lxstat64@plt+0x4d28>
   15cec:	strd	r0, [r4, #80]	; 0x50
   15cf0:	ldr	r0, [r4]
   15cf4:	bic	r0, r0, #16
   15cf8:	str	r0, [r4]
   15cfc:	mov	r0, #0
   15d00:	sub	sp, fp, #16
   15d04:	pop	{r4, r5, r6, r7, fp, pc}
   15d08:	mvn	r0, #0
   15d0c:	sub	sp, fp, #16
   15d10:	pop	{r4, r5, r6, r7, fp, pc}
   15d14:	push	{fp, lr}
   15d18:	mov	fp, sp
   15d1c:	bl	10f08 <__errno_location@plt>
   15d20:	mov	r1, #12
   15d24:	str	r1, [r0]
   15d28:	mov	r0, #0
   15d2c:	pop	{fp, pc}
   15d30:	b	15710 <__lxstat64@plt+0x4730>
   15d34:	cmp	r1, #0
   15d38:	orreq	r1, r1, #1
   15d3c:	b	15740 <__lxstat64@plt+0x4760>
   15d40:	b	156bc <__lxstat64@plt+0x46dc>
   15d44:	clz	r3, r2
   15d48:	lsr	ip, r3, #5
   15d4c:	clz	r3, r1
   15d50:	lsr	r3, r3, #5
   15d54:	orrs	r3, r3, ip
   15d58:	movwne	r1, #1
   15d5c:	movwne	r2, #1
   15d60:	b	15e00 <__lxstat64@plt+0x4e20>
   15d64:	push	{fp, lr}
   15d68:	mov	fp, sp
   15d6c:	mov	r0, #14
   15d70:	bl	10f8c <nl_langinfo@plt>
   15d74:	movw	r1, #25200	; 0x6270
   15d78:	movt	r1, #1
   15d7c:	cmp	r0, #0
   15d80:	movne	r1, r0
   15d84:	ldrb	r2, [r1]
   15d88:	movw	r0, #30161	; 0x75d1
   15d8c:	movt	r0, #1
   15d90:	cmp	r2, #0
   15d94:	movne	r0, r1
   15d98:	pop	{fp, pc}
   15d9c:	push	{r4, r5, r6, r7, fp, lr}
   15da0:	add	fp, sp, #16
   15da4:	sub	sp, sp, #8
   15da8:	mov	r7, r2
   15dac:	mov	r4, r1
   15db0:	add	r5, sp, #4
   15db4:	cmp	r0, #0
   15db8:	movne	r5, r0
   15dbc:	mov	r0, r5
   15dc0:	bl	10e84 <mbrtowc@plt>
   15dc4:	mov	r6, r0
   15dc8:	cmp	r7, #0
   15dcc:	beq	15df4 <__lxstat64@plt+0x4e14>
   15dd0:	cmn	r6, #2
   15dd4:	bcc	15df4 <__lxstat64@plt+0x4e14>
   15dd8:	mov	r0, #0
   15ddc:	bl	15e98 <__lxstat64@plt+0x4eb8>
   15de0:	cmp	r0, #0
   15de4:	bne	15df4 <__lxstat64@plt+0x4e14>
   15de8:	ldrb	r0, [r4]
   15dec:	str	r0, [r5]
   15df0:	mov	r6, #1
   15df4:	mov	r0, r6
   15df8:	sub	sp, fp, #16
   15dfc:	pop	{r4, r5, r6, r7, fp, pc}
   15e00:	cmp	r2, #0
   15e04:	beq	15e34 <__lxstat64@plt+0x4e54>
   15e08:	mvn	r3, #0
   15e0c:	udiv	r3, r3, r2
   15e10:	cmp	r3, r1
   15e14:	bcs	15e34 <__lxstat64@plt+0x4e54>
   15e18:	push	{fp, lr}
   15e1c:	mov	fp, sp
   15e20:	bl	10f08 <__errno_location@plt>
   15e24:	mov	r1, #12
   15e28:	str	r1, [r0]
   15e2c:	mov	r0, #0
   15e30:	pop	{fp, pc}
   15e34:	mul	r1, r2, r1
   15e38:	b	15740 <__lxstat64@plt+0x4760>
   15e3c:	adds	r0, r1, r0
   15e40:	mvncs	r0, #0
   15e44:	bx	lr
   15e48:	push	{r4, sl, fp, lr}
   15e4c:	add	fp, sp, #8
   15e50:	mov	r4, r2
   15e54:	bl	15e3c <__lxstat64@plt+0x4e5c>
   15e58:	mov	r1, r4
   15e5c:	pop	{r4, sl, fp, lr}
   15e60:	b	15e3c <__lxstat64@plt+0x4e5c>
   15e64:	push	{r4, r5, fp, lr}
   15e68:	add	fp, sp, #8
   15e6c:	mov	r4, r3
   15e70:	mov	r5, r2
   15e74:	bl	15e3c <__lxstat64@plt+0x4e5c>
   15e78:	mov	r1, r5
   15e7c:	bl	15e3c <__lxstat64@plt+0x4e5c>
   15e80:	mov	r1, r4
   15e84:	pop	{r4, r5, fp, lr}
   15e88:	b	15e3c <__lxstat64@plt+0x4e5c>
   15e8c:	cmp	r0, r1
   15e90:	movcc	r0, r1
   15e94:	bx	lr
   15e98:	push	{r4, sl, fp, lr}
   15e9c:	add	fp, sp, #8
   15ea0:	sub	sp, sp, #264	; 0x108
   15ea4:	add	r1, sp, #7
   15ea8:	movw	r2, #257	; 0x101
   15eac:	bl	15f04 <__lxstat64@plt+0x4f24>
   15eb0:	mov	r4, #0
   15eb4:	cmp	r0, #0
   15eb8:	bne	15ef8 <__lxstat64@plt+0x4f18>
   15ebc:	add	r0, sp, #7
   15ec0:	movw	r1, #30167	; 0x75d7
   15ec4:	movt	r1, #1
   15ec8:	mov	r2, #2
   15ecc:	bl	10ef0 <bcmp@plt>
   15ed0:	cmp	r0, #0
   15ed4:	beq	15ef8 <__lxstat64@plt+0x4f18>
   15ed8:	add	r0, sp, #7
   15edc:	movw	r1, #30169	; 0x75d9
   15ee0:	movt	r1, #1
   15ee4:	mov	r2, #6
   15ee8:	bl	10ef0 <bcmp@plt>
   15eec:	mov	r4, r0
   15ef0:	cmp	r0, #0
   15ef4:	movwne	r4, #1
   15ef8:	mov	r0, r4
   15efc:	sub	sp, fp, #8
   15f00:	pop	{r4, sl, fp, pc}
   15f04:	b	15f08 <__lxstat64@plt+0x4f28>
   15f08:	push	{r4, r5, r6, r7, fp, lr}
   15f0c:	add	fp, sp, #16
   15f10:	mov	r6, r2
   15f14:	mov	r4, r1
   15f18:	bl	15fa0 <__lxstat64@plt+0x4fc0>
   15f1c:	cmp	r0, #0
   15f20:	beq	15f50 <__lxstat64@plt+0x4f70>
   15f24:	mov	r7, r0
   15f28:	bl	10efc <strlen@plt>
   15f2c:	cmp	r0, r6
   15f30:	bcs	15f6c <__lxstat64@plt+0x4f8c>
   15f34:	add	r2, r0, #1
   15f38:	mov	r0, r4
   15f3c:	mov	r1, r7
   15f40:	bl	10de8 <memcpy@plt>
   15f44:	mov	r5, #0
   15f48:	mov	r0, r5
   15f4c:	pop	{r4, r5, r6, r7, fp, pc}
   15f50:	mov	r5, #22
   15f54:	cmp	r6, #0
   15f58:	beq	15f94 <__lxstat64@plt+0x4fb4>
   15f5c:	mov	r0, #0
   15f60:	strb	r0, [r4]
   15f64:	mov	r0, r5
   15f68:	pop	{r4, r5, r6, r7, fp, pc}
   15f6c:	mov	r5, #34	; 0x22
   15f70:	cmp	r6, #0
   15f74:	beq	15f94 <__lxstat64@plt+0x4fb4>
   15f78:	sub	r6, r6, #1
   15f7c:	mov	r0, r4
   15f80:	mov	r1, r7
   15f84:	mov	r2, r6
   15f88:	bl	10de8 <memcpy@plt>
   15f8c:	mov	r0, #0
   15f90:	strb	r0, [r4, r6]
   15f94:	mov	r0, r5
   15f98:	pop	{r4, r5, r6, r7, fp, pc}
   15f9c:	b	15fa0 <__lxstat64@plt+0x4fc0>
   15fa0:	mov	r1, #0
   15fa4:	b	10f74 <setlocale@plt>
   15fa8:	cmp	r3, #0
   15fac:	cmpeq	r2, #0
   15fb0:	bne	15fc8 <__lxstat64@plt+0x4fe8>
   15fb4:	cmp	r1, #0
   15fb8:	cmpeq	r0, #0
   15fbc:	mvnne	r1, #0
   15fc0:	mvnne	r0, #0
   15fc4:	b	15fe4 <__lxstat64@plt+0x5004>
   15fc8:	sub	sp, sp, #8
   15fcc:	push	{sp, lr}
   15fd0:	bl	15ff4 <__lxstat64@plt+0x5014>
   15fd4:	ldr	lr, [sp, #4]
   15fd8:	add	sp, sp, #8
   15fdc:	pop	{r2, r3}
   15fe0:	bx	lr
   15fe4:	push	{r1, lr}
   15fe8:	mov	r0, #8
   15fec:	bl	10da0 <raise@plt>
   15ff0:	pop	{r1, pc}
   15ff4:	cmp	r1, r3
   15ff8:	cmpeq	r0, r2
   15ffc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16000:	mov	r4, r0
   16004:	movcc	r0, #0
   16008:	mov	r5, r1
   1600c:	ldr	lr, [sp, #36]	; 0x24
   16010:	movcc	r1, r0
   16014:	bcc	16110 <__lxstat64@plt+0x5130>
   16018:	cmp	r3, #0
   1601c:	clzeq	ip, r2
   16020:	clzne	ip, r3
   16024:	addeq	ip, ip, #32
   16028:	cmp	r5, #0
   1602c:	clzeq	r1, r4
   16030:	addeq	r1, r1, #32
   16034:	clzne	r1, r5
   16038:	sub	ip, ip, r1
   1603c:	sub	sl, ip, #32
   16040:	lsl	r9, r3, ip
   16044:	rsb	fp, ip, #32
   16048:	orr	r9, r9, r2, lsl sl
   1604c:	orr	r9, r9, r2, lsr fp
   16050:	lsl	r8, r2, ip
   16054:	cmp	r5, r9
   16058:	cmpeq	r4, r8
   1605c:	movcc	r0, #0
   16060:	movcc	r1, r0
   16064:	bcc	16080 <__lxstat64@plt+0x50a0>
   16068:	mov	r0, #1
   1606c:	subs	r4, r4, r8
   16070:	lsl	r1, r0, sl
   16074:	orr	r1, r1, r0, lsr fp
   16078:	lsl	r0, r0, ip
   1607c:	sbc	r5, r5, r9
   16080:	cmp	ip, #0
   16084:	beq	16110 <__lxstat64@plt+0x5130>
   16088:	lsr	r6, r8, #1
   1608c:	orr	r6, r6, r9, lsl #31
   16090:	lsr	r7, r9, #1
   16094:	mov	r2, ip
   16098:	b	160bc <__lxstat64@plt+0x50dc>
   1609c:	subs	r3, r4, r6
   160a0:	sbc	r8, r5, r7
   160a4:	adds	r3, r3, r3
   160a8:	adc	r8, r8, r8
   160ac:	adds	r4, r3, #1
   160b0:	adc	r5, r8, #0
   160b4:	subs	r2, r2, #1
   160b8:	beq	160d8 <__lxstat64@plt+0x50f8>
   160bc:	cmp	r5, r7
   160c0:	cmpeq	r4, r6
   160c4:	bcs	1609c <__lxstat64@plt+0x50bc>
   160c8:	adds	r4, r4, r4
   160cc:	adc	r5, r5, r5
   160d0:	subs	r2, r2, #1
   160d4:	bne	160bc <__lxstat64@plt+0x50dc>
   160d8:	lsr	r3, r4, ip
   160dc:	orr	r3, r3, r5, lsl fp
   160e0:	lsr	r2, r5, ip
   160e4:	orr	r3, r3, r5, lsr sl
   160e8:	adds	r0, r0, r4
   160ec:	mov	r4, r3
   160f0:	lsl	r3, r2, ip
   160f4:	orr	r3, r3, r4, lsl sl
   160f8:	lsl	ip, r4, ip
   160fc:	orr	r3, r3, r4, lsr fp
   16100:	adc	r1, r1, r5
   16104:	subs	r0, r0, ip
   16108:	mov	r5, r2
   1610c:	sbc	r1, r1, r3
   16110:	cmp	lr, #0
   16114:	strdne	r4, [lr]
   16118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1611c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16120:	mov	r7, r0
   16124:	ldr	r6, [pc, #72]	; 16174 <__lxstat64@plt+0x5194>
   16128:	ldr	r5, [pc, #72]	; 16178 <__lxstat64@plt+0x5198>
   1612c:	add	r6, pc, r6
   16130:	add	r5, pc, r5
   16134:	sub	r6, r6, r5
   16138:	mov	r8, r1
   1613c:	mov	r9, r2
   16140:	bl	10d68 <calloc@plt-0x20>
   16144:	asrs	r6, r6, #2
   16148:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1614c:	mov	r4, #0
   16150:	add	r4, r4, #1
   16154:	ldr	r3, [r5], #4
   16158:	mov	r2, r9
   1615c:	mov	r1, r8
   16160:	mov	r0, r7
   16164:	blx	r3
   16168:	cmp	r6, r4
   1616c:	bne	16150 <__lxstat64@plt+0x5170>
   16170:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16174:	ldrdeq	r1, [r1], -r8
   16178:	ldrdeq	r1, [r1], -r0
   1617c:	bx	lr
   16180:	ldr	r3, [pc, #12]	; 16194 <__lxstat64@plt+0x51b4>
   16184:	mov	r1, #0
   16188:	add	r3, pc, r3
   1618c:	ldr	r2, [r3]
   16190:	b	10f14 <__cxa_atexit@plt>
   16194:	andeq	r1, r1, r4, asr pc
   16198:	mov	r2, r1
   1619c:	mov	r1, r0
   161a0:	mov	r0, #3
   161a4:	b	10fb0 <__xstat64@plt>
   161a8:	mov	r2, r1
   161ac:	mov	r1, r0
   161b0:	mov	r0, #3
   161b4:	b	10fe0 <__lxstat64@plt>

Disassembly of section .fini:

000161b8 <.fini>:
   161b8:	push	{r3, lr}
   161bc:	pop	{r3, pc}
