# TCL File Generated by Component Editor 19.1
# Wed Jun 05 14:32:59 BST 2019
# DO NOT MODIFY


# 
# av_hbm "Avalon to HBM Core" v1.0
# Kenny Morrison 2019.06.05.14:32:59
# 
# 

# 
# request TCL package from ACDS 19.4
# 
package require -exact qsys 19.4


# 
# module av_hbm
# 
set_module_property DESCRIPTION ""
set_module_property NAME av_hbm
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Basic Functions"
set_module_property AUTHOR "Kenny Morrison"
set_module_property DISPLAY_NAME "Avalon to HBM Core"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL av_hbm
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file av_hbm.vhd VHDL PATH av_hbm.vhd TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL av_hbm
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file av_hbm.vhd VHDL PATH av_hbm.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL av_hbm
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file av_hbm.vhd VHDL PATH av_hbm.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""
set_interface_property clk IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port clk clk clk Input 1


# 
# connection point rst
# 
add_interface rst reset end
set_interface_property rst associatedClock clk
set_interface_property rst synchronousEdges DEASSERT
set_interface_property rst ENABLED true
set_interface_property rst EXPORT_OF ""
set_interface_property rst PORT_NAME_MAP ""
set_interface_property rst CMSIS_SVD_VARIABLES ""
set_interface_property rst SVD_ADDRESS_GROUP ""
set_interface_property rst IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port rst rst reset Input 1


# 
# connection point reg_if
# 
add_interface reg_if avalon end
set_interface_property reg_if addressGroup 0
set_interface_property reg_if addressUnits WORDS
set_interface_property reg_if associatedClock clk
set_interface_property reg_if associatedReset rst
set_interface_property reg_if bitsPerSymbol 8
set_interface_property reg_if bridgedAddressOffset ""
set_interface_property reg_if bridgesToMaster ""
set_interface_property reg_if burstOnBurstBoundariesOnly false
set_interface_property reg_if burstcountUnits WORDS
set_interface_property reg_if explicitAddressSpan 0
set_interface_property reg_if holdTime 0
set_interface_property reg_if linewrapBursts false
set_interface_property reg_if maximumPendingReadTransactions 0
set_interface_property reg_if maximumPendingWriteTransactions 0
set_interface_property reg_if minimumResponseLatency 1
set_interface_property reg_if readLatency 0
set_interface_property reg_if readWaitTime 1
set_interface_property reg_if setupTime 0
set_interface_property reg_if timingUnits Cycles
set_interface_property reg_if transparentBridge false
set_interface_property reg_if waitrequestAllowance 0
set_interface_property reg_if writeWaitTime 0
set_interface_property reg_if ENABLED true
set_interface_property reg_if EXPORT_OF ""
set_interface_property reg_if PORT_NAME_MAP ""
set_interface_property reg_if CMSIS_SVD_VARIABLES ""
set_interface_property reg_if SVD_ADDRESS_GROUP ""
set_interface_property reg_if IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reg_if av_address address Input 1
set_port_property av_address VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port reg_if av_read read Input 1
add_interface_port reg_if av_waitrequest waitrequest Output 1
add_interface_port reg_if av_write write Input 1
add_interface_port reg_if av_readdata readdata Output 32
add_interface_port reg_if av_writedata writedata Input 32
set_interface_assignment reg_if embeddedsw.configuration.isFlash 0
set_interface_assignment reg_if embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment reg_if embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment reg_if embeddedsw.configuration.isPrintableDevice 0


# 
# connection point hbm_bottom_ref_clks
# 
add_interface hbm_bottom_ref_clks conduit end
set_interface_property hbm_bottom_ref_clks associatedClock ""
set_interface_property hbm_bottom_ref_clks associatedReset ""
set_interface_property hbm_bottom_ref_clks ENABLED true
set_interface_property hbm_bottom_ref_clks EXPORT_OF ""
set_interface_property hbm_bottom_ref_clks PORT_NAME_MAP ""
set_interface_property hbm_bottom_ref_clks CMSIS_SVD_VARIABLES ""
set_interface_property hbm_bottom_ref_clks SVD_ADDRESS_GROUP ""
set_interface_property hbm_bottom_ref_clks IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port hbm_bottom_ref_clks bottom_core_clk_iopll_refclk_clk iopll_ref_clk Input 1
add_interface_port hbm_bottom_ref_clks bottom_pll_ref_clk_clk pll_ref_clk Input 1



# 
# connection point hbm_top_ref_clks
# 
add_interface hbm_top_ref_clks conduit end
set_interface_property hbm_top_ref_clks associatedClock ""
set_interface_property hbm_top_ref_clks associatedReset ""
set_interface_property hbm_top_ref_clks ENABLED true
set_interface_property hbm_top_ref_clks EXPORT_OF ""
set_interface_property hbm_top_ref_clks PORT_NAME_MAP ""
set_interface_property hbm_top_ref_clks CMSIS_SVD_VARIABLES ""
set_interface_property hbm_top_ref_clks SVD_ADDRESS_GROUP ""
set_interface_property hbm_top_ref_clks IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port hbm_top_ref_clks top_core_clk_iopll_ref_clk_clk iopll_ref_clk Input 1
add_interface_port hbm_top_ref_clks top_pll_ref_clk_clk pll_ref_clk Input 1


# 
# connection point bottom_m2u
# 
add_interface bottom_m2u conduit end
set_interface_property bottom_m2u associatedClock ""
set_interface_property bottom_m2u associatedReset ""
set_interface_property bottom_m2u ENABLED true
set_interface_property bottom_m2u EXPORT_OF ""
set_interface_property bottom_m2u PORT_NAME_MAP ""
set_interface_property bottom_m2u CMSIS_SVD_VARIABLES ""
set_interface_property bottom_m2u SVD_ADDRESS_GROUP ""
set_interface_property bottom_m2u IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port bottom_m2u bottom_m2u_bridge_cattrip cattrip Input 1
add_interface_port bottom_m2u bottom_m2u_bridge_temp temp Input 3
add_interface_port bottom_m2u bottom_m2u_bridge_wso wso Input 8
add_interface_port bottom_m2u bottom_m2u_bridge_reset_n reset Output 1
add_interface_port bottom_m2u bottom_m2u_bridge_wrst_n wrst Output 1
add_interface_port bottom_m2u bottom_m2u_bridge_wrck wrck Output 1
add_interface_port bottom_m2u bottom_m2u_bridge_shiftwr shiftwr Output 1
add_interface_port bottom_m2u bottom_m2u_bridge_capturewr capturewr Output 1
add_interface_port bottom_m2u bottom_m2u_bridge_updatewr updatewr Output 1
add_interface_port bottom_m2u bottom_m2u_bridge_selectwir selectwir Output 1
add_interface_port bottom_m2u bottom_m2u_bridge_wsi wsi Output 1


# 
# connection point top_m2u
# 
add_interface top_m2u conduit end
set_interface_property top_m2u associatedClock ""
set_interface_property top_m2u associatedReset ""
set_interface_property top_m2u ENABLED true
set_interface_property top_m2u EXPORT_OF ""
set_interface_property top_m2u PORT_NAME_MAP ""
set_interface_property top_m2u CMSIS_SVD_VARIABLES ""
set_interface_property top_m2u SVD_ADDRESS_GROUP ""
set_interface_property top_m2u IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port top_m2u top_m2u_bridge_cattrip cattrip Input 1
add_interface_port top_m2u top_m2u_bridge_temp temp Input 3
add_interface_port top_m2u top_m2u_bridge_wso wso Input 8
add_interface_port top_m2u top_m2u_bridge_reset_n reset Output 1
add_interface_port top_m2u top_m2u_bridge_wrst_n wrst Output 1
add_interface_port top_m2u top_m2u_bridge_wrck wrck Output 1
add_interface_port top_m2u top_m2u_bridge_shiftwr shiftwr Output 1
add_interface_port top_m2u top_m2u_bridge_capturewr capturewr Output 1
add_interface_port top_m2u top_m2u_bridge_updatewr updatewr Output 1
add_interface_port top_m2u top_m2u_bridge_selectwir selectwir Output 1
add_interface_port top_m2u top_m2u_bridge_wsi wsi Output 1

