module tb();
input reg [7:0] in;
input reg [9:0] addr;
input reg clk,rw;
output out;

ram r(.in(in),.out(out),.addr(addr),.clk(clk),.rw(rw));

initial
begin

$display($time,"in=%h,addr=%h,rw=%b,clk=%b,out=%h",in,addr,rw,clk,out);

#5 rw = 1'b1;
 addr = 10'h0;
 in = 8'b11;
 
#5
 addr = 10'h1;
 in = 8'b01;
 
#5
 addr = 10'h2;
 in = 8'b02;
 
#5 rw = 1'b0;
 addr = 10'h0;
 
#5 addr = 10'h1;

#5 addr = 10'h2;
end

always #5 clk = ~clk;

endmodule