// Seed: 3817430555
module module_0 (
    output supply0 id_0,
    input supply1 id_1#(.id_13(id_2 == 1)),
    input wor id_2,
    output wand id_3,
    output tri id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply1 id_11
);
  assign id_4 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1
    , id_9,
    output uwire id_2,
    output logic id_3,
    output tri id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7
);
  reg id_10, id_11, id_12;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_7,
      id_4,
      id_1,
      id_6,
      id_7,
      id_6,
      id_1,
      id_0,
      id_2,
      id_1
  );
  always_ff id_3 <= id_10;
endmodule
