
servo_control_baqu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080c8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000550  08008278  08008278  00009278  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087c8  080087c8  0000a1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080087c8  080087c8  000097c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080087d0  080087d0  0000a1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087d0  080087d0  000097d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080087d4  080087d4  000097d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  080087d8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1e8  2**0
                  CONTENTS
 10 .bss          000003dc  200001e8  200001e8  0000a1e8  2**2
                  ALLOC
 11 ._user_heap_stack 00003004  200005c4  200005c4  0000a1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000160e0  00000000  00000000  0000a218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000376d  00000000  00000000  000202f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f8  00000000  00000000  00023a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e8f  00000000  00000000  00024d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002af09  00000000  00000000  00025bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001904d  00000000  00000000  00050af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fa348  00000000  00000000  00069b45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00163e8d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005d88  00000000  00000000  00163ed0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  00169c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008260 	.word	0x08008260

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	08008260 	.word	0x08008260

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000efa:	463b      	mov	r3, r7
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f06:	4b21      	ldr	r3, [pc, #132]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f08:	4a21      	ldr	r2, [pc, #132]	@ (8000f90 <MX_ADC1_Init+0x9c>)
 8000f0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f0e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f14:	4b1d      	ldr	r3, [pc, #116]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f20:	4b1a      	ldr	r3, [pc, #104]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f26:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f2e:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f34:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f36:	4a17      	ldr	r2, [pc, #92]	@ (8000f94 <MX_ADC1_Init+0xa0>)
 8000f38:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f40:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f46:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f54:	480d      	ldr	r0, [pc, #52]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f56:	f001 fab5 	bl	80024c4 <HAL_ADC_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f60:	f000 facc 	bl	80014fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f64:	2304      	movs	r3, #4
 8000f66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f70:	463b      	mov	r3, r7
 8000f72:	4619      	mov	r1, r3
 8000f74:	4805      	ldr	r0, [pc, #20]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f76:	f001 fae9 	bl	800254c <HAL_ADC_ConfigChannel>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f80:	f000 fabc 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f84:	bf00      	nop
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000204 	.word	0x20000204
 8000f90:	40012000 	.word	0x40012000
 8000f94:	0f000001 	.word	0x0f000001

08000f98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	@ 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a17      	ldr	r2, [pc, #92]	@ (8001014 <HAL_ADC_MspInit+0x7c>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d127      	bne.n	800100a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	4b16      	ldr	r3, [pc, #88]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc2:	4a15      	ldr	r2, [pc, #84]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a0e      	ldr	r2, [pc, #56]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ff2:	2310      	movs	r3, #16
 8000ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	4619      	mov	r1, r3
 8001004:	4805      	ldr	r0, [pc, #20]	@ (800101c <HAL_ADC_MspInit+0x84>)
 8001006:	f001 fec5 	bl	8002d94 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800100a:	bf00      	nop
 800100c:	3728      	adds	r7, #40	@ 0x28
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40012000 	.word	0x40012000
 8001018:	40023800 	.word	0x40023800
 800101c:	40020000 	.word	0x40020000

08001020 <EncoderReader_Init>:
#define PULSE_PER_REV 12000      // 12000 PPR (4  48000 count/rev)
#define QUADRATURE    4          // TIM2 Encoder Mode = 4
#define COUNT_PER_REV (PULSE_PER_REV * QUADRATURE)  // 48000
#define DEG_PER_COUNT (360.0f / COUNT_PER_REV)      // 0.0075/

int EncoderReader_Init(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    encoder_count = 0;
 8001024:	4b09      	ldr	r3, [pc, #36]	@ (800104c <EncoderReader_Init+0x2c>)
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
    encoder_offset = 0;
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <EncoderReader_Init+0x30>)
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&ENCODER_TIMER, 32768);  //   ( )
 8001030:	4b08      	ldr	r3, [pc, #32]	@ (8001054 <EncoderReader_Init+0x34>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001038:	625a      	str	r2, [r3, #36]	@ 0x24
    initialized = 1;
 800103a:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <EncoderReader_Init+0x38>)
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
    printf("[Encoder] Initialized\n");
 8001040:	4806      	ldr	r0, [pc, #24]	@ (800105c <EncoderReader_Init+0x3c>)
 8001042:	f005 f9a1 	bl	8006388 <puts>
    return 0;
 8001046:	2300      	movs	r3, #0
}
 8001048:	4618      	mov	r0, r3
 800104a:	bd80      	pop	{r7, pc}
 800104c:	2000024c 	.word	0x2000024c
 8001050:	20000250 	.word	0x20000250
 8001054:	200002ec 	.word	0x200002ec
 8001058:	20000254 	.word	0x20000254
 800105c:	08008278 	.word	0x08008278

08001060 <EncoderReader_GetAngleDeg>:

float EncoderReader_GetAngleDeg(void) {
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
    //     
    uint16_t raw = __HAL_TIM_GET_COUNTER(&ENCODER_TIMER);
 8001066:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <EncoderReader_GetAngleDeg+0x44>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800106c:	80fb      	strh	r3, [r7, #6]
    encoder_count = (int32_t)raw - 32768;  // 16    (0~65535)
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8001074:	4a0c      	ldr	r2, [pc, #48]	@ (80010a8 <EncoderReader_GetAngleDeg+0x48>)
 8001076:	6013      	str	r3, [r2, #0]
    int32_t adjusted_count = encoder_count - encoder_offset;
 8001078:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <EncoderReader_GetAngleDeg+0x48>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <EncoderReader_GetAngleDeg+0x4c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	603b      	str	r3, [r7, #0]
    return (float)adjusted_count * DEG_PER_COUNT;
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80010b0 <EncoderReader_GetAngleDeg+0x50>
 8001092:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001096:	eeb0 0a67 	vmov.f32	s0, s15
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	200002ec 	.word	0x200002ec
 80010a8:	2000024c 	.word	0x2000024c
 80010ac:	20000250 	.word	0x20000250
 80010b0:	3bf5c28f 	.word	0x3bf5c28f

080010b4 <EncoderReader_Reset>:
    uint16_t raw = __HAL_TIM_GET_COUNTER(&ENCODER_TIMER);
    encoder_count = (int32_t)raw - 32768;
    return encoder_count;
}

void EncoderReader_Reset(void) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&ENCODER_TIMER, 32768);  // TIM4   
 80010b8:	4b07      	ldr	r3, [pc, #28]	@ (80010d8 <EncoderReader_Reset+0x24>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010c0:	625a      	str	r2, [r3, #36]	@ 0x24
    encoder_count = 0;
 80010c2:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <EncoderReader_Reset+0x28>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
    encoder_offset = 0;
 80010c8:	4b05      	ldr	r3, [pc, #20]	@ (80010e0 <EncoderReader_Reset+0x2c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
    printf("[Encoder] Reset\n");
 80010ce:	4805      	ldr	r0, [pc, #20]	@ (80010e4 <EncoderReader_Reset+0x30>)
 80010d0:	f005 f95a 	bl	8006388 <puts>
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200002ec 	.word	0x200002ec
 80010dc:	2000024c 	.word	0x2000024c
 80010e0:	20000250 	.word	0x20000250
 80010e4:	08008290 	.word	0x08008290

080010e8 <MX_GPIO_Init>:
     PA8   ------> USB_OTG_FS_SOF
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08c      	sub	sp, #48	@ 0x30
 80010ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ee:	f107 031c 	add.w	r3, r7, #28
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	4b70      	ldr	r3, [pc, #448]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	4a6f      	ldr	r2, [pc, #444]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001108:	f043 0304 	orr.w	r3, r3, #4
 800110c:	6313      	str	r3, [r2, #48]	@ 0x30
 800110e:	4b6d      	ldr	r3, [pc, #436]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	f003 0304 	and.w	r3, r3, #4
 8001116:	61bb      	str	r3, [r7, #24]
 8001118:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
 800111e:	4b69      	ldr	r3, [pc, #420]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a68      	ldr	r2, [pc, #416]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001124:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b66      	ldr	r3, [pc, #408]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001132:	617b      	str	r3, [r7, #20]
 8001134:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	4b62      	ldr	r3, [pc, #392]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	4a61      	ldr	r2, [pc, #388]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6313      	str	r3, [r2, #48]	@ 0x30
 8001146:	4b5f      	ldr	r3, [pc, #380]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	4b5b      	ldr	r3, [pc, #364]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	4a5a      	ldr	r2, [pc, #360]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	6313      	str	r3, [r2, #48]	@ 0x30
 8001162:	4b58      	ldr	r3, [pc, #352]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	4b54      	ldr	r3, [pc, #336]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	4a53      	ldr	r2, [pc, #332]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001178:	f043 0310 	orr.w	r3, r3, #16
 800117c:	6313      	str	r3, [r2, #48]	@ 0x30
 800117e:	4b51      	ldr	r3, [pc, #324]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001182:	f003 0310 	and.w	r3, r3, #16
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
 800118e:	4b4d      	ldr	r3, [pc, #308]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	4a4c      	ldr	r2, [pc, #304]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001194:	f043 0308 	orr.w	r3, r3, #8
 8001198:	6313      	str	r3, [r2, #48]	@ 0x30
 800119a:	4b4a      	ldr	r3, [pc, #296]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	603b      	str	r3, [r7, #0]
 80011aa:	4b46      	ldr	r3, [pc, #280]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	4a45      	ldr	r2, [pc, #276]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 80011b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b6:	4b43      	ldr	r3, [pc, #268]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	f244 0181 	movw	r1, #16513	@ 0x4081
 80011c8:	483f      	ldr	r0, [pc, #252]	@ (80012c8 <MX_GPIO_Init+0x1e0>)
 80011ca:	f001 ff8f 	bl	80030ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011d4:	483d      	ldr	r0, [pc, #244]	@ (80012cc <MX_GPIO_Init+0x1e4>)
 80011d6:	f001 ff89 	bl	80030ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SVON_PIN_Pin|EMG_PIN_Pin, GPIO_PIN_SET);
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80011e0:	483b      	ldr	r0, [pc, #236]	@ (80012d0 <MX_GPIO_Init+0x1e8>)
 80011e2:	f001 ff83 	bl	80030ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2140      	movs	r1, #64	@ 0x40
 80011ea:	483a      	ldr	r0, [pc, #232]	@ (80012d4 <MX_GPIO_Init+0x1ec>)
 80011ec:	f001 ff7e 	bl	80030ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80011f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	4619      	mov	r1, r3
 8001206:	4834      	ldr	r0, [pc, #208]	@ (80012d8 <MX_GPIO_Init+0x1f0>)
 8001208:	f001 fdc4 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800120c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001210:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001212:	2301      	movs	r3, #1
 8001214:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2300      	movs	r3, #0
 800121c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	4619      	mov	r1, r3
 8001224:	4828      	ldr	r0, [pc, #160]	@ (80012c8 <MX_GPIO_Init+0x1e0>)
 8001226:	f001 fdb5 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_PIN_Pin */
  GPIO_InitStruct.Pin = DIR_PIN_Pin;
 800122a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800122e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001230:	2301      	movs	r3, #1
 8001232:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_PIN_GPIO_Port, &GPIO_InitStruct);
 800123c:	f107 031c 	add.w	r3, r7, #28
 8001240:	4619      	mov	r1, r3
 8001242:	4822      	ldr	r0, [pc, #136]	@ (80012cc <MX_GPIO_Init+0x1e4>)
 8001244:	f001 fda6 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : SVON_PIN_Pin EMG_PIN_Pin */
  GPIO_InitStruct.Pin = SVON_PIN_Pin|EMG_PIN_Pin;
 8001248:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800124c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124e:	2301      	movs	r3, #1
 8001250:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800125a:	f107 031c 	add.w	r3, r7, #28
 800125e:	4619      	mov	r1, r3
 8001260:	481b      	ldr	r0, [pc, #108]	@ (80012d0 <MX_GPIO_Init+0x1e8>)
 8001262:	f001 fd97 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001266:	2340      	movs	r3, #64	@ 0x40
 8001268:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126a:	2301      	movs	r3, #1
 800126c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2300      	movs	r3, #0
 8001274:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001276:	f107 031c 	add.w	r3, r7, #28
 800127a:	4619      	mov	r1, r3
 800127c:	4815      	ldr	r0, [pc, #84]	@ (80012d4 <MX_GPIO_Init+0x1ec>)
 800127e:	f001 fd89 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001282:	2380      	movs	r3, #128	@ 0x80
 8001284:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001286:	2300      	movs	r3, #0
 8001288:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800128e:	f107 031c 	add.w	r3, r7, #28
 8001292:	4619      	mov	r1, r3
 8001294:	480f      	ldr	r0, [pc, #60]	@ (80012d4 <MX_GPIO_Init+0x1ec>)
 8001296:	f001 fd7d 	bl	8002d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 800129a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800129e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a8:	2303      	movs	r3, #3
 80012aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80012ac:	230a      	movs	r3, #10
 80012ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b0:	f107 031c 	add.w	r3, r7, #28
 80012b4:	4619      	mov	r1, r3
 80012b6:	4809      	ldr	r0, [pc, #36]	@ (80012dc <MX_GPIO_Init+0x1f4>)
 80012b8:	f001 fd6c 	bl	8002d94 <HAL_GPIO_Init>

}
 80012bc:	bf00      	nop
 80012be:	3730      	adds	r7, #48	@ 0x30
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40020400 	.word	0x40020400
 80012cc:	40021000 	.word	0x40021000
 80012d0:	40020c00 	.word	0x40020c00
 80012d4:	40021800 	.word	0x40021800
 80012d8:	40020800 	.word	0x40020800
 80012dc:	40020000 	.word	0x40020000

080012e0 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80012e4:	4b09      	ldr	r3, [pc, #36]	@ (800130c <MX_IWDG_Init+0x2c>)
 80012e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001310 <MX_IWDG_Init+0x30>)
 80012e8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80012ea:	4b08      	ldr	r3, [pc, #32]	@ (800130c <MX_IWDG_Init+0x2c>)
 80012ec:	2206      	movs	r2, #6
 80012ee:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <MX_IWDG_Init+0x2c>)
 80012f2:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80012f6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	@ (800130c <MX_IWDG_Init+0x2c>)
 80012fa:	f001 ff10 	bl	800311e <HAL_IWDG_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001304:	f000 f8fa 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000258 	.word	0x20000258
 8001310:	40003000 	.word	0x40003000

08001314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b087      	sub	sp, #28
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800131a:	f001 f83d 	bl	8002398 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131e:	f000 f869 	bl	80013f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001322:	f7ff fee1 	bl	80010e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001326:	f000 ff63 	bl	80021f0 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 800132a:	f000 ff37 	bl	800219c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800132e:	f7ff fde1 	bl	8000ef4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001332:	f000 fd79 	bl	8001e28 <MX_TIM1_Init>
  MX_IWDG_Init();
 8001336:	f7ff ffd3 	bl	80012e0 <MX_IWDG_Init>
  MX_TIM4_Init();
 800133a:	f000 fe31 	bl	8001fa0 <MX_TIM4_Init>
  //MX_LWIP_Init();
  /* USER CODE BEGIN 2 */
  
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800133e:	213c      	movs	r1, #60	@ 0x3c
 8001340:	4826      	ldr	r0, [pc, #152]	@ (80013dc <main+0xc8>)
 8001342:	f002 ff6d 	bl	8004220 <HAL_TIM_Encoder_Start>

  Relay_Init();
 8001346:	f000 fbf7 	bl	8001b38 <Relay_Init>
  PulseControl_Init();
 800134a:	f000 fb2b 	bl	80019a4 <PulseControl_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800134e:	2100      	movs	r1, #0
 8001350:	4823      	ldr	r0, [pc, #140]	@ (80013e0 <main+0xcc>)
 8001352:	f002 fcc9 	bl	8003ce8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001356:	2104      	movs	r1, #4
 8001358:	4821      	ldr	r0, [pc, #132]	@ (80013e0 <main+0xcc>)
 800135a:	f002 fcc5 	bl	8003ce8 <HAL_TIM_PWM_Start>
  EncoderReader_Init();
 800135e:	f7ff fe5f 	bl	8001020 <EncoderReader_Init>
  PositionControl_Init();
 8001362:	f000 f8d1 	bl	8001508 <PositionControl_Init>

  Relay_ServoOn();
 8001366:	f000 fbf9 	bl	8001b5c <Relay_ServoOn>
  HAL_Delay(1000);
 800136a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800136e:	f001 f885 	bl	800247c <HAL_Delay>

  char msg[] = "Servo Start!\r\n";
 8001372:	4b1c      	ldr	r3, [pc, #112]	@ (80013e4 <main+0xd0>)
 8001374:	1d3c      	adds	r4, r7, #4
 8001376:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001378:	c407      	stmia	r4!, {r0, r1, r2}
 800137a:	8023      	strh	r3, [r4, #0]
 800137c:	3402      	adds	r4, #2
 800137e:	0c1b      	lsrs	r3, r3, #16
 8001380:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4618      	mov	r0, r3
 8001386:	f7fe ff83 	bl	8000290 <strlen>
 800138a:	4603      	mov	r3, r0
 800138c:	b29a      	uxth	r2, r3
 800138e:	1d39      	adds	r1, r7, #4
 8001390:	2364      	movs	r3, #100	@ 0x64
 8001392:	4815      	ldr	r0, [pc, #84]	@ (80013e8 <main+0xd4>)
 8001394:	f003 febc 	bl	8005110 <HAL_UART_Transmit>
  //if (!Homing_IsComplete()) {
  //    printf("[Main] Homing failed!\n");
  //    while (1);
  //}
  //HAL_Delay(500);
  EncoderReader_Reset(); //    (0 )
 8001398:	f7ff fe8c 	bl	80010b4 <EncoderReader_Reset>
  PositionControl_SetTarget(10.0f);
 800139c:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80013a0:	f000 fa22 	bl	80017e8 <PositionControl_SetTarget>
  PositionControl_Enable();
 80013a4:	f000 fa54 	bl	8001850 <PositionControl_Enable>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t debug_cnt = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // PID  (1ms , SysTick interrupt_flag )
    if (interrupt_flag) {
 80013ac:	4b0f      	ldr	r3, [pc, #60]	@ (80013ec <main+0xd8>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d00e      	beq.n	80013d4 <main+0xc0>
        interrupt_flag = 0;
 80013b6:	4b0d      	ldr	r3, [pc, #52]	@ (80013ec <main+0xd8>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
        PositionControl_Update();
 80013bc:	f000 f96e 	bl	800169c <PositionControl_Update>

        //   (100ms  = 1ms  100)
        if (++debug_cnt >= 100) {
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	3301      	adds	r3, #1
 80013c4:	617b      	str	r3, [r7, #20]
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	2b63      	cmp	r3, #99	@ 0x63
 80013ca:	d903      	bls.n	80013d4 <main+0xc0>
            debug_cnt = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	617b      	str	r3, [r7, #20]
            PositionControl_PrintStatus();
 80013d0:	f000 faa8 	bl	8001924 <PositionControl_PrintStatus>
        }
    }

    //  
    HAL_IWDG_Refresh(&hiwdg);
 80013d4:	4806      	ldr	r0, [pc, #24]	@ (80013f0 <main+0xdc>)
 80013d6:	f001 fee6 	bl	80031a6 <HAL_IWDG_Refresh>
    if (interrupt_flag) {
 80013da:	e7e7      	b.n	80013ac <main+0x98>
 80013dc:	200002ec 	.word	0x200002ec
 80013e0:	200002a4 	.word	0x200002a4
 80013e4:	080082bc 	.word	0x080082bc
 80013e8:	2000037c 	.word	0x2000037c
 80013ec:	2000029d 	.word	0x2000029d
 80013f0:	20000258 	.word	0x20000258

080013f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b094      	sub	sp, #80	@ 0x50
 80013f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013fa:	f107 0320 	add.w	r3, r7, #32
 80013fe:	2230      	movs	r2, #48	@ 0x30
 8001400:	2100      	movs	r1, #0
 8001402:	4618      	mov	r0, r3
 8001404:	f005 f8a0 	bl	8006548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001408:	f107 030c 	add.w	r3, r7, #12
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001418:	2300      	movs	r3, #0
 800141a:	60bb      	str	r3, [r7, #8]
 800141c:	4b2c      	ldr	r3, [pc, #176]	@ (80014d0 <SystemClock_Config+0xdc>)
 800141e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001420:	4a2b      	ldr	r2, [pc, #172]	@ (80014d0 <SystemClock_Config+0xdc>)
 8001422:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001426:	6413      	str	r3, [r2, #64]	@ 0x40
 8001428:	4b29      	ldr	r3, [pc, #164]	@ (80014d0 <SystemClock_Config+0xdc>)
 800142a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001430:	60bb      	str	r3, [r7, #8]
 8001432:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001434:	2300      	movs	r3, #0
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <SystemClock_Config+0xe0>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a25      	ldr	r2, [pc, #148]	@ (80014d4 <SystemClock_Config+0xe0>)
 800143e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001442:	6013      	str	r3, [r2, #0]
 8001444:	4b23      	ldr	r3, [pc, #140]	@ (80014d4 <SystemClock_Config+0xe0>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001450:	2309      	movs	r3, #9
 8001452:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001454:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800145a:	2301      	movs	r3, #1
 800145c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800145e:	2302      	movs	r3, #2
 8001460:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001462:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001466:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001468:	2304      	movs	r3, #4
 800146a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 800146c:	23b4      	movs	r3, #180	@ 0xb4
 800146e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001470:	2302      	movs	r3, #2
 8001472:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001474:	2307      	movs	r3, #7
 8001476:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001478:	f107 0320 	add.w	r3, r7, #32
 800147c:	4618      	mov	r0, r3
 800147e:	f001 fef3 	bl	8003268 <HAL_RCC_OscConfig>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001488:	f000 f838 	bl	80014fc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800148c:	f001 fe9c 	bl	80031c8 <HAL_PWREx_EnableOverDrive>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001496:	f000 f831 	bl	80014fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800149a:	230f      	movs	r3, #15
 800149c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800149e:	2302      	movs	r3, #2
 80014a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014a6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80014aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014b2:	f107 030c 	add.w	r3, r7, #12
 80014b6:	2105      	movs	r1, #5
 80014b8:	4618      	mov	r0, r3
 80014ba:	f002 f94d 	bl	8003758 <HAL_RCC_ClockConfig>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80014c4:	f000 f81a 	bl	80014fc <Error_Handler>
  }
}
 80014c8:	bf00      	nop
 80014ca:	3750      	adds	r7, #80	@ 0x50
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40007000 	.word	0x40007000

080014d8 <__io_putchar>:

/* USER CODE BEGIN 4 */

// printf UART 
int __io_putchar(int ch)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80014e0:	1d39      	adds	r1, r7, #4
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
 80014e6:	2201      	movs	r2, #1
 80014e8:	4803      	ldr	r0, [pc, #12]	@ (80014f8 <__io_putchar+0x20>)
 80014ea:	f003 fe11 	bl	8005110 <HAL_UART_Transmit>
    return ch;
 80014ee:	687b      	ldr	r3, [r7, #4]
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	2000037c 	.word	0x2000037c

080014fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001500:	b672      	cpsid	i
}
 8001502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <Error_Handler+0x8>

08001508 <PositionControl_Init>:

// ==========  ==========
// Init()        .
//   

int PositionControl_Init(void) {
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
    pid_state.prev_error = 0.0f;  //D : ( - )/dt,    
 800150c:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <PositionControl_Init+0x40>)
 800150e:	f04f 0200 	mov.w	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
    pid_state.integral = 0.0f;   //  
 8001514:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <PositionControl_Init+0x40>)
 8001516:	f04f 0200 	mov.w	r2, #0
 800151a:	605a      	str	r2, [r3, #4]
    pid_state.last_time_ms = HAL_GetTick();  //HAL_GetTick():STM32HAL,     (dt   )
 800151c:	f000 ffa2 	bl	8002464 <HAL_GetTick>
 8001520:	4603      	mov	r3, r0
 8001522:	4a09      	ldr	r2, [pc, #36]	@ (8001548 <PositionControl_Init+0x40>)
 8001524:	6093      	str	r3, [r2, #8]
    
    state.target_angle = 0.0f;
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <PositionControl_Init+0x44>)
 8001528:	f04f 0200 	mov.w	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
    state.current_angle = 0.0f;
 800152e:	4b07      	ldr	r3, [pc, #28]	@ (800154c <PositionControl_Init+0x44>)
 8001530:	f04f 0200 	mov.w	r2, #0
 8001534:	605a      	str	r2, [r3, #4]
    control_enabled = false; //   , , Enable()     
 8001536:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <PositionControl_Init+0x48>)
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]

    printf("[PosCtrl] Initialized\n");
 800153c:	4805      	ldr	r0, [pc, #20]	@ (8001554 <PositionControl_Init+0x4c>)
 800153e:	f004 ff23 	bl	8006388 <puts>
    return POS_CTRL_OK;  // 
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000268 	.word	0x20000268
 800154c:	20000274 	.word	0x20000274
 8001550:	20000290 	.word	0x20000290
 8001554:	080082cc 	.word	0x080082cc

08001558 <PID_Calculate>:

// ========== PID  ==========
static float PID_Calculate(float error, float dt) {
 8001558:	b480      	push	{r7}
 800155a:	b089      	sub	sp, #36	@ 0x24
 800155c:	af00      	add	r7, sp, #0
 800155e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001562:	edc7 0a00 	vstr	s1, [r7]
    // P
    float p_term = pid_params.Kp * error;
 8001566:	4b4b      	ldr	r3, [pc, #300]	@ (8001694 <PID_Calculate+0x13c>)
 8001568:	edd3 7a00 	vldr	s15, [r3]
 800156c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001570:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001574:	edc7 7a06 	vstr	s15, [r7, #24]
    
    // I (  )
    pid_state.integral += error * dt;
 8001578:	4b47      	ldr	r3, [pc, #284]	@ (8001698 <PID_Calculate+0x140>)
 800157a:	ed93 7a01 	vldr	s14, [r3, #4]
 800157e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001582:	edd7 7a00 	vldr	s15, [r7]
 8001586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800158a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800158e:	4b42      	ldr	r3, [pc, #264]	@ (8001698 <PID_Calculate+0x140>)
 8001590:	edc3 7a01 	vstr	s15, [r3, #4]
    
    //  ( )
    if (pid_state.integral > pid_params.integral_limit) {
 8001594:	4b40      	ldr	r3, [pc, #256]	@ (8001698 <PID_Calculate+0x140>)
 8001596:	ed93 7a01 	vldr	s14, [r3, #4]
 800159a:	4b3e      	ldr	r3, [pc, #248]	@ (8001694 <PID_Calculate+0x13c>)
 800159c:	edd3 7a03 	vldr	s15, [r3, #12]
 80015a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a8:	dd04      	ble.n	80015b4 <PID_Calculate+0x5c>
        pid_state.integral = pid_params.integral_limit;
 80015aa:	4b3a      	ldr	r3, [pc, #232]	@ (8001694 <PID_Calculate+0x13c>)
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	4a3a      	ldr	r2, [pc, #232]	@ (8001698 <PID_Calculate+0x140>)
 80015b0:	6053      	str	r3, [r2, #4]
 80015b2:	e014      	b.n	80015de <PID_Calculate+0x86>
    } else if (pid_state.integral < -pid_params.integral_limit) {
 80015b4:	4b38      	ldr	r3, [pc, #224]	@ (8001698 <PID_Calculate+0x140>)
 80015b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80015ba:	4b36      	ldr	r3, [pc, #216]	@ (8001694 <PID_Calculate+0x13c>)
 80015bc:	edd3 7a03 	vldr	s15, [r3, #12]
 80015c0:	eef1 7a67 	vneg.f32	s15, s15
 80015c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015cc:	d507      	bpl.n	80015de <PID_Calculate+0x86>
        pid_state.integral = -pid_params.integral_limit;
 80015ce:	4b31      	ldr	r3, [pc, #196]	@ (8001694 <PID_Calculate+0x13c>)
 80015d0:	edd3 7a03 	vldr	s15, [r3, #12]
 80015d4:	eef1 7a67 	vneg.f32	s15, s15
 80015d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001698 <PID_Calculate+0x140>)
 80015da:	edc3 7a01 	vstr	s15, [r3, #4]
    }
    
    float i_term = pid_params.Ki * pid_state.integral;
 80015de:	4b2d      	ldr	r3, [pc, #180]	@ (8001694 <PID_Calculate+0x13c>)
 80015e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80015e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001698 <PID_Calculate+0x140>)
 80015e6:	edd3 7a01 	vldr	s15, [r3, #4]
 80015ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ee:	edc7 7a05 	vstr	s15, [r7, #20]
    
    // D ()
    float derivative = (error - pid_state.prev_error) / dt;
 80015f2:	4b29      	ldr	r3, [pc, #164]	@ (8001698 <PID_Calculate+0x140>)
 80015f4:	edd3 7a00 	vldr	s15, [r3]
 80015f8:	ed97 7a01 	vldr	s14, [r7, #4]
 80015fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001600:	ed97 7a00 	vldr	s14, [r7]
 8001604:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001608:	edc7 7a04 	vstr	s15, [r7, #16]
    float d_term = pid_params.Kd * derivative;
 800160c:	4b21      	ldr	r3, [pc, #132]	@ (8001694 <PID_Calculate+0x13c>)
 800160e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001612:	ed97 7a04 	vldr	s14, [r7, #16]
 8001616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800161a:	edc7 7a03 	vstr	s15, [r7, #12]
    
    pid_state.prev_error = error;
 800161e:	4a1e      	ldr	r2, [pc, #120]	@ (8001698 <PID_Calculate+0x140>)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6013      	str	r3, [r2, #0]
    
    //  
    float output = p_term + i_term + d_term;
 8001624:	ed97 7a06 	vldr	s14, [r7, #24]
 8001628:	edd7 7a05 	vldr	s15, [r7, #20]
 800162c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001630:	ed97 7a03 	vldr	s14, [r7, #12]
 8001634:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001638:	edc7 7a07 	vstr	s15, [r7, #28]
    
    //  
    if (output > pid_params.output_limit) {
 800163c:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <PID_Calculate+0x13c>)
 800163e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001642:	ed97 7a07 	vldr	s14, [r7, #28]
 8001646:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800164a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164e:	dd03      	ble.n	8001658 <PID_Calculate+0x100>
        output = pid_params.output_limit;
 8001650:	4b10      	ldr	r3, [pc, #64]	@ (8001694 <PID_Calculate+0x13c>)
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	61fb      	str	r3, [r7, #28]
 8001656:	e012      	b.n	800167e <PID_Calculate+0x126>
    } else if (output < -pid_params.output_limit) {
 8001658:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <PID_Calculate+0x13c>)
 800165a:	edd3 7a04 	vldr	s15, [r3, #16]
 800165e:	eef1 7a67 	vneg.f32	s15, s15
 8001662:	ed97 7a07 	vldr	s14, [r7, #28]
 8001666:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800166a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166e:	d506      	bpl.n	800167e <PID_Calculate+0x126>
        output = -pid_params.output_limit;
 8001670:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <PID_Calculate+0x13c>)
 8001672:	edd3 7a04 	vldr	s15, [r3, #16]
 8001676:	eef1 7a67 	vneg.f32	s15, s15
 800167a:	edc7 7a07 	vstr	s15, [r7, #28]
    }
    
    return output;
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	ee07 3a90 	vmov	s15, r3
}
 8001684:	eeb0 0a67 	vmov.f32	s0, s15
 8001688:	3724      	adds	r7, #36	@ 0x24
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	20000000 	.word	0x20000000
 8001698:	20000268 	.word	0x20000268

0800169c <PositionControl_Update>:

// ==========    (1ms !) ==========
void PositionControl_Update(void) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
    if (!control_enabled) {
 80016a2:	4b4a      	ldr	r3, [pc, #296]	@ (80017cc <PositionControl_Update+0x130>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	f083 0301 	eor.w	r3, r3, #1
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <PositionControl_Update+0x1c>
        PulseControl_Stop();
 80016b2:	f000 fa25 	bl	8001b00 <PulseControl_Stop>
        return;
 80016b6:	e085      	b.n	80017c4 <PositionControl_Update+0x128>
    }
    
    // 1.   
    state.current_angle = EncoderReader_GetAngleDeg();
 80016b8:	f7ff fcd2 	bl	8001060 <EncoderReader_GetAngleDeg>
 80016bc:	eef0 7a40 	vmov.f32	s15, s0
 80016c0:	4b43      	ldr	r3, [pc, #268]	@ (80017d0 <PositionControl_Update+0x134>)
 80016c2:	edc3 7a01 	vstr	s15, [r3, #4]
    
    // 2.  
    if (!PositionControl_CheckSafety()) {
 80016c6:	f000 f8d9 	bl	800187c <PositionControl_CheckSafety>
 80016ca:	4603      	mov	r3, r0
 80016cc:	f083 0301 	eor.w	r3, r3, #1
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <PositionControl_Update+0x40>
        PositionControl_EmergencyStop();
 80016d6:	f000 f90d 	bl	80018f4 <PositionControl_EmergencyStop>
        return;
 80016da:	e073      	b.n	80017c4 <PositionControl_Update+0x128>
    }
    
    // 3.  
    state.error = state.target_angle - state.current_angle;
 80016dc:	4b3c      	ldr	r3, [pc, #240]	@ (80017d0 <PositionControl_Update+0x134>)
 80016de:	ed93 7a00 	vldr	s14, [r3]
 80016e2:	4b3b      	ldr	r3, [pc, #236]	@ (80017d0 <PositionControl_Update+0x134>)
 80016e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80016e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ec:	4b38      	ldr	r3, [pc, #224]	@ (80017d0 <PositionControl_Update+0x134>)
 80016ee:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // 4.  
    uint32_t current_time = HAL_GetTick();
 80016f2:	f000 feb7 	bl	8002464 <HAL_GetTick>
 80016f6:	6038      	str	r0, [r7, #0]
    float dt = (current_time - pid_state.last_time_ms) / 1000.0f;  // ms  s
 80016f8:	4b36      	ldr	r3, [pc, #216]	@ (80017d4 <PositionControl_Update+0x138>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	ee07 3a90 	vmov	s15, r3
 8001704:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001708:	eddf 6a33 	vldr	s13, [pc, #204]	@ 80017d8 <PositionControl_Update+0x13c>
 800170c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001710:	edc7 7a01 	vstr	s15, [r7, #4]
    //dt 0  0  (D   ), dt     , 0.001s(1ms)     , 0.001s   D    
    if (dt <= 0.0f) {
 8001714:	edd7 7a01 	vldr	s15, [r7, #4]
 8001718:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800171c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001720:	d802      	bhi.n	8001728 <PositionControl_Update+0x8c>
        dt = 0.001f;  //  dt  (1ms)
 8001722:	4b2e      	ldr	r3, [pc, #184]	@ (80017dc <PositionControl_Update+0x140>)
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	e00a      	b.n	800173e <PositionControl_Update+0xa2>
        
    }else if (dt > 0.1f) {
 8001728:	edd7 7a01 	vldr	s15, [r7, #4]
 800172c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80017e0 <PositionControl_Update+0x144>
 8001730:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001738:	dd01      	ble.n	800173e <PositionControl_Update+0xa2>
        dt = 0.1f;    //  dt  (100ms)
 800173a:	4b2a      	ldr	r3, [pc, #168]	@ (80017e4 <PositionControl_Update+0x148>)
 800173c:	607b      	str	r3, [r7, #4]
    }

    pid_state.last_time_ms = current_time;
 800173e:	4a25      	ldr	r2, [pc, #148]	@ (80017d4 <PositionControl_Update+0x138>)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	6093      	str	r3, [r2, #8]
    
    // 5. PID 
    state.output = PID_Calculate(state.error, dt);
 8001744:	4b22      	ldr	r3, [pc, #136]	@ (80017d0 <PositionControl_Update+0x134>)
 8001746:	edd3 7a02 	vldr	s15, [r3, #8]
 800174a:	edd7 0a01 	vldr	s1, [r7, #4]
 800174e:	eeb0 0a67 	vmov.f32	s0, s15
 8001752:	f7ff ff01 	bl	8001558 <PID_Calculate>
 8001756:	eef0 7a40 	vmov.f32	s15, s0
 800175a:	4b1d      	ldr	r3, [pc, #116]	@ (80017d0 <PositionControl_Update+0x134>)
 800175c:	edc3 7a03 	vstr	s15, [r3, #12]
    
    // 6.  
    PulseControl_SetFrequency((int32_t)state.output);
 8001760:	4b1b      	ldr	r3, [pc, #108]	@ (80017d0 <PositionControl_Update+0x134>)
 8001762:	edd3 7a03 	vldr	s15, [r3, #12]
 8001766:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800176a:	ee17 0a90 	vmov	r0, s15
 800176e:	f000 f931 	bl	80019d4 <PulseControl_SetFrequency>
    
    // 7.  
    if (fabsf(state.error) < POSITION_TOLERANCE) {
 8001772:	4b17      	ldr	r3, [pc, #92]	@ (80017d0 <PositionControl_Update+0x134>)
 8001774:	edd3 7a02 	vldr	s15, [r3, #8]
 8001778:	eef0 7ae7 	vabs.f32	s15, s15
 800177c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001780:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001788:	d516      	bpl.n	80017b8 <PositionControl_Update+0x11c>
        state.stable_time_ms += (uint32_t)(dt * 1000.0f); //    
 800178a:	4b11      	ldr	r3, [pc, #68]	@ (80017d0 <PositionControl_Update+0x134>)
 800178c:	695b      	ldr	r3, [r3, #20]
 800178e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001792:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80017d8 <PositionControl_Update+0x13c>
 8001796:	ee67 7a87 	vmul.f32	s15, s15, s14
 800179a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800179e:	ee17 2a90 	vmov	r2, s15
 80017a2:	4413      	add	r3, r2
 80017a4:	4a0a      	ldr	r2, [pc, #40]	@ (80017d0 <PositionControl_Update+0x134>)
 80017a6:	6153      	str	r3, [r2, #20]
        if (state.stable_time_ms > 100) {  // 100ms  
 80017a8:	4b09      	ldr	r3, [pc, #36]	@ (80017d0 <PositionControl_Update+0x134>)
 80017aa:	695b      	ldr	r3, [r3, #20]
 80017ac:	2b64      	cmp	r3, #100	@ 0x64
 80017ae:	d909      	bls.n	80017c4 <PositionControl_Update+0x128>
            state.is_stable = true;
 80017b0:	4b07      	ldr	r3, [pc, #28]	@ (80017d0 <PositionControl_Update+0x134>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	741a      	strb	r2, [r3, #16]
 80017b6:	e005      	b.n	80017c4 <PositionControl_Update+0x128>
        }
    } else {
        state.stable_time_ms = 0;
 80017b8:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <PositionControl_Update+0x134>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	615a      	str	r2, [r3, #20]
        state.is_stable = false;
 80017be:	4b04      	ldr	r3, [pc, #16]	@ (80017d0 <PositionControl_Update+0x134>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	741a      	strb	r2, [r3, #16]
    }
}
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000290 	.word	0x20000290
 80017d0:	20000274 	.word	0x20000274
 80017d4:	20000268 	.word	0x20000268
 80017d8:	447a0000 	.word	0x447a0000
 80017dc:	3a83126f 	.word	0x3a83126f
 80017e0:	3dcccccd 	.word	0x3dcccccd
 80017e4:	3dcccccd 	.word	0x3dcccccd

080017e8 <PositionControl_SetTarget>:

// ==========   ==========
int PositionControl_SetTarget(float target_deg) {
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	ed87 0a01 	vstr	s0, [r7, #4]
    //  
    if (target_deg > MAX_ANGLE_DEG || target_deg < MIN_ANGLE_DEG) {
 80017f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017f6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001844 <PositionControl_SetTarget+0x5c>
 80017fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001802:	dc08      	bgt.n	8001816 <PositionControl_SetTarget+0x2e>
 8001804:	edd7 7a01 	vldr	s15, [r7, #4]
 8001808:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001848 <PositionControl_SetTarget+0x60>
 800180c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	d502      	bpl.n	800181c <PositionControl_SetTarget+0x34>
        return POS_CTRL_ERR_OVER_LIMIT;
 8001816:	f06f 0302 	mvn.w	r3, #2
 800181a:	e00d      	b.n	8001838 <PositionControl_SetTarget+0x50>
  __ASM volatile ("cpsid i" : : : "memory");
 800181c:	b672      	cpsid	i
}
 800181e:	bf00      	nop
    }

    __disable_irq();
    state.target_angle = target_deg;
 8001820:	4a0a      	ldr	r2, [pc, #40]	@ (800184c <PositionControl_SetTarget+0x64>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6013      	str	r3, [r2, #0]
    state.is_stable = false;
 8001826:	4b09      	ldr	r3, [pc, #36]	@ (800184c <PositionControl_SetTarget+0x64>)
 8001828:	2200      	movs	r2, #0
 800182a:	741a      	strb	r2, [r3, #16]
    state.stable_time_ms = 0;
 800182c:	4b07      	ldr	r3, [pc, #28]	@ (800184c <PositionControl_SetTarget+0x64>)
 800182e:	2200      	movs	r2, #0
 8001830:	615a      	str	r2, [r3, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8001832:	b662      	cpsie	i
}
 8001834:	bf00      	nop
    __enable_irq();

    return POS_CTRL_OK;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	42340000 	.word	0x42340000
 8001848:	c2340000 	.word	0xc2340000
 800184c:	20000274 	.word	0x20000274

08001850 <PositionControl_Enable>:
}
ControlMode_t PositionControl_GetMode(void) {
    return CTRL_MODE_POSITION;
}

int PositionControl_Enable(void) {
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
    control_enabled = true;
 8001854:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <PositionControl_Enable+0x20>)
 8001856:	2201      	movs	r2, #1
 8001858:	701a      	strb	r2, [r3, #0]
    pid_state.integral = 0.0f;  //  
 800185a:	4b06      	ldr	r3, [pc, #24]	@ (8001874 <PositionControl_Enable+0x24>)
 800185c:	f04f 0200 	mov.w	r2, #0
 8001860:	605a      	str	r2, [r3, #4]
    printf("[PosCtrl] Enabled\n");
 8001862:	4805      	ldr	r0, [pc, #20]	@ (8001878 <PositionControl_Enable+0x28>)
 8001864:	f004 fd90 	bl	8006388 <puts>
    return POS_CTRL_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000290 	.word	0x20000290
 8001874:	20000268 	.word	0x20000268
 8001878:	08008318 	.word	0x08008318

0800187c <PositionControl_CheckSafety>:
void PositionControl_SetSafetyLimits(SafetyLimits_t* limits) {
    //  
    (void)limits;
}

bool PositionControl_CheckSafety(void) {
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
    //   
    if (state.current_angle > MAX_ANGLE_DEG + 5.0f || 
 8001880:	4b17      	ldr	r3, [pc, #92]	@ (80018e0 <PositionControl_CheckSafety+0x64>)
 8001882:	edd3 7a01 	vldr	s15, [r3, #4]
 8001886:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80018e4 <PositionControl_CheckSafety+0x68>
 800188a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800188e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001892:	dc09      	bgt.n	80018a8 <PositionControl_CheckSafety+0x2c>
        state.current_angle < MIN_ANGLE_DEG - 5.0f) {
 8001894:	4b12      	ldr	r3, [pc, #72]	@ (80018e0 <PositionControl_CheckSafety+0x64>)
 8001896:	edd3 7a01 	vldr	s15, [r3, #4]
    if (state.current_angle > MAX_ANGLE_DEG + 5.0f || 
 800189a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80018e8 <PositionControl_CheckSafety+0x6c>
 800189e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a6:	d504      	bpl.n	80018b2 <PositionControl_CheckSafety+0x36>
        fault_flag = 1;
 80018a8:	4b10      	ldr	r3, [pc, #64]	@ (80018ec <PositionControl_CheckSafety+0x70>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	701a      	strb	r2, [r3, #0]
        return false;
 80018ae:	2300      	movs	r3, #0
 80018b0:	e011      	b.n	80018d6 <PositionControl_CheckSafety+0x5a>
    }
    
    //    
    if (fabsf(state.error) > 60.0f) {
 80018b2:	4b0b      	ldr	r3, [pc, #44]	@ (80018e0 <PositionControl_CheckSafety+0x64>)
 80018b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80018b8:	eef0 7ae7 	vabs.f32	s15, s15
 80018bc:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80018f0 <PositionControl_CheckSafety+0x74>
 80018c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c8:	dd04      	ble.n	80018d4 <PositionControl_CheckSafety+0x58>
        fault_flag = 2;
 80018ca:	4b08      	ldr	r3, [pc, #32]	@ (80018ec <PositionControl_CheckSafety+0x70>)
 80018cc:	2202      	movs	r2, #2
 80018ce:	701a      	strb	r2, [r3, #0]
        return false;
 80018d0:	2300      	movs	r3, #0
 80018d2:	e000      	b.n	80018d6 <PositionControl_CheckSafety+0x5a>
    }
    
    return true;
 80018d4:	2301      	movs	r3, #1
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	20000274 	.word	0x20000274
 80018e4:	42480000 	.word	0x42480000
 80018e8:	c2480000 	.word	0xc2480000
 80018ec:	20000264 	.word	0x20000264
 80018f0:	42700000 	.word	0x42700000

080018f4 <PositionControl_EmergencyStop>:
bool PositionControl_IsSafe(void) {
    return PositionControl_CheckSafety();
}

void PositionControl_EmergencyStop(void) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
    control_enabled = false;
 80018f8:	4b07      	ldr	r3, [pc, #28]	@ (8001918 <PositionControl_EmergencyStop+0x24>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
    PulseControl_Stop();
 80018fe:	f000 f8ff 	bl	8001b00 <PulseControl_Stop>
    pid_state.integral = 0.0f;
 8001902:	4b06      	ldr	r3, [pc, #24]	@ (800191c <PositionControl_EmergencyStop+0x28>)
 8001904:	f04f 0200 	mov.w	r2, #0
 8001908:	605a      	str	r2, [r3, #4]
    printf("[PosCtrl] EMERGENCY STOP!\n");
 800190a:	4805      	ldr	r0, [pc, #20]	@ (8001920 <PositionControl_EmergencyStop+0x2c>)
 800190c:	f004 fd3c 	bl	8006388 <puts>
    Relay_Emergency();
 8001910:	f000 f930 	bl	8001b74 <Relay_Emergency>
}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20000290 	.word	0x20000290
 800191c:	20000268 	.word	0x20000268
 8001920:	08008350 	.word	0x08008350

08001924 <PositionControl_PrintStatus>:
            return "Unknown Error";
    }
}
       

void PositionControl_PrintStatus(void) {
 8001924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001928:	b088      	sub	sp, #32
 800192a:	af08      	add	r7, sp, #32
    printf("[PosCtrl] Target:%.2f Current:%.2f Error:%.2f Out:%.0f %s\n",
           state.target_angle,
 800192c:	4b19      	ldr	r3, [pc, #100]	@ (8001994 <PositionControl_PrintStatus+0x70>)
 800192e:	681b      	ldr	r3, [r3, #0]
    printf("[PosCtrl] Target:%.2f Current:%.2f Error:%.2f Out:%.0f %s\n",
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fe19 	bl	8000568 <__aeabi_f2d>
 8001936:	4682      	mov	sl, r0
 8001938:	468b      	mov	fp, r1
           state.current_angle,
 800193a:	4b16      	ldr	r3, [pc, #88]	@ (8001994 <PositionControl_PrintStatus+0x70>)
 800193c:	685b      	ldr	r3, [r3, #4]
    printf("[PosCtrl] Target:%.2f Current:%.2f Error:%.2f Out:%.0f %s\n",
 800193e:	4618      	mov	r0, r3
 8001940:	f7fe fe12 	bl	8000568 <__aeabi_f2d>
 8001944:	4604      	mov	r4, r0
 8001946:	460d      	mov	r5, r1
           state.error,
 8001948:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <PositionControl_PrintStatus+0x70>)
 800194a:	689b      	ldr	r3, [r3, #8]
    printf("[PosCtrl] Target:%.2f Current:%.2f Error:%.2f Out:%.0f %s\n",
 800194c:	4618      	mov	r0, r3
 800194e:	f7fe fe0b 	bl	8000568 <__aeabi_f2d>
 8001952:	4680      	mov	r8, r0
 8001954:	4689      	mov	r9, r1
           state.output,
 8001956:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <PositionControl_PrintStatus+0x70>)
 8001958:	68db      	ldr	r3, [r3, #12]
    printf("[PosCtrl] Target:%.2f Current:%.2f Error:%.2f Out:%.0f %s\n",
 800195a:	4618      	mov	r0, r3
 800195c:	f7fe fe04 	bl	8000568 <__aeabi_f2d>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
           state.is_stable ? "STABLE" : "");
 8001964:	490b      	ldr	r1, [pc, #44]	@ (8001994 <PositionControl_PrintStatus+0x70>)
 8001966:	7c09      	ldrb	r1, [r1, #16]
    printf("[PosCtrl] Target:%.2f Current:%.2f Error:%.2f Out:%.0f %s\n",
 8001968:	2900      	cmp	r1, #0
 800196a:	d001      	beq.n	8001970 <PositionControl_PrintStatus+0x4c>
 800196c:	490a      	ldr	r1, [pc, #40]	@ (8001998 <PositionControl_PrintStatus+0x74>)
 800196e:	e000      	b.n	8001972 <PositionControl_PrintStatus+0x4e>
 8001970:	490a      	ldr	r1, [pc, #40]	@ (800199c <PositionControl_PrintStatus+0x78>)
 8001972:	9106      	str	r1, [sp, #24]
 8001974:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001978:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800197c:	e9cd 4500 	strd	r4, r5, [sp]
 8001980:	4652      	mov	r2, sl
 8001982:	465b      	mov	r3, fp
 8001984:	4806      	ldr	r0, [pc, #24]	@ (80019a0 <PositionControl_PrintStatus+0x7c>)
 8001986:	f004 fc97 	bl	80062b8 <iprintf>
}
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001992:	bf00      	nop
 8001994:	20000274 	.word	0x20000274
 8001998:	080083f4 	.word	0x080083f4
 800199c:	080083fc 	.word	0x080083fc
 80019a0:	08008400 	.word	0x08008400

080019a4 <PulseControl_Init>:
extern TIM_HandleTypeDef htim1;

/**
  * @brief   
  */
void PulseControl_Init(void) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
    p_htim1 = &htim1;
 80019a8:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <PulseControl_Init+0x20>)
 80019aa:	4a07      	ldr	r2, [pc, #28]	@ (80019c8 <PulseControl_Init+0x24>)
 80019ac:	601a      	str	r2, [r3, #0]
    is_busy = 0;
 80019ae:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <PulseControl_Init+0x28>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]

    //      (Safety)
    // CubeMX(main.c) PE11 GPIO_Output   .
    HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 80019b4:	2200      	movs	r2, #0
 80019b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019ba:	4805      	ldr	r0, [pc, #20]	@ (80019d0 <PulseControl_Init+0x2c>)
 80019bc:	f001 fb96 	bl	80030ec <HAL_GPIO_WritePin>
}
 80019c0:	bf00      	nop
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000294 	.word	0x20000294
 80019c8:	200002a4 	.word	0x200002a4
 80019cc:	2000029c 	.word	0x2000029c
 80019d0:	40021000 	.word	0x40021000

080019d4 <PulseControl_SetFrequency>:
 * * [  ]
 *    (DIR_PIN)   , PID   
 *     .    (+, -) 
 * DIR  High/Low   .
 */
void PulseControl_SetFrequency(int32_t freq_hz) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
    // 1.   
    if (freq_hz == 0) {
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d106      	bne.n	80019f0 <PulseControl_SetFrequency+0x1c>
        //     Stop  (PID  )
        HAL_TIM_PWM_Stop(p_htim1, TIM_CHANNEL_1); 
 80019e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a98 <PulseControl_SetFrequency+0xc4>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2100      	movs	r1, #0
 80019e8:	4618      	mov	r0, r3
 80019ea:	f002 fa45 	bl	8003e78 <HAL_TIM_PWM_Stop>
        return;
 80019ee:	e04f      	b.n	8001a90 <PulseControl_SetFrequency+0xbc>
    }

    // 2.   ( !)
    // freq_hz  CW,  CCW (     )
    if (freq_hz > 0) {
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	dd06      	ble.n	8001a04 <PulseControl_SetFrequency+0x30>
        HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_SET);   // 
 80019f6:	2201      	movs	r2, #1
 80019f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019fc:	4827      	ldr	r0, [pc, #156]	@ (8001a9c <PulseControl_SetFrequency+0xc8>)
 80019fe:	f001 fb75 	bl	80030ec <HAL_GPIO_WritePin>
 8001a02:	e008      	b.n	8001a16 <PulseControl_SetFrequency+0x42>
    } else {
        HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET); // 
 8001a04:	2200      	movs	r2, #0
 8001a06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a0a:	4824      	ldr	r0, [pc, #144]	@ (8001a9c <PulseControl_SetFrequency+0xc8>)
 8001a0c:	f001 fb6e 	bl	80030ec <HAL_GPIO_WritePin>
        freq_hz = -freq_hz; //     
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	425b      	negs	r3, r3
 8001a14:	607b      	str	r3, [r7, #4]
    }

    // 3.    (, : 100kHz)
    if (freq_hz > 100000) freq_hz = 100000;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a21      	ldr	r2, [pc, #132]	@ (8001aa0 <PulseControl_SetFrequency+0xcc>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	dd01      	ble.n	8001a22 <PulseControl_SetFrequency+0x4e>
 8001a1e:	4b20      	ldr	r3, [pc, #128]	@ (8001aa0 <PulseControl_SetFrequency+0xcc>)
 8001a20:	607b      	str	r3, [r7, #4]
    //     (   )
    if (freq_hz < 10) freq_hz = 10;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b09      	cmp	r3, #9
 8001a26:	dc01      	bgt.n	8001a2c <PulseControl_SetFrequency+0x58>
 8001a28:	230a      	movs	r3, #10
 8001a2a:	607b      	str	r3, [r7, #4]

    // 4. (ARR) 
    // : TimerClock / ((PSC+1) * TargetFreq) - 1
    // MCU TIM1  180MHz PSC 215  (CubeMX   )
    uint32_t timer_clk = 180000000; 
 8001a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa4 <PulseControl_SetFrequency+0xd0>)
 8001a2e:	613b      	str	r3, [r7, #16]
    uint32_t psc = p_htim1->Instance->PSC;
 8001a30:	4b19      	ldr	r3, [pc, #100]	@ (8001a98 <PulseControl_SetFrequency+0xc4>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a38:	60fb      	str	r3, [r7, #12]
    
    
    
    // 0  
    uint32_t arr = (timer_clk / ((psc + 1) * freq_hz)) - 1;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	fb02 f303 	mul.w	r3, r2, r3
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	617b      	str	r3, [r7, #20]

    if (arr > 0xFFFF) arr = 0xFFFF; //16 
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a54:	d302      	bcc.n	8001a5c <PulseControl_SetFrequency+0x88>
 8001a56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a5a:	617b      	str	r3, [r7, #20]
    if (arr < 1) arr = 1; //  (0 ) 
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d101      	bne.n	8001a66 <PulseControl_SetFrequency+0x92>
 8001a62:	2301      	movs	r3, #1
 8001a64:	617b      	str	r3, [r7, #20]

    // 5.   (   50% )
    __HAL_TIM_SET_AUTORELOAD(p_htim1, arr);
 8001a66:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <PulseControl_SetFrequency+0xc4>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a70:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <PulseControl_SetFrequency+0xc4>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	697a      	ldr	r2, [r7, #20]
 8001a76:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(p_htim1, TIM_CHANNEL_1, arr / 2);
 8001a78:	4b07      	ldr	r3, [pc, #28]	@ (8001a98 <PulseControl_SetFrequency+0xc4>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	0852      	lsrs	r2, r2, #1
 8001a82:	635a      	str	r2, [r3, #52]	@ 0x34

    // 6. PWM 
    // PID   (_IT)     .
    HAL_TIM_PWM_Start(p_htim1, TIM_CHANNEL_1);
 8001a84:	4b04      	ldr	r3, [pc, #16]	@ (8001a98 <PulseControl_SetFrequency+0xc4>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f002 f92c 	bl	8003ce8 <HAL_TIM_PWM_Start>
}
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000294 	.word	0x20000294
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	000186a0 	.word	0x000186a0
 8001aa4:	0aba9500 	.word	0x0aba9500

08001aa8 <HAL_TIM_PWM_PulseFinishedCallback>:

/**
  * @brief PWM    ( )
  *  1    remaining_steps .
  */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
    // TIM1  
    if (htim->Instance == TIM1) {
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a0e      	ldr	r2, [pc, #56]	@ (8001af0 <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d115      	bne.n	8001ae6 <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
        if (remaining_steps > 0) {
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d004      	beq.n	8001acc <HAL_TIM_PWM_PulseFinishedCallback+0x24>
            remaining_steps--; //    
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8001af4 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001aca:	6013      	str	r3, [r2, #0]
        }

        if (remaining_steps == 0) {
 8001acc:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d108      	bne.n	8001ae6 <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
            //     PWM 
            HAL_TIM_PWM_Stop_IT(p_htim1, TIM_CHANNEL_1);
 8001ad4:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4618      	mov	r0, r3
 8001adc:	f002 fa3c 	bl	8003f58 <HAL_TIM_PWM_Stop_IT>
            is_busy = 0;
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40010000 	.word	0x40010000
 8001af4:	20000298 	.word	0x20000298
 8001af8:	20000294 	.word	0x20000294
 8001afc:	2000029c 	.word	0x2000029c

08001b00 <PulseControl_Stop>:

/**
  * @brief  
  */
void PulseControl_Stop(void) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop_IT(p_htim1, TIM_CHANNEL_1);
 8001b04:	4b09      	ldr	r3, [pc, #36]	@ (8001b2c <PulseControl_Stop+0x2c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2100      	movs	r1, #0
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f002 fa24 	bl	8003f58 <HAL_TIM_PWM_Stop_IT>
    HAL_TIM_PWM_Stop(p_htim1, TIM_CHANNEL_1); // IT    
 8001b10:	4b06      	ldr	r3, [pc, #24]	@ (8001b2c <PulseControl_Stop+0x2c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2100      	movs	r1, #0
 8001b16:	4618      	mov	r0, r3
 8001b18:	f002 f9ae 	bl	8003e78 <HAL_TIM_PWM_Stop>
    remaining_steps = 0;
 8001b1c:	4b04      	ldr	r3, [pc, #16]	@ (8001b30 <PulseControl_Stop+0x30>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
    is_busy = 0;
 8001b22:	4b04      	ldr	r3, [pc, #16]	@ (8001b34 <PulseControl_Stop+0x34>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20000294 	.word	0x20000294
 8001b30:	20000298 	.word	0x20000298
 8001b34:	2000029c 	.word	0x2000029c

08001b38 <Relay_Init>:
 * @brief Initialize relay control
 * SVON: Active LOW (LOW=ON, HIGH=OFF)
 * EMG: Active LOW, B (LOW=, HIGH=)
 */
void Relay_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
    // Default state: Servo OFF, EMG released ( )
    HAL_GPIO_WritePin(SVON_PORT, SVON_PIN_CTRL, GPIO_PIN_SET);   // SVON OFF (Active LOW)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b42:	4805      	ldr	r0, [pc, #20]	@ (8001b58 <Relay_Init+0x20>)
 8001b44:	f001 fad2 	bl	80030ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMG_PORT, EMG_PIN_CTRL, GPIO_PIN_SET);     // EMG  ()
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b4e:	4802      	ldr	r0, [pc, #8]	@ (8001b58 <Relay_Init+0x20>)
 8001b50:	f001 facc 	bl	80030ec <HAL_GPIO_WritePin>
}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40020c00 	.word	0x40020c00

08001b5c <Relay_ServoOn>:

/**
 * @brief Turn servo ON (Active LOW: LOW=ON)
 */
void Relay_ServoOn(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SVON_PORT, SVON_PIN_CTRL, GPIO_PIN_RESET); // LOW = Servo ON
 8001b60:	2200      	movs	r2, #0
 8001b62:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b66:	4802      	ldr	r0, [pc, #8]	@ (8001b70 <Relay_ServoOn+0x14>)
 8001b68:	f001 fac0 	bl	80030ec <HAL_GPIO_WritePin>
}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40020c00 	.word	0x40020c00

08001b74 <Relay_Emergency>:

/**
 * @brief Emergency stop (Active LOW: LOW=)
 */
void Relay_Emergency(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EMG_PORT, EMG_PIN_CTRL, GPIO_PIN_RESET);   // LOW = 
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b7e:	4802      	ldr	r0, [pc, #8]	@ (8001b88 <Relay_Emergency+0x14>)
 8001b80:	f001 fab4 	bl	80030ec <HAL_GPIO_WritePin>
}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40020c00 	.word	0x40020c00

08001b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	4b10      	ldr	r3, [pc, #64]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9a:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001b9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ba0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	603b      	str	r3, [r7, #0]
 8001bb2:	4b09      	ldr	r3, [pc, #36]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb6:	4a08      	ldr	r2, [pc, #32]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bbe:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc6:	603b      	str	r3, [r7, #0]
 8001bc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800

08001bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001be0:	bf00      	nop
 8001be2:	e7fd      	b.n	8001be0 <NMI_Handler+0x4>

08001be4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <HardFault_Handler+0x4>

08001bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <MemManage_Handler+0x4>

08001bf4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <BusFault_Handler+0x4>

08001bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <UsageFault_Handler+0x4>

08001c04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c34:	f000 fc02 	bl	800243c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  interrupt_flag = 1;
 8001c38:	4b02      	ldr	r3, [pc, #8]	@ (8001c44 <SysTick_Handler+0x14>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	2000029d 	.word	0x2000029d

08001c48 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c4c:	4802      	ldr	r0, [pc, #8]	@ (8001c58 <TIM1_CC_IRQHandler+0x10>)
 8001c4e:	f002 fb75 	bl	800433c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200002a4 	.word	0x200002a4

08001c5c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001c60:	4802      	ldr	r0, [pc, #8]	@ (8001c6c <ETH_IRQHandler+0x10>)
 8001c62:	f000 ffb3 	bl	8002bcc <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200003c8 	.word	0x200003c8

08001c70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return 1;
 8001c74:	2301      	movs	r3, #1
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <_kill>:

int _kill(int pid, int sig)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <_kill+0x20>)
 8001c8c:	2216      	movs	r2, #22
 8001c8e:	601a      	str	r2, [r3, #0]
  return -1;
 8001c90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	200005b4 	.word	0x200005b4

08001ca4 <_exit>:

void _exit (int status)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cac:	f04f 31ff 	mov.w	r1, #4294967295
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f7ff ffe5 	bl	8001c80 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cb6:	bf00      	nop
 8001cb8:	e7fd      	b.n	8001cb6 <_exit+0x12>

08001cba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b086      	sub	sp, #24
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	60f8      	str	r0, [r7, #12]
 8001cc2:	60b9      	str	r1, [r7, #8]
 8001cc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	617b      	str	r3, [r7, #20]
 8001cca:	e00a      	b.n	8001ce2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ccc:	f3af 8000 	nop.w
 8001cd0:	4601      	mov	r1, r0
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	1c5a      	adds	r2, r3, #1
 8001cd6:	60ba      	str	r2, [r7, #8]
 8001cd8:	b2ca      	uxtb	r2, r1
 8001cda:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	697a      	ldr	r2, [r7, #20]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	dbf0      	blt.n	8001ccc <_read+0x12>
  }

  return len;
 8001cea:	687b      	ldr	r3, [r7, #4]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d00:	2300      	movs	r3, #0
 8001d02:	617b      	str	r3, [r7, #20]
 8001d04:	e009      	b.n	8001d1a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	1c5a      	adds	r2, r3, #1
 8001d0a:	60ba      	str	r2, [r7, #8]
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff fbe2 	bl	80014d8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	3301      	adds	r3, #1
 8001d18:	617b      	str	r3, [r7, #20]
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	dbf1      	blt.n	8001d06 <_write+0x12>
  }
  return len;
 8001d22:	687b      	ldr	r3, [r7, #4]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <_close>:

int _close(int file)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d54:	605a      	str	r2, [r3, #4]
  return 0;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <_isatty>:

int _isatty(int file)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d6c:	2301      	movs	r3, #1
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b085      	sub	sp, #20
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	60f8      	str	r0, [r7, #12]
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d86:	2300      	movs	r3, #0
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b087      	sub	sp, #28
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d9c:	4a14      	ldr	r2, [pc, #80]	@ (8001df0 <_sbrk+0x5c>)
 8001d9e:	4b15      	ldr	r3, [pc, #84]	@ (8001df4 <_sbrk+0x60>)
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001da8:	4b13      	ldr	r3, [pc, #76]	@ (8001df8 <_sbrk+0x64>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d102      	bne.n	8001db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001db0:	4b11      	ldr	r3, [pc, #68]	@ (8001df8 <_sbrk+0x64>)
 8001db2:	4a12      	ldr	r2, [pc, #72]	@ (8001dfc <_sbrk+0x68>)
 8001db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001db6:	4b10      	ldr	r3, [pc, #64]	@ (8001df8 <_sbrk+0x64>)
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d205      	bcs.n	8001dd0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <_sbrk+0x6c>)
 8001dc6:	220c      	movs	r2, #12
 8001dc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dca:	f04f 33ff 	mov.w	r3, #4294967295
 8001dce:	e009      	b.n	8001de4 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd0:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <_sbrk+0x64>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dd6:	4b08      	ldr	r3, [pc, #32]	@ (8001df8 <_sbrk+0x64>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	4a06      	ldr	r2, [pc, #24]	@ (8001df8 <_sbrk+0x64>)
 8001de0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001de2:	68fb      	ldr	r3, [r7, #12]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	371c      	adds	r7, #28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	20030000 	.word	0x20030000
 8001df4:	00001000 	.word	0x00001000
 8001df8:	200002a0 	.word	0x200002a0
 8001dfc:	200005c8 	.word	0x200005c8
 8001e00:	200005b4 	.word	0x200005b4

08001e04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e08:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <SystemInit+0x20>)
 8001e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e0e:	4a05      	ldr	r2, [pc, #20]	@ (8001e24 <SystemInit+0x20>)
 8001e10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b096      	sub	sp, #88	@ 0x58
 8001e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e2e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e3c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	609a      	str	r2, [r3, #8]
 8001e52:	60da      	str	r2, [r3, #12]
 8001e54:	611a      	str	r2, [r3, #16]
 8001e56:	615a      	str	r2, [r3, #20]
 8001e58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e5a:	1d3b      	adds	r3, r7, #4
 8001e5c:	2220      	movs	r2, #32
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f004 fb71 	bl	8006548 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e66:	4b4c      	ldr	r3, [pc, #304]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001e68:	4a4c      	ldr	r2, [pc, #304]	@ (8001f9c <MX_TIM1_Init+0x174>)
 8001e6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 215;
 8001e6c:	4b4a      	ldr	r3, [pc, #296]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001e6e:	22d7      	movs	r2, #215	@ 0xd7
 8001e70:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e72:	4b49      	ldr	r3, [pc, #292]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 8001e78:	4b47      	ldr	r3, [pc, #284]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001e7a:	2209      	movs	r2, #9
 8001e7c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e7e:	4b46      	ldr	r3, [pc, #280]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e84:	4b44      	ldr	r3, [pc, #272]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e8a:	4b43      	ldr	r3, [pc, #268]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e90:	4841      	ldr	r0, [pc, #260]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001e92:	f001 fe81 	bl	8003b98 <HAL_TIM_Base_Init>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001e9c:	f7ff fb2e 	bl	80014fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ea0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ea4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ea6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001eaa:	4619      	mov	r1, r3
 8001eac:	483a      	ldr	r0, [pc, #232]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001eae:	f002 fbf7 	bl	80046a0 <HAL_TIM_ConfigClockSource>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001eb8:	f7ff fb20 	bl	80014fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ebc:	4836      	ldr	r0, [pc, #216]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001ebe:	f001 feba 	bl	8003c36 <HAL_TIM_PWM_Init>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001ec8:	f7ff fb18 	bl	80014fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ed4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ed8:	4619      	mov	r1, r3
 8001eda:	482f      	ldr	r0, [pc, #188]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001edc:	f002 ffe6 	bl	8004eac <HAL_TIMEx_MasterConfigSynchronization>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001ee6:	f7ff fb09 	bl	80014fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eea:	2360      	movs	r3, #96	@ 0x60
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 5;
 8001eee:	2305      	movs	r3, #5
 8001ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001efe:	2300      	movs	r3, #0
 8001f00:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f02:	2300      	movs	r3, #0
 8001f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4822      	ldr	r0, [pc, #136]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001f10:	f002 fb04 	bl	800451c <HAL_TIM_PWM_ConfigChannel>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001f1a:	f7ff faef 	bl	80014fc <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 8001f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	699a      	ldr	r2, [r3, #24]
 8001f24:	4b1c      	ldr	r3, [pc, #112]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f022 0208 	bic.w	r2, r2, #8
 8001f2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f32:	2204      	movs	r2, #4
 8001f34:	4619      	mov	r1, r3
 8001f36:	4818      	ldr	r0, [pc, #96]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001f38:	f002 faf0 	bl	800451c <HAL_TIM_PWM_ConfigChannel>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 8001f42:	f7ff fadb 	bl	80014fc <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 8001f46:	4b14      	ldr	r3, [pc, #80]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	699a      	ldr	r2, [r3, #24]
 8001f4c:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f54:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f56:	2300      	movs	r3, #0
 8001f58:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f6e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	4619      	mov	r1, r3
 8001f78:	4807      	ldr	r0, [pc, #28]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001f7a:	f003 f813 	bl	8004fa4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8001f84:	f7ff faba 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f88:	4803      	ldr	r0, [pc, #12]	@ (8001f98 <MX_TIM1_Init+0x170>)
 8001f8a:	f000 f8cd 	bl	8002128 <HAL_TIM_MspPostInit>

}
 8001f8e:	bf00      	nop
 8001f90:	3758      	adds	r7, #88	@ 0x58
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	200002a4 	.word	0x200002a4
 8001f9c:	40010000 	.word	0x40010000

08001fa0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08c      	sub	sp, #48	@ 0x30
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001fa6:	f107 030c 	add.w	r3, r7, #12
 8001faa:	2224      	movs	r2, #36	@ 0x24
 8001fac:	2100      	movs	r1, #0
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f004 faca 	bl	8006548 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fb4:	1d3b      	adds	r3, r7, #4
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fbc:	4b20      	ldr	r3, [pc, #128]	@ (8002040 <MX_TIM4_Init+0xa0>)
 8001fbe:	4a21      	ldr	r2, [pc, #132]	@ (8002044 <MX_TIM4_Init+0xa4>)
 8001fc0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001fc2:	4b1f      	ldr	r3, [pc, #124]	@ (8002040 <MX_TIM4_Init+0xa0>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8002040 <MX_TIM4_Init+0xa0>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001fce:	4b1c      	ldr	r3, [pc, #112]	@ (8002040 <MX_TIM4_Init+0xa0>)
 8001fd0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fd4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8002040 <MX_TIM4_Init+0xa0>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fdc:	4b18      	ldr	r3, [pc, #96]	@ (8002040 <MX_TIM4_Init+0xa0>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fea:	2301      	movs	r3, #1
 8001fec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ffe:	2300      	movs	r3, #0
 8002000:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002002:	2300      	movs	r3, #0
 8002004:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002006:	f107 030c 	add.w	r3, r7, #12
 800200a:	4619      	mov	r1, r3
 800200c:	480c      	ldr	r0, [pc, #48]	@ (8002040 <MX_TIM4_Init+0xa0>)
 800200e:	f002 f861 	bl	80040d4 <HAL_TIM_Encoder_Init>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002018:	f7ff fa70 	bl	80014fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800201c:	2300      	movs	r3, #0
 800201e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002020:	2300      	movs	r3, #0
 8002022:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002024:	1d3b      	adds	r3, r7, #4
 8002026:	4619      	mov	r1, r3
 8002028:	4805      	ldr	r0, [pc, #20]	@ (8002040 <MX_TIM4_Init+0xa0>)
 800202a:	f002 ff3f 	bl	8004eac <HAL_TIMEx_MasterConfigSynchronization>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002034:	f7ff fa62 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002038:	bf00      	nop
 800203a:	3730      	adds	r7, #48	@ 0x30
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	200002ec 	.word	0x200002ec
 8002044:	40000800 	.word	0x40000800

08002048 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a0e      	ldr	r2, [pc, #56]	@ (8002090 <HAL_TIM_Base_MspInit+0x48>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d115      	bne.n	8002086 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	4b0d      	ldr	r3, [pc, #52]	@ (8002094 <HAL_TIM_Base_MspInit+0x4c>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002062:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <HAL_TIM_Base_MspInit+0x4c>)
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	6453      	str	r3, [r2, #68]	@ 0x44
 800206a:	4b0a      	ldr	r3, [pc, #40]	@ (8002094 <HAL_TIM_Base_MspInit+0x4c>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8002076:	2200      	movs	r2, #0
 8002078:	2101      	movs	r1, #1
 800207a:	201b      	movs	r0, #27
 800207c:	f000 fd6f 	bl	8002b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002080:	201b      	movs	r0, #27
 8002082:	f000 fd88 	bl	8002b96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002086:	bf00      	nop
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40010000 	.word	0x40010000
 8002094:	40023800 	.word	0x40023800

08002098 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08a      	sub	sp, #40	@ 0x28
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a0:	f107 0314 	add.w	r3, r7, #20
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	60da      	str	r2, [r3, #12]
 80020ae:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a19      	ldr	r2, [pc, #100]	@ (800211c <HAL_TIM_Encoder_MspInit+0x84>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d12c      	bne.n	8002114 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	613b      	str	r3, [r7, #16]
 80020be:	4b18      	ldr	r3, [pc, #96]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x88>)
 80020c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c2:	4a17      	ldr	r2, [pc, #92]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x88>)
 80020c4:	f043 0304 	orr.w	r3, r3, #4
 80020c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ca:	4b15      	ldr	r3, [pc, #84]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x88>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ce:	f003 0304 	and.w	r3, r3, #4
 80020d2:	613b      	str	r3, [r7, #16]
 80020d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	4b11      	ldr	r3, [pc, #68]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x88>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	4a10      	ldr	r2, [pc, #64]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x88>)
 80020e0:	f043 0308 	orr.w	r3, r3, #8
 80020e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x88>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	f003 0308 	and.w	r3, r3, #8
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80020f2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80020f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f8:	2302      	movs	r3, #2
 80020fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002100:	2300      	movs	r3, #0
 8002102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002104:	2302      	movs	r3, #2
 8002106:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002108:	f107 0314 	add.w	r3, r7, #20
 800210c:	4619      	mov	r1, r3
 800210e:	4805      	ldr	r0, [pc, #20]	@ (8002124 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002110:	f000 fe40 	bl	8002d94 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002114:	bf00      	nop
 8002116:	3728      	adds	r7, #40	@ 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40000800 	.word	0x40000800
 8002120:	40023800 	.word	0x40023800
 8002124:	40020c00 	.word	0x40020c00

08002128 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b088      	sub	sp, #32
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002130:	f107 030c 	add.w	r3, r7, #12
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a12      	ldr	r2, [pc, #72]	@ (8002190 <HAL_TIM_MspPostInit+0x68>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d11e      	bne.n	8002188 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <HAL_TIM_MspPostInit+0x6c>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002152:	4a10      	ldr	r2, [pc, #64]	@ (8002194 <HAL_TIM_MspPostInit+0x6c>)
 8002154:	f043 0310 	orr.w	r3, r3, #16
 8002158:	6313      	str	r3, [r2, #48]	@ 0x30
 800215a:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <HAL_TIM_MspPostInit+0x6c>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	f003 0310 	and.w	r3, r3, #16
 8002162:	60bb      	str	r3, [r7, #8]
 8002164:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002166:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800216a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216c:	2302      	movs	r3, #2
 800216e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002174:	2300      	movs	r3, #0
 8002176:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002178:	2301      	movs	r3, #1
 800217a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800217c:	f107 030c 	add.w	r3, r7, #12
 8002180:	4619      	mov	r1, r3
 8002182:	4805      	ldr	r0, [pc, #20]	@ (8002198 <HAL_TIM_MspPostInit+0x70>)
 8002184:	f000 fe06 	bl	8002d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002188:	bf00      	nop
 800218a:	3720      	adds	r7, #32
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40010000 	.word	0x40010000
 8002194:	40023800 	.word	0x40023800
 8002198:	40021000 	.word	0x40021000

0800219c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021a0:	4b11      	ldr	r3, [pc, #68]	@ (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021a2:	4a12      	ldr	r2, [pc, #72]	@ (80021ec <MX_USART1_UART_Init+0x50>)
 80021a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021a6:	4b10      	ldr	r3, [pc, #64]	@ (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ae:	4b0e      	ldr	r3, [pc, #56]	@ (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021b4:	4b0c      	ldr	r3, [pc, #48]	@ (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021ba:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021c0:	4b09      	ldr	r3, [pc, #36]	@ (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021c2:	220c      	movs	r2, #12
 80021c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021c6:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021cc:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021d2:	4805      	ldr	r0, [pc, #20]	@ (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021d4:	f002 ff4c 	bl	8005070 <HAL_UART_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021de:	f7ff f98d 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000334 	.word	0x20000334
 80021ec:	40011000 	.word	0x40011000

080021f0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80021f4:	4b11      	ldr	r3, [pc, #68]	@ (800223c <MX_USART3_UART_Init+0x4c>)
 80021f6:	4a12      	ldr	r2, [pc, #72]	@ (8002240 <MX_USART3_UART_Init+0x50>)
 80021f8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80021fa:	4b10      	ldr	r3, [pc, #64]	@ (800223c <MX_USART3_UART_Init+0x4c>)
 80021fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002200:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002202:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <MX_USART3_UART_Init+0x4c>)
 8002204:	2200      	movs	r2, #0
 8002206:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002208:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <MX_USART3_UART_Init+0x4c>)
 800220a:	2200      	movs	r2, #0
 800220c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800220e:	4b0b      	ldr	r3, [pc, #44]	@ (800223c <MX_USART3_UART_Init+0x4c>)
 8002210:	2200      	movs	r2, #0
 8002212:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002214:	4b09      	ldr	r3, [pc, #36]	@ (800223c <MX_USART3_UART_Init+0x4c>)
 8002216:	220c      	movs	r2, #12
 8002218:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800221a:	4b08      	ldr	r3, [pc, #32]	@ (800223c <MX_USART3_UART_Init+0x4c>)
 800221c:	2200      	movs	r2, #0
 800221e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002220:	4b06      	ldr	r3, [pc, #24]	@ (800223c <MX_USART3_UART_Init+0x4c>)
 8002222:	2200      	movs	r2, #0
 8002224:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002226:	4805      	ldr	r0, [pc, #20]	@ (800223c <MX_USART3_UART_Init+0x4c>)
 8002228:	f002 ff22 	bl	8005070 <HAL_UART_Init>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002232:	f7ff f963 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	2000037c 	.word	0x2000037c
 8002240:	40004800 	.word	0x40004800

08002244 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08c      	sub	sp, #48	@ 0x30
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	f107 031c 	add.w	r3, r7, #28
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
 800225a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a33      	ldr	r2, [pc, #204]	@ (8002330 <HAL_UART_MspInit+0xec>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d12d      	bne.n	80022c2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	61bb      	str	r3, [r7, #24]
 800226a:	4b32      	ldr	r3, [pc, #200]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 800226c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226e:	4a31      	ldr	r2, [pc, #196]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 8002270:	f043 0310 	orr.w	r3, r3, #16
 8002274:	6453      	str	r3, [r2, #68]	@ 0x44
 8002276:	4b2f      	ldr	r3, [pc, #188]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 8002278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227a:	f003 0310 	and.w	r3, r3, #16
 800227e:	61bb      	str	r3, [r7, #24]
 8002280:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	4b2b      	ldr	r3, [pc, #172]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	4a2a      	ldr	r2, [pc, #168]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	6313      	str	r3, [r2, #48]	@ 0x30
 8002292:	4b28      	ldr	r3, [pc, #160]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	617b      	str	r3, [r7, #20]
 800229c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800229e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80022a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a4:	2302      	movs	r3, #2
 80022a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ac:	2303      	movs	r3, #3
 80022ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022b0:	2307      	movs	r3, #7
 80022b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b4:	f107 031c 	add.w	r3, r7, #28
 80022b8:	4619      	mov	r1, r3
 80022ba:	481f      	ldr	r0, [pc, #124]	@ (8002338 <HAL_UART_MspInit+0xf4>)
 80022bc:	f000 fd6a 	bl	8002d94 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80022c0:	e031      	b.n	8002326 <HAL_UART_MspInit+0xe2>
  else if(uartHandle->Instance==USART3)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a1d      	ldr	r2, [pc, #116]	@ (800233c <HAL_UART_MspInit+0xf8>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d12c      	bne.n	8002326 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022cc:	2300      	movs	r3, #0
 80022ce:	613b      	str	r3, [r7, #16]
 80022d0:	4b18      	ldr	r3, [pc, #96]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	4a17      	ldr	r2, [pc, #92]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 80022d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022da:	6413      	str	r3, [r2, #64]	@ 0x40
 80022dc:	4b15      	ldr	r3, [pc, #84]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 80022de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022e8:	2300      	movs	r3, #0
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	4b11      	ldr	r3, [pc, #68]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 80022ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f0:	4a10      	ldr	r2, [pc, #64]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 80022f2:	f043 0308 	orr.w	r3, r3, #8
 80022f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002334 <HAL_UART_MspInit+0xf0>)
 80022fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fc:	f003 0308 	and.w	r3, r3, #8
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002304:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002308:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230a:	2302      	movs	r3, #2
 800230c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002312:	2303      	movs	r3, #3
 8002314:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002316:	2307      	movs	r3, #7
 8002318:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800231a:	f107 031c 	add.w	r3, r7, #28
 800231e:	4619      	mov	r1, r3
 8002320:	4807      	ldr	r0, [pc, #28]	@ (8002340 <HAL_UART_MspInit+0xfc>)
 8002322:	f000 fd37 	bl	8002d94 <HAL_GPIO_Init>
}
 8002326:	bf00      	nop
 8002328:	3730      	adds	r7, #48	@ 0x30
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40011000 	.word	0x40011000
 8002334:	40023800 	.word	0x40023800
 8002338:	40020000 	.word	0x40020000
 800233c:	40004800 	.word	0x40004800
 8002340:	40020c00 	.word	0x40020c00

08002344 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002344:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800237c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002348:	f7ff fd5c 	bl	8001e04 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800234c:	480c      	ldr	r0, [pc, #48]	@ (8002380 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800234e:	490d      	ldr	r1, [pc, #52]	@ (8002384 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002350:	4a0d      	ldr	r2, [pc, #52]	@ (8002388 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002352:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002354:	e002      	b.n	800235c <LoopCopyDataInit>

08002356 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002356:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002358:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800235a:	3304      	adds	r3, #4

0800235c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800235c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800235e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002360:	d3f9      	bcc.n	8002356 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002362:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002364:	4c0a      	ldr	r4, [pc, #40]	@ (8002390 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002366:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002368:	e001      	b.n	800236e <LoopFillZerobss>

0800236a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800236a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800236c:	3204      	adds	r2, #4

0800236e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800236e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002370:	d3fb      	bcc.n	800236a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002372:	f004 f93b 	bl	80065ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002376:	f7fe ffcd 	bl	8001314 <main>
  bx  lr    
 800237a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800237c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002380:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002384:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002388:	080087d8 	.word	0x080087d8
  ldr r2, =_sbss
 800238c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002390:	200005c4 	.word	0x200005c4

08002394 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002394:	e7fe      	b.n	8002394 <ADC_IRQHandler>
	...

08002398 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800239c:	4b0e      	ldr	r3, [pc, #56]	@ (80023d8 <HAL_Init+0x40>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a0d      	ldr	r2, [pc, #52]	@ (80023d8 <HAL_Init+0x40>)
 80023a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023a8:	4b0b      	ldr	r3, [pc, #44]	@ (80023d8 <HAL_Init+0x40>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a0a      	ldr	r2, [pc, #40]	@ (80023d8 <HAL_Init+0x40>)
 80023ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023b4:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <HAL_Init+0x40>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a07      	ldr	r2, [pc, #28]	@ (80023d8 <HAL_Init+0x40>)
 80023ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023c0:	2003      	movs	r0, #3
 80023c2:	f000 fbc1 	bl	8002b48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023c6:	2000      	movs	r0, #0
 80023c8:	f000 f808 	bl	80023dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023cc:	f7ff fbde 	bl	8001b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40023c00 	.word	0x40023c00

080023dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023e4:	4b12      	ldr	r3, [pc, #72]	@ (8002430 <HAL_InitTick+0x54>)
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	4b12      	ldr	r3, [pc, #72]	@ (8002434 <HAL_InitTick+0x58>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	4619      	mov	r1, r3
 80023ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 fbd9 	bl	8002bb2 <HAL_SYSTICK_Config>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e00e      	b.n	8002428 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b0f      	cmp	r3, #15
 800240e:	d80a      	bhi.n	8002426 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002410:	2200      	movs	r2, #0
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	f04f 30ff 	mov.w	r0, #4294967295
 8002418:	f000 fba1 	bl	8002b5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800241c:	4a06      	ldr	r2, [pc, #24]	@ (8002438 <HAL_InitTick+0x5c>)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002422:	2300      	movs	r3, #0
 8002424:	e000      	b.n	8002428 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
}
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	20000014 	.word	0x20000014
 8002434:	2000001c 	.word	0x2000001c
 8002438:	20000018 	.word	0x20000018

0800243c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002440:	4b06      	ldr	r3, [pc, #24]	@ (800245c <HAL_IncTick+0x20>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	461a      	mov	r2, r3
 8002446:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <HAL_IncTick+0x24>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4413      	add	r3, r2
 800244c:	4a04      	ldr	r2, [pc, #16]	@ (8002460 <HAL_IncTick+0x24>)
 800244e:	6013      	str	r3, [r2, #0]
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	2000001c 	.word	0x2000001c
 8002460:	200003c4 	.word	0x200003c4

08002464 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  return uwTick;
 8002468:	4b03      	ldr	r3, [pc, #12]	@ (8002478 <HAL_GetTick+0x14>)
 800246a:	681b      	ldr	r3, [r3, #0]
}
 800246c:	4618      	mov	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	200003c4 	.word	0x200003c4

0800247c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002484:	f7ff ffee 	bl	8002464 <HAL_GetTick>
 8002488:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002494:	d005      	beq.n	80024a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002496:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <HAL_Delay+0x44>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	461a      	mov	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	4413      	add	r3, r2
 80024a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024a2:	bf00      	nop
 80024a4:	f7ff ffde 	bl	8002464 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d8f7      	bhi.n	80024a4 <HAL_Delay+0x28>
  {
  }
}
 80024b4:	bf00      	nop
 80024b6:	bf00      	nop
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	2000001c 	.word	0x2000001c

080024c4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e033      	b.n	8002542 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d109      	bne.n	80024f6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7fe fd58 	bl	8000f98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d118      	bne.n	8002534 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800250a:	f023 0302 	bic.w	r3, r3, #2
 800250e:	f043 0202 	orr.w	r2, r3, #2
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f94a 	bl	80027b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002526:	f023 0303 	bic.w	r3, r3, #3
 800252a:	f043 0201 	orr.w	r2, r3, #1
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	641a      	str	r2, [r3, #64]	@ 0x40
 8002532:	e001      	b.n	8002538 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002560:	2b01      	cmp	r3, #1
 8002562:	d101      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x1c>
 8002564:	2302      	movs	r3, #2
 8002566:	e113      	b.n	8002790 <HAL_ADC_ConfigChannel+0x244>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b09      	cmp	r3, #9
 8002576:	d925      	bls.n	80025c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68d9      	ldr	r1, [r3, #12]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	b29b      	uxth	r3, r3
 8002584:	461a      	mov	r2, r3
 8002586:	4613      	mov	r3, r2
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	4413      	add	r3, r2
 800258c:	3b1e      	subs	r3, #30
 800258e:	2207      	movs	r2, #7
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	43da      	mvns	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	400a      	ands	r2, r1
 800259c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68d9      	ldr	r1, [r3, #12]
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	4618      	mov	r0, r3
 80025b0:	4603      	mov	r3, r0
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	4403      	add	r3, r0
 80025b6:	3b1e      	subs	r3, #30
 80025b8:	409a      	lsls	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	e022      	b.n	800260a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6919      	ldr	r1, [r3, #16]
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	461a      	mov	r2, r3
 80025d2:	4613      	mov	r3, r2
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	4413      	add	r3, r2
 80025d8:	2207      	movs	r2, #7
 80025da:	fa02 f303 	lsl.w	r3, r2, r3
 80025de:	43da      	mvns	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	400a      	ands	r2, r1
 80025e6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6919      	ldr	r1, [r3, #16]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	4618      	mov	r0, r3
 80025fa:	4603      	mov	r3, r0
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	4403      	add	r3, r0
 8002600:	409a      	lsls	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	2b06      	cmp	r3, #6
 8002610:	d824      	bhi.n	800265c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	4613      	mov	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	4413      	add	r3, r2
 8002622:	3b05      	subs	r3, #5
 8002624:	221f      	movs	r2, #31
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	43da      	mvns	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	400a      	ands	r2, r1
 8002632:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	b29b      	uxth	r3, r3
 8002640:	4618      	mov	r0, r3
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	4613      	mov	r3, r2
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	4413      	add	r3, r2
 800264c:	3b05      	subs	r3, #5
 800264e:	fa00 f203 	lsl.w	r2, r0, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	430a      	orrs	r2, r1
 8002658:	635a      	str	r2, [r3, #52]	@ 0x34
 800265a:	e04c      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b0c      	cmp	r3, #12
 8002662:	d824      	bhi.n	80026ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	4613      	mov	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	4413      	add	r3, r2
 8002674:	3b23      	subs	r3, #35	@ 0x23
 8002676:	221f      	movs	r2, #31
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	43da      	mvns	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	400a      	ands	r2, r1
 8002684:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	b29b      	uxth	r3, r3
 8002692:	4618      	mov	r0, r3
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	3b23      	subs	r3, #35	@ 0x23
 80026a0:	fa00 f203 	lsl.w	r2, r0, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	430a      	orrs	r2, r1
 80026aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80026ac:	e023      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	4613      	mov	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	3b41      	subs	r3, #65	@ 0x41
 80026c0:	221f      	movs	r2, #31
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43da      	mvns	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	400a      	ands	r2, r1
 80026ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	b29b      	uxth	r3, r3
 80026dc:	4618      	mov	r0, r3
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	4613      	mov	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	3b41      	subs	r3, #65	@ 0x41
 80026ea:	fa00 f203 	lsl.w	r2, r0, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	430a      	orrs	r2, r1
 80026f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026f6:	4b29      	ldr	r3, [pc, #164]	@ (800279c <HAL_ADC_ConfigChannel+0x250>)
 80026f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a28      	ldr	r2, [pc, #160]	@ (80027a0 <HAL_ADC_ConfigChannel+0x254>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d10f      	bne.n	8002724 <HAL_ADC_ConfigChannel+0x1d8>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b12      	cmp	r3, #18
 800270a:	d10b      	bne.n	8002724 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a1d      	ldr	r2, [pc, #116]	@ (80027a0 <HAL_ADC_ConfigChannel+0x254>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d12b      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x23a>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a1c      	ldr	r2, [pc, #112]	@ (80027a4 <HAL_ADC_ConfigChannel+0x258>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d003      	beq.n	8002740 <HAL_ADC_ConfigChannel+0x1f4>
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b11      	cmp	r3, #17
 800273e:	d122      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a11      	ldr	r2, [pc, #68]	@ (80027a4 <HAL_ADC_ConfigChannel+0x258>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d111      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002762:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <HAL_ADC_ConfigChannel+0x25c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a11      	ldr	r2, [pc, #68]	@ (80027ac <HAL_ADC_ConfigChannel+0x260>)
 8002768:	fba2 2303 	umull	r2, r3, r2, r3
 800276c:	0c9a      	lsrs	r2, r3, #18
 800276e:	4613      	mov	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002778:	e002      	b.n	8002780 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	3b01      	subs	r3, #1
 800277e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1f9      	bne.n	800277a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3714      	adds	r7, #20
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr
 800279c:	40012300 	.word	0x40012300
 80027a0:	40012000 	.word	0x40012000
 80027a4:	10000012 	.word	0x10000012
 80027a8:	20000014 	.word	0x20000014
 80027ac:	431bde83 	.word	0x431bde83

080027b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b085      	sub	sp, #20
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027b8:	4b79      	ldr	r3, [pc, #484]	@ (80029a0 <ADC_Init+0x1f0>)
 80027ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	431a      	orrs	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6859      	ldr	r1, [r3, #4]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	021a      	lsls	r2, r3, #8
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002808:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	6859      	ldr	r1, [r3, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689a      	ldr	r2, [r3, #8]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800282a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6899      	ldr	r1, [r3, #8]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68da      	ldr	r2, [r3, #12]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002842:	4a58      	ldr	r2, [pc, #352]	@ (80029a4 <ADC_Init+0x1f4>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d022      	beq.n	800288e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002856:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6899      	ldr	r1, [r3, #8]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002878:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	6899      	ldr	r1, [r3, #8]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	609a      	str	r2, [r3, #8]
 800288c:	e00f      	b.n	80028ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800289c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028ac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 0202 	bic.w	r2, r2, #2
 80028bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	6899      	ldr	r1, [r3, #8]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	7e1b      	ldrb	r3, [r3, #24]
 80028c8:	005a      	lsls	r2, r3, #1
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d01b      	beq.n	8002914 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028ea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80028fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6859      	ldr	r1, [r3, #4]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002906:	3b01      	subs	r3, #1
 8002908:	035a      	lsls	r2, r3, #13
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	605a      	str	r2, [r3, #4]
 8002912:	e007      	b.n	8002924 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	685a      	ldr	r2, [r3, #4]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002922:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002932:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	69db      	ldr	r3, [r3, #28]
 800293e:	3b01      	subs	r3, #1
 8002940:	051a      	lsls	r2, r3, #20
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002958:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6899      	ldr	r1, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002966:	025a      	lsls	r2, r3, #9
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	430a      	orrs	r2, r1
 800296e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800297e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6899      	ldr	r1, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	029a      	lsls	r2, r3, #10
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	430a      	orrs	r2, r1
 8002992:	609a      	str	r2, [r3, #8]
}
 8002994:	bf00      	nop
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	40012300 	.word	0x40012300
 80029a4:	0f000001 	.word	0x0f000001

080029a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029b8:	4b0c      	ldr	r3, [pc, #48]	@ (80029ec <__NVIC_SetPriorityGrouping+0x44>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029be:	68ba      	ldr	r2, [r7, #8]
 80029c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029c4:	4013      	ands	r3, r2
 80029c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029da:	4a04      	ldr	r2, [pc, #16]	@ (80029ec <__NVIC_SetPriorityGrouping+0x44>)
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	60d3      	str	r3, [r2, #12]
}
 80029e0:	bf00      	nop
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	e000ed00 	.word	0xe000ed00

080029f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029f4:	4b04      	ldr	r3, [pc, #16]	@ (8002a08 <__NVIC_GetPriorityGrouping+0x18>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	0a1b      	lsrs	r3, r3, #8
 80029fa:	f003 0307 	and.w	r3, r3, #7
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	db0b      	blt.n	8002a36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a1e:	79fb      	ldrb	r3, [r7, #7]
 8002a20:	f003 021f 	and.w	r2, r3, #31
 8002a24:	4907      	ldr	r1, [pc, #28]	@ (8002a44 <__NVIC_EnableIRQ+0x38>)
 8002a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2a:	095b      	lsrs	r3, r3, #5
 8002a2c:	2001      	movs	r0, #1
 8002a2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	e000e100 	.word	0xe000e100

08002a48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	6039      	str	r1, [r7, #0]
 8002a52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	db0a      	blt.n	8002a72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	b2da      	uxtb	r2, r3
 8002a60:	490c      	ldr	r1, [pc, #48]	@ (8002a94 <__NVIC_SetPriority+0x4c>)
 8002a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a66:	0112      	lsls	r2, r2, #4
 8002a68:	b2d2      	uxtb	r2, r2
 8002a6a:	440b      	add	r3, r1
 8002a6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a70:	e00a      	b.n	8002a88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	4908      	ldr	r1, [pc, #32]	@ (8002a98 <__NVIC_SetPriority+0x50>)
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	3b04      	subs	r3, #4
 8002a80:	0112      	lsls	r2, r2, #4
 8002a82:	b2d2      	uxtb	r2, r2
 8002a84:	440b      	add	r3, r1
 8002a86:	761a      	strb	r2, [r3, #24]
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e000e100 	.word	0xe000e100
 8002a98:	e000ed00 	.word	0xe000ed00

08002a9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b089      	sub	sp, #36	@ 0x24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	f1c3 0307 	rsb	r3, r3, #7
 8002ab6:	2b04      	cmp	r3, #4
 8002ab8:	bf28      	it	cs
 8002aba:	2304      	movcs	r3, #4
 8002abc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	2b06      	cmp	r3, #6
 8002ac4:	d902      	bls.n	8002acc <NVIC_EncodePriority+0x30>
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	3b03      	subs	r3, #3
 8002aca:	e000      	b.n	8002ace <NVIC_EncodePriority+0x32>
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43da      	mvns	r2, r3
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	401a      	ands	r2, r3
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	fa01 f303 	lsl.w	r3, r1, r3
 8002aee:	43d9      	mvns	r1, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af4:	4313      	orrs	r3, r2
         );
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3724      	adds	r7, #36	@ 0x24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
	...

08002b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b14:	d301      	bcc.n	8002b1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b16:	2301      	movs	r3, #1
 8002b18:	e00f      	b.n	8002b3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b44 <SysTick_Config+0x40>)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	3b01      	subs	r3, #1
 8002b20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b22:	210f      	movs	r1, #15
 8002b24:	f04f 30ff 	mov.w	r0, #4294967295
 8002b28:	f7ff ff8e 	bl	8002a48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b2c:	4b05      	ldr	r3, [pc, #20]	@ (8002b44 <SysTick_Config+0x40>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b32:	4b04      	ldr	r3, [pc, #16]	@ (8002b44 <SysTick_Config+0x40>)
 8002b34:	2207      	movs	r2, #7
 8002b36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	e000e010 	.word	0xe000e010

08002b48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f7ff ff29 	bl	80029a8 <__NVIC_SetPriorityGrouping>
}
 8002b56:	bf00      	nop
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b086      	sub	sp, #24
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	4603      	mov	r3, r0
 8002b66:	60b9      	str	r1, [r7, #8]
 8002b68:	607a      	str	r2, [r7, #4]
 8002b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b70:	f7ff ff3e 	bl	80029f0 <__NVIC_GetPriorityGrouping>
 8002b74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	68b9      	ldr	r1, [r7, #8]
 8002b7a:	6978      	ldr	r0, [r7, #20]
 8002b7c:	f7ff ff8e 	bl	8002a9c <NVIC_EncodePriority>
 8002b80:	4602      	mov	r2, r0
 8002b82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b86:	4611      	mov	r1, r2
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff ff5d 	bl	8002a48 <__NVIC_SetPriority>
}
 8002b8e:	bf00      	nop
 8002b90:	3718      	adds	r7, #24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b082      	sub	sp, #8
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff ff31 	bl	8002a0c <__NVIC_EnableIRQ>
}
 8002baa:	bf00      	nop
 8002bac:	3708      	adds	r7, #8
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b082      	sub	sp, #8
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f7ff ffa2 	bl	8002b04 <SysTick_Config>
 8002bc0:	4603      	mov	r3, r0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
	...

08002bcc <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bda:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002bf4:	4b4b      	ldr	r3, [pc, #300]	@ (8002d24 <HAL_ETH_IRQHandler+0x158>)
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00e      	beq.n	8002c22 <HAL_ETH_IRQHandler+0x56>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d009      	beq.n	8002c22 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c16:	461a      	mov	r2, r3
 8002c18:	4b43      	ldr	r3, [pc, #268]	@ (8002d28 <HAL_ETH_IRQHandler+0x15c>)
 8002c1a:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 f891 	bl	8002d44 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00f      	beq.n	8002c4c <HAL_ETH_IRQHandler+0x80>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00a      	beq.n	8002c4c <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c3e:	461a      	mov	r2, r3
 8002c40:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002c44:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f872 	bl	8002d30 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d042      	beq.n	8002cdc <HAL_ETH_IRQHandler+0x110>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d03d      	beq.n	8002cdc <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c66:	f043 0208 	orr.w	r2, r3, #8
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d01a      	beq.n	8002cb0 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c82:	695a      	ldr	r2, [r3, #20]
 8002c84:	4b29      	ldr	r3, [pc, #164]	@ (8002d2c <HAL_ETH_IRQHandler+0x160>)
 8002c86:	4013      	ands	r3, r2
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c96:	69db      	ldr	r3, [r3, #28]
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6812      	ldr	r2, [r2, #0]
 8002c9c:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8002ca0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ca4:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	22e0      	movs	r2, #224	@ 0xe0
 8002caa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002cae:	e012      	b.n	8002cd6 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cb8:	695a      	ldr	r2, [r3, #20]
 8002cba:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cce:	461a      	mov	r2, r3
 8002cd0:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002cd4:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f83e 	bl	8002d58 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00e      	beq.n	8002d04 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cec:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 f838 	bl	8002d6c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d006      	beq.n	8002d1c <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002d0e:	4b05      	ldr	r3, [pc, #20]	@ (8002d24 <HAL_ETH_IRQHandler+0x158>)
 8002d10:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002d14:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 f832 	bl	8002d80 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8002d1c:	bf00      	nop
 8002d1e:	3718      	adds	r7, #24
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40013c00 	.word	0x40013c00
 8002d28:	00010040 	.word	0x00010040
 8002d2c:	007e2000 	.word	0x007e2000

08002d30 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b089      	sub	sp, #36	@ 0x24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
 8002dae:	e177      	b.n	80030a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002db0:	2201      	movs	r2, #1
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	f040 8166 	bne.w	800309a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d005      	beq.n	8002de6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d130      	bne.n	8002e48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	2203      	movs	r2, #3
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	43db      	mvns	r3, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	091b      	lsrs	r3, r3, #4
 8002e32:	f003 0201 	and.w	r2, r3, #1
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0303 	and.w	r3, r3, #3
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d017      	beq.n	8002e84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	2203      	movs	r2, #3
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	43db      	mvns	r3, r3
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f003 0303 	and.w	r3, r3, #3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d123      	bne.n	8002ed8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	08da      	lsrs	r2, r3, #3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3208      	adds	r2, #8
 8002e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	220f      	movs	r2, #15
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	691a      	ldr	r2, [r3, #16]
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	08da      	lsrs	r2, r3, #3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	3208      	adds	r2, #8
 8002ed2:	69b9      	ldr	r1, [r7, #24]
 8002ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	2203      	movs	r2, #3
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 0203 	and.w	r2, r3, #3
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80c0 	beq.w	800309a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
 8002f1e:	4b66      	ldr	r3, [pc, #408]	@ (80030b8 <HAL_GPIO_Init+0x324>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	4a65      	ldr	r2, [pc, #404]	@ (80030b8 <HAL_GPIO_Init+0x324>)
 8002f24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f2a:	4b63      	ldr	r3, [pc, #396]	@ (80030b8 <HAL_GPIO_Init+0x324>)
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f36:	4a61      	ldr	r2, [pc, #388]	@ (80030bc <HAL_GPIO_Init+0x328>)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	089b      	lsrs	r3, r3, #2
 8002f3c:	3302      	adds	r3, #2
 8002f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	220f      	movs	r2, #15
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4013      	ands	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a58      	ldr	r2, [pc, #352]	@ (80030c0 <HAL_GPIO_Init+0x32c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d037      	beq.n	8002fd2 <HAL_GPIO_Init+0x23e>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a57      	ldr	r2, [pc, #348]	@ (80030c4 <HAL_GPIO_Init+0x330>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d031      	beq.n	8002fce <HAL_GPIO_Init+0x23a>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a56      	ldr	r2, [pc, #344]	@ (80030c8 <HAL_GPIO_Init+0x334>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d02b      	beq.n	8002fca <HAL_GPIO_Init+0x236>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a55      	ldr	r2, [pc, #340]	@ (80030cc <HAL_GPIO_Init+0x338>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d025      	beq.n	8002fc6 <HAL_GPIO_Init+0x232>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a54      	ldr	r2, [pc, #336]	@ (80030d0 <HAL_GPIO_Init+0x33c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d01f      	beq.n	8002fc2 <HAL_GPIO_Init+0x22e>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a53      	ldr	r2, [pc, #332]	@ (80030d4 <HAL_GPIO_Init+0x340>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d019      	beq.n	8002fbe <HAL_GPIO_Init+0x22a>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a52      	ldr	r2, [pc, #328]	@ (80030d8 <HAL_GPIO_Init+0x344>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d013      	beq.n	8002fba <HAL_GPIO_Init+0x226>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a51      	ldr	r2, [pc, #324]	@ (80030dc <HAL_GPIO_Init+0x348>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d00d      	beq.n	8002fb6 <HAL_GPIO_Init+0x222>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a50      	ldr	r2, [pc, #320]	@ (80030e0 <HAL_GPIO_Init+0x34c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d007      	beq.n	8002fb2 <HAL_GPIO_Init+0x21e>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a4f      	ldr	r2, [pc, #316]	@ (80030e4 <HAL_GPIO_Init+0x350>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d101      	bne.n	8002fae <HAL_GPIO_Init+0x21a>
 8002faa:	2309      	movs	r3, #9
 8002fac:	e012      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fae:	230a      	movs	r3, #10
 8002fb0:	e010      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fb2:	2308      	movs	r3, #8
 8002fb4:	e00e      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fb6:	2307      	movs	r3, #7
 8002fb8:	e00c      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fba:	2306      	movs	r3, #6
 8002fbc:	e00a      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fbe:	2305      	movs	r3, #5
 8002fc0:	e008      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fc2:	2304      	movs	r3, #4
 8002fc4:	e006      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e004      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e002      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e000      	b.n	8002fd4 <HAL_GPIO_Init+0x240>
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	69fa      	ldr	r2, [r7, #28]
 8002fd6:	f002 0203 	and.w	r2, r2, #3
 8002fda:	0092      	lsls	r2, r2, #2
 8002fdc:	4093      	lsls	r3, r2
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fe4:	4935      	ldr	r1, [pc, #212]	@ (80030bc <HAL_GPIO_Init+0x328>)
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	089b      	lsrs	r3, r3, #2
 8002fea:	3302      	adds	r3, #2
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ff2:	4b3d      	ldr	r3, [pc, #244]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	43db      	mvns	r3, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4013      	ands	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003016:	4a34      	ldr	r2, [pc, #208]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800301c:	4b32      	ldr	r3, [pc, #200]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	4313      	orrs	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003040:	4a29      	ldr	r2, [pc, #164]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003046:	4b28      	ldr	r3, [pc, #160]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	43db      	mvns	r3, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4013      	ands	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800306a:	4a1f      	ldr	r2, [pc, #124]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003070:	4b1d      	ldr	r3, [pc, #116]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	4313      	orrs	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003094:	4a14      	ldr	r2, [pc, #80]	@ (80030e8 <HAL_GPIO_Init+0x354>)
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	3301      	adds	r3, #1
 800309e:	61fb      	str	r3, [r7, #28]
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	2b0f      	cmp	r3, #15
 80030a4:	f67f ae84 	bls.w	8002db0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030a8:	bf00      	nop
 80030aa:	bf00      	nop
 80030ac:	3724      	adds	r7, #36	@ 0x24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	40023800 	.word	0x40023800
 80030bc:	40013800 	.word	0x40013800
 80030c0:	40020000 	.word	0x40020000
 80030c4:	40020400 	.word	0x40020400
 80030c8:	40020800 	.word	0x40020800
 80030cc:	40020c00 	.word	0x40020c00
 80030d0:	40021000 	.word	0x40021000
 80030d4:	40021400 	.word	0x40021400
 80030d8:	40021800 	.word	0x40021800
 80030dc:	40021c00 	.word	0x40021c00
 80030e0:	40022000 	.word	0x40022000
 80030e4:	40022400 	.word	0x40022400
 80030e8:	40013c00 	.word	0x40013c00

080030ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	460b      	mov	r3, r1
 80030f6:	807b      	strh	r3, [r7, #2]
 80030f8:	4613      	mov	r3, r2
 80030fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030fc:	787b      	ldrb	r3, [r7, #1]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003102:	887a      	ldrh	r2, [r7, #2]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003108:	e003      	b.n	8003112 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800310a:	887b      	ldrh	r3, [r7, #2]
 800310c:	041a      	lsls	r2, r3, #16
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	619a      	str	r2, [r3, #24]
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b084      	sub	sp, #16
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e036      	b.n	800319e <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8003138:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f245 5255 	movw	r2, #21845	@ 0x5555
 8003142:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	6852      	ldr	r2, [r2, #4]
 800314c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	6892      	ldr	r2, [r2, #8]
 8003156:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003158:	f7ff f984 	bl	8002464 <HAL_GetTick>
 800315c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800315e:	e011      	b.n	8003184 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003160:	f7ff f980 	bl	8002464 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	f641 0201 	movw	r2, #6145	@ 0x1801
 800316e:	4293      	cmp	r3, r2
 8003170:	d908      	bls.n	8003184 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e00c      	b.n	800319e <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1e6      	bne.n	8003160 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800319a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}

080031a6 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80031a6:	b480      	push	{r7}
 80031a8:	b083      	sub	sp, #12
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80031b6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
	...

080031c8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	603b      	str	r3, [r7, #0]
 80031d6:	4b20      	ldr	r3, [pc, #128]	@ (8003258 <HAL_PWREx_EnableOverDrive+0x90>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	4a1f      	ldr	r2, [pc, #124]	@ (8003258 <HAL_PWREx_EnableOverDrive+0x90>)
 80031dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80031e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003258 <HAL_PWREx_EnableOverDrive+0x90>)
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ea:	603b      	str	r3, [r7, #0]
 80031ec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80031ee:	4b1b      	ldr	r3, [pc, #108]	@ (800325c <HAL_PWREx_EnableOverDrive+0x94>)
 80031f0:	2201      	movs	r2, #1
 80031f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031f4:	f7ff f936 	bl	8002464 <HAL_GetTick>
 80031f8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80031fa:	e009      	b.n	8003210 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80031fc:	f7ff f932 	bl	8002464 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800320a:	d901      	bls.n	8003210 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e01f      	b.n	8003250 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003210:	4b13      	ldr	r3, [pc, #76]	@ (8003260 <HAL_PWREx_EnableOverDrive+0x98>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800321c:	d1ee      	bne.n	80031fc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800321e:	4b11      	ldr	r3, [pc, #68]	@ (8003264 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003220:	2201      	movs	r2, #1
 8003222:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003224:	f7ff f91e 	bl	8002464 <HAL_GetTick>
 8003228:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800322a:	e009      	b.n	8003240 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800322c:	f7ff f91a 	bl	8002464 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800323a:	d901      	bls.n	8003240 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e007      	b.n	8003250 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003240:	4b07      	ldr	r3, [pc, #28]	@ (8003260 <HAL_PWREx_EnableOverDrive+0x98>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003248:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800324c:	d1ee      	bne.n	800322c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40023800 	.word	0x40023800
 800325c:	420e0040 	.word	0x420e0040
 8003260:	40007000 	.word	0x40007000
 8003264:	420e0044 	.word	0x420e0044

08003268 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e267      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d075      	beq.n	8003372 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003286:	4b88      	ldr	r3, [pc, #544]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 030c 	and.w	r3, r3, #12
 800328e:	2b04      	cmp	r3, #4
 8003290:	d00c      	beq.n	80032ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003292:	4b85      	ldr	r3, [pc, #532]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800329a:	2b08      	cmp	r3, #8
 800329c:	d112      	bne.n	80032c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800329e:	4b82      	ldr	r3, [pc, #520]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032aa:	d10b      	bne.n	80032c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ac:	4b7e      	ldr	r3, [pc, #504]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d05b      	beq.n	8003370 <HAL_RCC_OscConfig+0x108>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d157      	bne.n	8003370 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e242      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032cc:	d106      	bne.n	80032dc <HAL_RCC_OscConfig+0x74>
 80032ce:	4b76      	ldr	r3, [pc, #472]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a75      	ldr	r2, [pc, #468]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80032d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032d8:	6013      	str	r3, [r2, #0]
 80032da:	e01d      	b.n	8003318 <HAL_RCC_OscConfig+0xb0>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032e4:	d10c      	bne.n	8003300 <HAL_RCC_OscConfig+0x98>
 80032e6:	4b70      	ldr	r3, [pc, #448]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a6f      	ldr	r2, [pc, #444]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80032ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032f0:	6013      	str	r3, [r2, #0]
 80032f2:	4b6d      	ldr	r3, [pc, #436]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a6c      	ldr	r2, [pc, #432]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80032f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032fc:	6013      	str	r3, [r2, #0]
 80032fe:	e00b      	b.n	8003318 <HAL_RCC_OscConfig+0xb0>
 8003300:	4b69      	ldr	r3, [pc, #420]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a68      	ldr	r2, [pc, #416]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003306:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800330a:	6013      	str	r3, [r2, #0]
 800330c:	4b66      	ldr	r3, [pc, #408]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a65      	ldr	r2, [pc, #404]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003312:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003316:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d013      	beq.n	8003348 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003320:	f7ff f8a0 	bl	8002464 <HAL_GetTick>
 8003324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003328:	f7ff f89c 	bl	8002464 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b64      	cmp	r3, #100	@ 0x64
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e207      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800333a:	4b5b      	ldr	r3, [pc, #364]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d0f0      	beq.n	8003328 <HAL_RCC_OscConfig+0xc0>
 8003346:	e014      	b.n	8003372 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003348:	f7ff f88c 	bl	8002464 <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003350:	f7ff f888 	bl	8002464 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b64      	cmp	r3, #100	@ 0x64
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e1f3      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003362:	4b51      	ldr	r3, [pc, #324]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1f0      	bne.n	8003350 <HAL_RCC_OscConfig+0xe8>
 800336e:	e000      	b.n	8003372 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003370:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d063      	beq.n	8003446 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800337e:	4b4a      	ldr	r3, [pc, #296]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f003 030c 	and.w	r3, r3, #12
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00b      	beq.n	80033a2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800338a:	4b47      	ldr	r3, [pc, #284]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003392:	2b08      	cmp	r3, #8
 8003394:	d11c      	bne.n	80033d0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003396:	4b44      	ldr	r3, [pc, #272]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d116      	bne.n	80033d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033a2:	4b41      	ldr	r3, [pc, #260]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d005      	beq.n	80033ba <HAL_RCC_OscConfig+0x152>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d001      	beq.n	80033ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e1c7      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033ba:	4b3b      	ldr	r3, [pc, #236]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	00db      	lsls	r3, r3, #3
 80033c8:	4937      	ldr	r1, [pc, #220]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ce:	e03a      	b.n	8003446 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d020      	beq.n	800341a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033d8:	4b34      	ldr	r3, [pc, #208]	@ (80034ac <HAL_RCC_OscConfig+0x244>)
 80033da:	2201      	movs	r2, #1
 80033dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033de:	f7ff f841 	bl	8002464 <HAL_GetTick>
 80033e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e4:	e008      	b.n	80033f8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033e6:	f7ff f83d 	bl	8002464 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d901      	bls.n	80033f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e1a8      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033f8:	4b2b      	ldr	r3, [pc, #172]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d0f0      	beq.n	80033e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003404:	4b28      	ldr	r3, [pc, #160]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	00db      	lsls	r3, r3, #3
 8003412:	4925      	ldr	r1, [pc, #148]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 8003414:	4313      	orrs	r3, r2
 8003416:	600b      	str	r3, [r1, #0]
 8003418:	e015      	b.n	8003446 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800341a:	4b24      	ldr	r3, [pc, #144]	@ (80034ac <HAL_RCC_OscConfig+0x244>)
 800341c:	2200      	movs	r2, #0
 800341e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003420:	f7ff f820 	bl	8002464 <HAL_GetTick>
 8003424:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003426:	e008      	b.n	800343a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003428:	f7ff f81c 	bl	8002464 <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	2b02      	cmp	r3, #2
 8003434:	d901      	bls.n	800343a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e187      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800343a:	4b1b      	ldr	r3, [pc, #108]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1f0      	bne.n	8003428 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0308 	and.w	r3, r3, #8
 800344e:	2b00      	cmp	r3, #0
 8003450:	d036      	beq.n	80034c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d016      	beq.n	8003488 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800345a:	4b15      	ldr	r3, [pc, #84]	@ (80034b0 <HAL_RCC_OscConfig+0x248>)
 800345c:	2201      	movs	r2, #1
 800345e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003460:	f7ff f800 	bl	8002464 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003468:	f7fe fffc 	bl	8002464 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b02      	cmp	r3, #2
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e167      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800347a:	4b0b      	ldr	r3, [pc, #44]	@ (80034a8 <HAL_RCC_OscConfig+0x240>)
 800347c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0f0      	beq.n	8003468 <HAL_RCC_OscConfig+0x200>
 8003486:	e01b      	b.n	80034c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003488:	4b09      	ldr	r3, [pc, #36]	@ (80034b0 <HAL_RCC_OscConfig+0x248>)
 800348a:	2200      	movs	r2, #0
 800348c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800348e:	f7fe ffe9 	bl	8002464 <HAL_GetTick>
 8003492:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003494:	e00e      	b.n	80034b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003496:	f7fe ffe5 	bl	8002464 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d907      	bls.n	80034b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e150      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
 80034a8:	40023800 	.word	0x40023800
 80034ac:	42470000 	.word	0x42470000
 80034b0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034b4:	4b88      	ldr	r3, [pc, #544]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80034b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1ea      	bne.n	8003496 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 8097 	beq.w	80035fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ce:	2300      	movs	r3, #0
 80034d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034d2:	4b81      	ldr	r3, [pc, #516]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80034d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10f      	bne.n	80034fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034de:	2300      	movs	r3, #0
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	4b7d      	ldr	r3, [pc, #500]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e6:	4a7c      	ldr	r2, [pc, #496]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80034e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80034ee:	4b7a      	ldr	r3, [pc, #488]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f6:	60bb      	str	r3, [r7, #8]
 80034f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034fa:	2301      	movs	r3, #1
 80034fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fe:	4b77      	ldr	r3, [pc, #476]	@ (80036dc <HAL_RCC_OscConfig+0x474>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003506:	2b00      	cmp	r3, #0
 8003508:	d118      	bne.n	800353c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800350a:	4b74      	ldr	r3, [pc, #464]	@ (80036dc <HAL_RCC_OscConfig+0x474>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a73      	ldr	r2, [pc, #460]	@ (80036dc <HAL_RCC_OscConfig+0x474>)
 8003510:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003514:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003516:	f7fe ffa5 	bl	8002464 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800351c:	e008      	b.n	8003530 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800351e:	f7fe ffa1 	bl	8002464 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e10c      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003530:	4b6a      	ldr	r3, [pc, #424]	@ (80036dc <HAL_RCC_OscConfig+0x474>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0f0      	beq.n	800351e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d106      	bne.n	8003552 <HAL_RCC_OscConfig+0x2ea>
 8003544:	4b64      	ldr	r3, [pc, #400]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 8003546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003548:	4a63      	ldr	r2, [pc, #396]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 800354a:	f043 0301 	orr.w	r3, r3, #1
 800354e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003550:	e01c      	b.n	800358c <HAL_RCC_OscConfig+0x324>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	2b05      	cmp	r3, #5
 8003558:	d10c      	bne.n	8003574 <HAL_RCC_OscConfig+0x30c>
 800355a:	4b5f      	ldr	r3, [pc, #380]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 800355c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800355e:	4a5e      	ldr	r2, [pc, #376]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 8003560:	f043 0304 	orr.w	r3, r3, #4
 8003564:	6713      	str	r3, [r2, #112]	@ 0x70
 8003566:	4b5c      	ldr	r3, [pc, #368]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 8003568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800356a:	4a5b      	ldr	r2, [pc, #364]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 800356c:	f043 0301 	orr.w	r3, r3, #1
 8003570:	6713      	str	r3, [r2, #112]	@ 0x70
 8003572:	e00b      	b.n	800358c <HAL_RCC_OscConfig+0x324>
 8003574:	4b58      	ldr	r3, [pc, #352]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 8003576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003578:	4a57      	ldr	r2, [pc, #348]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 800357a:	f023 0301 	bic.w	r3, r3, #1
 800357e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003580:	4b55      	ldr	r3, [pc, #340]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 8003582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003584:	4a54      	ldr	r2, [pc, #336]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 8003586:	f023 0304 	bic.w	r3, r3, #4
 800358a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d015      	beq.n	80035c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003594:	f7fe ff66 	bl	8002464 <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800359a:	e00a      	b.n	80035b2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800359c:	f7fe ff62 	bl	8002464 <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e0cb      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b2:	4b49      	ldr	r3, [pc, #292]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80035b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0ee      	beq.n	800359c <HAL_RCC_OscConfig+0x334>
 80035be:	e014      	b.n	80035ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035c0:	f7fe ff50 	bl	8002464 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035c6:	e00a      	b.n	80035de <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035c8:	f7fe ff4c 	bl	8002464 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e0b5      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035de:	4b3e      	ldr	r3, [pc, #248]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80035e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1ee      	bne.n	80035c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035ea:	7dfb      	ldrb	r3, [r7, #23]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d105      	bne.n	80035fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f0:	4b39      	ldr	r3, [pc, #228]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80035f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f4:	4a38      	ldr	r2, [pc, #224]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80035f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035fa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	2b00      	cmp	r3, #0
 8003602:	f000 80a1 	beq.w	8003748 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003606:	4b34      	ldr	r3, [pc, #208]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	2b08      	cmp	r3, #8
 8003610:	d05c      	beq.n	80036cc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	2b02      	cmp	r3, #2
 8003618:	d141      	bne.n	800369e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800361a:	4b31      	ldr	r3, [pc, #196]	@ (80036e0 <HAL_RCC_OscConfig+0x478>)
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003620:	f7fe ff20 	bl	8002464 <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003628:	f7fe ff1c 	bl	8002464 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e087      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800363a:	4b27      	ldr	r3, [pc, #156]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f0      	bne.n	8003628 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	69da      	ldr	r2, [r3, #28]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	431a      	orrs	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003654:	019b      	lsls	r3, r3, #6
 8003656:	431a      	orrs	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800365c:	085b      	lsrs	r3, r3, #1
 800365e:	3b01      	subs	r3, #1
 8003660:	041b      	lsls	r3, r3, #16
 8003662:	431a      	orrs	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003668:	061b      	lsls	r3, r3, #24
 800366a:	491b      	ldr	r1, [pc, #108]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003670:	4b1b      	ldr	r3, [pc, #108]	@ (80036e0 <HAL_RCC_OscConfig+0x478>)
 8003672:	2201      	movs	r2, #1
 8003674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003676:	f7fe fef5 	bl	8002464 <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367c:	e008      	b.n	8003690 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800367e:	f7fe fef1 	bl	8002464 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e05c      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003690:	4b11      	ldr	r3, [pc, #68]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d0f0      	beq.n	800367e <HAL_RCC_OscConfig+0x416>
 800369c:	e054      	b.n	8003748 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800369e:	4b10      	ldr	r3, [pc, #64]	@ (80036e0 <HAL_RCC_OscConfig+0x478>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a4:	f7fe fede 	bl	8002464 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ac:	f7fe feda 	bl	8002464 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e045      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036be:	4b06      	ldr	r3, [pc, #24]	@ (80036d8 <HAL_RCC_OscConfig+0x470>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f0      	bne.n	80036ac <HAL_RCC_OscConfig+0x444>
 80036ca:	e03d      	b.n	8003748 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d107      	bne.n	80036e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e038      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
 80036d8:	40023800 	.word	0x40023800
 80036dc:	40007000 	.word	0x40007000
 80036e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003754 <HAL_RCC_OscConfig+0x4ec>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d028      	beq.n	8003744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d121      	bne.n	8003744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800370a:	429a      	cmp	r2, r3
 800370c:	d11a      	bne.n	8003744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003714:	4013      	ands	r3, r2
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800371a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800371c:	4293      	cmp	r3, r2
 800371e:	d111      	bne.n	8003744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372a:	085b      	lsrs	r3, r3, #1
 800372c:	3b01      	subs	r3, #1
 800372e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003730:	429a      	cmp	r2, r3
 8003732:	d107      	bne.n	8003744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800373e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003740:	429a      	cmp	r2, r3
 8003742:	d001      	beq.n	8003748 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e000      	b.n	800374a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3718      	adds	r7, #24
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	40023800 	.word	0x40023800

08003758 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e0cc      	b.n	8003906 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800376c:	4b68      	ldr	r3, [pc, #416]	@ (8003910 <HAL_RCC_ClockConfig+0x1b8>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 030f 	and.w	r3, r3, #15
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	429a      	cmp	r2, r3
 8003778:	d90c      	bls.n	8003794 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800377a:	4b65      	ldr	r3, [pc, #404]	@ (8003910 <HAL_RCC_ClockConfig+0x1b8>)
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003782:	4b63      	ldr	r3, [pc, #396]	@ (8003910 <HAL_RCC_ClockConfig+0x1b8>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 030f 	and.w	r3, r3, #15
 800378a:	683a      	ldr	r2, [r7, #0]
 800378c:	429a      	cmp	r2, r3
 800378e:	d001      	beq.n	8003794 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e0b8      	b.n	8003906 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d020      	beq.n	80037e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0304 	and.w	r3, r3, #4
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d005      	beq.n	80037b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037ac:	4b59      	ldr	r3, [pc, #356]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	4a58      	ldr	r2, [pc, #352]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80037b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0308 	and.w	r3, r3, #8
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d005      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037c4:	4b53      	ldr	r3, [pc, #332]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	4a52      	ldr	r2, [pc, #328]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80037ca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80037ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037d0:	4b50      	ldr	r3, [pc, #320]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	494d      	ldr	r1, [pc, #308]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	4313      	orrs	r3, r2
 80037e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d044      	beq.n	8003878 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d107      	bne.n	8003806 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037f6:	4b47      	ldr	r3, [pc, #284]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d119      	bne.n	8003836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e07f      	b.n	8003906 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2b02      	cmp	r3, #2
 800380c:	d003      	beq.n	8003816 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003812:	2b03      	cmp	r3, #3
 8003814:	d107      	bne.n	8003826 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003816:	4b3f      	ldr	r3, [pc, #252]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d109      	bne.n	8003836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e06f      	b.n	8003906 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003826:	4b3b      	ldr	r3, [pc, #236]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e067      	b.n	8003906 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003836:	4b37      	ldr	r3, [pc, #220]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f023 0203 	bic.w	r2, r3, #3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	4934      	ldr	r1, [pc, #208]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 8003844:	4313      	orrs	r3, r2
 8003846:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003848:	f7fe fe0c 	bl	8002464 <HAL_GetTick>
 800384c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800384e:	e00a      	b.n	8003866 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003850:	f7fe fe08 	bl	8002464 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800385e:	4293      	cmp	r3, r2
 8003860:	d901      	bls.n	8003866 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e04f      	b.n	8003906 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003866:	4b2b      	ldr	r3, [pc, #172]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f003 020c 	and.w	r2, r3, #12
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	429a      	cmp	r2, r3
 8003876:	d1eb      	bne.n	8003850 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003878:	4b25      	ldr	r3, [pc, #148]	@ (8003910 <HAL_RCC_ClockConfig+0x1b8>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 030f 	and.w	r3, r3, #15
 8003880:	683a      	ldr	r2, [r7, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d20c      	bcs.n	80038a0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003886:	4b22      	ldr	r3, [pc, #136]	@ (8003910 <HAL_RCC_ClockConfig+0x1b8>)
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	b2d2      	uxtb	r2, r2
 800388c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800388e:	4b20      	ldr	r3, [pc, #128]	@ (8003910 <HAL_RCC_ClockConfig+0x1b8>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 030f 	and.w	r3, r3, #15
 8003896:	683a      	ldr	r2, [r7, #0]
 8003898:	429a      	cmp	r2, r3
 800389a:	d001      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e032      	b.n	8003906 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0304 	and.w	r3, r3, #4
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d008      	beq.n	80038be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038ac:	4b19      	ldr	r3, [pc, #100]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	4916      	ldr	r1, [pc, #88]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0308 	and.w	r3, r3, #8
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d009      	beq.n	80038de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038ca:	4b12      	ldr	r3, [pc, #72]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	00db      	lsls	r3, r3, #3
 80038d8:	490e      	ldr	r1, [pc, #56]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038de:	f000 f821 	bl	8003924 <HAL_RCC_GetSysClockFreq>
 80038e2:	4602      	mov	r2, r0
 80038e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003914 <HAL_RCC_ClockConfig+0x1bc>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	091b      	lsrs	r3, r3, #4
 80038ea:	f003 030f 	and.w	r3, r3, #15
 80038ee:	490a      	ldr	r1, [pc, #40]	@ (8003918 <HAL_RCC_ClockConfig+0x1c0>)
 80038f0:	5ccb      	ldrb	r3, [r1, r3]
 80038f2:	fa22 f303 	lsr.w	r3, r2, r3
 80038f6:	4a09      	ldr	r2, [pc, #36]	@ (800391c <HAL_RCC_ClockConfig+0x1c4>)
 80038f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80038fa:	4b09      	ldr	r3, [pc, #36]	@ (8003920 <HAL_RCC_ClockConfig+0x1c8>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4618      	mov	r0, r3
 8003900:	f7fe fd6c 	bl	80023dc <HAL_InitTick>

  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	40023c00 	.word	0x40023c00
 8003914:	40023800 	.word	0x40023800
 8003918:	0800843c 	.word	0x0800843c
 800391c:	20000014 	.word	0x20000014
 8003920:	20000018 	.word	0x20000018

08003924 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003928:	b094      	sub	sp, #80	@ 0x50
 800392a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003930:	2300      	movs	r3, #0
 8003932:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003934:	2300      	movs	r3, #0
 8003936:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003938:	2300      	movs	r3, #0
 800393a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800393c:	4b79      	ldr	r3, [pc, #484]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x200>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f003 030c 	and.w	r3, r3, #12
 8003944:	2b08      	cmp	r3, #8
 8003946:	d00d      	beq.n	8003964 <HAL_RCC_GetSysClockFreq+0x40>
 8003948:	2b08      	cmp	r3, #8
 800394a:	f200 80e1 	bhi.w	8003b10 <HAL_RCC_GetSysClockFreq+0x1ec>
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <HAL_RCC_GetSysClockFreq+0x34>
 8003952:	2b04      	cmp	r3, #4
 8003954:	d003      	beq.n	800395e <HAL_RCC_GetSysClockFreq+0x3a>
 8003956:	e0db      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003958:	4b73      	ldr	r3, [pc, #460]	@ (8003b28 <HAL_RCC_GetSysClockFreq+0x204>)
 800395a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800395c:	e0db      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800395e:	4b73      	ldr	r3, [pc, #460]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x208>)
 8003960:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003962:	e0d8      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003964:	4b6f      	ldr	r3, [pc, #444]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x200>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800396c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800396e:	4b6d      	ldr	r3, [pc, #436]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x200>)
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d063      	beq.n	8003a42 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800397a:	4b6a      	ldr	r3, [pc, #424]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x200>)
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	099b      	lsrs	r3, r3, #6
 8003980:	2200      	movs	r2, #0
 8003982:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003984:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800398c:	633b      	str	r3, [r7, #48]	@ 0x30
 800398e:	2300      	movs	r3, #0
 8003990:	637b      	str	r3, [r7, #52]	@ 0x34
 8003992:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003996:	4622      	mov	r2, r4
 8003998:	462b      	mov	r3, r5
 800399a:	f04f 0000 	mov.w	r0, #0
 800399e:	f04f 0100 	mov.w	r1, #0
 80039a2:	0159      	lsls	r1, r3, #5
 80039a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039a8:	0150      	lsls	r0, r2, #5
 80039aa:	4602      	mov	r2, r0
 80039ac:	460b      	mov	r3, r1
 80039ae:	4621      	mov	r1, r4
 80039b0:	1a51      	subs	r1, r2, r1
 80039b2:	6139      	str	r1, [r7, #16]
 80039b4:	4629      	mov	r1, r5
 80039b6:	eb63 0301 	sbc.w	r3, r3, r1
 80039ba:	617b      	str	r3, [r7, #20]
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	f04f 0300 	mov.w	r3, #0
 80039c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039c8:	4659      	mov	r1, fp
 80039ca:	018b      	lsls	r3, r1, #6
 80039cc:	4651      	mov	r1, sl
 80039ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039d2:	4651      	mov	r1, sl
 80039d4:	018a      	lsls	r2, r1, #6
 80039d6:	4651      	mov	r1, sl
 80039d8:	ebb2 0801 	subs.w	r8, r2, r1
 80039dc:	4659      	mov	r1, fp
 80039de:	eb63 0901 	sbc.w	r9, r3, r1
 80039e2:	f04f 0200 	mov.w	r2, #0
 80039e6:	f04f 0300 	mov.w	r3, #0
 80039ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039f6:	4690      	mov	r8, r2
 80039f8:	4699      	mov	r9, r3
 80039fa:	4623      	mov	r3, r4
 80039fc:	eb18 0303 	adds.w	r3, r8, r3
 8003a00:	60bb      	str	r3, [r7, #8]
 8003a02:	462b      	mov	r3, r5
 8003a04:	eb49 0303 	adc.w	r3, r9, r3
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	f04f 0200 	mov.w	r2, #0
 8003a0e:	f04f 0300 	mov.w	r3, #0
 8003a12:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003a16:	4629      	mov	r1, r5
 8003a18:	024b      	lsls	r3, r1, #9
 8003a1a:	4621      	mov	r1, r4
 8003a1c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a20:	4621      	mov	r1, r4
 8003a22:	024a      	lsls	r2, r1, #9
 8003a24:	4610      	mov	r0, r2
 8003a26:	4619      	mov	r1, r3
 8003a28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a30:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a34:	f7fd f8c8 	bl	8000bc8 <__aeabi_uldivmod>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a40:	e058      	b.n	8003af4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a42:	4b38      	ldr	r3, [pc, #224]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	099b      	lsrs	r3, r3, #6
 8003a48:	2200      	movs	r2, #0
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	4611      	mov	r1, r2
 8003a4e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003a52:	623b      	str	r3, [r7, #32]
 8003a54:	2300      	movs	r3, #0
 8003a56:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a58:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003a5c:	4642      	mov	r2, r8
 8003a5e:	464b      	mov	r3, r9
 8003a60:	f04f 0000 	mov.w	r0, #0
 8003a64:	f04f 0100 	mov.w	r1, #0
 8003a68:	0159      	lsls	r1, r3, #5
 8003a6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a6e:	0150      	lsls	r0, r2, #5
 8003a70:	4602      	mov	r2, r0
 8003a72:	460b      	mov	r3, r1
 8003a74:	4641      	mov	r1, r8
 8003a76:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a7a:	4649      	mov	r1, r9
 8003a7c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a80:	f04f 0200 	mov.w	r2, #0
 8003a84:	f04f 0300 	mov.w	r3, #0
 8003a88:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a8c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a90:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a94:	ebb2 040a 	subs.w	r4, r2, sl
 8003a98:	eb63 050b 	sbc.w	r5, r3, fp
 8003a9c:	f04f 0200 	mov.w	r2, #0
 8003aa0:	f04f 0300 	mov.w	r3, #0
 8003aa4:	00eb      	lsls	r3, r5, #3
 8003aa6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003aaa:	00e2      	lsls	r2, r4, #3
 8003aac:	4614      	mov	r4, r2
 8003aae:	461d      	mov	r5, r3
 8003ab0:	4643      	mov	r3, r8
 8003ab2:	18e3      	adds	r3, r4, r3
 8003ab4:	603b      	str	r3, [r7, #0]
 8003ab6:	464b      	mov	r3, r9
 8003ab8:	eb45 0303 	adc.w	r3, r5, r3
 8003abc:	607b      	str	r3, [r7, #4]
 8003abe:	f04f 0200 	mov.w	r2, #0
 8003ac2:	f04f 0300 	mov.w	r3, #0
 8003ac6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003aca:	4629      	mov	r1, r5
 8003acc:	028b      	lsls	r3, r1, #10
 8003ace:	4621      	mov	r1, r4
 8003ad0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ad4:	4621      	mov	r1, r4
 8003ad6:	028a      	lsls	r2, r1, #10
 8003ad8:	4610      	mov	r0, r2
 8003ada:	4619      	mov	r1, r3
 8003adc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ade:	2200      	movs	r2, #0
 8003ae0:	61bb      	str	r3, [r7, #24]
 8003ae2:	61fa      	str	r2, [r7, #28]
 8003ae4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ae8:	f7fd f86e 	bl	8000bc8 <__aeabi_uldivmod>
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	4613      	mov	r3, r2
 8003af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003af4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x200>)
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	0c1b      	lsrs	r3, r3, #16
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	3301      	adds	r3, #1
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003b04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b0e:	e002      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b10:	4b05      	ldr	r3, [pc, #20]	@ (8003b28 <HAL_RCC_GetSysClockFreq+0x204>)
 8003b12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3750      	adds	r7, #80	@ 0x50
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b22:	bf00      	nop
 8003b24:	40023800 	.word	0x40023800
 8003b28:	00f42400 	.word	0x00f42400
 8003b2c:	007a1200 	.word	0x007a1200

08003b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b34:	4b03      	ldr	r3, [pc, #12]	@ (8003b44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b36:	681b      	ldr	r3, [r3, #0]
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	20000014 	.word	0x20000014

08003b48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b4c:	f7ff fff0 	bl	8003b30 <HAL_RCC_GetHCLKFreq>
 8003b50:	4602      	mov	r2, r0
 8003b52:	4b05      	ldr	r3, [pc, #20]	@ (8003b68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	0a9b      	lsrs	r3, r3, #10
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	4903      	ldr	r1, [pc, #12]	@ (8003b6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b5e:	5ccb      	ldrb	r3, [r1, r3]
 8003b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40023800 	.word	0x40023800
 8003b6c:	0800844c 	.word	0x0800844c

08003b70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b74:	f7ff ffdc 	bl	8003b30 <HAL_RCC_GetHCLKFreq>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	4b05      	ldr	r3, [pc, #20]	@ (8003b90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	0b5b      	lsrs	r3, r3, #13
 8003b80:	f003 0307 	and.w	r3, r3, #7
 8003b84:	4903      	ldr	r1, [pc, #12]	@ (8003b94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b86:	5ccb      	ldrb	r3, [r1, r3]
 8003b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40023800 	.word	0x40023800
 8003b94:	0800844c 	.word	0x0800844c

08003b98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d101      	bne.n	8003baa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e041      	b.n	8003c2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d106      	bne.n	8003bc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f7fe fa42 	bl	8002048 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	3304      	adds	r3, #4
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4610      	mov	r0, r2
 8003bd8:	f000 fe52 	bl	8004880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b082      	sub	sp, #8
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d101      	bne.n	8003c48 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e041      	b.n	8003ccc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d106      	bne.n	8003c62 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f000 f839 	bl	8003cd4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2202      	movs	r2, #2
 8003c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	3304      	adds	r3, #4
 8003c72:	4619      	mov	r1, r3
 8003c74:	4610      	mov	r0, r2
 8003c76:	f000 fe03 	bl	8004880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d109      	bne.n	8003d0c <HAL_TIM_PWM_Start+0x24>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	bf14      	ite	ne
 8003d04:	2301      	movne	r3, #1
 8003d06:	2300      	moveq	r3, #0
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	e022      	b.n	8003d52 <HAL_TIM_PWM_Start+0x6a>
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	2b04      	cmp	r3, #4
 8003d10:	d109      	bne.n	8003d26 <HAL_TIM_PWM_Start+0x3e>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	bf14      	ite	ne
 8003d1e:	2301      	movne	r3, #1
 8003d20:	2300      	moveq	r3, #0
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	e015      	b.n	8003d52 <HAL_TIM_PWM_Start+0x6a>
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	2b08      	cmp	r3, #8
 8003d2a:	d109      	bne.n	8003d40 <HAL_TIM_PWM_Start+0x58>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	bf14      	ite	ne
 8003d38:	2301      	movne	r3, #1
 8003d3a:	2300      	moveq	r3, #0
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	e008      	b.n	8003d52 <HAL_TIM_PWM_Start+0x6a>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	bf14      	ite	ne
 8003d4c:	2301      	movne	r3, #1
 8003d4e:	2300      	moveq	r3, #0
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d001      	beq.n	8003d5a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e07c      	b.n	8003e54 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d104      	bne.n	8003d6a <HAL_TIM_PWM_Start+0x82>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2202      	movs	r2, #2
 8003d64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d68:	e013      	b.n	8003d92 <HAL_TIM_PWM_Start+0xaa>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2b04      	cmp	r3, #4
 8003d6e:	d104      	bne.n	8003d7a <HAL_TIM_PWM_Start+0x92>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2202      	movs	r2, #2
 8003d74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d78:	e00b      	b.n	8003d92 <HAL_TIM_PWM_Start+0xaa>
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	2b08      	cmp	r3, #8
 8003d7e:	d104      	bne.n	8003d8a <HAL_TIM_PWM_Start+0xa2>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d88:	e003      	b.n	8003d92 <HAL_TIM_PWM_Start+0xaa>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2201      	movs	r2, #1
 8003d98:	6839      	ldr	r1, [r7, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f001 f860 	bl	8004e60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a2d      	ldr	r2, [pc, #180]	@ (8003e5c <HAL_TIM_PWM_Start+0x174>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d004      	beq.n	8003db4 <HAL_TIM_PWM_Start+0xcc>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a2c      	ldr	r2, [pc, #176]	@ (8003e60 <HAL_TIM_PWM_Start+0x178>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d101      	bne.n	8003db8 <HAL_TIM_PWM_Start+0xd0>
 8003db4:	2301      	movs	r3, #1
 8003db6:	e000      	b.n	8003dba <HAL_TIM_PWM_Start+0xd2>
 8003db8:	2300      	movs	r3, #0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d007      	beq.n	8003dce <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dcc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a22      	ldr	r2, [pc, #136]	@ (8003e5c <HAL_TIM_PWM_Start+0x174>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d022      	beq.n	8003e1e <HAL_TIM_PWM_Start+0x136>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003de0:	d01d      	beq.n	8003e1e <HAL_TIM_PWM_Start+0x136>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a1f      	ldr	r2, [pc, #124]	@ (8003e64 <HAL_TIM_PWM_Start+0x17c>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d018      	beq.n	8003e1e <HAL_TIM_PWM_Start+0x136>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a1d      	ldr	r2, [pc, #116]	@ (8003e68 <HAL_TIM_PWM_Start+0x180>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d013      	beq.n	8003e1e <HAL_TIM_PWM_Start+0x136>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a1c      	ldr	r2, [pc, #112]	@ (8003e6c <HAL_TIM_PWM_Start+0x184>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d00e      	beq.n	8003e1e <HAL_TIM_PWM_Start+0x136>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a16      	ldr	r2, [pc, #88]	@ (8003e60 <HAL_TIM_PWM_Start+0x178>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d009      	beq.n	8003e1e <HAL_TIM_PWM_Start+0x136>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a18      	ldr	r2, [pc, #96]	@ (8003e70 <HAL_TIM_PWM_Start+0x188>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d004      	beq.n	8003e1e <HAL_TIM_PWM_Start+0x136>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a16      	ldr	r2, [pc, #88]	@ (8003e74 <HAL_TIM_PWM_Start+0x18c>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d111      	bne.n	8003e42 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f003 0307 	and.w	r3, r3, #7
 8003e28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2b06      	cmp	r3, #6
 8003e2e:	d010      	beq.n	8003e52 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f042 0201 	orr.w	r2, r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e40:	e007      	b.n	8003e52 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f042 0201 	orr.w	r2, r2, #1
 8003e50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	40010000 	.word	0x40010000
 8003e60:	40010400 	.word	0x40010400
 8003e64:	40000400 	.word	0x40000400
 8003e68:	40000800 	.word	0x40000800
 8003e6c:	40000c00 	.word	0x40000c00
 8003e70:	40014000 	.word	0x40014000
 8003e74:	40001800 	.word	0x40001800

08003e78 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2200      	movs	r2, #0
 8003e88:	6839      	ldr	r1, [r7, #0]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f000 ffe8 	bl	8004e60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a2e      	ldr	r2, [pc, #184]	@ (8003f50 <HAL_TIM_PWM_Stop+0xd8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d004      	beq.n	8003ea4 <HAL_TIM_PWM_Stop+0x2c>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a2d      	ldr	r2, [pc, #180]	@ (8003f54 <HAL_TIM_PWM_Stop+0xdc>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d101      	bne.n	8003ea8 <HAL_TIM_PWM_Stop+0x30>
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e000      	b.n	8003eaa <HAL_TIM_PWM_Stop+0x32>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d017      	beq.n	8003ede <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	6a1a      	ldr	r2, [r3, #32]
 8003eb4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003eb8:	4013      	ands	r3, r2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10f      	bne.n	8003ede <HAL_TIM_PWM_Stop+0x66>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	6a1a      	ldr	r2, [r3, #32]
 8003ec4:	f240 4344 	movw	r3, #1092	@ 0x444
 8003ec8:	4013      	ands	r3, r2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d107      	bne.n	8003ede <HAL_TIM_PWM_Stop+0x66>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003edc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6a1a      	ldr	r2, [r3, #32]
 8003ee4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003ee8:	4013      	ands	r3, r2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10f      	bne.n	8003f0e <HAL_TIM_PWM_Stop+0x96>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6a1a      	ldr	r2, [r3, #32]
 8003ef4:	f240 4344 	movw	r3, #1092	@ 0x444
 8003ef8:	4013      	ands	r3, r2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d107      	bne.n	8003f0e <HAL_TIM_PWM_Stop+0x96>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f022 0201 	bic.w	r2, r2, #1
 8003f0c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d104      	bne.n	8003f1e <HAL_TIM_PWM_Stop+0xa6>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f1c:	e013      	b.n	8003f46 <HAL_TIM_PWM_Stop+0xce>
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2b04      	cmp	r3, #4
 8003f22:	d104      	bne.n	8003f2e <HAL_TIM_PWM_Stop+0xb6>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f2c:	e00b      	b.n	8003f46 <HAL_TIM_PWM_Stop+0xce>
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	2b08      	cmp	r3, #8
 8003f32:	d104      	bne.n	8003f3e <HAL_TIM_PWM_Stop+0xc6>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f3c:	e003      	b.n	8003f46 <HAL_TIM_PWM_Stop+0xce>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40010000 	.word	0x40010000
 8003f54:	40010400 	.word	0x40010400

08003f58 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f62:	2300      	movs	r3, #0
 8003f64:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b0c      	cmp	r3, #12
 8003f6a:	d841      	bhi.n	8003ff0 <HAL_TIM_PWM_Stop_IT+0x98>
 8003f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f74 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8003f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f72:	bf00      	nop
 8003f74:	08003fa9 	.word	0x08003fa9
 8003f78:	08003ff1 	.word	0x08003ff1
 8003f7c:	08003ff1 	.word	0x08003ff1
 8003f80:	08003ff1 	.word	0x08003ff1
 8003f84:	08003fbb 	.word	0x08003fbb
 8003f88:	08003ff1 	.word	0x08003ff1
 8003f8c:	08003ff1 	.word	0x08003ff1
 8003f90:	08003ff1 	.word	0x08003ff1
 8003f94:	08003fcd 	.word	0x08003fcd
 8003f98:	08003ff1 	.word	0x08003ff1
 8003f9c:	08003ff1 	.word	0x08003ff1
 8003fa0:	08003ff1 	.word	0x08003ff1
 8003fa4:	08003fdf 	.word	0x08003fdf
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68da      	ldr	r2, [r3, #12]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 0202 	bic.w	r2, r2, #2
 8003fb6:	60da      	str	r2, [r3, #12]
      break;
 8003fb8:	e01d      	b.n	8003ff6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68da      	ldr	r2, [r3, #12]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0204 	bic.w	r2, r2, #4
 8003fc8:	60da      	str	r2, [r3, #12]
      break;
 8003fca:	e014      	b.n	8003ff6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68da      	ldr	r2, [r3, #12]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f022 0208 	bic.w	r2, r2, #8
 8003fda:	60da      	str	r2, [r3, #12]
      break;
 8003fdc:	e00b      	b.n	8003ff6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68da      	ldr	r2, [r3, #12]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f022 0210 	bic.w	r2, r2, #16
 8003fec:	60da      	str	r2, [r3, #12]
      break;
 8003fee:	e002      	b.n	8003ff6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ff4:	bf00      	nop
  }

  if (status == HAL_OK)
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d161      	bne.n	80040c0 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2200      	movs	r2, #0
 8004002:	6839      	ldr	r1, [r7, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f000 ff2b 	bl	8004e60 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a2f      	ldr	r2, [pc, #188]	@ (80040cc <HAL_TIM_PWM_Stop_IT+0x174>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d004      	beq.n	800401e <HAL_TIM_PWM_Stop_IT+0xc6>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a2d      	ldr	r2, [pc, #180]	@ (80040d0 <HAL_TIM_PWM_Stop_IT+0x178>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d101      	bne.n	8004022 <HAL_TIM_PWM_Stop_IT+0xca>
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <HAL_TIM_PWM_Stop_IT+0xcc>
 8004022:	2300      	movs	r3, #0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d017      	beq.n	8004058 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6a1a      	ldr	r2, [r3, #32]
 800402e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004032:	4013      	ands	r3, r2
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10f      	bne.n	8004058 <HAL_TIM_PWM_Stop_IT+0x100>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6a1a      	ldr	r2, [r3, #32]
 800403e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004042:	4013      	ands	r3, r2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d107      	bne.n	8004058 <HAL_TIM_PWM_Stop_IT+0x100>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004056:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6a1a      	ldr	r2, [r3, #32]
 800405e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10f      	bne.n	8004088 <HAL_TIM_PWM_Stop_IT+0x130>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	6a1a      	ldr	r2, [r3, #32]
 800406e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004072:	4013      	ands	r3, r2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d107      	bne.n	8004088 <HAL_TIM_PWM_Stop_IT+0x130>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 0201 	bic.w	r2, r2, #1
 8004086:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d104      	bne.n	8004098 <HAL_TIM_PWM_Stop_IT+0x140>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004096:	e013      	b.n	80040c0 <HAL_TIM_PWM_Stop_IT+0x168>
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2b04      	cmp	r3, #4
 800409c:	d104      	bne.n	80040a8 <HAL_TIM_PWM_Stop_IT+0x150>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040a6:	e00b      	b.n	80040c0 <HAL_TIM_PWM_Stop_IT+0x168>
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	d104      	bne.n	80040b8 <HAL_TIM_PWM_Stop_IT+0x160>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040b6:	e003      	b.n	80040c0 <HAL_TIM_PWM_Stop_IT+0x168>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	40010000 	.word	0x40010000
 80040d0:	40010400 	.word	0x40010400

080040d4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e097      	b.n	8004218 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d106      	bne.n	8004102 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f7fd ffcb 	bl	8002098 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2202      	movs	r2, #2
 8004106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	6812      	ldr	r2, [r2, #0]
 8004114:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004118:	f023 0307 	bic.w	r3, r3, #7
 800411c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	3304      	adds	r3, #4
 8004126:	4619      	mov	r1, r3
 8004128:	4610      	mov	r0, r2
 800412a:	f000 fba9 	bl	8004880 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	699b      	ldr	r3, [r3, #24]
 800413c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	4313      	orrs	r3, r2
 800414e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004156:	f023 0303 	bic.w	r3, r3, #3
 800415a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	689a      	ldr	r2, [r3, #8]
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	021b      	lsls	r3, r3, #8
 8004166:	4313      	orrs	r3, r2
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	4313      	orrs	r3, r2
 800416c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004174:	f023 030c 	bic.w	r3, r3, #12
 8004178:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004180:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004184:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	69db      	ldr	r3, [r3, #28]
 800418e:	021b      	lsls	r3, r3, #8
 8004190:	4313      	orrs	r3, r2
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	4313      	orrs	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	011a      	lsls	r2, r3, #4
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	031b      	lsls	r3, r3, #12
 80041a4:	4313      	orrs	r3, r2
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80041b2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80041ba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685a      	ldr	r2, [r3, #4]
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	4313      	orrs	r3, r2
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3718      	adds	r7, #24
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004230:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004238:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004240:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004248:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d110      	bne.n	8004272 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004250:	7bfb      	ldrb	r3, [r7, #15]
 8004252:	2b01      	cmp	r3, #1
 8004254:	d102      	bne.n	800425c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004256:	7b7b      	ldrb	r3, [r7, #13]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d001      	beq.n	8004260 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e069      	b.n	8004334 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004270:	e031      	b.n	80042d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	2b04      	cmp	r3, #4
 8004276:	d110      	bne.n	800429a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004278:	7bbb      	ldrb	r3, [r7, #14]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d102      	bne.n	8004284 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800427e:	7b3b      	ldrb	r3, [r7, #12]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d001      	beq.n	8004288 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e055      	b.n	8004334 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2202      	movs	r2, #2
 800428c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2202      	movs	r2, #2
 8004294:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004298:	e01d      	b.n	80042d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800429a:	7bfb      	ldrb	r3, [r7, #15]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d108      	bne.n	80042b2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80042a0:	7bbb      	ldrb	r3, [r7, #14]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d105      	bne.n	80042b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042a6:	7b7b      	ldrb	r3, [r7, #13]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d102      	bne.n	80042b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80042ac:	7b3b      	ldrb	r3, [r7, #12]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d001      	beq.n	80042b6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e03e      	b.n	8004334 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2202      	movs	r2, #2
 80042ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2202      	movs	r2, #2
 80042c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2202      	movs	r2, #2
 80042ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2202      	movs	r2, #2
 80042d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d003      	beq.n	80042e4 <HAL_TIM_Encoder_Start+0xc4>
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	2b04      	cmp	r3, #4
 80042e0:	d008      	beq.n	80042f4 <HAL_TIM_Encoder_Start+0xd4>
 80042e2:	e00f      	b.n	8004304 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2201      	movs	r2, #1
 80042ea:	2100      	movs	r1, #0
 80042ec:	4618      	mov	r0, r3
 80042ee:	f000 fdb7 	bl	8004e60 <TIM_CCxChannelCmd>
      break;
 80042f2:	e016      	b.n	8004322 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2201      	movs	r2, #1
 80042fa:	2104      	movs	r1, #4
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 fdaf 	bl	8004e60 <TIM_CCxChannelCmd>
      break;
 8004302:	e00e      	b.n	8004322 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2201      	movs	r2, #1
 800430a:	2100      	movs	r1, #0
 800430c:	4618      	mov	r0, r3
 800430e:	f000 fda7 	bl	8004e60 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2201      	movs	r2, #1
 8004318:	2104      	movs	r1, #4
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fda0 	bl	8004e60 <TIM_CCxChannelCmd>
      break;
 8004320:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f042 0201 	orr.w	r2, r2, #1
 8004330:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d020      	beq.n	80043a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d01b      	beq.n	80043a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f06f 0202 	mvn.w	r2, #2
 8004370:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d003      	beq.n	800438e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 fa65 	bl	8004856 <HAL_TIM_IC_CaptureCallback>
 800438c:	e005      	b.n	800439a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 fa57 	bl	8004842 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f7fd fb87 	bl	8001aa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	f003 0304 	and.w	r3, r3, #4
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d020      	beq.n	80043ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f003 0304 	and.w	r3, r3, #4
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d01b      	beq.n	80043ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f06f 0204 	mvn.w	r2, #4
 80043bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2202      	movs	r2, #2
 80043c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fa3f 	bl	8004856 <HAL_TIM_IC_CaptureCallback>
 80043d8:	e005      	b.n	80043e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 fa31 	bl	8004842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f7fd fb61 	bl	8001aa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	f003 0308 	and.w	r3, r3, #8
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d020      	beq.n	8004438 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d01b      	beq.n	8004438 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f06f 0208 	mvn.w	r2, #8
 8004408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2204      	movs	r2, #4
 800440e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	f003 0303 	and.w	r3, r3, #3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 fa19 	bl	8004856 <HAL_TIM_IC_CaptureCallback>
 8004424:	e005      	b.n	8004432 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 fa0b 	bl	8004842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f7fd fb3b 	bl	8001aa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	f003 0310 	and.w	r3, r3, #16
 800443e:	2b00      	cmp	r3, #0
 8004440:	d020      	beq.n	8004484 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f003 0310 	and.w	r3, r3, #16
 8004448:	2b00      	cmp	r3, #0
 800444a:	d01b      	beq.n	8004484 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f06f 0210 	mvn.w	r2, #16
 8004454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2208      	movs	r2, #8
 800445a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 f9f3 	bl	8004856 <HAL_TIM_IC_CaptureCallback>
 8004470:	e005      	b.n	800447e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f9e5 	bl	8004842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f7fd fb15 	bl	8001aa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00c      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	2b00      	cmp	r3, #0
 8004496:	d007      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f06f 0201 	mvn.w	r2, #1
 80044a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f9c3 	bl	800482e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00c      	beq.n	80044cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d007      	beq.n	80044cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80044c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 fdc8 	bl	800505c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00c      	beq.n	80044f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d007      	beq.n	80044f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80044e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f9bd 	bl	800486a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f003 0320 	and.w	r3, r3, #32
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00c      	beq.n	8004514 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f003 0320 	and.w	r3, r3, #32
 8004500:	2b00      	cmp	r3, #0
 8004502:	d007      	beq.n	8004514 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0220 	mvn.w	r2, #32
 800450c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fd9a 	bl	8005048 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004514:	bf00      	nop
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004528:	2300      	movs	r3, #0
 800452a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004532:	2b01      	cmp	r3, #1
 8004534:	d101      	bne.n	800453a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004536:	2302      	movs	r3, #2
 8004538:	e0ae      	b.n	8004698 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b0c      	cmp	r3, #12
 8004546:	f200 809f 	bhi.w	8004688 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800454a:	a201      	add	r2, pc, #4	@ (adr r2, 8004550 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800454c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004550:	08004585 	.word	0x08004585
 8004554:	08004689 	.word	0x08004689
 8004558:	08004689 	.word	0x08004689
 800455c:	08004689 	.word	0x08004689
 8004560:	080045c5 	.word	0x080045c5
 8004564:	08004689 	.word	0x08004689
 8004568:	08004689 	.word	0x08004689
 800456c:	08004689 	.word	0x08004689
 8004570:	08004607 	.word	0x08004607
 8004574:	08004689 	.word	0x08004689
 8004578:	08004689 	.word	0x08004689
 800457c:	08004689 	.word	0x08004689
 8004580:	08004647 	.word	0x08004647
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68b9      	ldr	r1, [r7, #8]
 800458a:	4618      	mov	r0, r3
 800458c:	f000 fa1e 	bl	80049cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	699a      	ldr	r2, [r3, #24]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0208 	orr.w	r2, r2, #8
 800459e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699a      	ldr	r2, [r3, #24]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0204 	bic.w	r2, r2, #4
 80045ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6999      	ldr	r1, [r3, #24]
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	691a      	ldr	r2, [r3, #16]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	619a      	str	r2, [r3, #24]
      break;
 80045c2:	e064      	b.n	800468e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68b9      	ldr	r1, [r7, #8]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fa6e 	bl	8004aac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699a      	ldr	r2, [r3, #24]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	699a      	ldr	r2, [r3, #24]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	6999      	ldr	r1, [r3, #24]
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	021a      	lsls	r2, r3, #8
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	619a      	str	r2, [r3, #24]
      break;
 8004604:	e043      	b.n	800468e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68b9      	ldr	r1, [r7, #8]
 800460c:	4618      	mov	r0, r3
 800460e:	f000 fac3 	bl	8004b98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f042 0208 	orr.w	r2, r2, #8
 8004620:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69da      	ldr	r2, [r3, #28]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 0204 	bic.w	r2, r2, #4
 8004630:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69d9      	ldr	r1, [r3, #28]
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	691a      	ldr	r2, [r3, #16]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	430a      	orrs	r2, r1
 8004642:	61da      	str	r2, [r3, #28]
      break;
 8004644:	e023      	b.n	800468e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68b9      	ldr	r1, [r7, #8]
 800464c:	4618      	mov	r0, r3
 800464e:	f000 fb17 	bl	8004c80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	69da      	ldr	r2, [r3, #28]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004660:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	69da      	ldr	r2, [r3, #28]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004670:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	69d9      	ldr	r1, [r3, #28]
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	021a      	lsls	r2, r3, #8
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	430a      	orrs	r2, r1
 8004684:	61da      	str	r2, [r3, #28]
      break;
 8004686:	e002      	b.n	800468e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	75fb      	strb	r3, [r7, #23]
      break;
 800468c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004696:	7dfb      	ldrb	r3, [r7, #23]
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046aa:	2300      	movs	r3, #0
 80046ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <HAL_TIM_ConfigClockSource+0x1c>
 80046b8:	2302      	movs	r3, #2
 80046ba:	e0b4      	b.n	8004826 <HAL_TIM_ConfigClockSource+0x186>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2202      	movs	r2, #2
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046f4:	d03e      	beq.n	8004774 <HAL_TIM_ConfigClockSource+0xd4>
 80046f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046fa:	f200 8087 	bhi.w	800480c <HAL_TIM_ConfigClockSource+0x16c>
 80046fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004702:	f000 8086 	beq.w	8004812 <HAL_TIM_ConfigClockSource+0x172>
 8004706:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800470a:	d87f      	bhi.n	800480c <HAL_TIM_ConfigClockSource+0x16c>
 800470c:	2b70      	cmp	r3, #112	@ 0x70
 800470e:	d01a      	beq.n	8004746 <HAL_TIM_ConfigClockSource+0xa6>
 8004710:	2b70      	cmp	r3, #112	@ 0x70
 8004712:	d87b      	bhi.n	800480c <HAL_TIM_ConfigClockSource+0x16c>
 8004714:	2b60      	cmp	r3, #96	@ 0x60
 8004716:	d050      	beq.n	80047ba <HAL_TIM_ConfigClockSource+0x11a>
 8004718:	2b60      	cmp	r3, #96	@ 0x60
 800471a:	d877      	bhi.n	800480c <HAL_TIM_ConfigClockSource+0x16c>
 800471c:	2b50      	cmp	r3, #80	@ 0x50
 800471e:	d03c      	beq.n	800479a <HAL_TIM_ConfigClockSource+0xfa>
 8004720:	2b50      	cmp	r3, #80	@ 0x50
 8004722:	d873      	bhi.n	800480c <HAL_TIM_ConfigClockSource+0x16c>
 8004724:	2b40      	cmp	r3, #64	@ 0x40
 8004726:	d058      	beq.n	80047da <HAL_TIM_ConfigClockSource+0x13a>
 8004728:	2b40      	cmp	r3, #64	@ 0x40
 800472a:	d86f      	bhi.n	800480c <HAL_TIM_ConfigClockSource+0x16c>
 800472c:	2b30      	cmp	r3, #48	@ 0x30
 800472e:	d064      	beq.n	80047fa <HAL_TIM_ConfigClockSource+0x15a>
 8004730:	2b30      	cmp	r3, #48	@ 0x30
 8004732:	d86b      	bhi.n	800480c <HAL_TIM_ConfigClockSource+0x16c>
 8004734:	2b20      	cmp	r3, #32
 8004736:	d060      	beq.n	80047fa <HAL_TIM_ConfigClockSource+0x15a>
 8004738:	2b20      	cmp	r3, #32
 800473a:	d867      	bhi.n	800480c <HAL_TIM_ConfigClockSource+0x16c>
 800473c:	2b00      	cmp	r3, #0
 800473e:	d05c      	beq.n	80047fa <HAL_TIM_ConfigClockSource+0x15a>
 8004740:	2b10      	cmp	r3, #16
 8004742:	d05a      	beq.n	80047fa <HAL_TIM_ConfigClockSource+0x15a>
 8004744:	e062      	b.n	800480c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004756:	f000 fb63 	bl	8004e20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004768:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	609a      	str	r2, [r3, #8]
      break;
 8004772:	e04f      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004784:	f000 fb4c 	bl	8004e20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689a      	ldr	r2, [r3, #8]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004796:	609a      	str	r2, [r3, #8]
      break;
 8004798:	e03c      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a6:	461a      	mov	r2, r3
 80047a8:	f000 fac0 	bl	8004d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2150      	movs	r1, #80	@ 0x50
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 fb19 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 80047b8:	e02c      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047c6:	461a      	mov	r2, r3
 80047c8:	f000 fadf 	bl	8004d8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2160      	movs	r1, #96	@ 0x60
 80047d2:	4618      	mov	r0, r3
 80047d4:	f000 fb09 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 80047d8:	e01c      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047e6:	461a      	mov	r2, r3
 80047e8:	f000 faa0 	bl	8004d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2140      	movs	r1, #64	@ 0x40
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 faf9 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 80047f8:	e00c      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4619      	mov	r1, r3
 8004804:	4610      	mov	r0, r2
 8004806:	f000 faf0 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 800480a:	e003      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	73fb      	strb	r3, [r7, #15]
      break;
 8004810:	e000      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004812:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004824:	7bfb      	ldrb	r3, [r7, #15]
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800482e:	b480      	push	{r7}
 8004830:	b083      	sub	sp, #12
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004836:	bf00      	nop
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr

08004842 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004842:	b480      	push	{r7}
 8004844:	b083      	sub	sp, #12
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800484a:	bf00      	nop
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr

08004856 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800486a:	b480      	push	{r7}
 800486c:	b083      	sub	sp, #12
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
	...

08004880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a43      	ldr	r2, [pc, #268]	@ (80049a0 <TIM_Base_SetConfig+0x120>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d013      	beq.n	80048c0 <TIM_Base_SetConfig+0x40>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800489e:	d00f      	beq.n	80048c0 <TIM_Base_SetConfig+0x40>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a40      	ldr	r2, [pc, #256]	@ (80049a4 <TIM_Base_SetConfig+0x124>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d00b      	beq.n	80048c0 <TIM_Base_SetConfig+0x40>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a3f      	ldr	r2, [pc, #252]	@ (80049a8 <TIM_Base_SetConfig+0x128>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d007      	beq.n	80048c0 <TIM_Base_SetConfig+0x40>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a3e      	ldr	r2, [pc, #248]	@ (80049ac <TIM_Base_SetConfig+0x12c>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d003      	beq.n	80048c0 <TIM_Base_SetConfig+0x40>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a3d      	ldr	r2, [pc, #244]	@ (80049b0 <TIM_Base_SetConfig+0x130>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d108      	bne.n	80048d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a32      	ldr	r2, [pc, #200]	@ (80049a0 <TIM_Base_SetConfig+0x120>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d02b      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e0:	d027      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a2f      	ldr	r2, [pc, #188]	@ (80049a4 <TIM_Base_SetConfig+0x124>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d023      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a2e      	ldr	r2, [pc, #184]	@ (80049a8 <TIM_Base_SetConfig+0x128>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d01f      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a2d      	ldr	r2, [pc, #180]	@ (80049ac <TIM_Base_SetConfig+0x12c>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d01b      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a2c      	ldr	r2, [pc, #176]	@ (80049b0 <TIM_Base_SetConfig+0x130>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d017      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a2b      	ldr	r2, [pc, #172]	@ (80049b4 <TIM_Base_SetConfig+0x134>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d013      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a2a      	ldr	r2, [pc, #168]	@ (80049b8 <TIM_Base_SetConfig+0x138>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d00f      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a29      	ldr	r2, [pc, #164]	@ (80049bc <TIM_Base_SetConfig+0x13c>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d00b      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a28      	ldr	r2, [pc, #160]	@ (80049c0 <TIM_Base_SetConfig+0x140>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d007      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a27      	ldr	r2, [pc, #156]	@ (80049c4 <TIM_Base_SetConfig+0x144>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d003      	beq.n	8004932 <TIM_Base_SetConfig+0xb2>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a26      	ldr	r2, [pc, #152]	@ (80049c8 <TIM_Base_SetConfig+0x148>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d108      	bne.n	8004944 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	4313      	orrs	r3, r2
 8004942:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	4313      	orrs	r3, r2
 8004950:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	689a      	ldr	r2, [r3, #8]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a0e      	ldr	r2, [pc, #56]	@ (80049a0 <TIM_Base_SetConfig+0x120>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d003      	beq.n	8004972 <TIM_Base_SetConfig+0xf2>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a10      	ldr	r2, [pc, #64]	@ (80049b0 <TIM_Base_SetConfig+0x130>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d103      	bne.n	800497a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	691a      	ldr	r2, [r3, #16]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f043 0204 	orr.w	r2, r3, #4
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	601a      	str	r2, [r3, #0]
}
 8004992:	bf00      	nop
 8004994:	3714      	adds	r7, #20
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	40010000 	.word	0x40010000
 80049a4:	40000400 	.word	0x40000400
 80049a8:	40000800 	.word	0x40000800
 80049ac:	40000c00 	.word	0x40000c00
 80049b0:	40010400 	.word	0x40010400
 80049b4:	40014000 	.word	0x40014000
 80049b8:	40014400 	.word	0x40014400
 80049bc:	40014800 	.word	0x40014800
 80049c0:	40001800 	.word	0x40001800
 80049c4:	40001c00 	.word	0x40001c00
 80049c8:	40002000 	.word	0x40002000

080049cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b087      	sub	sp, #28
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a1b      	ldr	r3, [r3, #32]
 80049e0:	f023 0201 	bic.w	r2, r3, #1
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f023 0303 	bic.w	r3, r3, #3
 8004a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f023 0302 	bic.w	r3, r3, #2
 8004a14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a20      	ldr	r2, [pc, #128]	@ (8004aa4 <TIM_OC1_SetConfig+0xd8>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d003      	beq.n	8004a30 <TIM_OC1_SetConfig+0x64>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa8 <TIM_OC1_SetConfig+0xdc>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d10c      	bne.n	8004a4a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f023 0308 	bic.w	r3, r3, #8
 8004a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f023 0304 	bic.w	r3, r3, #4
 8004a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a15      	ldr	r2, [pc, #84]	@ (8004aa4 <TIM_OC1_SetConfig+0xd8>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d003      	beq.n	8004a5a <TIM_OC1_SetConfig+0x8e>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a14      	ldr	r2, [pc, #80]	@ (8004aa8 <TIM_OC1_SetConfig+0xdc>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d111      	bne.n	8004a7e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	693a      	ldr	r2, [r7, #16]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	693a      	ldr	r2, [r7, #16]
 8004a82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	621a      	str	r2, [r3, #32]
}
 8004a98:	bf00      	nop
 8004a9a:	371c      	adds	r7, #28
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	40010000 	.word	0x40010000
 8004aa8:	40010400 	.word	0x40010400

08004aac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b087      	sub	sp, #28
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a1b      	ldr	r3, [r3, #32]
 8004ac0:	f023 0210 	bic.w	r2, r3, #16
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	021b      	lsls	r3, r3, #8
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	f023 0320 	bic.w	r3, r3, #32
 8004af6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	011b      	lsls	r3, r3, #4
 8004afe:	697a      	ldr	r2, [r7, #20]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a22      	ldr	r2, [pc, #136]	@ (8004b90 <TIM_OC2_SetConfig+0xe4>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d003      	beq.n	8004b14 <TIM_OC2_SetConfig+0x68>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4a21      	ldr	r2, [pc, #132]	@ (8004b94 <TIM_OC2_SetConfig+0xe8>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d10d      	bne.n	8004b30 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a17      	ldr	r2, [pc, #92]	@ (8004b90 <TIM_OC2_SetConfig+0xe4>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d003      	beq.n	8004b40 <TIM_OC2_SetConfig+0x94>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a16      	ldr	r2, [pc, #88]	@ (8004b94 <TIM_OC2_SetConfig+0xe8>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d113      	bne.n	8004b68 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	621a      	str	r2, [r3, #32]
}
 8004b82:	bf00      	nop
 8004b84:	371c      	adds	r7, #28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	40010000 	.word	0x40010000
 8004b94:	40010400 	.word	0x40010400

08004b98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b087      	sub	sp, #28
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f023 0303 	bic.w	r3, r3, #3
 8004bce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004be0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	021b      	lsls	r3, r3, #8
 8004be8:	697a      	ldr	r2, [r7, #20]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a21      	ldr	r2, [pc, #132]	@ (8004c78 <TIM_OC3_SetConfig+0xe0>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d003      	beq.n	8004bfe <TIM_OC3_SetConfig+0x66>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a20      	ldr	r2, [pc, #128]	@ (8004c7c <TIM_OC3_SetConfig+0xe4>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d10d      	bne.n	8004c1a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	021b      	lsls	r3, r3, #8
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a16      	ldr	r2, [pc, #88]	@ (8004c78 <TIM_OC3_SetConfig+0xe0>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d003      	beq.n	8004c2a <TIM_OC3_SetConfig+0x92>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a15      	ldr	r2, [pc, #84]	@ (8004c7c <TIM_OC3_SetConfig+0xe4>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d113      	bne.n	8004c52 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	011b      	lsls	r3, r3, #4
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685a      	ldr	r2, [r3, #4]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	621a      	str	r2, [r3, #32]
}
 8004c6c:	bf00      	nop
 8004c6e:	371c      	adds	r7, #28
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	40010000 	.word	0x40010000
 8004c7c:	40010400 	.word	0x40010400

08004c80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a1b      	ldr	r3, [r3, #32]
 8004c8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	021b      	lsls	r3, r3, #8
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	031b      	lsls	r3, r3, #12
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a12      	ldr	r2, [pc, #72]	@ (8004d24 <TIM_OC4_SetConfig+0xa4>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d003      	beq.n	8004ce8 <TIM_OC4_SetConfig+0x68>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a11      	ldr	r2, [pc, #68]	@ (8004d28 <TIM_OC4_SetConfig+0xa8>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d109      	bne.n	8004cfc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	019b      	lsls	r3, r3, #6
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	621a      	str	r2, [r3, #32]
}
 8004d16:	bf00      	nop
 8004d18:	371c      	adds	r7, #28
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	40010000 	.word	0x40010000
 8004d28:	40010400 	.word	0x40010400

08004d2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b087      	sub	sp, #28
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	f023 0201 	bic.w	r2, r3, #1
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	011b      	lsls	r3, r3, #4
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f023 030a 	bic.w	r3, r3, #10
 8004d68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	621a      	str	r2, [r3, #32]
}
 8004d7e:	bf00      	nop
 8004d80:	371c      	adds	r7, #28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b087      	sub	sp, #28
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	60f8      	str	r0, [r7, #12]
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	f023 0210 	bic.w	r2, r3, #16
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004db4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	031b      	lsls	r3, r3, #12
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004dc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	011b      	lsls	r3, r3, #4
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	621a      	str	r2, [r3, #32]
}
 8004dde:	bf00      	nop
 8004de0:	371c      	adds	r7, #28
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dea:	b480      	push	{r7}
 8004dec:	b085      	sub	sp, #20
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
 8004df2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	f043 0307 	orr.w	r3, r3, #7
 8004e0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	609a      	str	r2, [r3, #8]
}
 8004e14:	bf00      	nop
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b087      	sub	sp, #28
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
 8004e2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	021a      	lsls	r2, r3, #8
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	609a      	str	r2, [r3, #8]
}
 8004e54:	bf00      	nop
 8004e56:	371c      	adds	r7, #28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b087      	sub	sp, #28
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	f003 031f 	and.w	r3, r3, #31
 8004e72:	2201      	movs	r2, #1
 8004e74:	fa02 f303 	lsl.w	r3, r2, r3
 8004e78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6a1a      	ldr	r2, [r3, #32]
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	43db      	mvns	r3, r3
 8004e82:	401a      	ands	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6a1a      	ldr	r2, [r3, #32]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f003 031f 	and.w	r3, r3, #31
 8004e92:	6879      	ldr	r1, [r7, #4]
 8004e94:	fa01 f303 	lsl.w	r3, r1, r3
 8004e98:	431a      	orrs	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	621a      	str	r2, [r3, #32]
}
 8004e9e:	bf00      	nop
 8004ea0:	371c      	adds	r7, #28
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
	...

08004eac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b085      	sub	sp, #20
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d101      	bne.n	8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ec0:	2302      	movs	r3, #2
 8004ec2:	e05a      	b.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a21      	ldr	r2, [pc, #132]	@ (8004f88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d022      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f10:	d01d      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a1d      	ldr	r2, [pc, #116]	@ (8004f8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d018      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a1b      	ldr	r2, [pc, #108]	@ (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d013      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004f94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00e      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a18      	ldr	r2, [pc, #96]	@ (8004f98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d009      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a17      	ldr	r2, [pc, #92]	@ (8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d004      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a15      	ldr	r2, [pc, #84]	@ (8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d10c      	bne.n	8004f68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	40010000 	.word	0x40010000
 8004f8c:	40000400 	.word	0x40000400
 8004f90:	40000800 	.word	0x40000800
 8004f94:	40000c00 	.word	0x40000c00
 8004f98:	40010400 	.word	0x40010400
 8004f9c:	40014000 	.word	0x40014000
 8004fa0:	40001800 	.word	0x40001800

08004fa4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b085      	sub	sp, #20
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d101      	bne.n	8004fc0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	e03d      	b.n	800503c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	4313      	orrs	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	3714      	adds	r7, #20
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005050:	bf00      	nop
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005064:	bf00      	nop
 8005066:	370c      	adds	r7, #12
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d101      	bne.n	8005082 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e042      	b.n	8005108 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d106      	bne.n	800509c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f7fd f8d4 	bl	8002244 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2224      	movs	r2, #36	@ 0x24
 80050a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f973 	bl	80053a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	691a      	ldr	r2, [r3, #16]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	695a      	ldr	r2, [r3, #20]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68da      	ldr	r2, [r3, #12]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2220      	movs	r2, #32
 80050f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b08a      	sub	sp, #40	@ 0x28
 8005114:	af02      	add	r7, sp, #8
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	4613      	mov	r3, r2
 800511e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005120:	2300      	movs	r3, #0
 8005122:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b20      	cmp	r3, #32
 800512e:	d175      	bne.n	800521c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d002      	beq.n	800513c <HAL_UART_Transmit+0x2c>
 8005136:	88fb      	ldrh	r3, [r7, #6]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d101      	bne.n	8005140 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e06e      	b.n	800521e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2221      	movs	r2, #33	@ 0x21
 800514a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800514e:	f7fd f989 	bl	8002464 <HAL_GetTick>
 8005152:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	88fa      	ldrh	r2, [r7, #6]
 8005158:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	88fa      	ldrh	r2, [r7, #6]
 800515e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005168:	d108      	bne.n	800517c <HAL_UART_Transmit+0x6c>
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d104      	bne.n	800517c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005172:	2300      	movs	r3, #0
 8005174:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	61bb      	str	r3, [r7, #24]
 800517a:	e003      	b.n	8005184 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005180:	2300      	movs	r3, #0
 8005182:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005184:	e02e      	b.n	80051e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	2200      	movs	r2, #0
 800518e:	2180      	movs	r1, #128	@ 0x80
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 f848 	bl	8005226 <UART_WaitOnFlagUntilTimeout>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d005      	beq.n	80051a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2220      	movs	r2, #32
 80051a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e03a      	b.n	800521e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10b      	bne.n	80051c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	881b      	ldrh	r3, [r3, #0]
 80051b2:	461a      	mov	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80051be:	69bb      	ldr	r3, [r7, #24]
 80051c0:	3302      	adds	r3, #2
 80051c2:	61bb      	str	r3, [r7, #24]
 80051c4:	e007      	b.n	80051d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	781a      	ldrb	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	3301      	adds	r3, #1
 80051d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051da:	b29b      	uxth	r3, r3
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29a      	uxth	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d1cb      	bne.n	8005186 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	9300      	str	r3, [sp, #0]
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	2200      	movs	r2, #0
 80051f6:	2140      	movs	r1, #64	@ 0x40
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f000 f814 	bl	8005226 <UART_WaitOnFlagUntilTimeout>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d005      	beq.n	8005210 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2220      	movs	r2, #32
 8005208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e006      	b.n	800521e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2220      	movs	r2, #32
 8005214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005218:	2300      	movs	r3, #0
 800521a:	e000      	b.n	800521e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800521c:	2302      	movs	r3, #2
  }
}
 800521e:	4618      	mov	r0, r3
 8005220:	3720      	adds	r7, #32
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b086      	sub	sp, #24
 800522a:	af00      	add	r7, sp, #0
 800522c:	60f8      	str	r0, [r7, #12]
 800522e:	60b9      	str	r1, [r7, #8]
 8005230:	603b      	str	r3, [r7, #0]
 8005232:	4613      	mov	r3, r2
 8005234:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005236:	e03b      	b.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523e:	d037      	beq.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005240:	f7fd f910 	bl	8002464 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	6a3a      	ldr	r2, [r7, #32]
 800524c:	429a      	cmp	r2, r3
 800524e:	d302      	bcc.n	8005256 <UART_WaitOnFlagUntilTimeout+0x30>
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e03a      	b.n	80052d0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	f003 0304 	and.w	r3, r3, #4
 8005264:	2b00      	cmp	r3, #0
 8005266:	d023      	beq.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	2b80      	cmp	r3, #128	@ 0x80
 800526c:	d020      	beq.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	2b40      	cmp	r3, #64	@ 0x40
 8005272:	d01d      	beq.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0308 	and.w	r3, r3, #8
 800527e:	2b08      	cmp	r3, #8
 8005280:	d116      	bne.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005282:	2300      	movs	r3, #0
 8005284:	617b      	str	r3, [r7, #20]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	617b      	str	r3, [r7, #20]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	617b      	str	r3, [r7, #20]
 8005296:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 f81d 	bl	80052d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2208      	movs	r2, #8
 80052a2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e00f      	b.n	80052d0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	4013      	ands	r3, r2
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	429a      	cmp	r2, r3
 80052be:	bf0c      	ite	eq
 80052c0:	2301      	moveq	r3, #1
 80052c2:	2300      	movne	r3, #0
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	461a      	mov	r2, r3
 80052c8:	79fb      	ldrb	r3, [r7, #7]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d0b4      	beq.n	8005238 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3718      	adds	r7, #24
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052d8:	b480      	push	{r7}
 80052da:	b095      	sub	sp, #84	@ 0x54
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	330c      	adds	r3, #12
 80052e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ea:	e853 3f00 	ldrex	r3, [r3]
 80052ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	330c      	adds	r3, #12
 80052fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005300:	643a      	str	r2, [r7, #64]	@ 0x40
 8005302:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005304:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005306:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005308:	e841 2300 	strex	r3, r2, [r1]
 800530c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800530e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1e5      	bne.n	80052e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3314      	adds	r3, #20
 800531a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531c:	6a3b      	ldr	r3, [r7, #32]
 800531e:	e853 3f00 	ldrex	r3, [r3]
 8005322:	61fb      	str	r3, [r7, #28]
   return(result);
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	f023 0301 	bic.w	r3, r3, #1
 800532a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	3314      	adds	r3, #20
 8005332:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005334:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005336:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005338:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800533a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800533c:	e841 2300 	strex	r3, r2, [r1]
 8005340:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1e5      	bne.n	8005314 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534c:	2b01      	cmp	r3, #1
 800534e:	d119      	bne.n	8005384 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	330c      	adds	r3, #12
 8005356:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	e853 3f00 	ldrex	r3, [r3]
 800535e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f023 0310 	bic.w	r3, r3, #16
 8005366:	647b      	str	r3, [r7, #68]	@ 0x44
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	330c      	adds	r3, #12
 800536e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005370:	61ba      	str	r2, [r7, #24]
 8005372:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005374:	6979      	ldr	r1, [r7, #20]
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	e841 2300 	strex	r3, r2, [r1]
 800537c:	613b      	str	r3, [r7, #16]
   return(result);
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1e5      	bne.n	8005350 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2220      	movs	r2, #32
 8005388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005392:	bf00      	nop
 8005394:	3754      	adds	r7, #84	@ 0x54
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
	...

080053a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053a4:	b0c0      	sub	sp, #256	@ 0x100
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80053b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053bc:	68d9      	ldr	r1, [r3, #12]
 80053be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	ea40 0301 	orr.w	r3, r0, r1
 80053c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ce:	689a      	ldr	r2, [r3, #8]
 80053d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	431a      	orrs	r2, r3
 80053d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	431a      	orrs	r2, r3
 80053e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80053ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80053f8:	f021 010c 	bic.w	r1, r1, #12
 80053fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005406:	430b      	orrs	r3, r1
 8005408:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800540a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800541a:	6999      	ldr	r1, [r3, #24]
 800541c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	ea40 0301 	orr.w	r3, r0, r1
 8005426:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	4b8f      	ldr	r3, [pc, #572]	@ (800566c <UART_SetConfig+0x2cc>)
 8005430:	429a      	cmp	r2, r3
 8005432:	d005      	beq.n	8005440 <UART_SetConfig+0xa0>
 8005434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	4b8d      	ldr	r3, [pc, #564]	@ (8005670 <UART_SetConfig+0x2d0>)
 800543c:	429a      	cmp	r2, r3
 800543e:	d104      	bne.n	800544a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005440:	f7fe fb96 	bl	8003b70 <HAL_RCC_GetPCLK2Freq>
 8005444:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005448:	e003      	b.n	8005452 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800544a:	f7fe fb7d 	bl	8003b48 <HAL_RCC_GetPCLK1Freq>
 800544e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005456:	69db      	ldr	r3, [r3, #28]
 8005458:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800545c:	f040 810c 	bne.w	8005678 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005460:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005464:	2200      	movs	r2, #0
 8005466:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800546a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800546e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005472:	4622      	mov	r2, r4
 8005474:	462b      	mov	r3, r5
 8005476:	1891      	adds	r1, r2, r2
 8005478:	65b9      	str	r1, [r7, #88]	@ 0x58
 800547a:	415b      	adcs	r3, r3
 800547c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800547e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005482:	4621      	mov	r1, r4
 8005484:	eb12 0801 	adds.w	r8, r2, r1
 8005488:	4629      	mov	r1, r5
 800548a:	eb43 0901 	adc.w	r9, r3, r1
 800548e:	f04f 0200 	mov.w	r2, #0
 8005492:	f04f 0300 	mov.w	r3, #0
 8005496:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800549a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800549e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054a2:	4690      	mov	r8, r2
 80054a4:	4699      	mov	r9, r3
 80054a6:	4623      	mov	r3, r4
 80054a8:	eb18 0303 	adds.w	r3, r8, r3
 80054ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80054b0:	462b      	mov	r3, r5
 80054b2:	eb49 0303 	adc.w	r3, r9, r3
 80054b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80054ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80054c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80054ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80054ce:	460b      	mov	r3, r1
 80054d0:	18db      	adds	r3, r3, r3
 80054d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80054d4:	4613      	mov	r3, r2
 80054d6:	eb42 0303 	adc.w	r3, r2, r3
 80054da:	657b      	str	r3, [r7, #84]	@ 0x54
 80054dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80054e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80054e4:	f7fb fb70 	bl	8000bc8 <__aeabi_uldivmod>
 80054e8:	4602      	mov	r2, r0
 80054ea:	460b      	mov	r3, r1
 80054ec:	4b61      	ldr	r3, [pc, #388]	@ (8005674 <UART_SetConfig+0x2d4>)
 80054ee:	fba3 2302 	umull	r2, r3, r3, r2
 80054f2:	095b      	lsrs	r3, r3, #5
 80054f4:	011c      	lsls	r4, r3, #4
 80054f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054fa:	2200      	movs	r2, #0
 80054fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005500:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005504:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005508:	4642      	mov	r2, r8
 800550a:	464b      	mov	r3, r9
 800550c:	1891      	adds	r1, r2, r2
 800550e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005510:	415b      	adcs	r3, r3
 8005512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005514:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005518:	4641      	mov	r1, r8
 800551a:	eb12 0a01 	adds.w	sl, r2, r1
 800551e:	4649      	mov	r1, r9
 8005520:	eb43 0b01 	adc.w	fp, r3, r1
 8005524:	f04f 0200 	mov.w	r2, #0
 8005528:	f04f 0300 	mov.w	r3, #0
 800552c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005530:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005534:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005538:	4692      	mov	sl, r2
 800553a:	469b      	mov	fp, r3
 800553c:	4643      	mov	r3, r8
 800553e:	eb1a 0303 	adds.w	r3, sl, r3
 8005542:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005546:	464b      	mov	r3, r9
 8005548:	eb4b 0303 	adc.w	r3, fp, r3
 800554c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800555c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005560:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005564:	460b      	mov	r3, r1
 8005566:	18db      	adds	r3, r3, r3
 8005568:	643b      	str	r3, [r7, #64]	@ 0x40
 800556a:	4613      	mov	r3, r2
 800556c:	eb42 0303 	adc.w	r3, r2, r3
 8005570:	647b      	str	r3, [r7, #68]	@ 0x44
 8005572:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005576:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800557a:	f7fb fb25 	bl	8000bc8 <__aeabi_uldivmod>
 800557e:	4602      	mov	r2, r0
 8005580:	460b      	mov	r3, r1
 8005582:	4611      	mov	r1, r2
 8005584:	4b3b      	ldr	r3, [pc, #236]	@ (8005674 <UART_SetConfig+0x2d4>)
 8005586:	fba3 2301 	umull	r2, r3, r3, r1
 800558a:	095b      	lsrs	r3, r3, #5
 800558c:	2264      	movs	r2, #100	@ 0x64
 800558e:	fb02 f303 	mul.w	r3, r2, r3
 8005592:	1acb      	subs	r3, r1, r3
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800559a:	4b36      	ldr	r3, [pc, #216]	@ (8005674 <UART_SetConfig+0x2d4>)
 800559c:	fba3 2302 	umull	r2, r3, r3, r2
 80055a0:	095b      	lsrs	r3, r3, #5
 80055a2:	005b      	lsls	r3, r3, #1
 80055a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80055a8:	441c      	add	r4, r3
 80055aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055ae:	2200      	movs	r2, #0
 80055b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80055b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80055bc:	4642      	mov	r2, r8
 80055be:	464b      	mov	r3, r9
 80055c0:	1891      	adds	r1, r2, r2
 80055c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80055c4:	415b      	adcs	r3, r3
 80055c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80055cc:	4641      	mov	r1, r8
 80055ce:	1851      	adds	r1, r2, r1
 80055d0:	6339      	str	r1, [r7, #48]	@ 0x30
 80055d2:	4649      	mov	r1, r9
 80055d4:	414b      	adcs	r3, r1
 80055d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80055d8:	f04f 0200 	mov.w	r2, #0
 80055dc:	f04f 0300 	mov.w	r3, #0
 80055e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80055e4:	4659      	mov	r1, fp
 80055e6:	00cb      	lsls	r3, r1, #3
 80055e8:	4651      	mov	r1, sl
 80055ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055ee:	4651      	mov	r1, sl
 80055f0:	00ca      	lsls	r2, r1, #3
 80055f2:	4610      	mov	r0, r2
 80055f4:	4619      	mov	r1, r3
 80055f6:	4603      	mov	r3, r0
 80055f8:	4642      	mov	r2, r8
 80055fa:	189b      	adds	r3, r3, r2
 80055fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005600:	464b      	mov	r3, r9
 8005602:	460a      	mov	r2, r1
 8005604:	eb42 0303 	adc.w	r3, r2, r3
 8005608:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800560c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005618:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800561c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005620:	460b      	mov	r3, r1
 8005622:	18db      	adds	r3, r3, r3
 8005624:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005626:	4613      	mov	r3, r2
 8005628:	eb42 0303 	adc.w	r3, r2, r3
 800562c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800562e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005632:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005636:	f7fb fac7 	bl	8000bc8 <__aeabi_uldivmod>
 800563a:	4602      	mov	r2, r0
 800563c:	460b      	mov	r3, r1
 800563e:	4b0d      	ldr	r3, [pc, #52]	@ (8005674 <UART_SetConfig+0x2d4>)
 8005640:	fba3 1302 	umull	r1, r3, r3, r2
 8005644:	095b      	lsrs	r3, r3, #5
 8005646:	2164      	movs	r1, #100	@ 0x64
 8005648:	fb01 f303 	mul.w	r3, r1, r3
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	00db      	lsls	r3, r3, #3
 8005650:	3332      	adds	r3, #50	@ 0x32
 8005652:	4a08      	ldr	r2, [pc, #32]	@ (8005674 <UART_SetConfig+0x2d4>)
 8005654:	fba2 2303 	umull	r2, r3, r2, r3
 8005658:	095b      	lsrs	r3, r3, #5
 800565a:	f003 0207 	and.w	r2, r3, #7
 800565e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4422      	add	r2, r4
 8005666:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005668:	e106      	b.n	8005878 <UART_SetConfig+0x4d8>
 800566a:	bf00      	nop
 800566c:	40011000 	.word	0x40011000
 8005670:	40011400 	.word	0x40011400
 8005674:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005678:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800567c:	2200      	movs	r2, #0
 800567e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005682:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005686:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800568a:	4642      	mov	r2, r8
 800568c:	464b      	mov	r3, r9
 800568e:	1891      	adds	r1, r2, r2
 8005690:	6239      	str	r1, [r7, #32]
 8005692:	415b      	adcs	r3, r3
 8005694:	627b      	str	r3, [r7, #36]	@ 0x24
 8005696:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800569a:	4641      	mov	r1, r8
 800569c:	1854      	adds	r4, r2, r1
 800569e:	4649      	mov	r1, r9
 80056a0:	eb43 0501 	adc.w	r5, r3, r1
 80056a4:	f04f 0200 	mov.w	r2, #0
 80056a8:	f04f 0300 	mov.w	r3, #0
 80056ac:	00eb      	lsls	r3, r5, #3
 80056ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056b2:	00e2      	lsls	r2, r4, #3
 80056b4:	4614      	mov	r4, r2
 80056b6:	461d      	mov	r5, r3
 80056b8:	4643      	mov	r3, r8
 80056ba:	18e3      	adds	r3, r4, r3
 80056bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056c0:	464b      	mov	r3, r9
 80056c2:	eb45 0303 	adc.w	r3, r5, r3
 80056c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80056d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056da:	f04f 0200 	mov.w	r2, #0
 80056de:	f04f 0300 	mov.w	r3, #0
 80056e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80056e6:	4629      	mov	r1, r5
 80056e8:	008b      	lsls	r3, r1, #2
 80056ea:	4621      	mov	r1, r4
 80056ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056f0:	4621      	mov	r1, r4
 80056f2:	008a      	lsls	r2, r1, #2
 80056f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80056f8:	f7fb fa66 	bl	8000bc8 <__aeabi_uldivmod>
 80056fc:	4602      	mov	r2, r0
 80056fe:	460b      	mov	r3, r1
 8005700:	4b60      	ldr	r3, [pc, #384]	@ (8005884 <UART_SetConfig+0x4e4>)
 8005702:	fba3 2302 	umull	r2, r3, r3, r2
 8005706:	095b      	lsrs	r3, r3, #5
 8005708:	011c      	lsls	r4, r3, #4
 800570a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800570e:	2200      	movs	r2, #0
 8005710:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005714:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005718:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800571c:	4642      	mov	r2, r8
 800571e:	464b      	mov	r3, r9
 8005720:	1891      	adds	r1, r2, r2
 8005722:	61b9      	str	r1, [r7, #24]
 8005724:	415b      	adcs	r3, r3
 8005726:	61fb      	str	r3, [r7, #28]
 8005728:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800572c:	4641      	mov	r1, r8
 800572e:	1851      	adds	r1, r2, r1
 8005730:	6139      	str	r1, [r7, #16]
 8005732:	4649      	mov	r1, r9
 8005734:	414b      	adcs	r3, r1
 8005736:	617b      	str	r3, [r7, #20]
 8005738:	f04f 0200 	mov.w	r2, #0
 800573c:	f04f 0300 	mov.w	r3, #0
 8005740:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005744:	4659      	mov	r1, fp
 8005746:	00cb      	lsls	r3, r1, #3
 8005748:	4651      	mov	r1, sl
 800574a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800574e:	4651      	mov	r1, sl
 8005750:	00ca      	lsls	r2, r1, #3
 8005752:	4610      	mov	r0, r2
 8005754:	4619      	mov	r1, r3
 8005756:	4603      	mov	r3, r0
 8005758:	4642      	mov	r2, r8
 800575a:	189b      	adds	r3, r3, r2
 800575c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005760:	464b      	mov	r3, r9
 8005762:	460a      	mov	r2, r1
 8005764:	eb42 0303 	adc.w	r3, r2, r3
 8005768:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800576c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005776:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005778:	f04f 0200 	mov.w	r2, #0
 800577c:	f04f 0300 	mov.w	r3, #0
 8005780:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005784:	4649      	mov	r1, r9
 8005786:	008b      	lsls	r3, r1, #2
 8005788:	4641      	mov	r1, r8
 800578a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800578e:	4641      	mov	r1, r8
 8005790:	008a      	lsls	r2, r1, #2
 8005792:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005796:	f7fb fa17 	bl	8000bc8 <__aeabi_uldivmod>
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	4611      	mov	r1, r2
 80057a0:	4b38      	ldr	r3, [pc, #224]	@ (8005884 <UART_SetConfig+0x4e4>)
 80057a2:	fba3 2301 	umull	r2, r3, r3, r1
 80057a6:	095b      	lsrs	r3, r3, #5
 80057a8:	2264      	movs	r2, #100	@ 0x64
 80057aa:	fb02 f303 	mul.w	r3, r2, r3
 80057ae:	1acb      	subs	r3, r1, r3
 80057b0:	011b      	lsls	r3, r3, #4
 80057b2:	3332      	adds	r3, #50	@ 0x32
 80057b4:	4a33      	ldr	r2, [pc, #204]	@ (8005884 <UART_SetConfig+0x4e4>)
 80057b6:	fba2 2303 	umull	r2, r3, r2, r3
 80057ba:	095b      	lsrs	r3, r3, #5
 80057bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057c0:	441c      	add	r4, r3
 80057c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057c6:	2200      	movs	r2, #0
 80057c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80057ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80057cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80057d0:	4642      	mov	r2, r8
 80057d2:	464b      	mov	r3, r9
 80057d4:	1891      	adds	r1, r2, r2
 80057d6:	60b9      	str	r1, [r7, #8]
 80057d8:	415b      	adcs	r3, r3
 80057da:	60fb      	str	r3, [r7, #12]
 80057dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057e0:	4641      	mov	r1, r8
 80057e2:	1851      	adds	r1, r2, r1
 80057e4:	6039      	str	r1, [r7, #0]
 80057e6:	4649      	mov	r1, r9
 80057e8:	414b      	adcs	r3, r1
 80057ea:	607b      	str	r3, [r7, #4]
 80057ec:	f04f 0200 	mov.w	r2, #0
 80057f0:	f04f 0300 	mov.w	r3, #0
 80057f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80057f8:	4659      	mov	r1, fp
 80057fa:	00cb      	lsls	r3, r1, #3
 80057fc:	4651      	mov	r1, sl
 80057fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005802:	4651      	mov	r1, sl
 8005804:	00ca      	lsls	r2, r1, #3
 8005806:	4610      	mov	r0, r2
 8005808:	4619      	mov	r1, r3
 800580a:	4603      	mov	r3, r0
 800580c:	4642      	mov	r2, r8
 800580e:	189b      	adds	r3, r3, r2
 8005810:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005812:	464b      	mov	r3, r9
 8005814:	460a      	mov	r2, r1
 8005816:	eb42 0303 	adc.w	r3, r2, r3
 800581a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800581c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	663b      	str	r3, [r7, #96]	@ 0x60
 8005826:	667a      	str	r2, [r7, #100]	@ 0x64
 8005828:	f04f 0200 	mov.w	r2, #0
 800582c:	f04f 0300 	mov.w	r3, #0
 8005830:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005834:	4649      	mov	r1, r9
 8005836:	008b      	lsls	r3, r1, #2
 8005838:	4641      	mov	r1, r8
 800583a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800583e:	4641      	mov	r1, r8
 8005840:	008a      	lsls	r2, r1, #2
 8005842:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005846:	f7fb f9bf 	bl	8000bc8 <__aeabi_uldivmod>
 800584a:	4602      	mov	r2, r0
 800584c:	460b      	mov	r3, r1
 800584e:	4b0d      	ldr	r3, [pc, #52]	@ (8005884 <UART_SetConfig+0x4e4>)
 8005850:	fba3 1302 	umull	r1, r3, r3, r2
 8005854:	095b      	lsrs	r3, r3, #5
 8005856:	2164      	movs	r1, #100	@ 0x64
 8005858:	fb01 f303 	mul.w	r3, r1, r3
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	011b      	lsls	r3, r3, #4
 8005860:	3332      	adds	r3, #50	@ 0x32
 8005862:	4a08      	ldr	r2, [pc, #32]	@ (8005884 <UART_SetConfig+0x4e4>)
 8005864:	fba2 2303 	umull	r2, r3, r2, r3
 8005868:	095b      	lsrs	r3, r3, #5
 800586a:	f003 020f 	and.w	r2, r3, #15
 800586e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4422      	add	r2, r4
 8005876:	609a      	str	r2, [r3, #8]
}
 8005878:	bf00      	nop
 800587a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800587e:	46bd      	mov	sp, r7
 8005880:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005884:	51eb851f 	.word	0x51eb851f

08005888 <__cvt>:
 8005888:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800588c:	ec57 6b10 	vmov	r6, r7, d0
 8005890:	2f00      	cmp	r7, #0
 8005892:	460c      	mov	r4, r1
 8005894:	4619      	mov	r1, r3
 8005896:	463b      	mov	r3, r7
 8005898:	bfbb      	ittet	lt
 800589a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800589e:	461f      	movlt	r7, r3
 80058a0:	2300      	movge	r3, #0
 80058a2:	232d      	movlt	r3, #45	@ 0x2d
 80058a4:	700b      	strb	r3, [r1, #0]
 80058a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80058ac:	4691      	mov	r9, r2
 80058ae:	f023 0820 	bic.w	r8, r3, #32
 80058b2:	bfbc      	itt	lt
 80058b4:	4632      	movlt	r2, r6
 80058b6:	4616      	movlt	r6, r2
 80058b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80058bc:	d005      	beq.n	80058ca <__cvt+0x42>
 80058be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80058c2:	d100      	bne.n	80058c6 <__cvt+0x3e>
 80058c4:	3401      	adds	r4, #1
 80058c6:	2102      	movs	r1, #2
 80058c8:	e000      	b.n	80058cc <__cvt+0x44>
 80058ca:	2103      	movs	r1, #3
 80058cc:	ab03      	add	r3, sp, #12
 80058ce:	9301      	str	r3, [sp, #4]
 80058d0:	ab02      	add	r3, sp, #8
 80058d2:	9300      	str	r3, [sp, #0]
 80058d4:	ec47 6b10 	vmov	d0, r6, r7
 80058d8:	4653      	mov	r3, sl
 80058da:	4622      	mov	r2, r4
 80058dc:	f000 ff64 	bl	80067a8 <_dtoa_r>
 80058e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80058e4:	4605      	mov	r5, r0
 80058e6:	d119      	bne.n	800591c <__cvt+0x94>
 80058e8:	f019 0f01 	tst.w	r9, #1
 80058ec:	d00e      	beq.n	800590c <__cvt+0x84>
 80058ee:	eb00 0904 	add.w	r9, r0, r4
 80058f2:	2200      	movs	r2, #0
 80058f4:	2300      	movs	r3, #0
 80058f6:	4630      	mov	r0, r6
 80058f8:	4639      	mov	r1, r7
 80058fa:	f7fb f8f5 	bl	8000ae8 <__aeabi_dcmpeq>
 80058fe:	b108      	cbz	r0, 8005904 <__cvt+0x7c>
 8005900:	f8cd 900c 	str.w	r9, [sp, #12]
 8005904:	2230      	movs	r2, #48	@ 0x30
 8005906:	9b03      	ldr	r3, [sp, #12]
 8005908:	454b      	cmp	r3, r9
 800590a:	d31e      	bcc.n	800594a <__cvt+0xc2>
 800590c:	9b03      	ldr	r3, [sp, #12]
 800590e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005910:	1b5b      	subs	r3, r3, r5
 8005912:	4628      	mov	r0, r5
 8005914:	6013      	str	r3, [r2, #0]
 8005916:	b004      	add	sp, #16
 8005918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800591c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005920:	eb00 0904 	add.w	r9, r0, r4
 8005924:	d1e5      	bne.n	80058f2 <__cvt+0x6a>
 8005926:	7803      	ldrb	r3, [r0, #0]
 8005928:	2b30      	cmp	r3, #48	@ 0x30
 800592a:	d10a      	bne.n	8005942 <__cvt+0xba>
 800592c:	2200      	movs	r2, #0
 800592e:	2300      	movs	r3, #0
 8005930:	4630      	mov	r0, r6
 8005932:	4639      	mov	r1, r7
 8005934:	f7fb f8d8 	bl	8000ae8 <__aeabi_dcmpeq>
 8005938:	b918      	cbnz	r0, 8005942 <__cvt+0xba>
 800593a:	f1c4 0401 	rsb	r4, r4, #1
 800593e:	f8ca 4000 	str.w	r4, [sl]
 8005942:	f8da 3000 	ldr.w	r3, [sl]
 8005946:	4499      	add	r9, r3
 8005948:	e7d3      	b.n	80058f2 <__cvt+0x6a>
 800594a:	1c59      	adds	r1, r3, #1
 800594c:	9103      	str	r1, [sp, #12]
 800594e:	701a      	strb	r2, [r3, #0]
 8005950:	e7d9      	b.n	8005906 <__cvt+0x7e>

08005952 <__exponent>:
 8005952:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005954:	2900      	cmp	r1, #0
 8005956:	bfba      	itte	lt
 8005958:	4249      	neglt	r1, r1
 800595a:	232d      	movlt	r3, #45	@ 0x2d
 800595c:	232b      	movge	r3, #43	@ 0x2b
 800595e:	2909      	cmp	r1, #9
 8005960:	7002      	strb	r2, [r0, #0]
 8005962:	7043      	strb	r3, [r0, #1]
 8005964:	dd29      	ble.n	80059ba <__exponent+0x68>
 8005966:	f10d 0307 	add.w	r3, sp, #7
 800596a:	461d      	mov	r5, r3
 800596c:	270a      	movs	r7, #10
 800596e:	461a      	mov	r2, r3
 8005970:	fbb1 f6f7 	udiv	r6, r1, r7
 8005974:	fb07 1416 	mls	r4, r7, r6, r1
 8005978:	3430      	adds	r4, #48	@ 0x30
 800597a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800597e:	460c      	mov	r4, r1
 8005980:	2c63      	cmp	r4, #99	@ 0x63
 8005982:	f103 33ff 	add.w	r3, r3, #4294967295
 8005986:	4631      	mov	r1, r6
 8005988:	dcf1      	bgt.n	800596e <__exponent+0x1c>
 800598a:	3130      	adds	r1, #48	@ 0x30
 800598c:	1e94      	subs	r4, r2, #2
 800598e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005992:	1c41      	adds	r1, r0, #1
 8005994:	4623      	mov	r3, r4
 8005996:	42ab      	cmp	r3, r5
 8005998:	d30a      	bcc.n	80059b0 <__exponent+0x5e>
 800599a:	f10d 0309 	add.w	r3, sp, #9
 800599e:	1a9b      	subs	r3, r3, r2
 80059a0:	42ac      	cmp	r4, r5
 80059a2:	bf88      	it	hi
 80059a4:	2300      	movhi	r3, #0
 80059a6:	3302      	adds	r3, #2
 80059a8:	4403      	add	r3, r0
 80059aa:	1a18      	subs	r0, r3, r0
 80059ac:	b003      	add	sp, #12
 80059ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059b0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80059b4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80059b8:	e7ed      	b.n	8005996 <__exponent+0x44>
 80059ba:	2330      	movs	r3, #48	@ 0x30
 80059bc:	3130      	adds	r1, #48	@ 0x30
 80059be:	7083      	strb	r3, [r0, #2]
 80059c0:	70c1      	strb	r1, [r0, #3]
 80059c2:	1d03      	adds	r3, r0, #4
 80059c4:	e7f1      	b.n	80059aa <__exponent+0x58>
	...

080059c8 <_printf_float>:
 80059c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059cc:	b08d      	sub	sp, #52	@ 0x34
 80059ce:	460c      	mov	r4, r1
 80059d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80059d4:	4616      	mov	r6, r2
 80059d6:	461f      	mov	r7, r3
 80059d8:	4605      	mov	r5, r0
 80059da:	f000 fdbd 	bl	8006558 <_localeconv_r>
 80059de:	6803      	ldr	r3, [r0, #0]
 80059e0:	9304      	str	r3, [sp, #16]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7fa fc54 	bl	8000290 <strlen>
 80059e8:	2300      	movs	r3, #0
 80059ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80059ec:	f8d8 3000 	ldr.w	r3, [r8]
 80059f0:	9005      	str	r0, [sp, #20]
 80059f2:	3307      	adds	r3, #7
 80059f4:	f023 0307 	bic.w	r3, r3, #7
 80059f8:	f103 0208 	add.w	r2, r3, #8
 80059fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005a00:	f8d4 b000 	ldr.w	fp, [r4]
 8005a04:	f8c8 2000 	str.w	r2, [r8]
 8005a08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005a10:	9307      	str	r3, [sp, #28]
 8005a12:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005a1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a1e:	4b9c      	ldr	r3, [pc, #624]	@ (8005c90 <_printf_float+0x2c8>)
 8005a20:	f04f 32ff 	mov.w	r2, #4294967295
 8005a24:	f7fb f892 	bl	8000b4c <__aeabi_dcmpun>
 8005a28:	bb70      	cbnz	r0, 8005a88 <_printf_float+0xc0>
 8005a2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a2e:	4b98      	ldr	r3, [pc, #608]	@ (8005c90 <_printf_float+0x2c8>)
 8005a30:	f04f 32ff 	mov.w	r2, #4294967295
 8005a34:	f7fb f86c 	bl	8000b10 <__aeabi_dcmple>
 8005a38:	bb30      	cbnz	r0, 8005a88 <_printf_float+0xc0>
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	4640      	mov	r0, r8
 8005a40:	4649      	mov	r1, r9
 8005a42:	f7fb f85b 	bl	8000afc <__aeabi_dcmplt>
 8005a46:	b110      	cbz	r0, 8005a4e <_printf_float+0x86>
 8005a48:	232d      	movs	r3, #45	@ 0x2d
 8005a4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a4e:	4a91      	ldr	r2, [pc, #580]	@ (8005c94 <_printf_float+0x2cc>)
 8005a50:	4b91      	ldr	r3, [pc, #580]	@ (8005c98 <_printf_float+0x2d0>)
 8005a52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005a56:	bf8c      	ite	hi
 8005a58:	4690      	movhi	r8, r2
 8005a5a:	4698      	movls	r8, r3
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	6123      	str	r3, [r4, #16]
 8005a60:	f02b 0304 	bic.w	r3, fp, #4
 8005a64:	6023      	str	r3, [r4, #0]
 8005a66:	f04f 0900 	mov.w	r9, #0
 8005a6a:	9700      	str	r7, [sp, #0]
 8005a6c:	4633      	mov	r3, r6
 8005a6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005a70:	4621      	mov	r1, r4
 8005a72:	4628      	mov	r0, r5
 8005a74:	f000 f9d2 	bl	8005e1c <_printf_common>
 8005a78:	3001      	adds	r0, #1
 8005a7a:	f040 808d 	bne.w	8005b98 <_printf_float+0x1d0>
 8005a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a82:	b00d      	add	sp, #52	@ 0x34
 8005a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a88:	4642      	mov	r2, r8
 8005a8a:	464b      	mov	r3, r9
 8005a8c:	4640      	mov	r0, r8
 8005a8e:	4649      	mov	r1, r9
 8005a90:	f7fb f85c 	bl	8000b4c <__aeabi_dcmpun>
 8005a94:	b140      	cbz	r0, 8005aa8 <_printf_float+0xe0>
 8005a96:	464b      	mov	r3, r9
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	bfbc      	itt	lt
 8005a9c:	232d      	movlt	r3, #45	@ 0x2d
 8005a9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005aa2:	4a7e      	ldr	r2, [pc, #504]	@ (8005c9c <_printf_float+0x2d4>)
 8005aa4:	4b7e      	ldr	r3, [pc, #504]	@ (8005ca0 <_printf_float+0x2d8>)
 8005aa6:	e7d4      	b.n	8005a52 <_printf_float+0x8a>
 8005aa8:	6863      	ldr	r3, [r4, #4]
 8005aaa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005aae:	9206      	str	r2, [sp, #24]
 8005ab0:	1c5a      	adds	r2, r3, #1
 8005ab2:	d13b      	bne.n	8005b2c <_printf_float+0x164>
 8005ab4:	2306      	movs	r3, #6
 8005ab6:	6063      	str	r3, [r4, #4]
 8005ab8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005abc:	2300      	movs	r3, #0
 8005abe:	6022      	str	r2, [r4, #0]
 8005ac0:	9303      	str	r3, [sp, #12]
 8005ac2:	ab0a      	add	r3, sp, #40	@ 0x28
 8005ac4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005ac8:	ab09      	add	r3, sp, #36	@ 0x24
 8005aca:	9300      	str	r3, [sp, #0]
 8005acc:	6861      	ldr	r1, [r4, #4]
 8005ace:	ec49 8b10 	vmov	d0, r8, r9
 8005ad2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005ad6:	4628      	mov	r0, r5
 8005ad8:	f7ff fed6 	bl	8005888 <__cvt>
 8005adc:	9b06      	ldr	r3, [sp, #24]
 8005ade:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ae0:	2b47      	cmp	r3, #71	@ 0x47
 8005ae2:	4680      	mov	r8, r0
 8005ae4:	d129      	bne.n	8005b3a <_printf_float+0x172>
 8005ae6:	1cc8      	adds	r0, r1, #3
 8005ae8:	db02      	blt.n	8005af0 <_printf_float+0x128>
 8005aea:	6863      	ldr	r3, [r4, #4]
 8005aec:	4299      	cmp	r1, r3
 8005aee:	dd41      	ble.n	8005b74 <_printf_float+0x1ac>
 8005af0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005af4:	fa5f fa8a 	uxtb.w	sl, sl
 8005af8:	3901      	subs	r1, #1
 8005afa:	4652      	mov	r2, sl
 8005afc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005b00:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b02:	f7ff ff26 	bl	8005952 <__exponent>
 8005b06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b08:	1813      	adds	r3, r2, r0
 8005b0a:	2a01      	cmp	r2, #1
 8005b0c:	4681      	mov	r9, r0
 8005b0e:	6123      	str	r3, [r4, #16]
 8005b10:	dc02      	bgt.n	8005b18 <_printf_float+0x150>
 8005b12:	6822      	ldr	r2, [r4, #0]
 8005b14:	07d2      	lsls	r2, r2, #31
 8005b16:	d501      	bpl.n	8005b1c <_printf_float+0x154>
 8005b18:	3301      	adds	r3, #1
 8005b1a:	6123      	str	r3, [r4, #16]
 8005b1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d0a2      	beq.n	8005a6a <_printf_float+0xa2>
 8005b24:	232d      	movs	r3, #45	@ 0x2d
 8005b26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b2a:	e79e      	b.n	8005a6a <_printf_float+0xa2>
 8005b2c:	9a06      	ldr	r2, [sp, #24]
 8005b2e:	2a47      	cmp	r2, #71	@ 0x47
 8005b30:	d1c2      	bne.n	8005ab8 <_printf_float+0xf0>
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1c0      	bne.n	8005ab8 <_printf_float+0xf0>
 8005b36:	2301      	movs	r3, #1
 8005b38:	e7bd      	b.n	8005ab6 <_printf_float+0xee>
 8005b3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b3e:	d9db      	bls.n	8005af8 <_printf_float+0x130>
 8005b40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005b44:	d118      	bne.n	8005b78 <_printf_float+0x1b0>
 8005b46:	2900      	cmp	r1, #0
 8005b48:	6863      	ldr	r3, [r4, #4]
 8005b4a:	dd0b      	ble.n	8005b64 <_printf_float+0x19c>
 8005b4c:	6121      	str	r1, [r4, #16]
 8005b4e:	b913      	cbnz	r3, 8005b56 <_printf_float+0x18e>
 8005b50:	6822      	ldr	r2, [r4, #0]
 8005b52:	07d0      	lsls	r0, r2, #31
 8005b54:	d502      	bpl.n	8005b5c <_printf_float+0x194>
 8005b56:	3301      	adds	r3, #1
 8005b58:	440b      	add	r3, r1
 8005b5a:	6123      	str	r3, [r4, #16]
 8005b5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005b5e:	f04f 0900 	mov.w	r9, #0
 8005b62:	e7db      	b.n	8005b1c <_printf_float+0x154>
 8005b64:	b913      	cbnz	r3, 8005b6c <_printf_float+0x1a4>
 8005b66:	6822      	ldr	r2, [r4, #0]
 8005b68:	07d2      	lsls	r2, r2, #31
 8005b6a:	d501      	bpl.n	8005b70 <_printf_float+0x1a8>
 8005b6c:	3302      	adds	r3, #2
 8005b6e:	e7f4      	b.n	8005b5a <_printf_float+0x192>
 8005b70:	2301      	movs	r3, #1
 8005b72:	e7f2      	b.n	8005b5a <_printf_float+0x192>
 8005b74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005b78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b7a:	4299      	cmp	r1, r3
 8005b7c:	db05      	blt.n	8005b8a <_printf_float+0x1c2>
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	6121      	str	r1, [r4, #16]
 8005b82:	07d8      	lsls	r0, r3, #31
 8005b84:	d5ea      	bpl.n	8005b5c <_printf_float+0x194>
 8005b86:	1c4b      	adds	r3, r1, #1
 8005b88:	e7e7      	b.n	8005b5a <_printf_float+0x192>
 8005b8a:	2900      	cmp	r1, #0
 8005b8c:	bfd4      	ite	le
 8005b8e:	f1c1 0202 	rsble	r2, r1, #2
 8005b92:	2201      	movgt	r2, #1
 8005b94:	4413      	add	r3, r2
 8005b96:	e7e0      	b.n	8005b5a <_printf_float+0x192>
 8005b98:	6823      	ldr	r3, [r4, #0]
 8005b9a:	055a      	lsls	r2, r3, #21
 8005b9c:	d407      	bmi.n	8005bae <_printf_float+0x1e6>
 8005b9e:	6923      	ldr	r3, [r4, #16]
 8005ba0:	4642      	mov	r2, r8
 8005ba2:	4631      	mov	r1, r6
 8005ba4:	4628      	mov	r0, r5
 8005ba6:	47b8      	blx	r7
 8005ba8:	3001      	adds	r0, #1
 8005baa:	d12b      	bne.n	8005c04 <_printf_float+0x23c>
 8005bac:	e767      	b.n	8005a7e <_printf_float+0xb6>
 8005bae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005bb2:	f240 80dd 	bls.w	8005d70 <_printf_float+0x3a8>
 8005bb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005bba:	2200      	movs	r2, #0
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f7fa ff93 	bl	8000ae8 <__aeabi_dcmpeq>
 8005bc2:	2800      	cmp	r0, #0
 8005bc4:	d033      	beq.n	8005c2e <_printf_float+0x266>
 8005bc6:	4a37      	ldr	r2, [pc, #220]	@ (8005ca4 <_printf_float+0x2dc>)
 8005bc8:	2301      	movs	r3, #1
 8005bca:	4631      	mov	r1, r6
 8005bcc:	4628      	mov	r0, r5
 8005bce:	47b8      	blx	r7
 8005bd0:	3001      	adds	r0, #1
 8005bd2:	f43f af54 	beq.w	8005a7e <_printf_float+0xb6>
 8005bd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005bda:	4543      	cmp	r3, r8
 8005bdc:	db02      	blt.n	8005be4 <_printf_float+0x21c>
 8005bde:	6823      	ldr	r3, [r4, #0]
 8005be0:	07d8      	lsls	r0, r3, #31
 8005be2:	d50f      	bpl.n	8005c04 <_printf_float+0x23c>
 8005be4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005be8:	4631      	mov	r1, r6
 8005bea:	4628      	mov	r0, r5
 8005bec:	47b8      	blx	r7
 8005bee:	3001      	adds	r0, #1
 8005bf0:	f43f af45 	beq.w	8005a7e <_printf_float+0xb6>
 8005bf4:	f04f 0900 	mov.w	r9, #0
 8005bf8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005bfc:	f104 0a1a 	add.w	sl, r4, #26
 8005c00:	45c8      	cmp	r8, r9
 8005c02:	dc09      	bgt.n	8005c18 <_printf_float+0x250>
 8005c04:	6823      	ldr	r3, [r4, #0]
 8005c06:	079b      	lsls	r3, r3, #30
 8005c08:	f100 8103 	bmi.w	8005e12 <_printf_float+0x44a>
 8005c0c:	68e0      	ldr	r0, [r4, #12]
 8005c0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c10:	4298      	cmp	r0, r3
 8005c12:	bfb8      	it	lt
 8005c14:	4618      	movlt	r0, r3
 8005c16:	e734      	b.n	8005a82 <_printf_float+0xba>
 8005c18:	2301      	movs	r3, #1
 8005c1a:	4652      	mov	r2, sl
 8005c1c:	4631      	mov	r1, r6
 8005c1e:	4628      	mov	r0, r5
 8005c20:	47b8      	blx	r7
 8005c22:	3001      	adds	r0, #1
 8005c24:	f43f af2b 	beq.w	8005a7e <_printf_float+0xb6>
 8005c28:	f109 0901 	add.w	r9, r9, #1
 8005c2c:	e7e8      	b.n	8005c00 <_printf_float+0x238>
 8005c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	dc39      	bgt.n	8005ca8 <_printf_float+0x2e0>
 8005c34:	4a1b      	ldr	r2, [pc, #108]	@ (8005ca4 <_printf_float+0x2dc>)
 8005c36:	2301      	movs	r3, #1
 8005c38:	4631      	mov	r1, r6
 8005c3a:	4628      	mov	r0, r5
 8005c3c:	47b8      	blx	r7
 8005c3e:	3001      	adds	r0, #1
 8005c40:	f43f af1d 	beq.w	8005a7e <_printf_float+0xb6>
 8005c44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005c48:	ea59 0303 	orrs.w	r3, r9, r3
 8005c4c:	d102      	bne.n	8005c54 <_printf_float+0x28c>
 8005c4e:	6823      	ldr	r3, [r4, #0]
 8005c50:	07d9      	lsls	r1, r3, #31
 8005c52:	d5d7      	bpl.n	8005c04 <_printf_float+0x23c>
 8005c54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c58:	4631      	mov	r1, r6
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	47b8      	blx	r7
 8005c5e:	3001      	adds	r0, #1
 8005c60:	f43f af0d 	beq.w	8005a7e <_printf_float+0xb6>
 8005c64:	f04f 0a00 	mov.w	sl, #0
 8005c68:	f104 0b1a 	add.w	fp, r4, #26
 8005c6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c6e:	425b      	negs	r3, r3
 8005c70:	4553      	cmp	r3, sl
 8005c72:	dc01      	bgt.n	8005c78 <_printf_float+0x2b0>
 8005c74:	464b      	mov	r3, r9
 8005c76:	e793      	b.n	8005ba0 <_printf_float+0x1d8>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	465a      	mov	r2, fp
 8005c7c:	4631      	mov	r1, r6
 8005c7e:	4628      	mov	r0, r5
 8005c80:	47b8      	blx	r7
 8005c82:	3001      	adds	r0, #1
 8005c84:	f43f aefb 	beq.w	8005a7e <_printf_float+0xb6>
 8005c88:	f10a 0a01 	add.w	sl, sl, #1
 8005c8c:	e7ee      	b.n	8005c6c <_printf_float+0x2a4>
 8005c8e:	bf00      	nop
 8005c90:	7fefffff 	.word	0x7fefffff
 8005c94:	08008559 	.word	0x08008559
 8005c98:	08008555 	.word	0x08008555
 8005c9c:	08008561 	.word	0x08008561
 8005ca0:	0800855d 	.word	0x0800855d
 8005ca4:	08008565 	.word	0x08008565
 8005ca8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005caa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005cae:	4553      	cmp	r3, sl
 8005cb0:	bfa8      	it	ge
 8005cb2:	4653      	movge	r3, sl
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	4699      	mov	r9, r3
 8005cb8:	dc36      	bgt.n	8005d28 <_printf_float+0x360>
 8005cba:	f04f 0b00 	mov.w	fp, #0
 8005cbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005cc2:	f104 021a 	add.w	r2, r4, #26
 8005cc6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005cc8:	9306      	str	r3, [sp, #24]
 8005cca:	eba3 0309 	sub.w	r3, r3, r9
 8005cce:	455b      	cmp	r3, fp
 8005cd0:	dc31      	bgt.n	8005d36 <_printf_float+0x36e>
 8005cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cd4:	459a      	cmp	sl, r3
 8005cd6:	dc3a      	bgt.n	8005d4e <_printf_float+0x386>
 8005cd8:	6823      	ldr	r3, [r4, #0]
 8005cda:	07da      	lsls	r2, r3, #31
 8005cdc:	d437      	bmi.n	8005d4e <_printf_float+0x386>
 8005cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ce0:	ebaa 0903 	sub.w	r9, sl, r3
 8005ce4:	9b06      	ldr	r3, [sp, #24]
 8005ce6:	ebaa 0303 	sub.w	r3, sl, r3
 8005cea:	4599      	cmp	r9, r3
 8005cec:	bfa8      	it	ge
 8005cee:	4699      	movge	r9, r3
 8005cf0:	f1b9 0f00 	cmp.w	r9, #0
 8005cf4:	dc33      	bgt.n	8005d5e <_printf_float+0x396>
 8005cf6:	f04f 0800 	mov.w	r8, #0
 8005cfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005cfe:	f104 0b1a 	add.w	fp, r4, #26
 8005d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d04:	ebaa 0303 	sub.w	r3, sl, r3
 8005d08:	eba3 0309 	sub.w	r3, r3, r9
 8005d0c:	4543      	cmp	r3, r8
 8005d0e:	f77f af79 	ble.w	8005c04 <_printf_float+0x23c>
 8005d12:	2301      	movs	r3, #1
 8005d14:	465a      	mov	r2, fp
 8005d16:	4631      	mov	r1, r6
 8005d18:	4628      	mov	r0, r5
 8005d1a:	47b8      	blx	r7
 8005d1c:	3001      	adds	r0, #1
 8005d1e:	f43f aeae 	beq.w	8005a7e <_printf_float+0xb6>
 8005d22:	f108 0801 	add.w	r8, r8, #1
 8005d26:	e7ec      	b.n	8005d02 <_printf_float+0x33a>
 8005d28:	4642      	mov	r2, r8
 8005d2a:	4631      	mov	r1, r6
 8005d2c:	4628      	mov	r0, r5
 8005d2e:	47b8      	blx	r7
 8005d30:	3001      	adds	r0, #1
 8005d32:	d1c2      	bne.n	8005cba <_printf_float+0x2f2>
 8005d34:	e6a3      	b.n	8005a7e <_printf_float+0xb6>
 8005d36:	2301      	movs	r3, #1
 8005d38:	4631      	mov	r1, r6
 8005d3a:	4628      	mov	r0, r5
 8005d3c:	9206      	str	r2, [sp, #24]
 8005d3e:	47b8      	blx	r7
 8005d40:	3001      	adds	r0, #1
 8005d42:	f43f ae9c 	beq.w	8005a7e <_printf_float+0xb6>
 8005d46:	9a06      	ldr	r2, [sp, #24]
 8005d48:	f10b 0b01 	add.w	fp, fp, #1
 8005d4c:	e7bb      	b.n	8005cc6 <_printf_float+0x2fe>
 8005d4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d52:	4631      	mov	r1, r6
 8005d54:	4628      	mov	r0, r5
 8005d56:	47b8      	blx	r7
 8005d58:	3001      	adds	r0, #1
 8005d5a:	d1c0      	bne.n	8005cde <_printf_float+0x316>
 8005d5c:	e68f      	b.n	8005a7e <_printf_float+0xb6>
 8005d5e:	9a06      	ldr	r2, [sp, #24]
 8005d60:	464b      	mov	r3, r9
 8005d62:	4442      	add	r2, r8
 8005d64:	4631      	mov	r1, r6
 8005d66:	4628      	mov	r0, r5
 8005d68:	47b8      	blx	r7
 8005d6a:	3001      	adds	r0, #1
 8005d6c:	d1c3      	bne.n	8005cf6 <_printf_float+0x32e>
 8005d6e:	e686      	b.n	8005a7e <_printf_float+0xb6>
 8005d70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d74:	f1ba 0f01 	cmp.w	sl, #1
 8005d78:	dc01      	bgt.n	8005d7e <_printf_float+0x3b6>
 8005d7a:	07db      	lsls	r3, r3, #31
 8005d7c:	d536      	bpl.n	8005dec <_printf_float+0x424>
 8005d7e:	2301      	movs	r3, #1
 8005d80:	4642      	mov	r2, r8
 8005d82:	4631      	mov	r1, r6
 8005d84:	4628      	mov	r0, r5
 8005d86:	47b8      	blx	r7
 8005d88:	3001      	adds	r0, #1
 8005d8a:	f43f ae78 	beq.w	8005a7e <_printf_float+0xb6>
 8005d8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d92:	4631      	mov	r1, r6
 8005d94:	4628      	mov	r0, r5
 8005d96:	47b8      	blx	r7
 8005d98:	3001      	adds	r0, #1
 8005d9a:	f43f ae70 	beq.w	8005a7e <_printf_float+0xb6>
 8005d9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005da2:	2200      	movs	r2, #0
 8005da4:	2300      	movs	r3, #0
 8005da6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005daa:	f7fa fe9d 	bl	8000ae8 <__aeabi_dcmpeq>
 8005dae:	b9c0      	cbnz	r0, 8005de2 <_printf_float+0x41a>
 8005db0:	4653      	mov	r3, sl
 8005db2:	f108 0201 	add.w	r2, r8, #1
 8005db6:	4631      	mov	r1, r6
 8005db8:	4628      	mov	r0, r5
 8005dba:	47b8      	blx	r7
 8005dbc:	3001      	adds	r0, #1
 8005dbe:	d10c      	bne.n	8005dda <_printf_float+0x412>
 8005dc0:	e65d      	b.n	8005a7e <_printf_float+0xb6>
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	465a      	mov	r2, fp
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4628      	mov	r0, r5
 8005dca:	47b8      	blx	r7
 8005dcc:	3001      	adds	r0, #1
 8005dce:	f43f ae56 	beq.w	8005a7e <_printf_float+0xb6>
 8005dd2:	f108 0801 	add.w	r8, r8, #1
 8005dd6:	45d0      	cmp	r8, sl
 8005dd8:	dbf3      	blt.n	8005dc2 <_printf_float+0x3fa>
 8005dda:	464b      	mov	r3, r9
 8005ddc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005de0:	e6df      	b.n	8005ba2 <_printf_float+0x1da>
 8005de2:	f04f 0800 	mov.w	r8, #0
 8005de6:	f104 0b1a 	add.w	fp, r4, #26
 8005dea:	e7f4      	b.n	8005dd6 <_printf_float+0x40e>
 8005dec:	2301      	movs	r3, #1
 8005dee:	4642      	mov	r2, r8
 8005df0:	e7e1      	b.n	8005db6 <_printf_float+0x3ee>
 8005df2:	2301      	movs	r3, #1
 8005df4:	464a      	mov	r2, r9
 8005df6:	4631      	mov	r1, r6
 8005df8:	4628      	mov	r0, r5
 8005dfa:	47b8      	blx	r7
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	f43f ae3e 	beq.w	8005a7e <_printf_float+0xb6>
 8005e02:	f108 0801 	add.w	r8, r8, #1
 8005e06:	68e3      	ldr	r3, [r4, #12]
 8005e08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005e0a:	1a5b      	subs	r3, r3, r1
 8005e0c:	4543      	cmp	r3, r8
 8005e0e:	dcf0      	bgt.n	8005df2 <_printf_float+0x42a>
 8005e10:	e6fc      	b.n	8005c0c <_printf_float+0x244>
 8005e12:	f04f 0800 	mov.w	r8, #0
 8005e16:	f104 0919 	add.w	r9, r4, #25
 8005e1a:	e7f4      	b.n	8005e06 <_printf_float+0x43e>

08005e1c <_printf_common>:
 8005e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e20:	4616      	mov	r6, r2
 8005e22:	4698      	mov	r8, r3
 8005e24:	688a      	ldr	r2, [r1, #8]
 8005e26:	690b      	ldr	r3, [r1, #16]
 8005e28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	bfb8      	it	lt
 8005e30:	4613      	movlt	r3, r2
 8005e32:	6033      	str	r3, [r6, #0]
 8005e34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e38:	4607      	mov	r7, r0
 8005e3a:	460c      	mov	r4, r1
 8005e3c:	b10a      	cbz	r2, 8005e42 <_printf_common+0x26>
 8005e3e:	3301      	adds	r3, #1
 8005e40:	6033      	str	r3, [r6, #0]
 8005e42:	6823      	ldr	r3, [r4, #0]
 8005e44:	0699      	lsls	r1, r3, #26
 8005e46:	bf42      	ittt	mi
 8005e48:	6833      	ldrmi	r3, [r6, #0]
 8005e4a:	3302      	addmi	r3, #2
 8005e4c:	6033      	strmi	r3, [r6, #0]
 8005e4e:	6825      	ldr	r5, [r4, #0]
 8005e50:	f015 0506 	ands.w	r5, r5, #6
 8005e54:	d106      	bne.n	8005e64 <_printf_common+0x48>
 8005e56:	f104 0a19 	add.w	sl, r4, #25
 8005e5a:	68e3      	ldr	r3, [r4, #12]
 8005e5c:	6832      	ldr	r2, [r6, #0]
 8005e5e:	1a9b      	subs	r3, r3, r2
 8005e60:	42ab      	cmp	r3, r5
 8005e62:	dc26      	bgt.n	8005eb2 <_printf_common+0x96>
 8005e64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e68:	6822      	ldr	r2, [r4, #0]
 8005e6a:	3b00      	subs	r3, #0
 8005e6c:	bf18      	it	ne
 8005e6e:	2301      	movne	r3, #1
 8005e70:	0692      	lsls	r2, r2, #26
 8005e72:	d42b      	bmi.n	8005ecc <_printf_common+0xb0>
 8005e74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e78:	4641      	mov	r1, r8
 8005e7a:	4638      	mov	r0, r7
 8005e7c:	47c8      	blx	r9
 8005e7e:	3001      	adds	r0, #1
 8005e80:	d01e      	beq.n	8005ec0 <_printf_common+0xa4>
 8005e82:	6823      	ldr	r3, [r4, #0]
 8005e84:	6922      	ldr	r2, [r4, #16]
 8005e86:	f003 0306 	and.w	r3, r3, #6
 8005e8a:	2b04      	cmp	r3, #4
 8005e8c:	bf02      	ittt	eq
 8005e8e:	68e5      	ldreq	r5, [r4, #12]
 8005e90:	6833      	ldreq	r3, [r6, #0]
 8005e92:	1aed      	subeq	r5, r5, r3
 8005e94:	68a3      	ldr	r3, [r4, #8]
 8005e96:	bf0c      	ite	eq
 8005e98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e9c:	2500      	movne	r5, #0
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	bfc4      	itt	gt
 8005ea2:	1a9b      	subgt	r3, r3, r2
 8005ea4:	18ed      	addgt	r5, r5, r3
 8005ea6:	2600      	movs	r6, #0
 8005ea8:	341a      	adds	r4, #26
 8005eaa:	42b5      	cmp	r5, r6
 8005eac:	d11a      	bne.n	8005ee4 <_printf_common+0xc8>
 8005eae:	2000      	movs	r0, #0
 8005eb0:	e008      	b.n	8005ec4 <_printf_common+0xa8>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	4652      	mov	r2, sl
 8005eb6:	4641      	mov	r1, r8
 8005eb8:	4638      	mov	r0, r7
 8005eba:	47c8      	blx	r9
 8005ebc:	3001      	adds	r0, #1
 8005ebe:	d103      	bne.n	8005ec8 <_printf_common+0xac>
 8005ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ec8:	3501      	adds	r5, #1
 8005eca:	e7c6      	b.n	8005e5a <_printf_common+0x3e>
 8005ecc:	18e1      	adds	r1, r4, r3
 8005ece:	1c5a      	adds	r2, r3, #1
 8005ed0:	2030      	movs	r0, #48	@ 0x30
 8005ed2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005ed6:	4422      	add	r2, r4
 8005ed8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005edc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ee0:	3302      	adds	r3, #2
 8005ee2:	e7c7      	b.n	8005e74 <_printf_common+0x58>
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	4622      	mov	r2, r4
 8005ee8:	4641      	mov	r1, r8
 8005eea:	4638      	mov	r0, r7
 8005eec:	47c8      	blx	r9
 8005eee:	3001      	adds	r0, #1
 8005ef0:	d0e6      	beq.n	8005ec0 <_printf_common+0xa4>
 8005ef2:	3601      	adds	r6, #1
 8005ef4:	e7d9      	b.n	8005eaa <_printf_common+0x8e>
	...

08005ef8 <_printf_i>:
 8005ef8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005efc:	7e0f      	ldrb	r7, [r1, #24]
 8005efe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f00:	2f78      	cmp	r7, #120	@ 0x78
 8005f02:	4691      	mov	r9, r2
 8005f04:	4680      	mov	r8, r0
 8005f06:	460c      	mov	r4, r1
 8005f08:	469a      	mov	sl, r3
 8005f0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f0e:	d807      	bhi.n	8005f20 <_printf_i+0x28>
 8005f10:	2f62      	cmp	r7, #98	@ 0x62
 8005f12:	d80a      	bhi.n	8005f2a <_printf_i+0x32>
 8005f14:	2f00      	cmp	r7, #0
 8005f16:	f000 80d1 	beq.w	80060bc <_printf_i+0x1c4>
 8005f1a:	2f58      	cmp	r7, #88	@ 0x58
 8005f1c:	f000 80b8 	beq.w	8006090 <_printf_i+0x198>
 8005f20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f28:	e03a      	b.n	8005fa0 <_printf_i+0xa8>
 8005f2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f2e:	2b15      	cmp	r3, #21
 8005f30:	d8f6      	bhi.n	8005f20 <_printf_i+0x28>
 8005f32:	a101      	add	r1, pc, #4	@ (adr r1, 8005f38 <_printf_i+0x40>)
 8005f34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f38:	08005f91 	.word	0x08005f91
 8005f3c:	08005fa5 	.word	0x08005fa5
 8005f40:	08005f21 	.word	0x08005f21
 8005f44:	08005f21 	.word	0x08005f21
 8005f48:	08005f21 	.word	0x08005f21
 8005f4c:	08005f21 	.word	0x08005f21
 8005f50:	08005fa5 	.word	0x08005fa5
 8005f54:	08005f21 	.word	0x08005f21
 8005f58:	08005f21 	.word	0x08005f21
 8005f5c:	08005f21 	.word	0x08005f21
 8005f60:	08005f21 	.word	0x08005f21
 8005f64:	080060a3 	.word	0x080060a3
 8005f68:	08005fcf 	.word	0x08005fcf
 8005f6c:	0800605d 	.word	0x0800605d
 8005f70:	08005f21 	.word	0x08005f21
 8005f74:	08005f21 	.word	0x08005f21
 8005f78:	080060c5 	.word	0x080060c5
 8005f7c:	08005f21 	.word	0x08005f21
 8005f80:	08005fcf 	.word	0x08005fcf
 8005f84:	08005f21 	.word	0x08005f21
 8005f88:	08005f21 	.word	0x08005f21
 8005f8c:	08006065 	.word	0x08006065
 8005f90:	6833      	ldr	r3, [r6, #0]
 8005f92:	1d1a      	adds	r2, r3, #4
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	6032      	str	r2, [r6, #0]
 8005f98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e09c      	b.n	80060de <_printf_i+0x1e6>
 8005fa4:	6833      	ldr	r3, [r6, #0]
 8005fa6:	6820      	ldr	r0, [r4, #0]
 8005fa8:	1d19      	adds	r1, r3, #4
 8005faa:	6031      	str	r1, [r6, #0]
 8005fac:	0606      	lsls	r6, r0, #24
 8005fae:	d501      	bpl.n	8005fb4 <_printf_i+0xbc>
 8005fb0:	681d      	ldr	r5, [r3, #0]
 8005fb2:	e003      	b.n	8005fbc <_printf_i+0xc4>
 8005fb4:	0645      	lsls	r5, r0, #25
 8005fb6:	d5fb      	bpl.n	8005fb0 <_printf_i+0xb8>
 8005fb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005fbc:	2d00      	cmp	r5, #0
 8005fbe:	da03      	bge.n	8005fc8 <_printf_i+0xd0>
 8005fc0:	232d      	movs	r3, #45	@ 0x2d
 8005fc2:	426d      	negs	r5, r5
 8005fc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fc8:	4858      	ldr	r0, [pc, #352]	@ (800612c <_printf_i+0x234>)
 8005fca:	230a      	movs	r3, #10
 8005fcc:	e011      	b.n	8005ff2 <_printf_i+0xfa>
 8005fce:	6821      	ldr	r1, [r4, #0]
 8005fd0:	6833      	ldr	r3, [r6, #0]
 8005fd2:	0608      	lsls	r0, r1, #24
 8005fd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005fd8:	d402      	bmi.n	8005fe0 <_printf_i+0xe8>
 8005fda:	0649      	lsls	r1, r1, #25
 8005fdc:	bf48      	it	mi
 8005fde:	b2ad      	uxthmi	r5, r5
 8005fe0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005fe2:	4852      	ldr	r0, [pc, #328]	@ (800612c <_printf_i+0x234>)
 8005fe4:	6033      	str	r3, [r6, #0]
 8005fe6:	bf14      	ite	ne
 8005fe8:	230a      	movne	r3, #10
 8005fea:	2308      	moveq	r3, #8
 8005fec:	2100      	movs	r1, #0
 8005fee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ff2:	6866      	ldr	r6, [r4, #4]
 8005ff4:	60a6      	str	r6, [r4, #8]
 8005ff6:	2e00      	cmp	r6, #0
 8005ff8:	db05      	blt.n	8006006 <_printf_i+0x10e>
 8005ffa:	6821      	ldr	r1, [r4, #0]
 8005ffc:	432e      	orrs	r6, r5
 8005ffe:	f021 0104 	bic.w	r1, r1, #4
 8006002:	6021      	str	r1, [r4, #0]
 8006004:	d04b      	beq.n	800609e <_printf_i+0x1a6>
 8006006:	4616      	mov	r6, r2
 8006008:	fbb5 f1f3 	udiv	r1, r5, r3
 800600c:	fb03 5711 	mls	r7, r3, r1, r5
 8006010:	5dc7      	ldrb	r7, [r0, r7]
 8006012:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006016:	462f      	mov	r7, r5
 8006018:	42bb      	cmp	r3, r7
 800601a:	460d      	mov	r5, r1
 800601c:	d9f4      	bls.n	8006008 <_printf_i+0x110>
 800601e:	2b08      	cmp	r3, #8
 8006020:	d10b      	bne.n	800603a <_printf_i+0x142>
 8006022:	6823      	ldr	r3, [r4, #0]
 8006024:	07df      	lsls	r7, r3, #31
 8006026:	d508      	bpl.n	800603a <_printf_i+0x142>
 8006028:	6923      	ldr	r3, [r4, #16]
 800602a:	6861      	ldr	r1, [r4, #4]
 800602c:	4299      	cmp	r1, r3
 800602e:	bfde      	ittt	le
 8006030:	2330      	movle	r3, #48	@ 0x30
 8006032:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006036:	f106 36ff 	addle.w	r6, r6, #4294967295
 800603a:	1b92      	subs	r2, r2, r6
 800603c:	6122      	str	r2, [r4, #16]
 800603e:	f8cd a000 	str.w	sl, [sp]
 8006042:	464b      	mov	r3, r9
 8006044:	aa03      	add	r2, sp, #12
 8006046:	4621      	mov	r1, r4
 8006048:	4640      	mov	r0, r8
 800604a:	f7ff fee7 	bl	8005e1c <_printf_common>
 800604e:	3001      	adds	r0, #1
 8006050:	d14a      	bne.n	80060e8 <_printf_i+0x1f0>
 8006052:	f04f 30ff 	mov.w	r0, #4294967295
 8006056:	b004      	add	sp, #16
 8006058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800605c:	6823      	ldr	r3, [r4, #0]
 800605e:	f043 0320 	orr.w	r3, r3, #32
 8006062:	6023      	str	r3, [r4, #0]
 8006064:	4832      	ldr	r0, [pc, #200]	@ (8006130 <_printf_i+0x238>)
 8006066:	2778      	movs	r7, #120	@ 0x78
 8006068:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800606c:	6823      	ldr	r3, [r4, #0]
 800606e:	6831      	ldr	r1, [r6, #0]
 8006070:	061f      	lsls	r7, r3, #24
 8006072:	f851 5b04 	ldr.w	r5, [r1], #4
 8006076:	d402      	bmi.n	800607e <_printf_i+0x186>
 8006078:	065f      	lsls	r7, r3, #25
 800607a:	bf48      	it	mi
 800607c:	b2ad      	uxthmi	r5, r5
 800607e:	6031      	str	r1, [r6, #0]
 8006080:	07d9      	lsls	r1, r3, #31
 8006082:	bf44      	itt	mi
 8006084:	f043 0320 	orrmi.w	r3, r3, #32
 8006088:	6023      	strmi	r3, [r4, #0]
 800608a:	b11d      	cbz	r5, 8006094 <_printf_i+0x19c>
 800608c:	2310      	movs	r3, #16
 800608e:	e7ad      	b.n	8005fec <_printf_i+0xf4>
 8006090:	4826      	ldr	r0, [pc, #152]	@ (800612c <_printf_i+0x234>)
 8006092:	e7e9      	b.n	8006068 <_printf_i+0x170>
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	f023 0320 	bic.w	r3, r3, #32
 800609a:	6023      	str	r3, [r4, #0]
 800609c:	e7f6      	b.n	800608c <_printf_i+0x194>
 800609e:	4616      	mov	r6, r2
 80060a0:	e7bd      	b.n	800601e <_printf_i+0x126>
 80060a2:	6833      	ldr	r3, [r6, #0]
 80060a4:	6825      	ldr	r5, [r4, #0]
 80060a6:	6961      	ldr	r1, [r4, #20]
 80060a8:	1d18      	adds	r0, r3, #4
 80060aa:	6030      	str	r0, [r6, #0]
 80060ac:	062e      	lsls	r6, r5, #24
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	d501      	bpl.n	80060b6 <_printf_i+0x1be>
 80060b2:	6019      	str	r1, [r3, #0]
 80060b4:	e002      	b.n	80060bc <_printf_i+0x1c4>
 80060b6:	0668      	lsls	r0, r5, #25
 80060b8:	d5fb      	bpl.n	80060b2 <_printf_i+0x1ba>
 80060ba:	8019      	strh	r1, [r3, #0]
 80060bc:	2300      	movs	r3, #0
 80060be:	6123      	str	r3, [r4, #16]
 80060c0:	4616      	mov	r6, r2
 80060c2:	e7bc      	b.n	800603e <_printf_i+0x146>
 80060c4:	6833      	ldr	r3, [r6, #0]
 80060c6:	1d1a      	adds	r2, r3, #4
 80060c8:	6032      	str	r2, [r6, #0]
 80060ca:	681e      	ldr	r6, [r3, #0]
 80060cc:	6862      	ldr	r2, [r4, #4]
 80060ce:	2100      	movs	r1, #0
 80060d0:	4630      	mov	r0, r6
 80060d2:	f7fa f88d 	bl	80001f0 <memchr>
 80060d6:	b108      	cbz	r0, 80060dc <_printf_i+0x1e4>
 80060d8:	1b80      	subs	r0, r0, r6
 80060da:	6060      	str	r0, [r4, #4]
 80060dc:	6863      	ldr	r3, [r4, #4]
 80060de:	6123      	str	r3, [r4, #16]
 80060e0:	2300      	movs	r3, #0
 80060e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060e6:	e7aa      	b.n	800603e <_printf_i+0x146>
 80060e8:	6923      	ldr	r3, [r4, #16]
 80060ea:	4632      	mov	r2, r6
 80060ec:	4649      	mov	r1, r9
 80060ee:	4640      	mov	r0, r8
 80060f0:	47d0      	blx	sl
 80060f2:	3001      	adds	r0, #1
 80060f4:	d0ad      	beq.n	8006052 <_printf_i+0x15a>
 80060f6:	6823      	ldr	r3, [r4, #0]
 80060f8:	079b      	lsls	r3, r3, #30
 80060fa:	d413      	bmi.n	8006124 <_printf_i+0x22c>
 80060fc:	68e0      	ldr	r0, [r4, #12]
 80060fe:	9b03      	ldr	r3, [sp, #12]
 8006100:	4298      	cmp	r0, r3
 8006102:	bfb8      	it	lt
 8006104:	4618      	movlt	r0, r3
 8006106:	e7a6      	b.n	8006056 <_printf_i+0x15e>
 8006108:	2301      	movs	r3, #1
 800610a:	4632      	mov	r2, r6
 800610c:	4649      	mov	r1, r9
 800610e:	4640      	mov	r0, r8
 8006110:	47d0      	blx	sl
 8006112:	3001      	adds	r0, #1
 8006114:	d09d      	beq.n	8006052 <_printf_i+0x15a>
 8006116:	3501      	adds	r5, #1
 8006118:	68e3      	ldr	r3, [r4, #12]
 800611a:	9903      	ldr	r1, [sp, #12]
 800611c:	1a5b      	subs	r3, r3, r1
 800611e:	42ab      	cmp	r3, r5
 8006120:	dcf2      	bgt.n	8006108 <_printf_i+0x210>
 8006122:	e7eb      	b.n	80060fc <_printf_i+0x204>
 8006124:	2500      	movs	r5, #0
 8006126:	f104 0619 	add.w	r6, r4, #25
 800612a:	e7f5      	b.n	8006118 <_printf_i+0x220>
 800612c:	08008567 	.word	0x08008567
 8006130:	08008578 	.word	0x08008578

08006134 <std>:
 8006134:	2300      	movs	r3, #0
 8006136:	b510      	push	{r4, lr}
 8006138:	4604      	mov	r4, r0
 800613a:	e9c0 3300 	strd	r3, r3, [r0]
 800613e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006142:	6083      	str	r3, [r0, #8]
 8006144:	8181      	strh	r1, [r0, #12]
 8006146:	6643      	str	r3, [r0, #100]	@ 0x64
 8006148:	81c2      	strh	r2, [r0, #14]
 800614a:	6183      	str	r3, [r0, #24]
 800614c:	4619      	mov	r1, r3
 800614e:	2208      	movs	r2, #8
 8006150:	305c      	adds	r0, #92	@ 0x5c
 8006152:	f000 f9f9 	bl	8006548 <memset>
 8006156:	4b0d      	ldr	r3, [pc, #52]	@ (800618c <std+0x58>)
 8006158:	6263      	str	r3, [r4, #36]	@ 0x24
 800615a:	4b0d      	ldr	r3, [pc, #52]	@ (8006190 <std+0x5c>)
 800615c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800615e:	4b0d      	ldr	r3, [pc, #52]	@ (8006194 <std+0x60>)
 8006160:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006162:	4b0d      	ldr	r3, [pc, #52]	@ (8006198 <std+0x64>)
 8006164:	6323      	str	r3, [r4, #48]	@ 0x30
 8006166:	4b0d      	ldr	r3, [pc, #52]	@ (800619c <std+0x68>)
 8006168:	6224      	str	r4, [r4, #32]
 800616a:	429c      	cmp	r4, r3
 800616c:	d006      	beq.n	800617c <std+0x48>
 800616e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006172:	4294      	cmp	r4, r2
 8006174:	d002      	beq.n	800617c <std+0x48>
 8006176:	33d0      	adds	r3, #208	@ 0xd0
 8006178:	429c      	cmp	r4, r3
 800617a:	d105      	bne.n	8006188 <std+0x54>
 800617c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006184:	f000 ba56 	b.w	8006634 <__retarget_lock_init_recursive>
 8006188:	bd10      	pop	{r4, pc}
 800618a:	bf00      	nop
 800618c:	08006399 	.word	0x08006399
 8006190:	080063bb 	.word	0x080063bb
 8006194:	080063f3 	.word	0x080063f3
 8006198:	08006417 	.word	0x08006417
 800619c:	20000478 	.word	0x20000478

080061a0 <stdio_exit_handler>:
 80061a0:	4a02      	ldr	r2, [pc, #8]	@ (80061ac <stdio_exit_handler+0xc>)
 80061a2:	4903      	ldr	r1, [pc, #12]	@ (80061b0 <stdio_exit_handler+0x10>)
 80061a4:	4803      	ldr	r0, [pc, #12]	@ (80061b4 <stdio_exit_handler+0x14>)
 80061a6:	f000 b869 	b.w	800627c <_fwalk_sglue>
 80061aa:	bf00      	nop
 80061ac:	20000020 	.word	0x20000020
 80061b0:	08008005 	.word	0x08008005
 80061b4:	2000019c 	.word	0x2000019c

080061b8 <cleanup_stdio>:
 80061b8:	6841      	ldr	r1, [r0, #4]
 80061ba:	4b0c      	ldr	r3, [pc, #48]	@ (80061ec <cleanup_stdio+0x34>)
 80061bc:	4299      	cmp	r1, r3
 80061be:	b510      	push	{r4, lr}
 80061c0:	4604      	mov	r4, r0
 80061c2:	d001      	beq.n	80061c8 <cleanup_stdio+0x10>
 80061c4:	f001 ff1e 	bl	8008004 <_fflush_r>
 80061c8:	68a1      	ldr	r1, [r4, #8]
 80061ca:	4b09      	ldr	r3, [pc, #36]	@ (80061f0 <cleanup_stdio+0x38>)
 80061cc:	4299      	cmp	r1, r3
 80061ce:	d002      	beq.n	80061d6 <cleanup_stdio+0x1e>
 80061d0:	4620      	mov	r0, r4
 80061d2:	f001 ff17 	bl	8008004 <_fflush_r>
 80061d6:	68e1      	ldr	r1, [r4, #12]
 80061d8:	4b06      	ldr	r3, [pc, #24]	@ (80061f4 <cleanup_stdio+0x3c>)
 80061da:	4299      	cmp	r1, r3
 80061dc:	d004      	beq.n	80061e8 <cleanup_stdio+0x30>
 80061de:	4620      	mov	r0, r4
 80061e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061e4:	f001 bf0e 	b.w	8008004 <_fflush_r>
 80061e8:	bd10      	pop	{r4, pc}
 80061ea:	bf00      	nop
 80061ec:	20000478 	.word	0x20000478
 80061f0:	200004e0 	.word	0x200004e0
 80061f4:	20000548 	.word	0x20000548

080061f8 <global_stdio_init.part.0>:
 80061f8:	b510      	push	{r4, lr}
 80061fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006228 <global_stdio_init.part.0+0x30>)
 80061fc:	4c0b      	ldr	r4, [pc, #44]	@ (800622c <global_stdio_init.part.0+0x34>)
 80061fe:	4a0c      	ldr	r2, [pc, #48]	@ (8006230 <global_stdio_init.part.0+0x38>)
 8006200:	601a      	str	r2, [r3, #0]
 8006202:	4620      	mov	r0, r4
 8006204:	2200      	movs	r2, #0
 8006206:	2104      	movs	r1, #4
 8006208:	f7ff ff94 	bl	8006134 <std>
 800620c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006210:	2201      	movs	r2, #1
 8006212:	2109      	movs	r1, #9
 8006214:	f7ff ff8e 	bl	8006134 <std>
 8006218:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800621c:	2202      	movs	r2, #2
 800621e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006222:	2112      	movs	r1, #18
 8006224:	f7ff bf86 	b.w	8006134 <std>
 8006228:	200005b0 	.word	0x200005b0
 800622c:	20000478 	.word	0x20000478
 8006230:	080061a1 	.word	0x080061a1

08006234 <__sfp_lock_acquire>:
 8006234:	4801      	ldr	r0, [pc, #4]	@ (800623c <__sfp_lock_acquire+0x8>)
 8006236:	f000 b9fe 	b.w	8006636 <__retarget_lock_acquire_recursive>
 800623a:	bf00      	nop
 800623c:	200005b9 	.word	0x200005b9

08006240 <__sfp_lock_release>:
 8006240:	4801      	ldr	r0, [pc, #4]	@ (8006248 <__sfp_lock_release+0x8>)
 8006242:	f000 b9f9 	b.w	8006638 <__retarget_lock_release_recursive>
 8006246:	bf00      	nop
 8006248:	200005b9 	.word	0x200005b9

0800624c <__sinit>:
 800624c:	b510      	push	{r4, lr}
 800624e:	4604      	mov	r4, r0
 8006250:	f7ff fff0 	bl	8006234 <__sfp_lock_acquire>
 8006254:	6a23      	ldr	r3, [r4, #32]
 8006256:	b11b      	cbz	r3, 8006260 <__sinit+0x14>
 8006258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800625c:	f7ff bff0 	b.w	8006240 <__sfp_lock_release>
 8006260:	4b04      	ldr	r3, [pc, #16]	@ (8006274 <__sinit+0x28>)
 8006262:	6223      	str	r3, [r4, #32]
 8006264:	4b04      	ldr	r3, [pc, #16]	@ (8006278 <__sinit+0x2c>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1f5      	bne.n	8006258 <__sinit+0xc>
 800626c:	f7ff ffc4 	bl	80061f8 <global_stdio_init.part.0>
 8006270:	e7f2      	b.n	8006258 <__sinit+0xc>
 8006272:	bf00      	nop
 8006274:	080061b9 	.word	0x080061b9
 8006278:	200005b0 	.word	0x200005b0

0800627c <_fwalk_sglue>:
 800627c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006280:	4607      	mov	r7, r0
 8006282:	4688      	mov	r8, r1
 8006284:	4614      	mov	r4, r2
 8006286:	2600      	movs	r6, #0
 8006288:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800628c:	f1b9 0901 	subs.w	r9, r9, #1
 8006290:	d505      	bpl.n	800629e <_fwalk_sglue+0x22>
 8006292:	6824      	ldr	r4, [r4, #0]
 8006294:	2c00      	cmp	r4, #0
 8006296:	d1f7      	bne.n	8006288 <_fwalk_sglue+0xc>
 8006298:	4630      	mov	r0, r6
 800629a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800629e:	89ab      	ldrh	r3, [r5, #12]
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d907      	bls.n	80062b4 <_fwalk_sglue+0x38>
 80062a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062a8:	3301      	adds	r3, #1
 80062aa:	d003      	beq.n	80062b4 <_fwalk_sglue+0x38>
 80062ac:	4629      	mov	r1, r5
 80062ae:	4638      	mov	r0, r7
 80062b0:	47c0      	blx	r8
 80062b2:	4306      	orrs	r6, r0
 80062b4:	3568      	adds	r5, #104	@ 0x68
 80062b6:	e7e9      	b.n	800628c <_fwalk_sglue+0x10>

080062b8 <iprintf>:
 80062b8:	b40f      	push	{r0, r1, r2, r3}
 80062ba:	b507      	push	{r0, r1, r2, lr}
 80062bc:	4906      	ldr	r1, [pc, #24]	@ (80062d8 <iprintf+0x20>)
 80062be:	ab04      	add	r3, sp, #16
 80062c0:	6808      	ldr	r0, [r1, #0]
 80062c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80062c6:	6881      	ldr	r1, [r0, #8]
 80062c8:	9301      	str	r3, [sp, #4]
 80062ca:	f001 fcff 	bl	8007ccc <_vfiprintf_r>
 80062ce:	b003      	add	sp, #12
 80062d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80062d4:	b004      	add	sp, #16
 80062d6:	4770      	bx	lr
 80062d8:	20000198 	.word	0x20000198

080062dc <_puts_r>:
 80062dc:	6a03      	ldr	r3, [r0, #32]
 80062de:	b570      	push	{r4, r5, r6, lr}
 80062e0:	6884      	ldr	r4, [r0, #8]
 80062e2:	4605      	mov	r5, r0
 80062e4:	460e      	mov	r6, r1
 80062e6:	b90b      	cbnz	r3, 80062ec <_puts_r+0x10>
 80062e8:	f7ff ffb0 	bl	800624c <__sinit>
 80062ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80062ee:	07db      	lsls	r3, r3, #31
 80062f0:	d405      	bmi.n	80062fe <_puts_r+0x22>
 80062f2:	89a3      	ldrh	r3, [r4, #12]
 80062f4:	0598      	lsls	r0, r3, #22
 80062f6:	d402      	bmi.n	80062fe <_puts_r+0x22>
 80062f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062fa:	f000 f99c 	bl	8006636 <__retarget_lock_acquire_recursive>
 80062fe:	89a3      	ldrh	r3, [r4, #12]
 8006300:	0719      	lsls	r1, r3, #28
 8006302:	d502      	bpl.n	800630a <_puts_r+0x2e>
 8006304:	6923      	ldr	r3, [r4, #16]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d135      	bne.n	8006376 <_puts_r+0x9a>
 800630a:	4621      	mov	r1, r4
 800630c:	4628      	mov	r0, r5
 800630e:	f000 f8c5 	bl	800649c <__swsetup_r>
 8006312:	b380      	cbz	r0, 8006376 <_puts_r+0x9a>
 8006314:	f04f 35ff 	mov.w	r5, #4294967295
 8006318:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800631a:	07da      	lsls	r2, r3, #31
 800631c:	d405      	bmi.n	800632a <_puts_r+0x4e>
 800631e:	89a3      	ldrh	r3, [r4, #12]
 8006320:	059b      	lsls	r3, r3, #22
 8006322:	d402      	bmi.n	800632a <_puts_r+0x4e>
 8006324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006326:	f000 f987 	bl	8006638 <__retarget_lock_release_recursive>
 800632a:	4628      	mov	r0, r5
 800632c:	bd70      	pop	{r4, r5, r6, pc}
 800632e:	2b00      	cmp	r3, #0
 8006330:	da04      	bge.n	800633c <_puts_r+0x60>
 8006332:	69a2      	ldr	r2, [r4, #24]
 8006334:	429a      	cmp	r2, r3
 8006336:	dc17      	bgt.n	8006368 <_puts_r+0x8c>
 8006338:	290a      	cmp	r1, #10
 800633a:	d015      	beq.n	8006368 <_puts_r+0x8c>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	1c5a      	adds	r2, r3, #1
 8006340:	6022      	str	r2, [r4, #0]
 8006342:	7019      	strb	r1, [r3, #0]
 8006344:	68a3      	ldr	r3, [r4, #8]
 8006346:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800634a:	3b01      	subs	r3, #1
 800634c:	60a3      	str	r3, [r4, #8]
 800634e:	2900      	cmp	r1, #0
 8006350:	d1ed      	bne.n	800632e <_puts_r+0x52>
 8006352:	2b00      	cmp	r3, #0
 8006354:	da11      	bge.n	800637a <_puts_r+0x9e>
 8006356:	4622      	mov	r2, r4
 8006358:	210a      	movs	r1, #10
 800635a:	4628      	mov	r0, r5
 800635c:	f000 f85f 	bl	800641e <__swbuf_r>
 8006360:	3001      	adds	r0, #1
 8006362:	d0d7      	beq.n	8006314 <_puts_r+0x38>
 8006364:	250a      	movs	r5, #10
 8006366:	e7d7      	b.n	8006318 <_puts_r+0x3c>
 8006368:	4622      	mov	r2, r4
 800636a:	4628      	mov	r0, r5
 800636c:	f000 f857 	bl	800641e <__swbuf_r>
 8006370:	3001      	adds	r0, #1
 8006372:	d1e7      	bne.n	8006344 <_puts_r+0x68>
 8006374:	e7ce      	b.n	8006314 <_puts_r+0x38>
 8006376:	3e01      	subs	r6, #1
 8006378:	e7e4      	b.n	8006344 <_puts_r+0x68>
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	6022      	str	r2, [r4, #0]
 8006380:	220a      	movs	r2, #10
 8006382:	701a      	strb	r2, [r3, #0]
 8006384:	e7ee      	b.n	8006364 <_puts_r+0x88>
	...

08006388 <puts>:
 8006388:	4b02      	ldr	r3, [pc, #8]	@ (8006394 <puts+0xc>)
 800638a:	4601      	mov	r1, r0
 800638c:	6818      	ldr	r0, [r3, #0]
 800638e:	f7ff bfa5 	b.w	80062dc <_puts_r>
 8006392:	bf00      	nop
 8006394:	20000198 	.word	0x20000198

08006398 <__sread>:
 8006398:	b510      	push	{r4, lr}
 800639a:	460c      	mov	r4, r1
 800639c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063a0:	f000 f900 	bl	80065a4 <_read_r>
 80063a4:	2800      	cmp	r0, #0
 80063a6:	bfab      	itete	ge
 80063a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80063aa:	89a3      	ldrhlt	r3, [r4, #12]
 80063ac:	181b      	addge	r3, r3, r0
 80063ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80063b2:	bfac      	ite	ge
 80063b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80063b6:	81a3      	strhlt	r3, [r4, #12]
 80063b8:	bd10      	pop	{r4, pc}

080063ba <__swrite>:
 80063ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063be:	461f      	mov	r7, r3
 80063c0:	898b      	ldrh	r3, [r1, #12]
 80063c2:	05db      	lsls	r3, r3, #23
 80063c4:	4605      	mov	r5, r0
 80063c6:	460c      	mov	r4, r1
 80063c8:	4616      	mov	r6, r2
 80063ca:	d505      	bpl.n	80063d8 <__swrite+0x1e>
 80063cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063d0:	2302      	movs	r3, #2
 80063d2:	2200      	movs	r2, #0
 80063d4:	f000 f8d4 	bl	8006580 <_lseek_r>
 80063d8:	89a3      	ldrh	r3, [r4, #12]
 80063da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063e2:	81a3      	strh	r3, [r4, #12]
 80063e4:	4632      	mov	r2, r6
 80063e6:	463b      	mov	r3, r7
 80063e8:	4628      	mov	r0, r5
 80063ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063ee:	f000 b8eb 	b.w	80065c8 <_write_r>

080063f2 <__sseek>:
 80063f2:	b510      	push	{r4, lr}
 80063f4:	460c      	mov	r4, r1
 80063f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063fa:	f000 f8c1 	bl	8006580 <_lseek_r>
 80063fe:	1c43      	adds	r3, r0, #1
 8006400:	89a3      	ldrh	r3, [r4, #12]
 8006402:	bf15      	itete	ne
 8006404:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006406:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800640a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800640e:	81a3      	strheq	r3, [r4, #12]
 8006410:	bf18      	it	ne
 8006412:	81a3      	strhne	r3, [r4, #12]
 8006414:	bd10      	pop	{r4, pc}

08006416 <__sclose>:
 8006416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800641a:	f000 b8a1 	b.w	8006560 <_close_r>

0800641e <__swbuf_r>:
 800641e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006420:	460e      	mov	r6, r1
 8006422:	4614      	mov	r4, r2
 8006424:	4605      	mov	r5, r0
 8006426:	b118      	cbz	r0, 8006430 <__swbuf_r+0x12>
 8006428:	6a03      	ldr	r3, [r0, #32]
 800642a:	b90b      	cbnz	r3, 8006430 <__swbuf_r+0x12>
 800642c:	f7ff ff0e 	bl	800624c <__sinit>
 8006430:	69a3      	ldr	r3, [r4, #24]
 8006432:	60a3      	str	r3, [r4, #8]
 8006434:	89a3      	ldrh	r3, [r4, #12]
 8006436:	071a      	lsls	r2, r3, #28
 8006438:	d501      	bpl.n	800643e <__swbuf_r+0x20>
 800643a:	6923      	ldr	r3, [r4, #16]
 800643c:	b943      	cbnz	r3, 8006450 <__swbuf_r+0x32>
 800643e:	4621      	mov	r1, r4
 8006440:	4628      	mov	r0, r5
 8006442:	f000 f82b 	bl	800649c <__swsetup_r>
 8006446:	b118      	cbz	r0, 8006450 <__swbuf_r+0x32>
 8006448:	f04f 37ff 	mov.w	r7, #4294967295
 800644c:	4638      	mov	r0, r7
 800644e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006450:	6823      	ldr	r3, [r4, #0]
 8006452:	6922      	ldr	r2, [r4, #16]
 8006454:	1a98      	subs	r0, r3, r2
 8006456:	6963      	ldr	r3, [r4, #20]
 8006458:	b2f6      	uxtb	r6, r6
 800645a:	4283      	cmp	r3, r0
 800645c:	4637      	mov	r7, r6
 800645e:	dc05      	bgt.n	800646c <__swbuf_r+0x4e>
 8006460:	4621      	mov	r1, r4
 8006462:	4628      	mov	r0, r5
 8006464:	f001 fdce 	bl	8008004 <_fflush_r>
 8006468:	2800      	cmp	r0, #0
 800646a:	d1ed      	bne.n	8006448 <__swbuf_r+0x2a>
 800646c:	68a3      	ldr	r3, [r4, #8]
 800646e:	3b01      	subs	r3, #1
 8006470:	60a3      	str	r3, [r4, #8]
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	1c5a      	adds	r2, r3, #1
 8006476:	6022      	str	r2, [r4, #0]
 8006478:	701e      	strb	r6, [r3, #0]
 800647a:	6962      	ldr	r2, [r4, #20]
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	429a      	cmp	r2, r3
 8006480:	d004      	beq.n	800648c <__swbuf_r+0x6e>
 8006482:	89a3      	ldrh	r3, [r4, #12]
 8006484:	07db      	lsls	r3, r3, #31
 8006486:	d5e1      	bpl.n	800644c <__swbuf_r+0x2e>
 8006488:	2e0a      	cmp	r6, #10
 800648a:	d1df      	bne.n	800644c <__swbuf_r+0x2e>
 800648c:	4621      	mov	r1, r4
 800648e:	4628      	mov	r0, r5
 8006490:	f001 fdb8 	bl	8008004 <_fflush_r>
 8006494:	2800      	cmp	r0, #0
 8006496:	d0d9      	beq.n	800644c <__swbuf_r+0x2e>
 8006498:	e7d6      	b.n	8006448 <__swbuf_r+0x2a>
	...

0800649c <__swsetup_r>:
 800649c:	b538      	push	{r3, r4, r5, lr}
 800649e:	4b29      	ldr	r3, [pc, #164]	@ (8006544 <__swsetup_r+0xa8>)
 80064a0:	4605      	mov	r5, r0
 80064a2:	6818      	ldr	r0, [r3, #0]
 80064a4:	460c      	mov	r4, r1
 80064a6:	b118      	cbz	r0, 80064b0 <__swsetup_r+0x14>
 80064a8:	6a03      	ldr	r3, [r0, #32]
 80064aa:	b90b      	cbnz	r3, 80064b0 <__swsetup_r+0x14>
 80064ac:	f7ff fece 	bl	800624c <__sinit>
 80064b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064b4:	0719      	lsls	r1, r3, #28
 80064b6:	d422      	bmi.n	80064fe <__swsetup_r+0x62>
 80064b8:	06da      	lsls	r2, r3, #27
 80064ba:	d407      	bmi.n	80064cc <__swsetup_r+0x30>
 80064bc:	2209      	movs	r2, #9
 80064be:	602a      	str	r2, [r5, #0]
 80064c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064c4:	81a3      	strh	r3, [r4, #12]
 80064c6:	f04f 30ff 	mov.w	r0, #4294967295
 80064ca:	e033      	b.n	8006534 <__swsetup_r+0x98>
 80064cc:	0758      	lsls	r0, r3, #29
 80064ce:	d512      	bpl.n	80064f6 <__swsetup_r+0x5a>
 80064d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064d2:	b141      	cbz	r1, 80064e6 <__swsetup_r+0x4a>
 80064d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064d8:	4299      	cmp	r1, r3
 80064da:	d002      	beq.n	80064e2 <__swsetup_r+0x46>
 80064dc:	4628      	mov	r0, r5
 80064de:	f000 ff33 	bl	8007348 <_free_r>
 80064e2:	2300      	movs	r3, #0
 80064e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80064e6:	89a3      	ldrh	r3, [r4, #12]
 80064e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80064ec:	81a3      	strh	r3, [r4, #12]
 80064ee:	2300      	movs	r3, #0
 80064f0:	6063      	str	r3, [r4, #4]
 80064f2:	6923      	ldr	r3, [r4, #16]
 80064f4:	6023      	str	r3, [r4, #0]
 80064f6:	89a3      	ldrh	r3, [r4, #12]
 80064f8:	f043 0308 	orr.w	r3, r3, #8
 80064fc:	81a3      	strh	r3, [r4, #12]
 80064fe:	6923      	ldr	r3, [r4, #16]
 8006500:	b94b      	cbnz	r3, 8006516 <__swsetup_r+0x7a>
 8006502:	89a3      	ldrh	r3, [r4, #12]
 8006504:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800650c:	d003      	beq.n	8006516 <__swsetup_r+0x7a>
 800650e:	4621      	mov	r1, r4
 8006510:	4628      	mov	r0, r5
 8006512:	f001 fdd7 	bl	80080c4 <__smakebuf_r>
 8006516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800651a:	f013 0201 	ands.w	r2, r3, #1
 800651e:	d00a      	beq.n	8006536 <__swsetup_r+0x9a>
 8006520:	2200      	movs	r2, #0
 8006522:	60a2      	str	r2, [r4, #8]
 8006524:	6962      	ldr	r2, [r4, #20]
 8006526:	4252      	negs	r2, r2
 8006528:	61a2      	str	r2, [r4, #24]
 800652a:	6922      	ldr	r2, [r4, #16]
 800652c:	b942      	cbnz	r2, 8006540 <__swsetup_r+0xa4>
 800652e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006532:	d1c5      	bne.n	80064c0 <__swsetup_r+0x24>
 8006534:	bd38      	pop	{r3, r4, r5, pc}
 8006536:	0799      	lsls	r1, r3, #30
 8006538:	bf58      	it	pl
 800653a:	6962      	ldrpl	r2, [r4, #20]
 800653c:	60a2      	str	r2, [r4, #8]
 800653e:	e7f4      	b.n	800652a <__swsetup_r+0x8e>
 8006540:	2000      	movs	r0, #0
 8006542:	e7f7      	b.n	8006534 <__swsetup_r+0x98>
 8006544:	20000198 	.word	0x20000198

08006548 <memset>:
 8006548:	4402      	add	r2, r0
 800654a:	4603      	mov	r3, r0
 800654c:	4293      	cmp	r3, r2
 800654e:	d100      	bne.n	8006552 <memset+0xa>
 8006550:	4770      	bx	lr
 8006552:	f803 1b01 	strb.w	r1, [r3], #1
 8006556:	e7f9      	b.n	800654c <memset+0x4>

08006558 <_localeconv_r>:
 8006558:	4800      	ldr	r0, [pc, #0]	@ (800655c <_localeconv_r+0x4>)
 800655a:	4770      	bx	lr
 800655c:	2000011c 	.word	0x2000011c

08006560 <_close_r>:
 8006560:	b538      	push	{r3, r4, r5, lr}
 8006562:	4d06      	ldr	r5, [pc, #24]	@ (800657c <_close_r+0x1c>)
 8006564:	2300      	movs	r3, #0
 8006566:	4604      	mov	r4, r0
 8006568:	4608      	mov	r0, r1
 800656a:	602b      	str	r3, [r5, #0]
 800656c:	f7fb fbde 	bl	8001d2c <_close>
 8006570:	1c43      	adds	r3, r0, #1
 8006572:	d102      	bne.n	800657a <_close_r+0x1a>
 8006574:	682b      	ldr	r3, [r5, #0]
 8006576:	b103      	cbz	r3, 800657a <_close_r+0x1a>
 8006578:	6023      	str	r3, [r4, #0]
 800657a:	bd38      	pop	{r3, r4, r5, pc}
 800657c:	200005b4 	.word	0x200005b4

08006580 <_lseek_r>:
 8006580:	b538      	push	{r3, r4, r5, lr}
 8006582:	4d07      	ldr	r5, [pc, #28]	@ (80065a0 <_lseek_r+0x20>)
 8006584:	4604      	mov	r4, r0
 8006586:	4608      	mov	r0, r1
 8006588:	4611      	mov	r1, r2
 800658a:	2200      	movs	r2, #0
 800658c:	602a      	str	r2, [r5, #0]
 800658e:	461a      	mov	r2, r3
 8006590:	f7fb fbf3 	bl	8001d7a <_lseek>
 8006594:	1c43      	adds	r3, r0, #1
 8006596:	d102      	bne.n	800659e <_lseek_r+0x1e>
 8006598:	682b      	ldr	r3, [r5, #0]
 800659a:	b103      	cbz	r3, 800659e <_lseek_r+0x1e>
 800659c:	6023      	str	r3, [r4, #0]
 800659e:	bd38      	pop	{r3, r4, r5, pc}
 80065a0:	200005b4 	.word	0x200005b4

080065a4 <_read_r>:
 80065a4:	b538      	push	{r3, r4, r5, lr}
 80065a6:	4d07      	ldr	r5, [pc, #28]	@ (80065c4 <_read_r+0x20>)
 80065a8:	4604      	mov	r4, r0
 80065aa:	4608      	mov	r0, r1
 80065ac:	4611      	mov	r1, r2
 80065ae:	2200      	movs	r2, #0
 80065b0:	602a      	str	r2, [r5, #0]
 80065b2:	461a      	mov	r2, r3
 80065b4:	f7fb fb81 	bl	8001cba <_read>
 80065b8:	1c43      	adds	r3, r0, #1
 80065ba:	d102      	bne.n	80065c2 <_read_r+0x1e>
 80065bc:	682b      	ldr	r3, [r5, #0]
 80065be:	b103      	cbz	r3, 80065c2 <_read_r+0x1e>
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	bd38      	pop	{r3, r4, r5, pc}
 80065c4:	200005b4 	.word	0x200005b4

080065c8 <_write_r>:
 80065c8:	b538      	push	{r3, r4, r5, lr}
 80065ca:	4d07      	ldr	r5, [pc, #28]	@ (80065e8 <_write_r+0x20>)
 80065cc:	4604      	mov	r4, r0
 80065ce:	4608      	mov	r0, r1
 80065d0:	4611      	mov	r1, r2
 80065d2:	2200      	movs	r2, #0
 80065d4:	602a      	str	r2, [r5, #0]
 80065d6:	461a      	mov	r2, r3
 80065d8:	f7fb fb8c 	bl	8001cf4 <_write>
 80065dc:	1c43      	adds	r3, r0, #1
 80065de:	d102      	bne.n	80065e6 <_write_r+0x1e>
 80065e0:	682b      	ldr	r3, [r5, #0]
 80065e2:	b103      	cbz	r3, 80065e6 <_write_r+0x1e>
 80065e4:	6023      	str	r3, [r4, #0]
 80065e6:	bd38      	pop	{r3, r4, r5, pc}
 80065e8:	200005b4 	.word	0x200005b4

080065ec <__libc_init_array>:
 80065ec:	b570      	push	{r4, r5, r6, lr}
 80065ee:	4d0d      	ldr	r5, [pc, #52]	@ (8006624 <__libc_init_array+0x38>)
 80065f0:	4c0d      	ldr	r4, [pc, #52]	@ (8006628 <__libc_init_array+0x3c>)
 80065f2:	1b64      	subs	r4, r4, r5
 80065f4:	10a4      	asrs	r4, r4, #2
 80065f6:	2600      	movs	r6, #0
 80065f8:	42a6      	cmp	r6, r4
 80065fa:	d109      	bne.n	8006610 <__libc_init_array+0x24>
 80065fc:	4d0b      	ldr	r5, [pc, #44]	@ (800662c <__libc_init_array+0x40>)
 80065fe:	4c0c      	ldr	r4, [pc, #48]	@ (8006630 <__libc_init_array+0x44>)
 8006600:	f001 fe2e 	bl	8008260 <_init>
 8006604:	1b64      	subs	r4, r4, r5
 8006606:	10a4      	asrs	r4, r4, #2
 8006608:	2600      	movs	r6, #0
 800660a:	42a6      	cmp	r6, r4
 800660c:	d105      	bne.n	800661a <__libc_init_array+0x2e>
 800660e:	bd70      	pop	{r4, r5, r6, pc}
 8006610:	f855 3b04 	ldr.w	r3, [r5], #4
 8006614:	4798      	blx	r3
 8006616:	3601      	adds	r6, #1
 8006618:	e7ee      	b.n	80065f8 <__libc_init_array+0xc>
 800661a:	f855 3b04 	ldr.w	r3, [r5], #4
 800661e:	4798      	blx	r3
 8006620:	3601      	adds	r6, #1
 8006622:	e7f2      	b.n	800660a <__libc_init_array+0x1e>
 8006624:	080087d0 	.word	0x080087d0
 8006628:	080087d0 	.word	0x080087d0
 800662c:	080087d0 	.word	0x080087d0
 8006630:	080087d4 	.word	0x080087d4

08006634 <__retarget_lock_init_recursive>:
 8006634:	4770      	bx	lr

08006636 <__retarget_lock_acquire_recursive>:
 8006636:	4770      	bx	lr

08006638 <__retarget_lock_release_recursive>:
 8006638:	4770      	bx	lr

0800663a <memcpy>:
 800663a:	440a      	add	r2, r1
 800663c:	4291      	cmp	r1, r2
 800663e:	f100 33ff 	add.w	r3, r0, #4294967295
 8006642:	d100      	bne.n	8006646 <memcpy+0xc>
 8006644:	4770      	bx	lr
 8006646:	b510      	push	{r4, lr}
 8006648:	f811 4b01 	ldrb.w	r4, [r1], #1
 800664c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006650:	4291      	cmp	r1, r2
 8006652:	d1f9      	bne.n	8006648 <memcpy+0xe>
 8006654:	bd10      	pop	{r4, pc}
	...

08006658 <__assert_func>:
 8006658:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800665a:	4614      	mov	r4, r2
 800665c:	461a      	mov	r2, r3
 800665e:	4b09      	ldr	r3, [pc, #36]	@ (8006684 <__assert_func+0x2c>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4605      	mov	r5, r0
 8006664:	68d8      	ldr	r0, [r3, #12]
 8006666:	b14c      	cbz	r4, 800667c <__assert_func+0x24>
 8006668:	4b07      	ldr	r3, [pc, #28]	@ (8006688 <__assert_func+0x30>)
 800666a:	9100      	str	r1, [sp, #0]
 800666c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006670:	4906      	ldr	r1, [pc, #24]	@ (800668c <__assert_func+0x34>)
 8006672:	462b      	mov	r3, r5
 8006674:	f001 fcee 	bl	8008054 <fiprintf>
 8006678:	f001 fd92 	bl	80081a0 <abort>
 800667c:	4b04      	ldr	r3, [pc, #16]	@ (8006690 <__assert_func+0x38>)
 800667e:	461c      	mov	r4, r3
 8006680:	e7f3      	b.n	800666a <__assert_func+0x12>
 8006682:	bf00      	nop
 8006684:	20000198 	.word	0x20000198
 8006688:	08008593 	.word	0x08008593
 800668c:	080085a0 	.word	0x080085a0
 8006690:	080085ce 	.word	0x080085ce

08006694 <quorem>:
 8006694:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006698:	6903      	ldr	r3, [r0, #16]
 800669a:	690c      	ldr	r4, [r1, #16]
 800669c:	42a3      	cmp	r3, r4
 800669e:	4607      	mov	r7, r0
 80066a0:	db7e      	blt.n	80067a0 <quorem+0x10c>
 80066a2:	3c01      	subs	r4, #1
 80066a4:	f101 0814 	add.w	r8, r1, #20
 80066a8:	00a3      	lsls	r3, r4, #2
 80066aa:	f100 0514 	add.w	r5, r0, #20
 80066ae:	9300      	str	r3, [sp, #0]
 80066b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066b4:	9301      	str	r3, [sp, #4]
 80066b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80066ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066be:	3301      	adds	r3, #1
 80066c0:	429a      	cmp	r2, r3
 80066c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80066c6:	fbb2 f6f3 	udiv	r6, r2, r3
 80066ca:	d32e      	bcc.n	800672a <quorem+0x96>
 80066cc:	f04f 0a00 	mov.w	sl, #0
 80066d0:	46c4      	mov	ip, r8
 80066d2:	46ae      	mov	lr, r5
 80066d4:	46d3      	mov	fp, sl
 80066d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80066da:	b298      	uxth	r0, r3
 80066dc:	fb06 a000 	mla	r0, r6, r0, sl
 80066e0:	0c02      	lsrs	r2, r0, #16
 80066e2:	0c1b      	lsrs	r3, r3, #16
 80066e4:	fb06 2303 	mla	r3, r6, r3, r2
 80066e8:	f8de 2000 	ldr.w	r2, [lr]
 80066ec:	b280      	uxth	r0, r0
 80066ee:	b292      	uxth	r2, r2
 80066f0:	1a12      	subs	r2, r2, r0
 80066f2:	445a      	add	r2, fp
 80066f4:	f8de 0000 	ldr.w	r0, [lr]
 80066f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006702:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006706:	b292      	uxth	r2, r2
 8006708:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800670c:	45e1      	cmp	r9, ip
 800670e:	f84e 2b04 	str.w	r2, [lr], #4
 8006712:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006716:	d2de      	bcs.n	80066d6 <quorem+0x42>
 8006718:	9b00      	ldr	r3, [sp, #0]
 800671a:	58eb      	ldr	r3, [r5, r3]
 800671c:	b92b      	cbnz	r3, 800672a <quorem+0x96>
 800671e:	9b01      	ldr	r3, [sp, #4]
 8006720:	3b04      	subs	r3, #4
 8006722:	429d      	cmp	r5, r3
 8006724:	461a      	mov	r2, r3
 8006726:	d32f      	bcc.n	8006788 <quorem+0xf4>
 8006728:	613c      	str	r4, [r7, #16]
 800672a:	4638      	mov	r0, r7
 800672c:	f001 f990 	bl	8007a50 <__mcmp>
 8006730:	2800      	cmp	r0, #0
 8006732:	db25      	blt.n	8006780 <quorem+0xec>
 8006734:	4629      	mov	r1, r5
 8006736:	2000      	movs	r0, #0
 8006738:	f858 2b04 	ldr.w	r2, [r8], #4
 800673c:	f8d1 c000 	ldr.w	ip, [r1]
 8006740:	fa1f fe82 	uxth.w	lr, r2
 8006744:	fa1f f38c 	uxth.w	r3, ip
 8006748:	eba3 030e 	sub.w	r3, r3, lr
 800674c:	4403      	add	r3, r0
 800674e:	0c12      	lsrs	r2, r2, #16
 8006750:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006754:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006758:	b29b      	uxth	r3, r3
 800675a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800675e:	45c1      	cmp	r9, r8
 8006760:	f841 3b04 	str.w	r3, [r1], #4
 8006764:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006768:	d2e6      	bcs.n	8006738 <quorem+0xa4>
 800676a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800676e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006772:	b922      	cbnz	r2, 800677e <quorem+0xea>
 8006774:	3b04      	subs	r3, #4
 8006776:	429d      	cmp	r5, r3
 8006778:	461a      	mov	r2, r3
 800677a:	d30b      	bcc.n	8006794 <quorem+0x100>
 800677c:	613c      	str	r4, [r7, #16]
 800677e:	3601      	adds	r6, #1
 8006780:	4630      	mov	r0, r6
 8006782:	b003      	add	sp, #12
 8006784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006788:	6812      	ldr	r2, [r2, #0]
 800678a:	3b04      	subs	r3, #4
 800678c:	2a00      	cmp	r2, #0
 800678e:	d1cb      	bne.n	8006728 <quorem+0x94>
 8006790:	3c01      	subs	r4, #1
 8006792:	e7c6      	b.n	8006722 <quorem+0x8e>
 8006794:	6812      	ldr	r2, [r2, #0]
 8006796:	3b04      	subs	r3, #4
 8006798:	2a00      	cmp	r2, #0
 800679a:	d1ef      	bne.n	800677c <quorem+0xe8>
 800679c:	3c01      	subs	r4, #1
 800679e:	e7ea      	b.n	8006776 <quorem+0xe2>
 80067a0:	2000      	movs	r0, #0
 80067a2:	e7ee      	b.n	8006782 <quorem+0xee>
 80067a4:	0000      	movs	r0, r0
	...

080067a8 <_dtoa_r>:
 80067a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ac:	69c7      	ldr	r7, [r0, #28]
 80067ae:	b097      	sub	sp, #92	@ 0x5c
 80067b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80067b4:	ec55 4b10 	vmov	r4, r5, d0
 80067b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80067ba:	9107      	str	r1, [sp, #28]
 80067bc:	4681      	mov	r9, r0
 80067be:	920c      	str	r2, [sp, #48]	@ 0x30
 80067c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80067c2:	b97f      	cbnz	r7, 80067e4 <_dtoa_r+0x3c>
 80067c4:	2010      	movs	r0, #16
 80067c6:	f000 fe09 	bl	80073dc <malloc>
 80067ca:	4602      	mov	r2, r0
 80067cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80067d0:	b920      	cbnz	r0, 80067dc <_dtoa_r+0x34>
 80067d2:	4ba9      	ldr	r3, [pc, #676]	@ (8006a78 <_dtoa_r+0x2d0>)
 80067d4:	21ef      	movs	r1, #239	@ 0xef
 80067d6:	48a9      	ldr	r0, [pc, #676]	@ (8006a7c <_dtoa_r+0x2d4>)
 80067d8:	f7ff ff3e 	bl	8006658 <__assert_func>
 80067dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80067e0:	6007      	str	r7, [r0, #0]
 80067e2:	60c7      	str	r7, [r0, #12]
 80067e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80067e8:	6819      	ldr	r1, [r3, #0]
 80067ea:	b159      	cbz	r1, 8006804 <_dtoa_r+0x5c>
 80067ec:	685a      	ldr	r2, [r3, #4]
 80067ee:	604a      	str	r2, [r1, #4]
 80067f0:	2301      	movs	r3, #1
 80067f2:	4093      	lsls	r3, r2
 80067f4:	608b      	str	r3, [r1, #8]
 80067f6:	4648      	mov	r0, r9
 80067f8:	f000 fef8 	bl	80075ec <_Bfree>
 80067fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006800:	2200      	movs	r2, #0
 8006802:	601a      	str	r2, [r3, #0]
 8006804:	1e2b      	subs	r3, r5, #0
 8006806:	bfb9      	ittee	lt
 8006808:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800680c:	9305      	strlt	r3, [sp, #20]
 800680e:	2300      	movge	r3, #0
 8006810:	6033      	strge	r3, [r6, #0]
 8006812:	9f05      	ldr	r7, [sp, #20]
 8006814:	4b9a      	ldr	r3, [pc, #616]	@ (8006a80 <_dtoa_r+0x2d8>)
 8006816:	bfbc      	itt	lt
 8006818:	2201      	movlt	r2, #1
 800681a:	6032      	strlt	r2, [r6, #0]
 800681c:	43bb      	bics	r3, r7
 800681e:	d112      	bne.n	8006846 <_dtoa_r+0x9e>
 8006820:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006822:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006826:	6013      	str	r3, [r2, #0]
 8006828:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800682c:	4323      	orrs	r3, r4
 800682e:	f000 855a 	beq.w	80072e6 <_dtoa_r+0xb3e>
 8006832:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006834:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006a94 <_dtoa_r+0x2ec>
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 855c 	beq.w	80072f6 <_dtoa_r+0xb4e>
 800683e:	f10a 0303 	add.w	r3, sl, #3
 8006842:	f000 bd56 	b.w	80072f2 <_dtoa_r+0xb4a>
 8006846:	ed9d 7b04 	vldr	d7, [sp, #16]
 800684a:	2200      	movs	r2, #0
 800684c:	ec51 0b17 	vmov	r0, r1, d7
 8006850:	2300      	movs	r3, #0
 8006852:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006856:	f7fa f947 	bl	8000ae8 <__aeabi_dcmpeq>
 800685a:	4680      	mov	r8, r0
 800685c:	b158      	cbz	r0, 8006876 <_dtoa_r+0xce>
 800685e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006860:	2301      	movs	r3, #1
 8006862:	6013      	str	r3, [r2, #0]
 8006864:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006866:	b113      	cbz	r3, 800686e <_dtoa_r+0xc6>
 8006868:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800686a:	4b86      	ldr	r3, [pc, #536]	@ (8006a84 <_dtoa_r+0x2dc>)
 800686c:	6013      	str	r3, [r2, #0]
 800686e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006a98 <_dtoa_r+0x2f0>
 8006872:	f000 bd40 	b.w	80072f6 <_dtoa_r+0xb4e>
 8006876:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800687a:	aa14      	add	r2, sp, #80	@ 0x50
 800687c:	a915      	add	r1, sp, #84	@ 0x54
 800687e:	4648      	mov	r0, r9
 8006880:	f001 f996 	bl	8007bb0 <__d2b>
 8006884:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006888:	9002      	str	r0, [sp, #8]
 800688a:	2e00      	cmp	r6, #0
 800688c:	d078      	beq.n	8006980 <_dtoa_r+0x1d8>
 800688e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006890:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006894:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006898:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800689c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80068a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80068a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80068a8:	4619      	mov	r1, r3
 80068aa:	2200      	movs	r2, #0
 80068ac:	4b76      	ldr	r3, [pc, #472]	@ (8006a88 <_dtoa_r+0x2e0>)
 80068ae:	f7f9 fcfb 	bl	80002a8 <__aeabi_dsub>
 80068b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006a60 <_dtoa_r+0x2b8>)
 80068b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b8:	f7f9 feae 	bl	8000618 <__aeabi_dmul>
 80068bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8006a68 <_dtoa_r+0x2c0>)
 80068be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c2:	f7f9 fcf3 	bl	80002ac <__adddf3>
 80068c6:	4604      	mov	r4, r0
 80068c8:	4630      	mov	r0, r6
 80068ca:	460d      	mov	r5, r1
 80068cc:	f7f9 fe3a 	bl	8000544 <__aeabi_i2d>
 80068d0:	a367      	add	r3, pc, #412	@ (adr r3, 8006a70 <_dtoa_r+0x2c8>)
 80068d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d6:	f7f9 fe9f 	bl	8000618 <__aeabi_dmul>
 80068da:	4602      	mov	r2, r0
 80068dc:	460b      	mov	r3, r1
 80068de:	4620      	mov	r0, r4
 80068e0:	4629      	mov	r1, r5
 80068e2:	f7f9 fce3 	bl	80002ac <__adddf3>
 80068e6:	4604      	mov	r4, r0
 80068e8:	460d      	mov	r5, r1
 80068ea:	f7fa f945 	bl	8000b78 <__aeabi_d2iz>
 80068ee:	2200      	movs	r2, #0
 80068f0:	4607      	mov	r7, r0
 80068f2:	2300      	movs	r3, #0
 80068f4:	4620      	mov	r0, r4
 80068f6:	4629      	mov	r1, r5
 80068f8:	f7fa f900 	bl	8000afc <__aeabi_dcmplt>
 80068fc:	b140      	cbz	r0, 8006910 <_dtoa_r+0x168>
 80068fe:	4638      	mov	r0, r7
 8006900:	f7f9 fe20 	bl	8000544 <__aeabi_i2d>
 8006904:	4622      	mov	r2, r4
 8006906:	462b      	mov	r3, r5
 8006908:	f7fa f8ee 	bl	8000ae8 <__aeabi_dcmpeq>
 800690c:	b900      	cbnz	r0, 8006910 <_dtoa_r+0x168>
 800690e:	3f01      	subs	r7, #1
 8006910:	2f16      	cmp	r7, #22
 8006912:	d852      	bhi.n	80069ba <_dtoa_r+0x212>
 8006914:	4b5d      	ldr	r3, [pc, #372]	@ (8006a8c <_dtoa_r+0x2e4>)
 8006916:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800691a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800691e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006922:	f7fa f8eb 	bl	8000afc <__aeabi_dcmplt>
 8006926:	2800      	cmp	r0, #0
 8006928:	d049      	beq.n	80069be <_dtoa_r+0x216>
 800692a:	3f01      	subs	r7, #1
 800692c:	2300      	movs	r3, #0
 800692e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006930:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006932:	1b9b      	subs	r3, r3, r6
 8006934:	1e5a      	subs	r2, r3, #1
 8006936:	bf45      	ittet	mi
 8006938:	f1c3 0301 	rsbmi	r3, r3, #1
 800693c:	9300      	strmi	r3, [sp, #0]
 800693e:	2300      	movpl	r3, #0
 8006940:	2300      	movmi	r3, #0
 8006942:	9206      	str	r2, [sp, #24]
 8006944:	bf54      	ite	pl
 8006946:	9300      	strpl	r3, [sp, #0]
 8006948:	9306      	strmi	r3, [sp, #24]
 800694a:	2f00      	cmp	r7, #0
 800694c:	db39      	blt.n	80069c2 <_dtoa_r+0x21a>
 800694e:	9b06      	ldr	r3, [sp, #24]
 8006950:	970d      	str	r7, [sp, #52]	@ 0x34
 8006952:	443b      	add	r3, r7
 8006954:	9306      	str	r3, [sp, #24]
 8006956:	2300      	movs	r3, #0
 8006958:	9308      	str	r3, [sp, #32]
 800695a:	9b07      	ldr	r3, [sp, #28]
 800695c:	2b09      	cmp	r3, #9
 800695e:	d863      	bhi.n	8006a28 <_dtoa_r+0x280>
 8006960:	2b05      	cmp	r3, #5
 8006962:	bfc4      	itt	gt
 8006964:	3b04      	subgt	r3, #4
 8006966:	9307      	strgt	r3, [sp, #28]
 8006968:	9b07      	ldr	r3, [sp, #28]
 800696a:	f1a3 0302 	sub.w	r3, r3, #2
 800696e:	bfcc      	ite	gt
 8006970:	2400      	movgt	r4, #0
 8006972:	2401      	movle	r4, #1
 8006974:	2b03      	cmp	r3, #3
 8006976:	d863      	bhi.n	8006a40 <_dtoa_r+0x298>
 8006978:	e8df f003 	tbb	[pc, r3]
 800697c:	2b375452 	.word	0x2b375452
 8006980:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006984:	441e      	add	r6, r3
 8006986:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800698a:	2b20      	cmp	r3, #32
 800698c:	bfc1      	itttt	gt
 800698e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006992:	409f      	lslgt	r7, r3
 8006994:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006998:	fa24 f303 	lsrgt.w	r3, r4, r3
 800699c:	bfd6      	itet	le
 800699e:	f1c3 0320 	rsble	r3, r3, #32
 80069a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80069a6:	fa04 f003 	lslle.w	r0, r4, r3
 80069aa:	f7f9 fdbb 	bl	8000524 <__aeabi_ui2d>
 80069ae:	2201      	movs	r2, #1
 80069b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80069b4:	3e01      	subs	r6, #1
 80069b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80069b8:	e776      	b.n	80068a8 <_dtoa_r+0x100>
 80069ba:	2301      	movs	r3, #1
 80069bc:	e7b7      	b.n	800692e <_dtoa_r+0x186>
 80069be:	9010      	str	r0, [sp, #64]	@ 0x40
 80069c0:	e7b6      	b.n	8006930 <_dtoa_r+0x188>
 80069c2:	9b00      	ldr	r3, [sp, #0]
 80069c4:	1bdb      	subs	r3, r3, r7
 80069c6:	9300      	str	r3, [sp, #0]
 80069c8:	427b      	negs	r3, r7
 80069ca:	9308      	str	r3, [sp, #32]
 80069cc:	2300      	movs	r3, #0
 80069ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80069d0:	e7c3      	b.n	800695a <_dtoa_r+0x1b2>
 80069d2:	2301      	movs	r3, #1
 80069d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069d8:	eb07 0b03 	add.w	fp, r7, r3
 80069dc:	f10b 0301 	add.w	r3, fp, #1
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	9303      	str	r3, [sp, #12]
 80069e4:	bfb8      	it	lt
 80069e6:	2301      	movlt	r3, #1
 80069e8:	e006      	b.n	80069f8 <_dtoa_r+0x250>
 80069ea:	2301      	movs	r3, #1
 80069ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	dd28      	ble.n	8006a46 <_dtoa_r+0x29e>
 80069f4:	469b      	mov	fp, r3
 80069f6:	9303      	str	r3, [sp, #12]
 80069f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80069fc:	2100      	movs	r1, #0
 80069fe:	2204      	movs	r2, #4
 8006a00:	f102 0514 	add.w	r5, r2, #20
 8006a04:	429d      	cmp	r5, r3
 8006a06:	d926      	bls.n	8006a56 <_dtoa_r+0x2ae>
 8006a08:	6041      	str	r1, [r0, #4]
 8006a0a:	4648      	mov	r0, r9
 8006a0c:	f000 fdae 	bl	800756c <_Balloc>
 8006a10:	4682      	mov	sl, r0
 8006a12:	2800      	cmp	r0, #0
 8006a14:	d142      	bne.n	8006a9c <_dtoa_r+0x2f4>
 8006a16:	4b1e      	ldr	r3, [pc, #120]	@ (8006a90 <_dtoa_r+0x2e8>)
 8006a18:	4602      	mov	r2, r0
 8006a1a:	f240 11af 	movw	r1, #431	@ 0x1af
 8006a1e:	e6da      	b.n	80067d6 <_dtoa_r+0x2e>
 8006a20:	2300      	movs	r3, #0
 8006a22:	e7e3      	b.n	80069ec <_dtoa_r+0x244>
 8006a24:	2300      	movs	r3, #0
 8006a26:	e7d5      	b.n	80069d4 <_dtoa_r+0x22c>
 8006a28:	2401      	movs	r4, #1
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	9307      	str	r3, [sp, #28]
 8006a2e:	9409      	str	r4, [sp, #36]	@ 0x24
 8006a30:	f04f 3bff 	mov.w	fp, #4294967295
 8006a34:	2200      	movs	r2, #0
 8006a36:	f8cd b00c 	str.w	fp, [sp, #12]
 8006a3a:	2312      	movs	r3, #18
 8006a3c:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a3e:	e7db      	b.n	80069f8 <_dtoa_r+0x250>
 8006a40:	2301      	movs	r3, #1
 8006a42:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a44:	e7f4      	b.n	8006a30 <_dtoa_r+0x288>
 8006a46:	f04f 0b01 	mov.w	fp, #1
 8006a4a:	f8cd b00c 	str.w	fp, [sp, #12]
 8006a4e:	465b      	mov	r3, fp
 8006a50:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006a54:	e7d0      	b.n	80069f8 <_dtoa_r+0x250>
 8006a56:	3101      	adds	r1, #1
 8006a58:	0052      	lsls	r2, r2, #1
 8006a5a:	e7d1      	b.n	8006a00 <_dtoa_r+0x258>
 8006a5c:	f3af 8000 	nop.w
 8006a60:	636f4361 	.word	0x636f4361
 8006a64:	3fd287a7 	.word	0x3fd287a7
 8006a68:	8b60c8b3 	.word	0x8b60c8b3
 8006a6c:	3fc68a28 	.word	0x3fc68a28
 8006a70:	509f79fb 	.word	0x509f79fb
 8006a74:	3fd34413 	.word	0x3fd34413
 8006a78:	080085dc 	.word	0x080085dc
 8006a7c:	080085f3 	.word	0x080085f3
 8006a80:	7ff00000 	.word	0x7ff00000
 8006a84:	08008566 	.word	0x08008566
 8006a88:	3ff80000 	.word	0x3ff80000
 8006a8c:	08008700 	.word	0x08008700
 8006a90:	0800864b 	.word	0x0800864b
 8006a94:	080085d8 	.word	0x080085d8
 8006a98:	08008565 	.word	0x08008565
 8006a9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006aa0:	6018      	str	r0, [r3, #0]
 8006aa2:	9b03      	ldr	r3, [sp, #12]
 8006aa4:	2b0e      	cmp	r3, #14
 8006aa6:	f200 80a1 	bhi.w	8006bec <_dtoa_r+0x444>
 8006aaa:	2c00      	cmp	r4, #0
 8006aac:	f000 809e 	beq.w	8006bec <_dtoa_r+0x444>
 8006ab0:	2f00      	cmp	r7, #0
 8006ab2:	dd33      	ble.n	8006b1c <_dtoa_r+0x374>
 8006ab4:	4b9c      	ldr	r3, [pc, #624]	@ (8006d28 <_dtoa_r+0x580>)
 8006ab6:	f007 020f 	and.w	r2, r7, #15
 8006aba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006abe:	ed93 7b00 	vldr	d7, [r3]
 8006ac2:	05f8      	lsls	r0, r7, #23
 8006ac4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006ac8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006acc:	d516      	bpl.n	8006afc <_dtoa_r+0x354>
 8006ace:	4b97      	ldr	r3, [pc, #604]	@ (8006d2c <_dtoa_r+0x584>)
 8006ad0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ad4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ad8:	f7f9 fec8 	bl	800086c <__aeabi_ddiv>
 8006adc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ae0:	f004 040f 	and.w	r4, r4, #15
 8006ae4:	2603      	movs	r6, #3
 8006ae6:	4d91      	ldr	r5, [pc, #580]	@ (8006d2c <_dtoa_r+0x584>)
 8006ae8:	b954      	cbnz	r4, 8006b00 <_dtoa_r+0x358>
 8006aea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006aee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006af2:	f7f9 febb 	bl	800086c <__aeabi_ddiv>
 8006af6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006afa:	e028      	b.n	8006b4e <_dtoa_r+0x3a6>
 8006afc:	2602      	movs	r6, #2
 8006afe:	e7f2      	b.n	8006ae6 <_dtoa_r+0x33e>
 8006b00:	07e1      	lsls	r1, r4, #31
 8006b02:	d508      	bpl.n	8006b16 <_dtoa_r+0x36e>
 8006b04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b0c:	f7f9 fd84 	bl	8000618 <__aeabi_dmul>
 8006b10:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b14:	3601      	adds	r6, #1
 8006b16:	1064      	asrs	r4, r4, #1
 8006b18:	3508      	adds	r5, #8
 8006b1a:	e7e5      	b.n	8006ae8 <_dtoa_r+0x340>
 8006b1c:	f000 80af 	beq.w	8006c7e <_dtoa_r+0x4d6>
 8006b20:	427c      	negs	r4, r7
 8006b22:	4b81      	ldr	r3, [pc, #516]	@ (8006d28 <_dtoa_r+0x580>)
 8006b24:	4d81      	ldr	r5, [pc, #516]	@ (8006d2c <_dtoa_r+0x584>)
 8006b26:	f004 020f 	and.w	r2, r4, #15
 8006b2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b36:	f7f9 fd6f 	bl	8000618 <__aeabi_dmul>
 8006b3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b3e:	1124      	asrs	r4, r4, #4
 8006b40:	2300      	movs	r3, #0
 8006b42:	2602      	movs	r6, #2
 8006b44:	2c00      	cmp	r4, #0
 8006b46:	f040 808f 	bne.w	8006c68 <_dtoa_r+0x4c0>
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1d3      	bne.n	8006af6 <_dtoa_r+0x34e>
 8006b4e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b50:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f000 8094 	beq.w	8006c82 <_dtoa_r+0x4da>
 8006b5a:	4b75      	ldr	r3, [pc, #468]	@ (8006d30 <_dtoa_r+0x588>)
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	4620      	mov	r0, r4
 8006b60:	4629      	mov	r1, r5
 8006b62:	f7f9 ffcb 	bl	8000afc <__aeabi_dcmplt>
 8006b66:	2800      	cmp	r0, #0
 8006b68:	f000 808b 	beq.w	8006c82 <_dtoa_r+0x4da>
 8006b6c:	9b03      	ldr	r3, [sp, #12]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f000 8087 	beq.w	8006c82 <_dtoa_r+0x4da>
 8006b74:	f1bb 0f00 	cmp.w	fp, #0
 8006b78:	dd34      	ble.n	8006be4 <_dtoa_r+0x43c>
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	4b6d      	ldr	r3, [pc, #436]	@ (8006d34 <_dtoa_r+0x58c>)
 8006b7e:	2200      	movs	r2, #0
 8006b80:	4629      	mov	r1, r5
 8006b82:	f7f9 fd49 	bl	8000618 <__aeabi_dmul>
 8006b86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b8a:	f107 38ff 	add.w	r8, r7, #4294967295
 8006b8e:	3601      	adds	r6, #1
 8006b90:	465c      	mov	r4, fp
 8006b92:	4630      	mov	r0, r6
 8006b94:	f7f9 fcd6 	bl	8000544 <__aeabi_i2d>
 8006b98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b9c:	f7f9 fd3c 	bl	8000618 <__aeabi_dmul>
 8006ba0:	4b65      	ldr	r3, [pc, #404]	@ (8006d38 <_dtoa_r+0x590>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f7f9 fb82 	bl	80002ac <__adddf3>
 8006ba8:	4605      	mov	r5, r0
 8006baa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006bae:	2c00      	cmp	r4, #0
 8006bb0:	d16a      	bne.n	8006c88 <_dtoa_r+0x4e0>
 8006bb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bb6:	4b61      	ldr	r3, [pc, #388]	@ (8006d3c <_dtoa_r+0x594>)
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f7f9 fb75 	bl	80002a8 <__aeabi_dsub>
 8006bbe:	4602      	mov	r2, r0
 8006bc0:	460b      	mov	r3, r1
 8006bc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006bc6:	462a      	mov	r2, r5
 8006bc8:	4633      	mov	r3, r6
 8006bca:	f7f9 ffb5 	bl	8000b38 <__aeabi_dcmpgt>
 8006bce:	2800      	cmp	r0, #0
 8006bd0:	f040 8298 	bne.w	8007104 <_dtoa_r+0x95c>
 8006bd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bd8:	462a      	mov	r2, r5
 8006bda:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006bde:	f7f9 ff8d 	bl	8000afc <__aeabi_dcmplt>
 8006be2:	bb38      	cbnz	r0, 8006c34 <_dtoa_r+0x48c>
 8006be4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006be8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006bec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f2c0 8157 	blt.w	8006ea2 <_dtoa_r+0x6fa>
 8006bf4:	2f0e      	cmp	r7, #14
 8006bf6:	f300 8154 	bgt.w	8006ea2 <_dtoa_r+0x6fa>
 8006bfa:	4b4b      	ldr	r3, [pc, #300]	@ (8006d28 <_dtoa_r+0x580>)
 8006bfc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c00:	ed93 7b00 	vldr	d7, [r3]
 8006c04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	ed8d 7b00 	vstr	d7, [sp]
 8006c0c:	f280 80e5 	bge.w	8006dda <_dtoa_r+0x632>
 8006c10:	9b03      	ldr	r3, [sp, #12]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f300 80e1 	bgt.w	8006dda <_dtoa_r+0x632>
 8006c18:	d10c      	bne.n	8006c34 <_dtoa_r+0x48c>
 8006c1a:	4b48      	ldr	r3, [pc, #288]	@ (8006d3c <_dtoa_r+0x594>)
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	ec51 0b17 	vmov	r0, r1, d7
 8006c22:	f7f9 fcf9 	bl	8000618 <__aeabi_dmul>
 8006c26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c2a:	f7f9 ff7b 	bl	8000b24 <__aeabi_dcmpge>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	f000 8266 	beq.w	8007100 <_dtoa_r+0x958>
 8006c34:	2400      	movs	r4, #0
 8006c36:	4625      	mov	r5, r4
 8006c38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c3a:	4656      	mov	r6, sl
 8006c3c:	ea6f 0803 	mvn.w	r8, r3
 8006c40:	2700      	movs	r7, #0
 8006c42:	4621      	mov	r1, r4
 8006c44:	4648      	mov	r0, r9
 8006c46:	f000 fcd1 	bl	80075ec <_Bfree>
 8006c4a:	2d00      	cmp	r5, #0
 8006c4c:	f000 80bd 	beq.w	8006dca <_dtoa_r+0x622>
 8006c50:	b12f      	cbz	r7, 8006c5e <_dtoa_r+0x4b6>
 8006c52:	42af      	cmp	r7, r5
 8006c54:	d003      	beq.n	8006c5e <_dtoa_r+0x4b6>
 8006c56:	4639      	mov	r1, r7
 8006c58:	4648      	mov	r0, r9
 8006c5a:	f000 fcc7 	bl	80075ec <_Bfree>
 8006c5e:	4629      	mov	r1, r5
 8006c60:	4648      	mov	r0, r9
 8006c62:	f000 fcc3 	bl	80075ec <_Bfree>
 8006c66:	e0b0      	b.n	8006dca <_dtoa_r+0x622>
 8006c68:	07e2      	lsls	r2, r4, #31
 8006c6a:	d505      	bpl.n	8006c78 <_dtoa_r+0x4d0>
 8006c6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c70:	f7f9 fcd2 	bl	8000618 <__aeabi_dmul>
 8006c74:	3601      	adds	r6, #1
 8006c76:	2301      	movs	r3, #1
 8006c78:	1064      	asrs	r4, r4, #1
 8006c7a:	3508      	adds	r5, #8
 8006c7c:	e762      	b.n	8006b44 <_dtoa_r+0x39c>
 8006c7e:	2602      	movs	r6, #2
 8006c80:	e765      	b.n	8006b4e <_dtoa_r+0x3a6>
 8006c82:	9c03      	ldr	r4, [sp, #12]
 8006c84:	46b8      	mov	r8, r7
 8006c86:	e784      	b.n	8006b92 <_dtoa_r+0x3ea>
 8006c88:	4b27      	ldr	r3, [pc, #156]	@ (8006d28 <_dtoa_r+0x580>)
 8006c8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c94:	4454      	add	r4, sl
 8006c96:	2900      	cmp	r1, #0
 8006c98:	d054      	beq.n	8006d44 <_dtoa_r+0x59c>
 8006c9a:	4929      	ldr	r1, [pc, #164]	@ (8006d40 <_dtoa_r+0x598>)
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	f7f9 fde5 	bl	800086c <__aeabi_ddiv>
 8006ca2:	4633      	mov	r3, r6
 8006ca4:	462a      	mov	r2, r5
 8006ca6:	f7f9 faff 	bl	80002a8 <__aeabi_dsub>
 8006caa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006cae:	4656      	mov	r6, sl
 8006cb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cb4:	f7f9 ff60 	bl	8000b78 <__aeabi_d2iz>
 8006cb8:	4605      	mov	r5, r0
 8006cba:	f7f9 fc43 	bl	8000544 <__aeabi_i2d>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	460b      	mov	r3, r1
 8006cc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cc6:	f7f9 faef 	bl	80002a8 <__aeabi_dsub>
 8006cca:	3530      	adds	r5, #48	@ 0x30
 8006ccc:	4602      	mov	r2, r0
 8006cce:	460b      	mov	r3, r1
 8006cd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006cd4:	f806 5b01 	strb.w	r5, [r6], #1
 8006cd8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006cdc:	f7f9 ff0e 	bl	8000afc <__aeabi_dcmplt>
 8006ce0:	2800      	cmp	r0, #0
 8006ce2:	d172      	bne.n	8006dca <_dtoa_r+0x622>
 8006ce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ce8:	4911      	ldr	r1, [pc, #68]	@ (8006d30 <_dtoa_r+0x588>)
 8006cea:	2000      	movs	r0, #0
 8006cec:	f7f9 fadc 	bl	80002a8 <__aeabi_dsub>
 8006cf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006cf4:	f7f9 ff02 	bl	8000afc <__aeabi_dcmplt>
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	f040 80b4 	bne.w	8006e66 <_dtoa_r+0x6be>
 8006cfe:	42a6      	cmp	r6, r4
 8006d00:	f43f af70 	beq.w	8006be4 <_dtoa_r+0x43c>
 8006d04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d08:	4b0a      	ldr	r3, [pc, #40]	@ (8006d34 <_dtoa_r+0x58c>)
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	f7f9 fc84 	bl	8000618 <__aeabi_dmul>
 8006d10:	4b08      	ldr	r3, [pc, #32]	@ (8006d34 <_dtoa_r+0x58c>)
 8006d12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d16:	2200      	movs	r2, #0
 8006d18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d1c:	f7f9 fc7c 	bl	8000618 <__aeabi_dmul>
 8006d20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d24:	e7c4      	b.n	8006cb0 <_dtoa_r+0x508>
 8006d26:	bf00      	nop
 8006d28:	08008700 	.word	0x08008700
 8006d2c:	080086d8 	.word	0x080086d8
 8006d30:	3ff00000 	.word	0x3ff00000
 8006d34:	40240000 	.word	0x40240000
 8006d38:	401c0000 	.word	0x401c0000
 8006d3c:	40140000 	.word	0x40140000
 8006d40:	3fe00000 	.word	0x3fe00000
 8006d44:	4631      	mov	r1, r6
 8006d46:	4628      	mov	r0, r5
 8006d48:	f7f9 fc66 	bl	8000618 <__aeabi_dmul>
 8006d4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d50:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006d52:	4656      	mov	r6, sl
 8006d54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d58:	f7f9 ff0e 	bl	8000b78 <__aeabi_d2iz>
 8006d5c:	4605      	mov	r5, r0
 8006d5e:	f7f9 fbf1 	bl	8000544 <__aeabi_i2d>
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d6a:	f7f9 fa9d 	bl	80002a8 <__aeabi_dsub>
 8006d6e:	3530      	adds	r5, #48	@ 0x30
 8006d70:	f806 5b01 	strb.w	r5, [r6], #1
 8006d74:	4602      	mov	r2, r0
 8006d76:	460b      	mov	r3, r1
 8006d78:	42a6      	cmp	r6, r4
 8006d7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d7e:	f04f 0200 	mov.w	r2, #0
 8006d82:	d124      	bne.n	8006dce <_dtoa_r+0x626>
 8006d84:	4baf      	ldr	r3, [pc, #700]	@ (8007044 <_dtoa_r+0x89c>)
 8006d86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d8a:	f7f9 fa8f 	bl	80002ac <__adddf3>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d96:	f7f9 fecf 	bl	8000b38 <__aeabi_dcmpgt>
 8006d9a:	2800      	cmp	r0, #0
 8006d9c:	d163      	bne.n	8006e66 <_dtoa_r+0x6be>
 8006d9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006da2:	49a8      	ldr	r1, [pc, #672]	@ (8007044 <_dtoa_r+0x89c>)
 8006da4:	2000      	movs	r0, #0
 8006da6:	f7f9 fa7f 	bl	80002a8 <__aeabi_dsub>
 8006daa:	4602      	mov	r2, r0
 8006dac:	460b      	mov	r3, r1
 8006dae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006db2:	f7f9 fea3 	bl	8000afc <__aeabi_dcmplt>
 8006db6:	2800      	cmp	r0, #0
 8006db8:	f43f af14 	beq.w	8006be4 <_dtoa_r+0x43c>
 8006dbc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006dbe:	1e73      	subs	r3, r6, #1
 8006dc0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006dc2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006dc6:	2b30      	cmp	r3, #48	@ 0x30
 8006dc8:	d0f8      	beq.n	8006dbc <_dtoa_r+0x614>
 8006dca:	4647      	mov	r7, r8
 8006dcc:	e03b      	b.n	8006e46 <_dtoa_r+0x69e>
 8006dce:	4b9e      	ldr	r3, [pc, #632]	@ (8007048 <_dtoa_r+0x8a0>)
 8006dd0:	f7f9 fc22 	bl	8000618 <__aeabi_dmul>
 8006dd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006dd8:	e7bc      	b.n	8006d54 <_dtoa_r+0x5ac>
 8006dda:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006dde:	4656      	mov	r6, sl
 8006de0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006de4:	4620      	mov	r0, r4
 8006de6:	4629      	mov	r1, r5
 8006de8:	f7f9 fd40 	bl	800086c <__aeabi_ddiv>
 8006dec:	f7f9 fec4 	bl	8000b78 <__aeabi_d2iz>
 8006df0:	4680      	mov	r8, r0
 8006df2:	f7f9 fba7 	bl	8000544 <__aeabi_i2d>
 8006df6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dfa:	f7f9 fc0d 	bl	8000618 <__aeabi_dmul>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4620      	mov	r0, r4
 8006e04:	4629      	mov	r1, r5
 8006e06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006e0a:	f7f9 fa4d 	bl	80002a8 <__aeabi_dsub>
 8006e0e:	f806 4b01 	strb.w	r4, [r6], #1
 8006e12:	9d03      	ldr	r5, [sp, #12]
 8006e14:	eba6 040a 	sub.w	r4, r6, sl
 8006e18:	42a5      	cmp	r5, r4
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	d133      	bne.n	8006e88 <_dtoa_r+0x6e0>
 8006e20:	f7f9 fa44 	bl	80002ac <__adddf3>
 8006e24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e28:	4604      	mov	r4, r0
 8006e2a:	460d      	mov	r5, r1
 8006e2c:	f7f9 fe84 	bl	8000b38 <__aeabi_dcmpgt>
 8006e30:	b9c0      	cbnz	r0, 8006e64 <_dtoa_r+0x6bc>
 8006e32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e36:	4620      	mov	r0, r4
 8006e38:	4629      	mov	r1, r5
 8006e3a:	f7f9 fe55 	bl	8000ae8 <__aeabi_dcmpeq>
 8006e3e:	b110      	cbz	r0, 8006e46 <_dtoa_r+0x69e>
 8006e40:	f018 0f01 	tst.w	r8, #1
 8006e44:	d10e      	bne.n	8006e64 <_dtoa_r+0x6bc>
 8006e46:	9902      	ldr	r1, [sp, #8]
 8006e48:	4648      	mov	r0, r9
 8006e4a:	f000 fbcf 	bl	80075ec <_Bfree>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	7033      	strb	r3, [r6, #0]
 8006e52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006e54:	3701      	adds	r7, #1
 8006e56:	601f      	str	r7, [r3, #0]
 8006e58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f000 824b 	beq.w	80072f6 <_dtoa_r+0xb4e>
 8006e60:	601e      	str	r6, [r3, #0]
 8006e62:	e248      	b.n	80072f6 <_dtoa_r+0xb4e>
 8006e64:	46b8      	mov	r8, r7
 8006e66:	4633      	mov	r3, r6
 8006e68:	461e      	mov	r6, r3
 8006e6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e6e:	2a39      	cmp	r2, #57	@ 0x39
 8006e70:	d106      	bne.n	8006e80 <_dtoa_r+0x6d8>
 8006e72:	459a      	cmp	sl, r3
 8006e74:	d1f8      	bne.n	8006e68 <_dtoa_r+0x6c0>
 8006e76:	2230      	movs	r2, #48	@ 0x30
 8006e78:	f108 0801 	add.w	r8, r8, #1
 8006e7c:	f88a 2000 	strb.w	r2, [sl]
 8006e80:	781a      	ldrb	r2, [r3, #0]
 8006e82:	3201      	adds	r2, #1
 8006e84:	701a      	strb	r2, [r3, #0]
 8006e86:	e7a0      	b.n	8006dca <_dtoa_r+0x622>
 8006e88:	4b6f      	ldr	r3, [pc, #444]	@ (8007048 <_dtoa_r+0x8a0>)
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f7f9 fbc4 	bl	8000618 <__aeabi_dmul>
 8006e90:	2200      	movs	r2, #0
 8006e92:	2300      	movs	r3, #0
 8006e94:	4604      	mov	r4, r0
 8006e96:	460d      	mov	r5, r1
 8006e98:	f7f9 fe26 	bl	8000ae8 <__aeabi_dcmpeq>
 8006e9c:	2800      	cmp	r0, #0
 8006e9e:	d09f      	beq.n	8006de0 <_dtoa_r+0x638>
 8006ea0:	e7d1      	b.n	8006e46 <_dtoa_r+0x69e>
 8006ea2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ea4:	2a00      	cmp	r2, #0
 8006ea6:	f000 80ea 	beq.w	800707e <_dtoa_r+0x8d6>
 8006eaa:	9a07      	ldr	r2, [sp, #28]
 8006eac:	2a01      	cmp	r2, #1
 8006eae:	f300 80cd 	bgt.w	800704c <_dtoa_r+0x8a4>
 8006eb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006eb4:	2a00      	cmp	r2, #0
 8006eb6:	f000 80c1 	beq.w	800703c <_dtoa_r+0x894>
 8006eba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006ebe:	9c08      	ldr	r4, [sp, #32]
 8006ec0:	9e00      	ldr	r6, [sp, #0]
 8006ec2:	9a00      	ldr	r2, [sp, #0]
 8006ec4:	441a      	add	r2, r3
 8006ec6:	9200      	str	r2, [sp, #0]
 8006ec8:	9a06      	ldr	r2, [sp, #24]
 8006eca:	2101      	movs	r1, #1
 8006ecc:	441a      	add	r2, r3
 8006ece:	4648      	mov	r0, r9
 8006ed0:	9206      	str	r2, [sp, #24]
 8006ed2:	f000 fc3f 	bl	8007754 <__i2b>
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	b166      	cbz	r6, 8006ef4 <_dtoa_r+0x74c>
 8006eda:	9b06      	ldr	r3, [sp, #24]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	dd09      	ble.n	8006ef4 <_dtoa_r+0x74c>
 8006ee0:	42b3      	cmp	r3, r6
 8006ee2:	9a00      	ldr	r2, [sp, #0]
 8006ee4:	bfa8      	it	ge
 8006ee6:	4633      	movge	r3, r6
 8006ee8:	1ad2      	subs	r2, r2, r3
 8006eea:	9200      	str	r2, [sp, #0]
 8006eec:	9a06      	ldr	r2, [sp, #24]
 8006eee:	1af6      	subs	r6, r6, r3
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	9306      	str	r3, [sp, #24]
 8006ef4:	9b08      	ldr	r3, [sp, #32]
 8006ef6:	b30b      	cbz	r3, 8006f3c <_dtoa_r+0x794>
 8006ef8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 80c6 	beq.w	800708c <_dtoa_r+0x8e4>
 8006f00:	2c00      	cmp	r4, #0
 8006f02:	f000 80c0 	beq.w	8007086 <_dtoa_r+0x8de>
 8006f06:	4629      	mov	r1, r5
 8006f08:	4622      	mov	r2, r4
 8006f0a:	4648      	mov	r0, r9
 8006f0c:	f000 fcda 	bl	80078c4 <__pow5mult>
 8006f10:	9a02      	ldr	r2, [sp, #8]
 8006f12:	4601      	mov	r1, r0
 8006f14:	4605      	mov	r5, r0
 8006f16:	4648      	mov	r0, r9
 8006f18:	f000 fc32 	bl	8007780 <__multiply>
 8006f1c:	9902      	ldr	r1, [sp, #8]
 8006f1e:	4680      	mov	r8, r0
 8006f20:	4648      	mov	r0, r9
 8006f22:	f000 fb63 	bl	80075ec <_Bfree>
 8006f26:	9b08      	ldr	r3, [sp, #32]
 8006f28:	1b1b      	subs	r3, r3, r4
 8006f2a:	9308      	str	r3, [sp, #32]
 8006f2c:	f000 80b1 	beq.w	8007092 <_dtoa_r+0x8ea>
 8006f30:	9a08      	ldr	r2, [sp, #32]
 8006f32:	4641      	mov	r1, r8
 8006f34:	4648      	mov	r0, r9
 8006f36:	f000 fcc5 	bl	80078c4 <__pow5mult>
 8006f3a:	9002      	str	r0, [sp, #8]
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	4648      	mov	r0, r9
 8006f40:	f000 fc08 	bl	8007754 <__i2b>
 8006f44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f46:	4604      	mov	r4, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	f000 81d8 	beq.w	80072fe <_dtoa_r+0xb56>
 8006f4e:	461a      	mov	r2, r3
 8006f50:	4601      	mov	r1, r0
 8006f52:	4648      	mov	r0, r9
 8006f54:	f000 fcb6 	bl	80078c4 <__pow5mult>
 8006f58:	9b07      	ldr	r3, [sp, #28]
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	f300 809f 	bgt.w	80070a0 <_dtoa_r+0x8f8>
 8006f62:	9b04      	ldr	r3, [sp, #16]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	f040 8097 	bne.w	8007098 <_dtoa_r+0x8f0>
 8006f6a:	9b05      	ldr	r3, [sp, #20]
 8006f6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f040 8093 	bne.w	800709c <_dtoa_r+0x8f4>
 8006f76:	9b05      	ldr	r3, [sp, #20]
 8006f78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f7c:	0d1b      	lsrs	r3, r3, #20
 8006f7e:	051b      	lsls	r3, r3, #20
 8006f80:	b133      	cbz	r3, 8006f90 <_dtoa_r+0x7e8>
 8006f82:	9b00      	ldr	r3, [sp, #0]
 8006f84:	3301      	adds	r3, #1
 8006f86:	9300      	str	r3, [sp, #0]
 8006f88:	9b06      	ldr	r3, [sp, #24]
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	9306      	str	r3, [sp, #24]
 8006f8e:	2301      	movs	r3, #1
 8006f90:	9308      	str	r3, [sp, #32]
 8006f92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f000 81b8 	beq.w	800730a <_dtoa_r+0xb62>
 8006f9a:	6923      	ldr	r3, [r4, #16]
 8006f9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006fa0:	6918      	ldr	r0, [r3, #16]
 8006fa2:	f000 fb8b 	bl	80076bc <__hi0bits>
 8006fa6:	f1c0 0020 	rsb	r0, r0, #32
 8006faa:	9b06      	ldr	r3, [sp, #24]
 8006fac:	4418      	add	r0, r3
 8006fae:	f010 001f 	ands.w	r0, r0, #31
 8006fb2:	f000 8082 	beq.w	80070ba <_dtoa_r+0x912>
 8006fb6:	f1c0 0320 	rsb	r3, r0, #32
 8006fba:	2b04      	cmp	r3, #4
 8006fbc:	dd73      	ble.n	80070a6 <_dtoa_r+0x8fe>
 8006fbe:	9b00      	ldr	r3, [sp, #0]
 8006fc0:	f1c0 001c 	rsb	r0, r0, #28
 8006fc4:	4403      	add	r3, r0
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	9b06      	ldr	r3, [sp, #24]
 8006fca:	4403      	add	r3, r0
 8006fcc:	4406      	add	r6, r0
 8006fce:	9306      	str	r3, [sp, #24]
 8006fd0:	9b00      	ldr	r3, [sp, #0]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	dd05      	ble.n	8006fe2 <_dtoa_r+0x83a>
 8006fd6:	9902      	ldr	r1, [sp, #8]
 8006fd8:	461a      	mov	r2, r3
 8006fda:	4648      	mov	r0, r9
 8006fdc:	f000 fccc 	bl	8007978 <__lshift>
 8006fe0:	9002      	str	r0, [sp, #8]
 8006fe2:	9b06      	ldr	r3, [sp, #24]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	dd05      	ble.n	8006ff4 <_dtoa_r+0x84c>
 8006fe8:	4621      	mov	r1, r4
 8006fea:	461a      	mov	r2, r3
 8006fec:	4648      	mov	r0, r9
 8006fee:	f000 fcc3 	bl	8007978 <__lshift>
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d061      	beq.n	80070be <_dtoa_r+0x916>
 8006ffa:	9802      	ldr	r0, [sp, #8]
 8006ffc:	4621      	mov	r1, r4
 8006ffe:	f000 fd27 	bl	8007a50 <__mcmp>
 8007002:	2800      	cmp	r0, #0
 8007004:	da5b      	bge.n	80070be <_dtoa_r+0x916>
 8007006:	2300      	movs	r3, #0
 8007008:	9902      	ldr	r1, [sp, #8]
 800700a:	220a      	movs	r2, #10
 800700c:	4648      	mov	r0, r9
 800700e:	f000 fb0f 	bl	8007630 <__multadd>
 8007012:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007014:	9002      	str	r0, [sp, #8]
 8007016:	f107 38ff 	add.w	r8, r7, #4294967295
 800701a:	2b00      	cmp	r3, #0
 800701c:	f000 8177 	beq.w	800730e <_dtoa_r+0xb66>
 8007020:	4629      	mov	r1, r5
 8007022:	2300      	movs	r3, #0
 8007024:	220a      	movs	r2, #10
 8007026:	4648      	mov	r0, r9
 8007028:	f000 fb02 	bl	8007630 <__multadd>
 800702c:	f1bb 0f00 	cmp.w	fp, #0
 8007030:	4605      	mov	r5, r0
 8007032:	dc6f      	bgt.n	8007114 <_dtoa_r+0x96c>
 8007034:	9b07      	ldr	r3, [sp, #28]
 8007036:	2b02      	cmp	r3, #2
 8007038:	dc49      	bgt.n	80070ce <_dtoa_r+0x926>
 800703a:	e06b      	b.n	8007114 <_dtoa_r+0x96c>
 800703c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800703e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007042:	e73c      	b.n	8006ebe <_dtoa_r+0x716>
 8007044:	3fe00000 	.word	0x3fe00000
 8007048:	40240000 	.word	0x40240000
 800704c:	9b03      	ldr	r3, [sp, #12]
 800704e:	1e5c      	subs	r4, r3, #1
 8007050:	9b08      	ldr	r3, [sp, #32]
 8007052:	42a3      	cmp	r3, r4
 8007054:	db09      	blt.n	800706a <_dtoa_r+0x8c2>
 8007056:	1b1c      	subs	r4, r3, r4
 8007058:	9b03      	ldr	r3, [sp, #12]
 800705a:	2b00      	cmp	r3, #0
 800705c:	f6bf af30 	bge.w	8006ec0 <_dtoa_r+0x718>
 8007060:	9b00      	ldr	r3, [sp, #0]
 8007062:	9a03      	ldr	r2, [sp, #12]
 8007064:	1a9e      	subs	r6, r3, r2
 8007066:	2300      	movs	r3, #0
 8007068:	e72b      	b.n	8006ec2 <_dtoa_r+0x71a>
 800706a:	9b08      	ldr	r3, [sp, #32]
 800706c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800706e:	9408      	str	r4, [sp, #32]
 8007070:	1ae3      	subs	r3, r4, r3
 8007072:	441a      	add	r2, r3
 8007074:	9e00      	ldr	r6, [sp, #0]
 8007076:	9b03      	ldr	r3, [sp, #12]
 8007078:	920d      	str	r2, [sp, #52]	@ 0x34
 800707a:	2400      	movs	r4, #0
 800707c:	e721      	b.n	8006ec2 <_dtoa_r+0x71a>
 800707e:	9c08      	ldr	r4, [sp, #32]
 8007080:	9e00      	ldr	r6, [sp, #0]
 8007082:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007084:	e728      	b.n	8006ed8 <_dtoa_r+0x730>
 8007086:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800708a:	e751      	b.n	8006f30 <_dtoa_r+0x788>
 800708c:	9a08      	ldr	r2, [sp, #32]
 800708e:	9902      	ldr	r1, [sp, #8]
 8007090:	e750      	b.n	8006f34 <_dtoa_r+0x78c>
 8007092:	f8cd 8008 	str.w	r8, [sp, #8]
 8007096:	e751      	b.n	8006f3c <_dtoa_r+0x794>
 8007098:	2300      	movs	r3, #0
 800709a:	e779      	b.n	8006f90 <_dtoa_r+0x7e8>
 800709c:	9b04      	ldr	r3, [sp, #16]
 800709e:	e777      	b.n	8006f90 <_dtoa_r+0x7e8>
 80070a0:	2300      	movs	r3, #0
 80070a2:	9308      	str	r3, [sp, #32]
 80070a4:	e779      	b.n	8006f9a <_dtoa_r+0x7f2>
 80070a6:	d093      	beq.n	8006fd0 <_dtoa_r+0x828>
 80070a8:	9a00      	ldr	r2, [sp, #0]
 80070aa:	331c      	adds	r3, #28
 80070ac:	441a      	add	r2, r3
 80070ae:	9200      	str	r2, [sp, #0]
 80070b0:	9a06      	ldr	r2, [sp, #24]
 80070b2:	441a      	add	r2, r3
 80070b4:	441e      	add	r6, r3
 80070b6:	9206      	str	r2, [sp, #24]
 80070b8:	e78a      	b.n	8006fd0 <_dtoa_r+0x828>
 80070ba:	4603      	mov	r3, r0
 80070bc:	e7f4      	b.n	80070a8 <_dtoa_r+0x900>
 80070be:	9b03      	ldr	r3, [sp, #12]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	46b8      	mov	r8, r7
 80070c4:	dc20      	bgt.n	8007108 <_dtoa_r+0x960>
 80070c6:	469b      	mov	fp, r3
 80070c8:	9b07      	ldr	r3, [sp, #28]
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	dd1e      	ble.n	800710c <_dtoa_r+0x964>
 80070ce:	f1bb 0f00 	cmp.w	fp, #0
 80070d2:	f47f adb1 	bne.w	8006c38 <_dtoa_r+0x490>
 80070d6:	4621      	mov	r1, r4
 80070d8:	465b      	mov	r3, fp
 80070da:	2205      	movs	r2, #5
 80070dc:	4648      	mov	r0, r9
 80070de:	f000 faa7 	bl	8007630 <__multadd>
 80070e2:	4601      	mov	r1, r0
 80070e4:	4604      	mov	r4, r0
 80070e6:	9802      	ldr	r0, [sp, #8]
 80070e8:	f000 fcb2 	bl	8007a50 <__mcmp>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	f77f ada3 	ble.w	8006c38 <_dtoa_r+0x490>
 80070f2:	4656      	mov	r6, sl
 80070f4:	2331      	movs	r3, #49	@ 0x31
 80070f6:	f806 3b01 	strb.w	r3, [r6], #1
 80070fa:	f108 0801 	add.w	r8, r8, #1
 80070fe:	e59f      	b.n	8006c40 <_dtoa_r+0x498>
 8007100:	9c03      	ldr	r4, [sp, #12]
 8007102:	46b8      	mov	r8, r7
 8007104:	4625      	mov	r5, r4
 8007106:	e7f4      	b.n	80070f2 <_dtoa_r+0x94a>
 8007108:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800710c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800710e:	2b00      	cmp	r3, #0
 8007110:	f000 8101 	beq.w	8007316 <_dtoa_r+0xb6e>
 8007114:	2e00      	cmp	r6, #0
 8007116:	dd05      	ble.n	8007124 <_dtoa_r+0x97c>
 8007118:	4629      	mov	r1, r5
 800711a:	4632      	mov	r2, r6
 800711c:	4648      	mov	r0, r9
 800711e:	f000 fc2b 	bl	8007978 <__lshift>
 8007122:	4605      	mov	r5, r0
 8007124:	9b08      	ldr	r3, [sp, #32]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d05c      	beq.n	80071e4 <_dtoa_r+0xa3c>
 800712a:	6869      	ldr	r1, [r5, #4]
 800712c:	4648      	mov	r0, r9
 800712e:	f000 fa1d 	bl	800756c <_Balloc>
 8007132:	4606      	mov	r6, r0
 8007134:	b928      	cbnz	r0, 8007142 <_dtoa_r+0x99a>
 8007136:	4b82      	ldr	r3, [pc, #520]	@ (8007340 <_dtoa_r+0xb98>)
 8007138:	4602      	mov	r2, r0
 800713a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800713e:	f7ff bb4a 	b.w	80067d6 <_dtoa_r+0x2e>
 8007142:	692a      	ldr	r2, [r5, #16]
 8007144:	3202      	adds	r2, #2
 8007146:	0092      	lsls	r2, r2, #2
 8007148:	f105 010c 	add.w	r1, r5, #12
 800714c:	300c      	adds	r0, #12
 800714e:	f7ff fa74 	bl	800663a <memcpy>
 8007152:	2201      	movs	r2, #1
 8007154:	4631      	mov	r1, r6
 8007156:	4648      	mov	r0, r9
 8007158:	f000 fc0e 	bl	8007978 <__lshift>
 800715c:	f10a 0301 	add.w	r3, sl, #1
 8007160:	9300      	str	r3, [sp, #0]
 8007162:	eb0a 030b 	add.w	r3, sl, fp
 8007166:	9308      	str	r3, [sp, #32]
 8007168:	9b04      	ldr	r3, [sp, #16]
 800716a:	f003 0301 	and.w	r3, r3, #1
 800716e:	462f      	mov	r7, r5
 8007170:	9306      	str	r3, [sp, #24]
 8007172:	4605      	mov	r5, r0
 8007174:	9b00      	ldr	r3, [sp, #0]
 8007176:	9802      	ldr	r0, [sp, #8]
 8007178:	4621      	mov	r1, r4
 800717a:	f103 3bff 	add.w	fp, r3, #4294967295
 800717e:	f7ff fa89 	bl	8006694 <quorem>
 8007182:	4603      	mov	r3, r0
 8007184:	3330      	adds	r3, #48	@ 0x30
 8007186:	9003      	str	r0, [sp, #12]
 8007188:	4639      	mov	r1, r7
 800718a:	9802      	ldr	r0, [sp, #8]
 800718c:	9309      	str	r3, [sp, #36]	@ 0x24
 800718e:	f000 fc5f 	bl	8007a50 <__mcmp>
 8007192:	462a      	mov	r2, r5
 8007194:	9004      	str	r0, [sp, #16]
 8007196:	4621      	mov	r1, r4
 8007198:	4648      	mov	r0, r9
 800719a:	f000 fc75 	bl	8007a88 <__mdiff>
 800719e:	68c2      	ldr	r2, [r0, #12]
 80071a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071a2:	4606      	mov	r6, r0
 80071a4:	bb02      	cbnz	r2, 80071e8 <_dtoa_r+0xa40>
 80071a6:	4601      	mov	r1, r0
 80071a8:	9802      	ldr	r0, [sp, #8]
 80071aa:	f000 fc51 	bl	8007a50 <__mcmp>
 80071ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071b0:	4602      	mov	r2, r0
 80071b2:	4631      	mov	r1, r6
 80071b4:	4648      	mov	r0, r9
 80071b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80071b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80071ba:	f000 fa17 	bl	80075ec <_Bfree>
 80071be:	9b07      	ldr	r3, [sp, #28]
 80071c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80071c2:	9e00      	ldr	r6, [sp, #0]
 80071c4:	ea42 0103 	orr.w	r1, r2, r3
 80071c8:	9b06      	ldr	r3, [sp, #24]
 80071ca:	4319      	orrs	r1, r3
 80071cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ce:	d10d      	bne.n	80071ec <_dtoa_r+0xa44>
 80071d0:	2b39      	cmp	r3, #57	@ 0x39
 80071d2:	d027      	beq.n	8007224 <_dtoa_r+0xa7c>
 80071d4:	9a04      	ldr	r2, [sp, #16]
 80071d6:	2a00      	cmp	r2, #0
 80071d8:	dd01      	ble.n	80071de <_dtoa_r+0xa36>
 80071da:	9b03      	ldr	r3, [sp, #12]
 80071dc:	3331      	adds	r3, #49	@ 0x31
 80071de:	f88b 3000 	strb.w	r3, [fp]
 80071e2:	e52e      	b.n	8006c42 <_dtoa_r+0x49a>
 80071e4:	4628      	mov	r0, r5
 80071e6:	e7b9      	b.n	800715c <_dtoa_r+0x9b4>
 80071e8:	2201      	movs	r2, #1
 80071ea:	e7e2      	b.n	80071b2 <_dtoa_r+0xa0a>
 80071ec:	9904      	ldr	r1, [sp, #16]
 80071ee:	2900      	cmp	r1, #0
 80071f0:	db04      	blt.n	80071fc <_dtoa_r+0xa54>
 80071f2:	9807      	ldr	r0, [sp, #28]
 80071f4:	4301      	orrs	r1, r0
 80071f6:	9806      	ldr	r0, [sp, #24]
 80071f8:	4301      	orrs	r1, r0
 80071fa:	d120      	bne.n	800723e <_dtoa_r+0xa96>
 80071fc:	2a00      	cmp	r2, #0
 80071fe:	ddee      	ble.n	80071de <_dtoa_r+0xa36>
 8007200:	9902      	ldr	r1, [sp, #8]
 8007202:	9300      	str	r3, [sp, #0]
 8007204:	2201      	movs	r2, #1
 8007206:	4648      	mov	r0, r9
 8007208:	f000 fbb6 	bl	8007978 <__lshift>
 800720c:	4621      	mov	r1, r4
 800720e:	9002      	str	r0, [sp, #8]
 8007210:	f000 fc1e 	bl	8007a50 <__mcmp>
 8007214:	2800      	cmp	r0, #0
 8007216:	9b00      	ldr	r3, [sp, #0]
 8007218:	dc02      	bgt.n	8007220 <_dtoa_r+0xa78>
 800721a:	d1e0      	bne.n	80071de <_dtoa_r+0xa36>
 800721c:	07da      	lsls	r2, r3, #31
 800721e:	d5de      	bpl.n	80071de <_dtoa_r+0xa36>
 8007220:	2b39      	cmp	r3, #57	@ 0x39
 8007222:	d1da      	bne.n	80071da <_dtoa_r+0xa32>
 8007224:	2339      	movs	r3, #57	@ 0x39
 8007226:	f88b 3000 	strb.w	r3, [fp]
 800722a:	4633      	mov	r3, r6
 800722c:	461e      	mov	r6, r3
 800722e:	3b01      	subs	r3, #1
 8007230:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007234:	2a39      	cmp	r2, #57	@ 0x39
 8007236:	d04e      	beq.n	80072d6 <_dtoa_r+0xb2e>
 8007238:	3201      	adds	r2, #1
 800723a:	701a      	strb	r2, [r3, #0]
 800723c:	e501      	b.n	8006c42 <_dtoa_r+0x49a>
 800723e:	2a00      	cmp	r2, #0
 8007240:	dd03      	ble.n	800724a <_dtoa_r+0xaa2>
 8007242:	2b39      	cmp	r3, #57	@ 0x39
 8007244:	d0ee      	beq.n	8007224 <_dtoa_r+0xa7c>
 8007246:	3301      	adds	r3, #1
 8007248:	e7c9      	b.n	80071de <_dtoa_r+0xa36>
 800724a:	9a00      	ldr	r2, [sp, #0]
 800724c:	9908      	ldr	r1, [sp, #32]
 800724e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007252:	428a      	cmp	r2, r1
 8007254:	d028      	beq.n	80072a8 <_dtoa_r+0xb00>
 8007256:	9902      	ldr	r1, [sp, #8]
 8007258:	2300      	movs	r3, #0
 800725a:	220a      	movs	r2, #10
 800725c:	4648      	mov	r0, r9
 800725e:	f000 f9e7 	bl	8007630 <__multadd>
 8007262:	42af      	cmp	r7, r5
 8007264:	9002      	str	r0, [sp, #8]
 8007266:	f04f 0300 	mov.w	r3, #0
 800726a:	f04f 020a 	mov.w	r2, #10
 800726e:	4639      	mov	r1, r7
 8007270:	4648      	mov	r0, r9
 8007272:	d107      	bne.n	8007284 <_dtoa_r+0xadc>
 8007274:	f000 f9dc 	bl	8007630 <__multadd>
 8007278:	4607      	mov	r7, r0
 800727a:	4605      	mov	r5, r0
 800727c:	9b00      	ldr	r3, [sp, #0]
 800727e:	3301      	adds	r3, #1
 8007280:	9300      	str	r3, [sp, #0]
 8007282:	e777      	b.n	8007174 <_dtoa_r+0x9cc>
 8007284:	f000 f9d4 	bl	8007630 <__multadd>
 8007288:	4629      	mov	r1, r5
 800728a:	4607      	mov	r7, r0
 800728c:	2300      	movs	r3, #0
 800728e:	220a      	movs	r2, #10
 8007290:	4648      	mov	r0, r9
 8007292:	f000 f9cd 	bl	8007630 <__multadd>
 8007296:	4605      	mov	r5, r0
 8007298:	e7f0      	b.n	800727c <_dtoa_r+0xad4>
 800729a:	f1bb 0f00 	cmp.w	fp, #0
 800729e:	bfcc      	ite	gt
 80072a0:	465e      	movgt	r6, fp
 80072a2:	2601      	movle	r6, #1
 80072a4:	4456      	add	r6, sl
 80072a6:	2700      	movs	r7, #0
 80072a8:	9902      	ldr	r1, [sp, #8]
 80072aa:	9300      	str	r3, [sp, #0]
 80072ac:	2201      	movs	r2, #1
 80072ae:	4648      	mov	r0, r9
 80072b0:	f000 fb62 	bl	8007978 <__lshift>
 80072b4:	4621      	mov	r1, r4
 80072b6:	9002      	str	r0, [sp, #8]
 80072b8:	f000 fbca 	bl	8007a50 <__mcmp>
 80072bc:	2800      	cmp	r0, #0
 80072be:	dcb4      	bgt.n	800722a <_dtoa_r+0xa82>
 80072c0:	d102      	bne.n	80072c8 <_dtoa_r+0xb20>
 80072c2:	9b00      	ldr	r3, [sp, #0]
 80072c4:	07db      	lsls	r3, r3, #31
 80072c6:	d4b0      	bmi.n	800722a <_dtoa_r+0xa82>
 80072c8:	4633      	mov	r3, r6
 80072ca:	461e      	mov	r6, r3
 80072cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072d0:	2a30      	cmp	r2, #48	@ 0x30
 80072d2:	d0fa      	beq.n	80072ca <_dtoa_r+0xb22>
 80072d4:	e4b5      	b.n	8006c42 <_dtoa_r+0x49a>
 80072d6:	459a      	cmp	sl, r3
 80072d8:	d1a8      	bne.n	800722c <_dtoa_r+0xa84>
 80072da:	2331      	movs	r3, #49	@ 0x31
 80072dc:	f108 0801 	add.w	r8, r8, #1
 80072e0:	f88a 3000 	strb.w	r3, [sl]
 80072e4:	e4ad      	b.n	8006c42 <_dtoa_r+0x49a>
 80072e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007344 <_dtoa_r+0xb9c>
 80072ec:	b11b      	cbz	r3, 80072f6 <_dtoa_r+0xb4e>
 80072ee:	f10a 0308 	add.w	r3, sl, #8
 80072f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80072f4:	6013      	str	r3, [r2, #0]
 80072f6:	4650      	mov	r0, sl
 80072f8:	b017      	add	sp, #92	@ 0x5c
 80072fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072fe:	9b07      	ldr	r3, [sp, #28]
 8007300:	2b01      	cmp	r3, #1
 8007302:	f77f ae2e 	ble.w	8006f62 <_dtoa_r+0x7ba>
 8007306:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007308:	9308      	str	r3, [sp, #32]
 800730a:	2001      	movs	r0, #1
 800730c:	e64d      	b.n	8006faa <_dtoa_r+0x802>
 800730e:	f1bb 0f00 	cmp.w	fp, #0
 8007312:	f77f aed9 	ble.w	80070c8 <_dtoa_r+0x920>
 8007316:	4656      	mov	r6, sl
 8007318:	9802      	ldr	r0, [sp, #8]
 800731a:	4621      	mov	r1, r4
 800731c:	f7ff f9ba 	bl	8006694 <quorem>
 8007320:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007324:	f806 3b01 	strb.w	r3, [r6], #1
 8007328:	eba6 020a 	sub.w	r2, r6, sl
 800732c:	4593      	cmp	fp, r2
 800732e:	ddb4      	ble.n	800729a <_dtoa_r+0xaf2>
 8007330:	9902      	ldr	r1, [sp, #8]
 8007332:	2300      	movs	r3, #0
 8007334:	220a      	movs	r2, #10
 8007336:	4648      	mov	r0, r9
 8007338:	f000 f97a 	bl	8007630 <__multadd>
 800733c:	9002      	str	r0, [sp, #8]
 800733e:	e7eb      	b.n	8007318 <_dtoa_r+0xb70>
 8007340:	0800864b 	.word	0x0800864b
 8007344:	080085cf 	.word	0x080085cf

08007348 <_free_r>:
 8007348:	b538      	push	{r3, r4, r5, lr}
 800734a:	4605      	mov	r5, r0
 800734c:	2900      	cmp	r1, #0
 800734e:	d041      	beq.n	80073d4 <_free_r+0x8c>
 8007350:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007354:	1f0c      	subs	r4, r1, #4
 8007356:	2b00      	cmp	r3, #0
 8007358:	bfb8      	it	lt
 800735a:	18e4      	addlt	r4, r4, r3
 800735c:	f000 f8fa 	bl	8007554 <__malloc_lock>
 8007360:	4a1d      	ldr	r2, [pc, #116]	@ (80073d8 <_free_r+0x90>)
 8007362:	6813      	ldr	r3, [r2, #0]
 8007364:	b933      	cbnz	r3, 8007374 <_free_r+0x2c>
 8007366:	6063      	str	r3, [r4, #4]
 8007368:	6014      	str	r4, [r2, #0]
 800736a:	4628      	mov	r0, r5
 800736c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007370:	f000 b8f6 	b.w	8007560 <__malloc_unlock>
 8007374:	42a3      	cmp	r3, r4
 8007376:	d908      	bls.n	800738a <_free_r+0x42>
 8007378:	6820      	ldr	r0, [r4, #0]
 800737a:	1821      	adds	r1, r4, r0
 800737c:	428b      	cmp	r3, r1
 800737e:	bf01      	itttt	eq
 8007380:	6819      	ldreq	r1, [r3, #0]
 8007382:	685b      	ldreq	r3, [r3, #4]
 8007384:	1809      	addeq	r1, r1, r0
 8007386:	6021      	streq	r1, [r4, #0]
 8007388:	e7ed      	b.n	8007366 <_free_r+0x1e>
 800738a:	461a      	mov	r2, r3
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	b10b      	cbz	r3, 8007394 <_free_r+0x4c>
 8007390:	42a3      	cmp	r3, r4
 8007392:	d9fa      	bls.n	800738a <_free_r+0x42>
 8007394:	6811      	ldr	r1, [r2, #0]
 8007396:	1850      	adds	r0, r2, r1
 8007398:	42a0      	cmp	r0, r4
 800739a:	d10b      	bne.n	80073b4 <_free_r+0x6c>
 800739c:	6820      	ldr	r0, [r4, #0]
 800739e:	4401      	add	r1, r0
 80073a0:	1850      	adds	r0, r2, r1
 80073a2:	4283      	cmp	r3, r0
 80073a4:	6011      	str	r1, [r2, #0]
 80073a6:	d1e0      	bne.n	800736a <_free_r+0x22>
 80073a8:	6818      	ldr	r0, [r3, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	6053      	str	r3, [r2, #4]
 80073ae:	4408      	add	r0, r1
 80073b0:	6010      	str	r0, [r2, #0]
 80073b2:	e7da      	b.n	800736a <_free_r+0x22>
 80073b4:	d902      	bls.n	80073bc <_free_r+0x74>
 80073b6:	230c      	movs	r3, #12
 80073b8:	602b      	str	r3, [r5, #0]
 80073ba:	e7d6      	b.n	800736a <_free_r+0x22>
 80073bc:	6820      	ldr	r0, [r4, #0]
 80073be:	1821      	adds	r1, r4, r0
 80073c0:	428b      	cmp	r3, r1
 80073c2:	bf04      	itt	eq
 80073c4:	6819      	ldreq	r1, [r3, #0]
 80073c6:	685b      	ldreq	r3, [r3, #4]
 80073c8:	6063      	str	r3, [r4, #4]
 80073ca:	bf04      	itt	eq
 80073cc:	1809      	addeq	r1, r1, r0
 80073ce:	6021      	streq	r1, [r4, #0]
 80073d0:	6054      	str	r4, [r2, #4]
 80073d2:	e7ca      	b.n	800736a <_free_r+0x22>
 80073d4:	bd38      	pop	{r3, r4, r5, pc}
 80073d6:	bf00      	nop
 80073d8:	200005c0 	.word	0x200005c0

080073dc <malloc>:
 80073dc:	4b02      	ldr	r3, [pc, #8]	@ (80073e8 <malloc+0xc>)
 80073de:	4601      	mov	r1, r0
 80073e0:	6818      	ldr	r0, [r3, #0]
 80073e2:	f000 b825 	b.w	8007430 <_malloc_r>
 80073e6:	bf00      	nop
 80073e8:	20000198 	.word	0x20000198

080073ec <sbrk_aligned>:
 80073ec:	b570      	push	{r4, r5, r6, lr}
 80073ee:	4e0f      	ldr	r6, [pc, #60]	@ (800742c <sbrk_aligned+0x40>)
 80073f0:	460c      	mov	r4, r1
 80073f2:	6831      	ldr	r1, [r6, #0]
 80073f4:	4605      	mov	r5, r0
 80073f6:	b911      	cbnz	r1, 80073fe <sbrk_aligned+0x12>
 80073f8:	f000 fec2 	bl	8008180 <_sbrk_r>
 80073fc:	6030      	str	r0, [r6, #0]
 80073fe:	4621      	mov	r1, r4
 8007400:	4628      	mov	r0, r5
 8007402:	f000 febd 	bl	8008180 <_sbrk_r>
 8007406:	1c43      	adds	r3, r0, #1
 8007408:	d103      	bne.n	8007412 <sbrk_aligned+0x26>
 800740a:	f04f 34ff 	mov.w	r4, #4294967295
 800740e:	4620      	mov	r0, r4
 8007410:	bd70      	pop	{r4, r5, r6, pc}
 8007412:	1cc4      	adds	r4, r0, #3
 8007414:	f024 0403 	bic.w	r4, r4, #3
 8007418:	42a0      	cmp	r0, r4
 800741a:	d0f8      	beq.n	800740e <sbrk_aligned+0x22>
 800741c:	1a21      	subs	r1, r4, r0
 800741e:	4628      	mov	r0, r5
 8007420:	f000 feae 	bl	8008180 <_sbrk_r>
 8007424:	3001      	adds	r0, #1
 8007426:	d1f2      	bne.n	800740e <sbrk_aligned+0x22>
 8007428:	e7ef      	b.n	800740a <sbrk_aligned+0x1e>
 800742a:	bf00      	nop
 800742c:	200005bc 	.word	0x200005bc

08007430 <_malloc_r>:
 8007430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007434:	1ccd      	adds	r5, r1, #3
 8007436:	f025 0503 	bic.w	r5, r5, #3
 800743a:	3508      	adds	r5, #8
 800743c:	2d0c      	cmp	r5, #12
 800743e:	bf38      	it	cc
 8007440:	250c      	movcc	r5, #12
 8007442:	2d00      	cmp	r5, #0
 8007444:	4606      	mov	r6, r0
 8007446:	db01      	blt.n	800744c <_malloc_r+0x1c>
 8007448:	42a9      	cmp	r1, r5
 800744a:	d904      	bls.n	8007456 <_malloc_r+0x26>
 800744c:	230c      	movs	r3, #12
 800744e:	6033      	str	r3, [r6, #0]
 8007450:	2000      	movs	r0, #0
 8007452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007456:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800752c <_malloc_r+0xfc>
 800745a:	f000 f87b 	bl	8007554 <__malloc_lock>
 800745e:	f8d8 3000 	ldr.w	r3, [r8]
 8007462:	461c      	mov	r4, r3
 8007464:	bb44      	cbnz	r4, 80074b8 <_malloc_r+0x88>
 8007466:	4629      	mov	r1, r5
 8007468:	4630      	mov	r0, r6
 800746a:	f7ff ffbf 	bl	80073ec <sbrk_aligned>
 800746e:	1c43      	adds	r3, r0, #1
 8007470:	4604      	mov	r4, r0
 8007472:	d158      	bne.n	8007526 <_malloc_r+0xf6>
 8007474:	f8d8 4000 	ldr.w	r4, [r8]
 8007478:	4627      	mov	r7, r4
 800747a:	2f00      	cmp	r7, #0
 800747c:	d143      	bne.n	8007506 <_malloc_r+0xd6>
 800747e:	2c00      	cmp	r4, #0
 8007480:	d04b      	beq.n	800751a <_malloc_r+0xea>
 8007482:	6823      	ldr	r3, [r4, #0]
 8007484:	4639      	mov	r1, r7
 8007486:	4630      	mov	r0, r6
 8007488:	eb04 0903 	add.w	r9, r4, r3
 800748c:	f000 fe78 	bl	8008180 <_sbrk_r>
 8007490:	4581      	cmp	r9, r0
 8007492:	d142      	bne.n	800751a <_malloc_r+0xea>
 8007494:	6821      	ldr	r1, [r4, #0]
 8007496:	1a6d      	subs	r5, r5, r1
 8007498:	4629      	mov	r1, r5
 800749a:	4630      	mov	r0, r6
 800749c:	f7ff ffa6 	bl	80073ec <sbrk_aligned>
 80074a0:	3001      	adds	r0, #1
 80074a2:	d03a      	beq.n	800751a <_malloc_r+0xea>
 80074a4:	6823      	ldr	r3, [r4, #0]
 80074a6:	442b      	add	r3, r5
 80074a8:	6023      	str	r3, [r4, #0]
 80074aa:	f8d8 3000 	ldr.w	r3, [r8]
 80074ae:	685a      	ldr	r2, [r3, #4]
 80074b0:	bb62      	cbnz	r2, 800750c <_malloc_r+0xdc>
 80074b2:	f8c8 7000 	str.w	r7, [r8]
 80074b6:	e00f      	b.n	80074d8 <_malloc_r+0xa8>
 80074b8:	6822      	ldr	r2, [r4, #0]
 80074ba:	1b52      	subs	r2, r2, r5
 80074bc:	d420      	bmi.n	8007500 <_malloc_r+0xd0>
 80074be:	2a0b      	cmp	r2, #11
 80074c0:	d917      	bls.n	80074f2 <_malloc_r+0xc2>
 80074c2:	1961      	adds	r1, r4, r5
 80074c4:	42a3      	cmp	r3, r4
 80074c6:	6025      	str	r5, [r4, #0]
 80074c8:	bf18      	it	ne
 80074ca:	6059      	strne	r1, [r3, #4]
 80074cc:	6863      	ldr	r3, [r4, #4]
 80074ce:	bf08      	it	eq
 80074d0:	f8c8 1000 	streq.w	r1, [r8]
 80074d4:	5162      	str	r2, [r4, r5]
 80074d6:	604b      	str	r3, [r1, #4]
 80074d8:	4630      	mov	r0, r6
 80074da:	f000 f841 	bl	8007560 <__malloc_unlock>
 80074de:	f104 000b 	add.w	r0, r4, #11
 80074e2:	1d23      	adds	r3, r4, #4
 80074e4:	f020 0007 	bic.w	r0, r0, #7
 80074e8:	1ac2      	subs	r2, r0, r3
 80074ea:	bf1c      	itt	ne
 80074ec:	1a1b      	subne	r3, r3, r0
 80074ee:	50a3      	strne	r3, [r4, r2]
 80074f0:	e7af      	b.n	8007452 <_malloc_r+0x22>
 80074f2:	6862      	ldr	r2, [r4, #4]
 80074f4:	42a3      	cmp	r3, r4
 80074f6:	bf0c      	ite	eq
 80074f8:	f8c8 2000 	streq.w	r2, [r8]
 80074fc:	605a      	strne	r2, [r3, #4]
 80074fe:	e7eb      	b.n	80074d8 <_malloc_r+0xa8>
 8007500:	4623      	mov	r3, r4
 8007502:	6864      	ldr	r4, [r4, #4]
 8007504:	e7ae      	b.n	8007464 <_malloc_r+0x34>
 8007506:	463c      	mov	r4, r7
 8007508:	687f      	ldr	r7, [r7, #4]
 800750a:	e7b6      	b.n	800747a <_malloc_r+0x4a>
 800750c:	461a      	mov	r2, r3
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	42a3      	cmp	r3, r4
 8007512:	d1fb      	bne.n	800750c <_malloc_r+0xdc>
 8007514:	2300      	movs	r3, #0
 8007516:	6053      	str	r3, [r2, #4]
 8007518:	e7de      	b.n	80074d8 <_malloc_r+0xa8>
 800751a:	230c      	movs	r3, #12
 800751c:	6033      	str	r3, [r6, #0]
 800751e:	4630      	mov	r0, r6
 8007520:	f000 f81e 	bl	8007560 <__malloc_unlock>
 8007524:	e794      	b.n	8007450 <_malloc_r+0x20>
 8007526:	6005      	str	r5, [r0, #0]
 8007528:	e7d6      	b.n	80074d8 <_malloc_r+0xa8>
 800752a:	bf00      	nop
 800752c:	200005c0 	.word	0x200005c0

08007530 <__ascii_mbtowc>:
 8007530:	b082      	sub	sp, #8
 8007532:	b901      	cbnz	r1, 8007536 <__ascii_mbtowc+0x6>
 8007534:	a901      	add	r1, sp, #4
 8007536:	b142      	cbz	r2, 800754a <__ascii_mbtowc+0x1a>
 8007538:	b14b      	cbz	r3, 800754e <__ascii_mbtowc+0x1e>
 800753a:	7813      	ldrb	r3, [r2, #0]
 800753c:	600b      	str	r3, [r1, #0]
 800753e:	7812      	ldrb	r2, [r2, #0]
 8007540:	1e10      	subs	r0, r2, #0
 8007542:	bf18      	it	ne
 8007544:	2001      	movne	r0, #1
 8007546:	b002      	add	sp, #8
 8007548:	4770      	bx	lr
 800754a:	4610      	mov	r0, r2
 800754c:	e7fb      	b.n	8007546 <__ascii_mbtowc+0x16>
 800754e:	f06f 0001 	mvn.w	r0, #1
 8007552:	e7f8      	b.n	8007546 <__ascii_mbtowc+0x16>

08007554 <__malloc_lock>:
 8007554:	4801      	ldr	r0, [pc, #4]	@ (800755c <__malloc_lock+0x8>)
 8007556:	f7ff b86e 	b.w	8006636 <__retarget_lock_acquire_recursive>
 800755a:	bf00      	nop
 800755c:	200005b8 	.word	0x200005b8

08007560 <__malloc_unlock>:
 8007560:	4801      	ldr	r0, [pc, #4]	@ (8007568 <__malloc_unlock+0x8>)
 8007562:	f7ff b869 	b.w	8006638 <__retarget_lock_release_recursive>
 8007566:	bf00      	nop
 8007568:	200005b8 	.word	0x200005b8

0800756c <_Balloc>:
 800756c:	b570      	push	{r4, r5, r6, lr}
 800756e:	69c6      	ldr	r6, [r0, #28]
 8007570:	4604      	mov	r4, r0
 8007572:	460d      	mov	r5, r1
 8007574:	b976      	cbnz	r6, 8007594 <_Balloc+0x28>
 8007576:	2010      	movs	r0, #16
 8007578:	f7ff ff30 	bl	80073dc <malloc>
 800757c:	4602      	mov	r2, r0
 800757e:	61e0      	str	r0, [r4, #28]
 8007580:	b920      	cbnz	r0, 800758c <_Balloc+0x20>
 8007582:	4b18      	ldr	r3, [pc, #96]	@ (80075e4 <_Balloc+0x78>)
 8007584:	4818      	ldr	r0, [pc, #96]	@ (80075e8 <_Balloc+0x7c>)
 8007586:	216b      	movs	r1, #107	@ 0x6b
 8007588:	f7ff f866 	bl	8006658 <__assert_func>
 800758c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007590:	6006      	str	r6, [r0, #0]
 8007592:	60c6      	str	r6, [r0, #12]
 8007594:	69e6      	ldr	r6, [r4, #28]
 8007596:	68f3      	ldr	r3, [r6, #12]
 8007598:	b183      	cbz	r3, 80075bc <_Balloc+0x50>
 800759a:	69e3      	ldr	r3, [r4, #28]
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075a2:	b9b8      	cbnz	r0, 80075d4 <_Balloc+0x68>
 80075a4:	2101      	movs	r1, #1
 80075a6:	fa01 f605 	lsl.w	r6, r1, r5
 80075aa:	1d72      	adds	r2, r6, #5
 80075ac:	0092      	lsls	r2, r2, #2
 80075ae:	4620      	mov	r0, r4
 80075b0:	f000 fdfd 	bl	80081ae <_calloc_r>
 80075b4:	b160      	cbz	r0, 80075d0 <_Balloc+0x64>
 80075b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075ba:	e00e      	b.n	80075da <_Balloc+0x6e>
 80075bc:	2221      	movs	r2, #33	@ 0x21
 80075be:	2104      	movs	r1, #4
 80075c0:	4620      	mov	r0, r4
 80075c2:	f000 fdf4 	bl	80081ae <_calloc_r>
 80075c6:	69e3      	ldr	r3, [r4, #28]
 80075c8:	60f0      	str	r0, [r6, #12]
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1e4      	bne.n	800759a <_Balloc+0x2e>
 80075d0:	2000      	movs	r0, #0
 80075d2:	bd70      	pop	{r4, r5, r6, pc}
 80075d4:	6802      	ldr	r2, [r0, #0]
 80075d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80075da:	2300      	movs	r3, #0
 80075dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075e0:	e7f7      	b.n	80075d2 <_Balloc+0x66>
 80075e2:	bf00      	nop
 80075e4:	080085dc 	.word	0x080085dc
 80075e8:	0800865c 	.word	0x0800865c

080075ec <_Bfree>:
 80075ec:	b570      	push	{r4, r5, r6, lr}
 80075ee:	69c6      	ldr	r6, [r0, #28]
 80075f0:	4605      	mov	r5, r0
 80075f2:	460c      	mov	r4, r1
 80075f4:	b976      	cbnz	r6, 8007614 <_Bfree+0x28>
 80075f6:	2010      	movs	r0, #16
 80075f8:	f7ff fef0 	bl	80073dc <malloc>
 80075fc:	4602      	mov	r2, r0
 80075fe:	61e8      	str	r0, [r5, #28]
 8007600:	b920      	cbnz	r0, 800760c <_Bfree+0x20>
 8007602:	4b09      	ldr	r3, [pc, #36]	@ (8007628 <_Bfree+0x3c>)
 8007604:	4809      	ldr	r0, [pc, #36]	@ (800762c <_Bfree+0x40>)
 8007606:	218f      	movs	r1, #143	@ 0x8f
 8007608:	f7ff f826 	bl	8006658 <__assert_func>
 800760c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007610:	6006      	str	r6, [r0, #0]
 8007612:	60c6      	str	r6, [r0, #12]
 8007614:	b13c      	cbz	r4, 8007626 <_Bfree+0x3a>
 8007616:	69eb      	ldr	r3, [r5, #28]
 8007618:	6862      	ldr	r2, [r4, #4]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007620:	6021      	str	r1, [r4, #0]
 8007622:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007626:	bd70      	pop	{r4, r5, r6, pc}
 8007628:	080085dc 	.word	0x080085dc
 800762c:	0800865c 	.word	0x0800865c

08007630 <__multadd>:
 8007630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007634:	690d      	ldr	r5, [r1, #16]
 8007636:	4607      	mov	r7, r0
 8007638:	460c      	mov	r4, r1
 800763a:	461e      	mov	r6, r3
 800763c:	f101 0c14 	add.w	ip, r1, #20
 8007640:	2000      	movs	r0, #0
 8007642:	f8dc 3000 	ldr.w	r3, [ip]
 8007646:	b299      	uxth	r1, r3
 8007648:	fb02 6101 	mla	r1, r2, r1, r6
 800764c:	0c1e      	lsrs	r6, r3, #16
 800764e:	0c0b      	lsrs	r3, r1, #16
 8007650:	fb02 3306 	mla	r3, r2, r6, r3
 8007654:	b289      	uxth	r1, r1
 8007656:	3001      	adds	r0, #1
 8007658:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800765c:	4285      	cmp	r5, r0
 800765e:	f84c 1b04 	str.w	r1, [ip], #4
 8007662:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007666:	dcec      	bgt.n	8007642 <__multadd+0x12>
 8007668:	b30e      	cbz	r6, 80076ae <__multadd+0x7e>
 800766a:	68a3      	ldr	r3, [r4, #8]
 800766c:	42ab      	cmp	r3, r5
 800766e:	dc19      	bgt.n	80076a4 <__multadd+0x74>
 8007670:	6861      	ldr	r1, [r4, #4]
 8007672:	4638      	mov	r0, r7
 8007674:	3101      	adds	r1, #1
 8007676:	f7ff ff79 	bl	800756c <_Balloc>
 800767a:	4680      	mov	r8, r0
 800767c:	b928      	cbnz	r0, 800768a <__multadd+0x5a>
 800767e:	4602      	mov	r2, r0
 8007680:	4b0c      	ldr	r3, [pc, #48]	@ (80076b4 <__multadd+0x84>)
 8007682:	480d      	ldr	r0, [pc, #52]	@ (80076b8 <__multadd+0x88>)
 8007684:	21ba      	movs	r1, #186	@ 0xba
 8007686:	f7fe ffe7 	bl	8006658 <__assert_func>
 800768a:	6922      	ldr	r2, [r4, #16]
 800768c:	3202      	adds	r2, #2
 800768e:	f104 010c 	add.w	r1, r4, #12
 8007692:	0092      	lsls	r2, r2, #2
 8007694:	300c      	adds	r0, #12
 8007696:	f7fe ffd0 	bl	800663a <memcpy>
 800769a:	4621      	mov	r1, r4
 800769c:	4638      	mov	r0, r7
 800769e:	f7ff ffa5 	bl	80075ec <_Bfree>
 80076a2:	4644      	mov	r4, r8
 80076a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076a8:	3501      	adds	r5, #1
 80076aa:	615e      	str	r6, [r3, #20]
 80076ac:	6125      	str	r5, [r4, #16]
 80076ae:	4620      	mov	r0, r4
 80076b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076b4:	0800864b 	.word	0x0800864b
 80076b8:	0800865c 	.word	0x0800865c

080076bc <__hi0bits>:
 80076bc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80076c0:	4603      	mov	r3, r0
 80076c2:	bf36      	itet	cc
 80076c4:	0403      	lslcc	r3, r0, #16
 80076c6:	2000      	movcs	r0, #0
 80076c8:	2010      	movcc	r0, #16
 80076ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076ce:	bf3c      	itt	cc
 80076d0:	021b      	lslcc	r3, r3, #8
 80076d2:	3008      	addcc	r0, #8
 80076d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076d8:	bf3c      	itt	cc
 80076da:	011b      	lslcc	r3, r3, #4
 80076dc:	3004      	addcc	r0, #4
 80076de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076e2:	bf3c      	itt	cc
 80076e4:	009b      	lslcc	r3, r3, #2
 80076e6:	3002      	addcc	r0, #2
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	db05      	blt.n	80076f8 <__hi0bits+0x3c>
 80076ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80076f0:	f100 0001 	add.w	r0, r0, #1
 80076f4:	bf08      	it	eq
 80076f6:	2020      	moveq	r0, #32
 80076f8:	4770      	bx	lr

080076fa <__lo0bits>:
 80076fa:	6803      	ldr	r3, [r0, #0]
 80076fc:	4602      	mov	r2, r0
 80076fe:	f013 0007 	ands.w	r0, r3, #7
 8007702:	d00b      	beq.n	800771c <__lo0bits+0x22>
 8007704:	07d9      	lsls	r1, r3, #31
 8007706:	d421      	bmi.n	800774c <__lo0bits+0x52>
 8007708:	0798      	lsls	r0, r3, #30
 800770a:	bf49      	itett	mi
 800770c:	085b      	lsrmi	r3, r3, #1
 800770e:	089b      	lsrpl	r3, r3, #2
 8007710:	2001      	movmi	r0, #1
 8007712:	6013      	strmi	r3, [r2, #0]
 8007714:	bf5c      	itt	pl
 8007716:	6013      	strpl	r3, [r2, #0]
 8007718:	2002      	movpl	r0, #2
 800771a:	4770      	bx	lr
 800771c:	b299      	uxth	r1, r3
 800771e:	b909      	cbnz	r1, 8007724 <__lo0bits+0x2a>
 8007720:	0c1b      	lsrs	r3, r3, #16
 8007722:	2010      	movs	r0, #16
 8007724:	b2d9      	uxtb	r1, r3
 8007726:	b909      	cbnz	r1, 800772c <__lo0bits+0x32>
 8007728:	3008      	adds	r0, #8
 800772a:	0a1b      	lsrs	r3, r3, #8
 800772c:	0719      	lsls	r1, r3, #28
 800772e:	bf04      	itt	eq
 8007730:	091b      	lsreq	r3, r3, #4
 8007732:	3004      	addeq	r0, #4
 8007734:	0799      	lsls	r1, r3, #30
 8007736:	bf04      	itt	eq
 8007738:	089b      	lsreq	r3, r3, #2
 800773a:	3002      	addeq	r0, #2
 800773c:	07d9      	lsls	r1, r3, #31
 800773e:	d403      	bmi.n	8007748 <__lo0bits+0x4e>
 8007740:	085b      	lsrs	r3, r3, #1
 8007742:	f100 0001 	add.w	r0, r0, #1
 8007746:	d003      	beq.n	8007750 <__lo0bits+0x56>
 8007748:	6013      	str	r3, [r2, #0]
 800774a:	4770      	bx	lr
 800774c:	2000      	movs	r0, #0
 800774e:	4770      	bx	lr
 8007750:	2020      	movs	r0, #32
 8007752:	4770      	bx	lr

08007754 <__i2b>:
 8007754:	b510      	push	{r4, lr}
 8007756:	460c      	mov	r4, r1
 8007758:	2101      	movs	r1, #1
 800775a:	f7ff ff07 	bl	800756c <_Balloc>
 800775e:	4602      	mov	r2, r0
 8007760:	b928      	cbnz	r0, 800776e <__i2b+0x1a>
 8007762:	4b05      	ldr	r3, [pc, #20]	@ (8007778 <__i2b+0x24>)
 8007764:	4805      	ldr	r0, [pc, #20]	@ (800777c <__i2b+0x28>)
 8007766:	f240 1145 	movw	r1, #325	@ 0x145
 800776a:	f7fe ff75 	bl	8006658 <__assert_func>
 800776e:	2301      	movs	r3, #1
 8007770:	6144      	str	r4, [r0, #20]
 8007772:	6103      	str	r3, [r0, #16]
 8007774:	bd10      	pop	{r4, pc}
 8007776:	bf00      	nop
 8007778:	0800864b 	.word	0x0800864b
 800777c:	0800865c 	.word	0x0800865c

08007780 <__multiply>:
 8007780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007784:	4617      	mov	r7, r2
 8007786:	690a      	ldr	r2, [r1, #16]
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	429a      	cmp	r2, r3
 800778c:	bfa8      	it	ge
 800778e:	463b      	movge	r3, r7
 8007790:	4689      	mov	r9, r1
 8007792:	bfa4      	itt	ge
 8007794:	460f      	movge	r7, r1
 8007796:	4699      	movge	r9, r3
 8007798:	693d      	ldr	r5, [r7, #16]
 800779a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	6879      	ldr	r1, [r7, #4]
 80077a2:	eb05 060a 	add.w	r6, r5, sl
 80077a6:	42b3      	cmp	r3, r6
 80077a8:	b085      	sub	sp, #20
 80077aa:	bfb8      	it	lt
 80077ac:	3101      	addlt	r1, #1
 80077ae:	f7ff fedd 	bl	800756c <_Balloc>
 80077b2:	b930      	cbnz	r0, 80077c2 <__multiply+0x42>
 80077b4:	4602      	mov	r2, r0
 80077b6:	4b41      	ldr	r3, [pc, #260]	@ (80078bc <__multiply+0x13c>)
 80077b8:	4841      	ldr	r0, [pc, #260]	@ (80078c0 <__multiply+0x140>)
 80077ba:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80077be:	f7fe ff4b 	bl	8006658 <__assert_func>
 80077c2:	f100 0414 	add.w	r4, r0, #20
 80077c6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80077ca:	4623      	mov	r3, r4
 80077cc:	2200      	movs	r2, #0
 80077ce:	4573      	cmp	r3, lr
 80077d0:	d320      	bcc.n	8007814 <__multiply+0x94>
 80077d2:	f107 0814 	add.w	r8, r7, #20
 80077d6:	f109 0114 	add.w	r1, r9, #20
 80077da:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80077de:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80077e2:	9302      	str	r3, [sp, #8]
 80077e4:	1beb      	subs	r3, r5, r7
 80077e6:	3b15      	subs	r3, #21
 80077e8:	f023 0303 	bic.w	r3, r3, #3
 80077ec:	3304      	adds	r3, #4
 80077ee:	3715      	adds	r7, #21
 80077f0:	42bd      	cmp	r5, r7
 80077f2:	bf38      	it	cc
 80077f4:	2304      	movcc	r3, #4
 80077f6:	9301      	str	r3, [sp, #4]
 80077f8:	9b02      	ldr	r3, [sp, #8]
 80077fa:	9103      	str	r1, [sp, #12]
 80077fc:	428b      	cmp	r3, r1
 80077fe:	d80c      	bhi.n	800781a <__multiply+0x9a>
 8007800:	2e00      	cmp	r6, #0
 8007802:	dd03      	ble.n	800780c <__multiply+0x8c>
 8007804:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007808:	2b00      	cmp	r3, #0
 800780a:	d055      	beq.n	80078b8 <__multiply+0x138>
 800780c:	6106      	str	r6, [r0, #16]
 800780e:	b005      	add	sp, #20
 8007810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007814:	f843 2b04 	str.w	r2, [r3], #4
 8007818:	e7d9      	b.n	80077ce <__multiply+0x4e>
 800781a:	f8b1 a000 	ldrh.w	sl, [r1]
 800781e:	f1ba 0f00 	cmp.w	sl, #0
 8007822:	d01f      	beq.n	8007864 <__multiply+0xe4>
 8007824:	46c4      	mov	ip, r8
 8007826:	46a1      	mov	r9, r4
 8007828:	2700      	movs	r7, #0
 800782a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800782e:	f8d9 3000 	ldr.w	r3, [r9]
 8007832:	fa1f fb82 	uxth.w	fp, r2
 8007836:	b29b      	uxth	r3, r3
 8007838:	fb0a 330b 	mla	r3, sl, fp, r3
 800783c:	443b      	add	r3, r7
 800783e:	f8d9 7000 	ldr.w	r7, [r9]
 8007842:	0c12      	lsrs	r2, r2, #16
 8007844:	0c3f      	lsrs	r7, r7, #16
 8007846:	fb0a 7202 	mla	r2, sl, r2, r7
 800784a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800784e:	b29b      	uxth	r3, r3
 8007850:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007854:	4565      	cmp	r5, ip
 8007856:	f849 3b04 	str.w	r3, [r9], #4
 800785a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800785e:	d8e4      	bhi.n	800782a <__multiply+0xaa>
 8007860:	9b01      	ldr	r3, [sp, #4]
 8007862:	50e7      	str	r7, [r4, r3]
 8007864:	9b03      	ldr	r3, [sp, #12]
 8007866:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800786a:	3104      	adds	r1, #4
 800786c:	f1b9 0f00 	cmp.w	r9, #0
 8007870:	d020      	beq.n	80078b4 <__multiply+0x134>
 8007872:	6823      	ldr	r3, [r4, #0]
 8007874:	4647      	mov	r7, r8
 8007876:	46a4      	mov	ip, r4
 8007878:	f04f 0a00 	mov.w	sl, #0
 800787c:	f8b7 b000 	ldrh.w	fp, [r7]
 8007880:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007884:	fb09 220b 	mla	r2, r9, fp, r2
 8007888:	4452      	add	r2, sl
 800788a:	b29b      	uxth	r3, r3
 800788c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007890:	f84c 3b04 	str.w	r3, [ip], #4
 8007894:	f857 3b04 	ldr.w	r3, [r7], #4
 8007898:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800789c:	f8bc 3000 	ldrh.w	r3, [ip]
 80078a0:	fb09 330a 	mla	r3, r9, sl, r3
 80078a4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80078a8:	42bd      	cmp	r5, r7
 80078aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078ae:	d8e5      	bhi.n	800787c <__multiply+0xfc>
 80078b0:	9a01      	ldr	r2, [sp, #4]
 80078b2:	50a3      	str	r3, [r4, r2]
 80078b4:	3404      	adds	r4, #4
 80078b6:	e79f      	b.n	80077f8 <__multiply+0x78>
 80078b8:	3e01      	subs	r6, #1
 80078ba:	e7a1      	b.n	8007800 <__multiply+0x80>
 80078bc:	0800864b 	.word	0x0800864b
 80078c0:	0800865c 	.word	0x0800865c

080078c4 <__pow5mult>:
 80078c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078c8:	4615      	mov	r5, r2
 80078ca:	f012 0203 	ands.w	r2, r2, #3
 80078ce:	4607      	mov	r7, r0
 80078d0:	460e      	mov	r6, r1
 80078d2:	d007      	beq.n	80078e4 <__pow5mult+0x20>
 80078d4:	4c25      	ldr	r4, [pc, #148]	@ (800796c <__pow5mult+0xa8>)
 80078d6:	3a01      	subs	r2, #1
 80078d8:	2300      	movs	r3, #0
 80078da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80078de:	f7ff fea7 	bl	8007630 <__multadd>
 80078e2:	4606      	mov	r6, r0
 80078e4:	10ad      	asrs	r5, r5, #2
 80078e6:	d03d      	beq.n	8007964 <__pow5mult+0xa0>
 80078e8:	69fc      	ldr	r4, [r7, #28]
 80078ea:	b97c      	cbnz	r4, 800790c <__pow5mult+0x48>
 80078ec:	2010      	movs	r0, #16
 80078ee:	f7ff fd75 	bl	80073dc <malloc>
 80078f2:	4602      	mov	r2, r0
 80078f4:	61f8      	str	r0, [r7, #28]
 80078f6:	b928      	cbnz	r0, 8007904 <__pow5mult+0x40>
 80078f8:	4b1d      	ldr	r3, [pc, #116]	@ (8007970 <__pow5mult+0xac>)
 80078fa:	481e      	ldr	r0, [pc, #120]	@ (8007974 <__pow5mult+0xb0>)
 80078fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007900:	f7fe feaa 	bl	8006658 <__assert_func>
 8007904:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007908:	6004      	str	r4, [r0, #0]
 800790a:	60c4      	str	r4, [r0, #12]
 800790c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007910:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007914:	b94c      	cbnz	r4, 800792a <__pow5mult+0x66>
 8007916:	f240 2171 	movw	r1, #625	@ 0x271
 800791a:	4638      	mov	r0, r7
 800791c:	f7ff ff1a 	bl	8007754 <__i2b>
 8007920:	2300      	movs	r3, #0
 8007922:	f8c8 0008 	str.w	r0, [r8, #8]
 8007926:	4604      	mov	r4, r0
 8007928:	6003      	str	r3, [r0, #0]
 800792a:	f04f 0900 	mov.w	r9, #0
 800792e:	07eb      	lsls	r3, r5, #31
 8007930:	d50a      	bpl.n	8007948 <__pow5mult+0x84>
 8007932:	4631      	mov	r1, r6
 8007934:	4622      	mov	r2, r4
 8007936:	4638      	mov	r0, r7
 8007938:	f7ff ff22 	bl	8007780 <__multiply>
 800793c:	4631      	mov	r1, r6
 800793e:	4680      	mov	r8, r0
 8007940:	4638      	mov	r0, r7
 8007942:	f7ff fe53 	bl	80075ec <_Bfree>
 8007946:	4646      	mov	r6, r8
 8007948:	106d      	asrs	r5, r5, #1
 800794a:	d00b      	beq.n	8007964 <__pow5mult+0xa0>
 800794c:	6820      	ldr	r0, [r4, #0]
 800794e:	b938      	cbnz	r0, 8007960 <__pow5mult+0x9c>
 8007950:	4622      	mov	r2, r4
 8007952:	4621      	mov	r1, r4
 8007954:	4638      	mov	r0, r7
 8007956:	f7ff ff13 	bl	8007780 <__multiply>
 800795a:	6020      	str	r0, [r4, #0]
 800795c:	f8c0 9000 	str.w	r9, [r0]
 8007960:	4604      	mov	r4, r0
 8007962:	e7e4      	b.n	800792e <__pow5mult+0x6a>
 8007964:	4630      	mov	r0, r6
 8007966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800796a:	bf00      	nop
 800796c:	080086c8 	.word	0x080086c8
 8007970:	080085dc 	.word	0x080085dc
 8007974:	0800865c 	.word	0x0800865c

08007978 <__lshift>:
 8007978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800797c:	460c      	mov	r4, r1
 800797e:	6849      	ldr	r1, [r1, #4]
 8007980:	6923      	ldr	r3, [r4, #16]
 8007982:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007986:	68a3      	ldr	r3, [r4, #8]
 8007988:	4607      	mov	r7, r0
 800798a:	4691      	mov	r9, r2
 800798c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007990:	f108 0601 	add.w	r6, r8, #1
 8007994:	42b3      	cmp	r3, r6
 8007996:	db0b      	blt.n	80079b0 <__lshift+0x38>
 8007998:	4638      	mov	r0, r7
 800799a:	f7ff fde7 	bl	800756c <_Balloc>
 800799e:	4605      	mov	r5, r0
 80079a0:	b948      	cbnz	r0, 80079b6 <__lshift+0x3e>
 80079a2:	4602      	mov	r2, r0
 80079a4:	4b28      	ldr	r3, [pc, #160]	@ (8007a48 <__lshift+0xd0>)
 80079a6:	4829      	ldr	r0, [pc, #164]	@ (8007a4c <__lshift+0xd4>)
 80079a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80079ac:	f7fe fe54 	bl	8006658 <__assert_func>
 80079b0:	3101      	adds	r1, #1
 80079b2:	005b      	lsls	r3, r3, #1
 80079b4:	e7ee      	b.n	8007994 <__lshift+0x1c>
 80079b6:	2300      	movs	r3, #0
 80079b8:	f100 0114 	add.w	r1, r0, #20
 80079bc:	f100 0210 	add.w	r2, r0, #16
 80079c0:	4618      	mov	r0, r3
 80079c2:	4553      	cmp	r3, sl
 80079c4:	db33      	blt.n	8007a2e <__lshift+0xb6>
 80079c6:	6920      	ldr	r0, [r4, #16]
 80079c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80079cc:	f104 0314 	add.w	r3, r4, #20
 80079d0:	f019 091f 	ands.w	r9, r9, #31
 80079d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80079d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80079dc:	d02b      	beq.n	8007a36 <__lshift+0xbe>
 80079de:	f1c9 0e20 	rsb	lr, r9, #32
 80079e2:	468a      	mov	sl, r1
 80079e4:	2200      	movs	r2, #0
 80079e6:	6818      	ldr	r0, [r3, #0]
 80079e8:	fa00 f009 	lsl.w	r0, r0, r9
 80079ec:	4310      	orrs	r0, r2
 80079ee:	f84a 0b04 	str.w	r0, [sl], #4
 80079f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80079f6:	459c      	cmp	ip, r3
 80079f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80079fc:	d8f3      	bhi.n	80079e6 <__lshift+0x6e>
 80079fe:	ebac 0304 	sub.w	r3, ip, r4
 8007a02:	3b15      	subs	r3, #21
 8007a04:	f023 0303 	bic.w	r3, r3, #3
 8007a08:	3304      	adds	r3, #4
 8007a0a:	f104 0015 	add.w	r0, r4, #21
 8007a0e:	4560      	cmp	r0, ip
 8007a10:	bf88      	it	hi
 8007a12:	2304      	movhi	r3, #4
 8007a14:	50ca      	str	r2, [r1, r3]
 8007a16:	b10a      	cbz	r2, 8007a1c <__lshift+0xa4>
 8007a18:	f108 0602 	add.w	r6, r8, #2
 8007a1c:	3e01      	subs	r6, #1
 8007a1e:	4638      	mov	r0, r7
 8007a20:	612e      	str	r6, [r5, #16]
 8007a22:	4621      	mov	r1, r4
 8007a24:	f7ff fde2 	bl	80075ec <_Bfree>
 8007a28:	4628      	mov	r0, r5
 8007a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a32:	3301      	adds	r3, #1
 8007a34:	e7c5      	b.n	80079c2 <__lshift+0x4a>
 8007a36:	3904      	subs	r1, #4
 8007a38:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a3c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a40:	459c      	cmp	ip, r3
 8007a42:	d8f9      	bhi.n	8007a38 <__lshift+0xc0>
 8007a44:	e7ea      	b.n	8007a1c <__lshift+0xa4>
 8007a46:	bf00      	nop
 8007a48:	0800864b 	.word	0x0800864b
 8007a4c:	0800865c 	.word	0x0800865c

08007a50 <__mcmp>:
 8007a50:	690a      	ldr	r2, [r1, #16]
 8007a52:	4603      	mov	r3, r0
 8007a54:	6900      	ldr	r0, [r0, #16]
 8007a56:	1a80      	subs	r0, r0, r2
 8007a58:	b530      	push	{r4, r5, lr}
 8007a5a:	d10e      	bne.n	8007a7a <__mcmp+0x2a>
 8007a5c:	3314      	adds	r3, #20
 8007a5e:	3114      	adds	r1, #20
 8007a60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007a64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007a68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007a6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a70:	4295      	cmp	r5, r2
 8007a72:	d003      	beq.n	8007a7c <__mcmp+0x2c>
 8007a74:	d205      	bcs.n	8007a82 <__mcmp+0x32>
 8007a76:	f04f 30ff 	mov.w	r0, #4294967295
 8007a7a:	bd30      	pop	{r4, r5, pc}
 8007a7c:	42a3      	cmp	r3, r4
 8007a7e:	d3f3      	bcc.n	8007a68 <__mcmp+0x18>
 8007a80:	e7fb      	b.n	8007a7a <__mcmp+0x2a>
 8007a82:	2001      	movs	r0, #1
 8007a84:	e7f9      	b.n	8007a7a <__mcmp+0x2a>
	...

08007a88 <__mdiff>:
 8007a88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a8c:	4689      	mov	r9, r1
 8007a8e:	4606      	mov	r6, r0
 8007a90:	4611      	mov	r1, r2
 8007a92:	4648      	mov	r0, r9
 8007a94:	4614      	mov	r4, r2
 8007a96:	f7ff ffdb 	bl	8007a50 <__mcmp>
 8007a9a:	1e05      	subs	r5, r0, #0
 8007a9c:	d112      	bne.n	8007ac4 <__mdiff+0x3c>
 8007a9e:	4629      	mov	r1, r5
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	f7ff fd63 	bl	800756c <_Balloc>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	b928      	cbnz	r0, 8007ab6 <__mdiff+0x2e>
 8007aaa:	4b3f      	ldr	r3, [pc, #252]	@ (8007ba8 <__mdiff+0x120>)
 8007aac:	f240 2137 	movw	r1, #567	@ 0x237
 8007ab0:	483e      	ldr	r0, [pc, #248]	@ (8007bac <__mdiff+0x124>)
 8007ab2:	f7fe fdd1 	bl	8006658 <__assert_func>
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007abc:	4610      	mov	r0, r2
 8007abe:	b003      	add	sp, #12
 8007ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ac4:	bfbc      	itt	lt
 8007ac6:	464b      	movlt	r3, r9
 8007ac8:	46a1      	movlt	r9, r4
 8007aca:	4630      	mov	r0, r6
 8007acc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007ad0:	bfba      	itte	lt
 8007ad2:	461c      	movlt	r4, r3
 8007ad4:	2501      	movlt	r5, #1
 8007ad6:	2500      	movge	r5, #0
 8007ad8:	f7ff fd48 	bl	800756c <_Balloc>
 8007adc:	4602      	mov	r2, r0
 8007ade:	b918      	cbnz	r0, 8007ae8 <__mdiff+0x60>
 8007ae0:	4b31      	ldr	r3, [pc, #196]	@ (8007ba8 <__mdiff+0x120>)
 8007ae2:	f240 2145 	movw	r1, #581	@ 0x245
 8007ae6:	e7e3      	b.n	8007ab0 <__mdiff+0x28>
 8007ae8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007aec:	6926      	ldr	r6, [r4, #16]
 8007aee:	60c5      	str	r5, [r0, #12]
 8007af0:	f109 0310 	add.w	r3, r9, #16
 8007af4:	f109 0514 	add.w	r5, r9, #20
 8007af8:	f104 0e14 	add.w	lr, r4, #20
 8007afc:	f100 0b14 	add.w	fp, r0, #20
 8007b00:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007b04:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007b08:	9301      	str	r3, [sp, #4]
 8007b0a:	46d9      	mov	r9, fp
 8007b0c:	f04f 0c00 	mov.w	ip, #0
 8007b10:	9b01      	ldr	r3, [sp, #4]
 8007b12:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007b16:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007b1a:	9301      	str	r3, [sp, #4]
 8007b1c:	fa1f f38a 	uxth.w	r3, sl
 8007b20:	4619      	mov	r1, r3
 8007b22:	b283      	uxth	r3, r0
 8007b24:	1acb      	subs	r3, r1, r3
 8007b26:	0c00      	lsrs	r0, r0, #16
 8007b28:	4463      	add	r3, ip
 8007b2a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007b2e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007b38:	4576      	cmp	r6, lr
 8007b3a:	f849 3b04 	str.w	r3, [r9], #4
 8007b3e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b42:	d8e5      	bhi.n	8007b10 <__mdiff+0x88>
 8007b44:	1b33      	subs	r3, r6, r4
 8007b46:	3b15      	subs	r3, #21
 8007b48:	f023 0303 	bic.w	r3, r3, #3
 8007b4c:	3415      	adds	r4, #21
 8007b4e:	3304      	adds	r3, #4
 8007b50:	42a6      	cmp	r6, r4
 8007b52:	bf38      	it	cc
 8007b54:	2304      	movcc	r3, #4
 8007b56:	441d      	add	r5, r3
 8007b58:	445b      	add	r3, fp
 8007b5a:	461e      	mov	r6, r3
 8007b5c:	462c      	mov	r4, r5
 8007b5e:	4544      	cmp	r4, r8
 8007b60:	d30e      	bcc.n	8007b80 <__mdiff+0xf8>
 8007b62:	f108 0103 	add.w	r1, r8, #3
 8007b66:	1b49      	subs	r1, r1, r5
 8007b68:	f021 0103 	bic.w	r1, r1, #3
 8007b6c:	3d03      	subs	r5, #3
 8007b6e:	45a8      	cmp	r8, r5
 8007b70:	bf38      	it	cc
 8007b72:	2100      	movcc	r1, #0
 8007b74:	440b      	add	r3, r1
 8007b76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b7a:	b191      	cbz	r1, 8007ba2 <__mdiff+0x11a>
 8007b7c:	6117      	str	r7, [r2, #16]
 8007b7e:	e79d      	b.n	8007abc <__mdiff+0x34>
 8007b80:	f854 1b04 	ldr.w	r1, [r4], #4
 8007b84:	46e6      	mov	lr, ip
 8007b86:	0c08      	lsrs	r0, r1, #16
 8007b88:	fa1c fc81 	uxtah	ip, ip, r1
 8007b8c:	4471      	add	r1, lr
 8007b8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007b92:	b289      	uxth	r1, r1
 8007b94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007b98:	f846 1b04 	str.w	r1, [r6], #4
 8007b9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ba0:	e7dd      	b.n	8007b5e <__mdiff+0xd6>
 8007ba2:	3f01      	subs	r7, #1
 8007ba4:	e7e7      	b.n	8007b76 <__mdiff+0xee>
 8007ba6:	bf00      	nop
 8007ba8:	0800864b 	.word	0x0800864b
 8007bac:	0800865c 	.word	0x0800865c

08007bb0 <__d2b>:
 8007bb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bb4:	460f      	mov	r7, r1
 8007bb6:	2101      	movs	r1, #1
 8007bb8:	ec59 8b10 	vmov	r8, r9, d0
 8007bbc:	4616      	mov	r6, r2
 8007bbe:	f7ff fcd5 	bl	800756c <_Balloc>
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	b930      	cbnz	r0, 8007bd4 <__d2b+0x24>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	4b23      	ldr	r3, [pc, #140]	@ (8007c58 <__d2b+0xa8>)
 8007bca:	4824      	ldr	r0, [pc, #144]	@ (8007c5c <__d2b+0xac>)
 8007bcc:	f240 310f 	movw	r1, #783	@ 0x30f
 8007bd0:	f7fe fd42 	bl	8006658 <__assert_func>
 8007bd4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007bd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bdc:	b10d      	cbz	r5, 8007be2 <__d2b+0x32>
 8007bde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007be2:	9301      	str	r3, [sp, #4]
 8007be4:	f1b8 0300 	subs.w	r3, r8, #0
 8007be8:	d023      	beq.n	8007c32 <__d2b+0x82>
 8007bea:	4668      	mov	r0, sp
 8007bec:	9300      	str	r3, [sp, #0]
 8007bee:	f7ff fd84 	bl	80076fa <__lo0bits>
 8007bf2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007bf6:	b1d0      	cbz	r0, 8007c2e <__d2b+0x7e>
 8007bf8:	f1c0 0320 	rsb	r3, r0, #32
 8007bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8007c00:	430b      	orrs	r3, r1
 8007c02:	40c2      	lsrs	r2, r0
 8007c04:	6163      	str	r3, [r4, #20]
 8007c06:	9201      	str	r2, [sp, #4]
 8007c08:	9b01      	ldr	r3, [sp, #4]
 8007c0a:	61a3      	str	r3, [r4, #24]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	bf0c      	ite	eq
 8007c10:	2201      	moveq	r2, #1
 8007c12:	2202      	movne	r2, #2
 8007c14:	6122      	str	r2, [r4, #16]
 8007c16:	b1a5      	cbz	r5, 8007c42 <__d2b+0x92>
 8007c18:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007c1c:	4405      	add	r5, r0
 8007c1e:	603d      	str	r5, [r7, #0]
 8007c20:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007c24:	6030      	str	r0, [r6, #0]
 8007c26:	4620      	mov	r0, r4
 8007c28:	b003      	add	sp, #12
 8007c2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c2e:	6161      	str	r1, [r4, #20]
 8007c30:	e7ea      	b.n	8007c08 <__d2b+0x58>
 8007c32:	a801      	add	r0, sp, #4
 8007c34:	f7ff fd61 	bl	80076fa <__lo0bits>
 8007c38:	9b01      	ldr	r3, [sp, #4]
 8007c3a:	6163      	str	r3, [r4, #20]
 8007c3c:	3020      	adds	r0, #32
 8007c3e:	2201      	movs	r2, #1
 8007c40:	e7e8      	b.n	8007c14 <__d2b+0x64>
 8007c42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007c4a:	6038      	str	r0, [r7, #0]
 8007c4c:	6918      	ldr	r0, [r3, #16]
 8007c4e:	f7ff fd35 	bl	80076bc <__hi0bits>
 8007c52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c56:	e7e5      	b.n	8007c24 <__d2b+0x74>
 8007c58:	0800864b 	.word	0x0800864b
 8007c5c:	0800865c 	.word	0x0800865c

08007c60 <__ascii_wctomb>:
 8007c60:	4603      	mov	r3, r0
 8007c62:	4608      	mov	r0, r1
 8007c64:	b141      	cbz	r1, 8007c78 <__ascii_wctomb+0x18>
 8007c66:	2aff      	cmp	r2, #255	@ 0xff
 8007c68:	d904      	bls.n	8007c74 <__ascii_wctomb+0x14>
 8007c6a:	228a      	movs	r2, #138	@ 0x8a
 8007c6c:	601a      	str	r2, [r3, #0]
 8007c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c72:	4770      	bx	lr
 8007c74:	700a      	strb	r2, [r1, #0]
 8007c76:	2001      	movs	r0, #1
 8007c78:	4770      	bx	lr

08007c7a <__sfputc_r>:
 8007c7a:	6893      	ldr	r3, [r2, #8]
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	b410      	push	{r4}
 8007c82:	6093      	str	r3, [r2, #8]
 8007c84:	da08      	bge.n	8007c98 <__sfputc_r+0x1e>
 8007c86:	6994      	ldr	r4, [r2, #24]
 8007c88:	42a3      	cmp	r3, r4
 8007c8a:	db01      	blt.n	8007c90 <__sfputc_r+0x16>
 8007c8c:	290a      	cmp	r1, #10
 8007c8e:	d103      	bne.n	8007c98 <__sfputc_r+0x1e>
 8007c90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c94:	f7fe bbc3 	b.w	800641e <__swbuf_r>
 8007c98:	6813      	ldr	r3, [r2, #0]
 8007c9a:	1c58      	adds	r0, r3, #1
 8007c9c:	6010      	str	r0, [r2, #0]
 8007c9e:	7019      	strb	r1, [r3, #0]
 8007ca0:	4608      	mov	r0, r1
 8007ca2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <__sfputs_r>:
 8007ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007caa:	4606      	mov	r6, r0
 8007cac:	460f      	mov	r7, r1
 8007cae:	4614      	mov	r4, r2
 8007cb0:	18d5      	adds	r5, r2, r3
 8007cb2:	42ac      	cmp	r4, r5
 8007cb4:	d101      	bne.n	8007cba <__sfputs_r+0x12>
 8007cb6:	2000      	movs	r0, #0
 8007cb8:	e007      	b.n	8007cca <__sfputs_r+0x22>
 8007cba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cbe:	463a      	mov	r2, r7
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	f7ff ffda 	bl	8007c7a <__sfputc_r>
 8007cc6:	1c43      	adds	r3, r0, #1
 8007cc8:	d1f3      	bne.n	8007cb2 <__sfputs_r+0xa>
 8007cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007ccc <_vfiprintf_r>:
 8007ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd0:	460d      	mov	r5, r1
 8007cd2:	b09d      	sub	sp, #116	@ 0x74
 8007cd4:	4614      	mov	r4, r2
 8007cd6:	4698      	mov	r8, r3
 8007cd8:	4606      	mov	r6, r0
 8007cda:	b118      	cbz	r0, 8007ce4 <_vfiprintf_r+0x18>
 8007cdc:	6a03      	ldr	r3, [r0, #32]
 8007cde:	b90b      	cbnz	r3, 8007ce4 <_vfiprintf_r+0x18>
 8007ce0:	f7fe fab4 	bl	800624c <__sinit>
 8007ce4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ce6:	07d9      	lsls	r1, r3, #31
 8007ce8:	d405      	bmi.n	8007cf6 <_vfiprintf_r+0x2a>
 8007cea:	89ab      	ldrh	r3, [r5, #12]
 8007cec:	059a      	lsls	r2, r3, #22
 8007cee:	d402      	bmi.n	8007cf6 <_vfiprintf_r+0x2a>
 8007cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cf2:	f7fe fca0 	bl	8006636 <__retarget_lock_acquire_recursive>
 8007cf6:	89ab      	ldrh	r3, [r5, #12]
 8007cf8:	071b      	lsls	r3, r3, #28
 8007cfa:	d501      	bpl.n	8007d00 <_vfiprintf_r+0x34>
 8007cfc:	692b      	ldr	r3, [r5, #16]
 8007cfe:	b99b      	cbnz	r3, 8007d28 <_vfiprintf_r+0x5c>
 8007d00:	4629      	mov	r1, r5
 8007d02:	4630      	mov	r0, r6
 8007d04:	f7fe fbca 	bl	800649c <__swsetup_r>
 8007d08:	b170      	cbz	r0, 8007d28 <_vfiprintf_r+0x5c>
 8007d0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d0c:	07dc      	lsls	r4, r3, #31
 8007d0e:	d504      	bpl.n	8007d1a <_vfiprintf_r+0x4e>
 8007d10:	f04f 30ff 	mov.w	r0, #4294967295
 8007d14:	b01d      	add	sp, #116	@ 0x74
 8007d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d1a:	89ab      	ldrh	r3, [r5, #12]
 8007d1c:	0598      	lsls	r0, r3, #22
 8007d1e:	d4f7      	bmi.n	8007d10 <_vfiprintf_r+0x44>
 8007d20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d22:	f7fe fc89 	bl	8006638 <__retarget_lock_release_recursive>
 8007d26:	e7f3      	b.n	8007d10 <_vfiprintf_r+0x44>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d2c:	2320      	movs	r3, #32
 8007d2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d32:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d36:	2330      	movs	r3, #48	@ 0x30
 8007d38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007ee8 <_vfiprintf_r+0x21c>
 8007d3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d40:	f04f 0901 	mov.w	r9, #1
 8007d44:	4623      	mov	r3, r4
 8007d46:	469a      	mov	sl, r3
 8007d48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d4c:	b10a      	cbz	r2, 8007d52 <_vfiprintf_r+0x86>
 8007d4e:	2a25      	cmp	r2, #37	@ 0x25
 8007d50:	d1f9      	bne.n	8007d46 <_vfiprintf_r+0x7a>
 8007d52:	ebba 0b04 	subs.w	fp, sl, r4
 8007d56:	d00b      	beq.n	8007d70 <_vfiprintf_r+0xa4>
 8007d58:	465b      	mov	r3, fp
 8007d5a:	4622      	mov	r2, r4
 8007d5c:	4629      	mov	r1, r5
 8007d5e:	4630      	mov	r0, r6
 8007d60:	f7ff ffa2 	bl	8007ca8 <__sfputs_r>
 8007d64:	3001      	adds	r0, #1
 8007d66:	f000 80a7 	beq.w	8007eb8 <_vfiprintf_r+0x1ec>
 8007d6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d6c:	445a      	add	r2, fp
 8007d6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d70:	f89a 3000 	ldrb.w	r3, [sl]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f000 809f 	beq.w	8007eb8 <_vfiprintf_r+0x1ec>
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d84:	f10a 0a01 	add.w	sl, sl, #1
 8007d88:	9304      	str	r3, [sp, #16]
 8007d8a:	9307      	str	r3, [sp, #28]
 8007d8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d90:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d92:	4654      	mov	r4, sl
 8007d94:	2205      	movs	r2, #5
 8007d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d9a:	4853      	ldr	r0, [pc, #332]	@ (8007ee8 <_vfiprintf_r+0x21c>)
 8007d9c:	f7f8 fa28 	bl	80001f0 <memchr>
 8007da0:	9a04      	ldr	r2, [sp, #16]
 8007da2:	b9d8      	cbnz	r0, 8007ddc <_vfiprintf_r+0x110>
 8007da4:	06d1      	lsls	r1, r2, #27
 8007da6:	bf44      	itt	mi
 8007da8:	2320      	movmi	r3, #32
 8007daa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dae:	0713      	lsls	r3, r2, #28
 8007db0:	bf44      	itt	mi
 8007db2:	232b      	movmi	r3, #43	@ 0x2b
 8007db4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007db8:	f89a 3000 	ldrb.w	r3, [sl]
 8007dbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dbe:	d015      	beq.n	8007dec <_vfiprintf_r+0x120>
 8007dc0:	9a07      	ldr	r2, [sp, #28]
 8007dc2:	4654      	mov	r4, sl
 8007dc4:	2000      	movs	r0, #0
 8007dc6:	f04f 0c0a 	mov.w	ip, #10
 8007dca:	4621      	mov	r1, r4
 8007dcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007dd0:	3b30      	subs	r3, #48	@ 0x30
 8007dd2:	2b09      	cmp	r3, #9
 8007dd4:	d94b      	bls.n	8007e6e <_vfiprintf_r+0x1a2>
 8007dd6:	b1b0      	cbz	r0, 8007e06 <_vfiprintf_r+0x13a>
 8007dd8:	9207      	str	r2, [sp, #28]
 8007dda:	e014      	b.n	8007e06 <_vfiprintf_r+0x13a>
 8007ddc:	eba0 0308 	sub.w	r3, r0, r8
 8007de0:	fa09 f303 	lsl.w	r3, r9, r3
 8007de4:	4313      	orrs	r3, r2
 8007de6:	9304      	str	r3, [sp, #16]
 8007de8:	46a2      	mov	sl, r4
 8007dea:	e7d2      	b.n	8007d92 <_vfiprintf_r+0xc6>
 8007dec:	9b03      	ldr	r3, [sp, #12]
 8007dee:	1d19      	adds	r1, r3, #4
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	9103      	str	r1, [sp, #12]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	bfbb      	ittet	lt
 8007df8:	425b      	neglt	r3, r3
 8007dfa:	f042 0202 	orrlt.w	r2, r2, #2
 8007dfe:	9307      	strge	r3, [sp, #28]
 8007e00:	9307      	strlt	r3, [sp, #28]
 8007e02:	bfb8      	it	lt
 8007e04:	9204      	strlt	r2, [sp, #16]
 8007e06:	7823      	ldrb	r3, [r4, #0]
 8007e08:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e0a:	d10a      	bne.n	8007e22 <_vfiprintf_r+0x156>
 8007e0c:	7863      	ldrb	r3, [r4, #1]
 8007e0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e10:	d132      	bne.n	8007e78 <_vfiprintf_r+0x1ac>
 8007e12:	9b03      	ldr	r3, [sp, #12]
 8007e14:	1d1a      	adds	r2, r3, #4
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	9203      	str	r2, [sp, #12]
 8007e1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e1e:	3402      	adds	r4, #2
 8007e20:	9305      	str	r3, [sp, #20]
 8007e22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007ef8 <_vfiprintf_r+0x22c>
 8007e26:	7821      	ldrb	r1, [r4, #0]
 8007e28:	2203      	movs	r2, #3
 8007e2a:	4650      	mov	r0, sl
 8007e2c:	f7f8 f9e0 	bl	80001f0 <memchr>
 8007e30:	b138      	cbz	r0, 8007e42 <_vfiprintf_r+0x176>
 8007e32:	9b04      	ldr	r3, [sp, #16]
 8007e34:	eba0 000a 	sub.w	r0, r0, sl
 8007e38:	2240      	movs	r2, #64	@ 0x40
 8007e3a:	4082      	lsls	r2, r0
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	3401      	adds	r4, #1
 8007e40:	9304      	str	r3, [sp, #16]
 8007e42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e46:	4829      	ldr	r0, [pc, #164]	@ (8007eec <_vfiprintf_r+0x220>)
 8007e48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e4c:	2206      	movs	r2, #6
 8007e4e:	f7f8 f9cf 	bl	80001f0 <memchr>
 8007e52:	2800      	cmp	r0, #0
 8007e54:	d03f      	beq.n	8007ed6 <_vfiprintf_r+0x20a>
 8007e56:	4b26      	ldr	r3, [pc, #152]	@ (8007ef0 <_vfiprintf_r+0x224>)
 8007e58:	bb1b      	cbnz	r3, 8007ea2 <_vfiprintf_r+0x1d6>
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	3307      	adds	r3, #7
 8007e5e:	f023 0307 	bic.w	r3, r3, #7
 8007e62:	3308      	adds	r3, #8
 8007e64:	9303      	str	r3, [sp, #12]
 8007e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e68:	443b      	add	r3, r7
 8007e6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e6c:	e76a      	b.n	8007d44 <_vfiprintf_r+0x78>
 8007e6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e72:	460c      	mov	r4, r1
 8007e74:	2001      	movs	r0, #1
 8007e76:	e7a8      	b.n	8007dca <_vfiprintf_r+0xfe>
 8007e78:	2300      	movs	r3, #0
 8007e7a:	3401      	adds	r4, #1
 8007e7c:	9305      	str	r3, [sp, #20]
 8007e7e:	4619      	mov	r1, r3
 8007e80:	f04f 0c0a 	mov.w	ip, #10
 8007e84:	4620      	mov	r0, r4
 8007e86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e8a:	3a30      	subs	r2, #48	@ 0x30
 8007e8c:	2a09      	cmp	r2, #9
 8007e8e:	d903      	bls.n	8007e98 <_vfiprintf_r+0x1cc>
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d0c6      	beq.n	8007e22 <_vfiprintf_r+0x156>
 8007e94:	9105      	str	r1, [sp, #20]
 8007e96:	e7c4      	b.n	8007e22 <_vfiprintf_r+0x156>
 8007e98:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e9c:	4604      	mov	r4, r0
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e7f0      	b.n	8007e84 <_vfiprintf_r+0x1b8>
 8007ea2:	ab03      	add	r3, sp, #12
 8007ea4:	9300      	str	r3, [sp, #0]
 8007ea6:	462a      	mov	r2, r5
 8007ea8:	4b12      	ldr	r3, [pc, #72]	@ (8007ef4 <_vfiprintf_r+0x228>)
 8007eaa:	a904      	add	r1, sp, #16
 8007eac:	4630      	mov	r0, r6
 8007eae:	f7fd fd8b 	bl	80059c8 <_printf_float>
 8007eb2:	4607      	mov	r7, r0
 8007eb4:	1c78      	adds	r0, r7, #1
 8007eb6:	d1d6      	bne.n	8007e66 <_vfiprintf_r+0x19a>
 8007eb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007eba:	07d9      	lsls	r1, r3, #31
 8007ebc:	d405      	bmi.n	8007eca <_vfiprintf_r+0x1fe>
 8007ebe:	89ab      	ldrh	r3, [r5, #12]
 8007ec0:	059a      	lsls	r2, r3, #22
 8007ec2:	d402      	bmi.n	8007eca <_vfiprintf_r+0x1fe>
 8007ec4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ec6:	f7fe fbb7 	bl	8006638 <__retarget_lock_release_recursive>
 8007eca:	89ab      	ldrh	r3, [r5, #12]
 8007ecc:	065b      	lsls	r3, r3, #25
 8007ece:	f53f af1f 	bmi.w	8007d10 <_vfiprintf_r+0x44>
 8007ed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ed4:	e71e      	b.n	8007d14 <_vfiprintf_r+0x48>
 8007ed6:	ab03      	add	r3, sp, #12
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	462a      	mov	r2, r5
 8007edc:	4b05      	ldr	r3, [pc, #20]	@ (8007ef4 <_vfiprintf_r+0x228>)
 8007ede:	a904      	add	r1, sp, #16
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	f7fe f809 	bl	8005ef8 <_printf_i>
 8007ee6:	e7e4      	b.n	8007eb2 <_vfiprintf_r+0x1e6>
 8007ee8:	080086b5 	.word	0x080086b5
 8007eec:	080086bf 	.word	0x080086bf
 8007ef0:	080059c9 	.word	0x080059c9
 8007ef4:	08007ca9 	.word	0x08007ca9
 8007ef8:	080086bb 	.word	0x080086bb

08007efc <__sflush_r>:
 8007efc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f04:	0716      	lsls	r6, r2, #28
 8007f06:	4605      	mov	r5, r0
 8007f08:	460c      	mov	r4, r1
 8007f0a:	d454      	bmi.n	8007fb6 <__sflush_r+0xba>
 8007f0c:	684b      	ldr	r3, [r1, #4]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	dc02      	bgt.n	8007f18 <__sflush_r+0x1c>
 8007f12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	dd48      	ble.n	8007faa <__sflush_r+0xae>
 8007f18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f1a:	2e00      	cmp	r6, #0
 8007f1c:	d045      	beq.n	8007faa <__sflush_r+0xae>
 8007f1e:	2300      	movs	r3, #0
 8007f20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f24:	682f      	ldr	r7, [r5, #0]
 8007f26:	6a21      	ldr	r1, [r4, #32]
 8007f28:	602b      	str	r3, [r5, #0]
 8007f2a:	d030      	beq.n	8007f8e <__sflush_r+0x92>
 8007f2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f2e:	89a3      	ldrh	r3, [r4, #12]
 8007f30:	0759      	lsls	r1, r3, #29
 8007f32:	d505      	bpl.n	8007f40 <__sflush_r+0x44>
 8007f34:	6863      	ldr	r3, [r4, #4]
 8007f36:	1ad2      	subs	r2, r2, r3
 8007f38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f3a:	b10b      	cbz	r3, 8007f40 <__sflush_r+0x44>
 8007f3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f3e:	1ad2      	subs	r2, r2, r3
 8007f40:	2300      	movs	r3, #0
 8007f42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f44:	6a21      	ldr	r1, [r4, #32]
 8007f46:	4628      	mov	r0, r5
 8007f48:	47b0      	blx	r6
 8007f4a:	1c43      	adds	r3, r0, #1
 8007f4c:	89a3      	ldrh	r3, [r4, #12]
 8007f4e:	d106      	bne.n	8007f5e <__sflush_r+0x62>
 8007f50:	6829      	ldr	r1, [r5, #0]
 8007f52:	291d      	cmp	r1, #29
 8007f54:	d82b      	bhi.n	8007fae <__sflush_r+0xb2>
 8007f56:	4a2a      	ldr	r2, [pc, #168]	@ (8008000 <__sflush_r+0x104>)
 8007f58:	40ca      	lsrs	r2, r1
 8007f5a:	07d6      	lsls	r6, r2, #31
 8007f5c:	d527      	bpl.n	8007fae <__sflush_r+0xb2>
 8007f5e:	2200      	movs	r2, #0
 8007f60:	6062      	str	r2, [r4, #4]
 8007f62:	04d9      	lsls	r1, r3, #19
 8007f64:	6922      	ldr	r2, [r4, #16]
 8007f66:	6022      	str	r2, [r4, #0]
 8007f68:	d504      	bpl.n	8007f74 <__sflush_r+0x78>
 8007f6a:	1c42      	adds	r2, r0, #1
 8007f6c:	d101      	bne.n	8007f72 <__sflush_r+0x76>
 8007f6e:	682b      	ldr	r3, [r5, #0]
 8007f70:	b903      	cbnz	r3, 8007f74 <__sflush_r+0x78>
 8007f72:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f76:	602f      	str	r7, [r5, #0]
 8007f78:	b1b9      	cbz	r1, 8007faa <__sflush_r+0xae>
 8007f7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f7e:	4299      	cmp	r1, r3
 8007f80:	d002      	beq.n	8007f88 <__sflush_r+0x8c>
 8007f82:	4628      	mov	r0, r5
 8007f84:	f7ff f9e0 	bl	8007348 <_free_r>
 8007f88:	2300      	movs	r3, #0
 8007f8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f8c:	e00d      	b.n	8007faa <__sflush_r+0xae>
 8007f8e:	2301      	movs	r3, #1
 8007f90:	4628      	mov	r0, r5
 8007f92:	47b0      	blx	r6
 8007f94:	4602      	mov	r2, r0
 8007f96:	1c50      	adds	r0, r2, #1
 8007f98:	d1c9      	bne.n	8007f2e <__sflush_r+0x32>
 8007f9a:	682b      	ldr	r3, [r5, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d0c6      	beq.n	8007f2e <__sflush_r+0x32>
 8007fa0:	2b1d      	cmp	r3, #29
 8007fa2:	d001      	beq.n	8007fa8 <__sflush_r+0xac>
 8007fa4:	2b16      	cmp	r3, #22
 8007fa6:	d11e      	bne.n	8007fe6 <__sflush_r+0xea>
 8007fa8:	602f      	str	r7, [r5, #0]
 8007faa:	2000      	movs	r0, #0
 8007fac:	e022      	b.n	8007ff4 <__sflush_r+0xf8>
 8007fae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fb2:	b21b      	sxth	r3, r3
 8007fb4:	e01b      	b.n	8007fee <__sflush_r+0xf2>
 8007fb6:	690f      	ldr	r7, [r1, #16]
 8007fb8:	2f00      	cmp	r7, #0
 8007fba:	d0f6      	beq.n	8007faa <__sflush_r+0xae>
 8007fbc:	0793      	lsls	r3, r2, #30
 8007fbe:	680e      	ldr	r6, [r1, #0]
 8007fc0:	bf08      	it	eq
 8007fc2:	694b      	ldreq	r3, [r1, #20]
 8007fc4:	600f      	str	r7, [r1, #0]
 8007fc6:	bf18      	it	ne
 8007fc8:	2300      	movne	r3, #0
 8007fca:	eba6 0807 	sub.w	r8, r6, r7
 8007fce:	608b      	str	r3, [r1, #8]
 8007fd0:	f1b8 0f00 	cmp.w	r8, #0
 8007fd4:	dde9      	ble.n	8007faa <__sflush_r+0xae>
 8007fd6:	6a21      	ldr	r1, [r4, #32]
 8007fd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007fda:	4643      	mov	r3, r8
 8007fdc:	463a      	mov	r2, r7
 8007fde:	4628      	mov	r0, r5
 8007fe0:	47b0      	blx	r6
 8007fe2:	2800      	cmp	r0, #0
 8007fe4:	dc08      	bgt.n	8007ff8 <__sflush_r+0xfc>
 8007fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fee:	81a3      	strh	r3, [r4, #12]
 8007ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ff8:	4407      	add	r7, r0
 8007ffa:	eba8 0800 	sub.w	r8, r8, r0
 8007ffe:	e7e7      	b.n	8007fd0 <__sflush_r+0xd4>
 8008000:	20400001 	.word	0x20400001

08008004 <_fflush_r>:
 8008004:	b538      	push	{r3, r4, r5, lr}
 8008006:	690b      	ldr	r3, [r1, #16]
 8008008:	4605      	mov	r5, r0
 800800a:	460c      	mov	r4, r1
 800800c:	b913      	cbnz	r3, 8008014 <_fflush_r+0x10>
 800800e:	2500      	movs	r5, #0
 8008010:	4628      	mov	r0, r5
 8008012:	bd38      	pop	{r3, r4, r5, pc}
 8008014:	b118      	cbz	r0, 800801e <_fflush_r+0x1a>
 8008016:	6a03      	ldr	r3, [r0, #32]
 8008018:	b90b      	cbnz	r3, 800801e <_fflush_r+0x1a>
 800801a:	f7fe f917 	bl	800624c <__sinit>
 800801e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d0f3      	beq.n	800800e <_fflush_r+0xa>
 8008026:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008028:	07d0      	lsls	r0, r2, #31
 800802a:	d404      	bmi.n	8008036 <_fflush_r+0x32>
 800802c:	0599      	lsls	r1, r3, #22
 800802e:	d402      	bmi.n	8008036 <_fflush_r+0x32>
 8008030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008032:	f7fe fb00 	bl	8006636 <__retarget_lock_acquire_recursive>
 8008036:	4628      	mov	r0, r5
 8008038:	4621      	mov	r1, r4
 800803a:	f7ff ff5f 	bl	8007efc <__sflush_r>
 800803e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008040:	07da      	lsls	r2, r3, #31
 8008042:	4605      	mov	r5, r0
 8008044:	d4e4      	bmi.n	8008010 <_fflush_r+0xc>
 8008046:	89a3      	ldrh	r3, [r4, #12]
 8008048:	059b      	lsls	r3, r3, #22
 800804a:	d4e1      	bmi.n	8008010 <_fflush_r+0xc>
 800804c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800804e:	f7fe faf3 	bl	8006638 <__retarget_lock_release_recursive>
 8008052:	e7dd      	b.n	8008010 <_fflush_r+0xc>

08008054 <fiprintf>:
 8008054:	b40e      	push	{r1, r2, r3}
 8008056:	b503      	push	{r0, r1, lr}
 8008058:	4601      	mov	r1, r0
 800805a:	ab03      	add	r3, sp, #12
 800805c:	4805      	ldr	r0, [pc, #20]	@ (8008074 <fiprintf+0x20>)
 800805e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008062:	6800      	ldr	r0, [r0, #0]
 8008064:	9301      	str	r3, [sp, #4]
 8008066:	f7ff fe31 	bl	8007ccc <_vfiprintf_r>
 800806a:	b002      	add	sp, #8
 800806c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008070:	b003      	add	sp, #12
 8008072:	4770      	bx	lr
 8008074:	20000198 	.word	0x20000198

08008078 <__swhatbuf_r>:
 8008078:	b570      	push	{r4, r5, r6, lr}
 800807a:	460c      	mov	r4, r1
 800807c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008080:	2900      	cmp	r1, #0
 8008082:	b096      	sub	sp, #88	@ 0x58
 8008084:	4615      	mov	r5, r2
 8008086:	461e      	mov	r6, r3
 8008088:	da0d      	bge.n	80080a6 <__swhatbuf_r+0x2e>
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008090:	f04f 0100 	mov.w	r1, #0
 8008094:	bf14      	ite	ne
 8008096:	2340      	movne	r3, #64	@ 0x40
 8008098:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800809c:	2000      	movs	r0, #0
 800809e:	6031      	str	r1, [r6, #0]
 80080a0:	602b      	str	r3, [r5, #0]
 80080a2:	b016      	add	sp, #88	@ 0x58
 80080a4:	bd70      	pop	{r4, r5, r6, pc}
 80080a6:	466a      	mov	r2, sp
 80080a8:	f000 f848 	bl	800813c <_fstat_r>
 80080ac:	2800      	cmp	r0, #0
 80080ae:	dbec      	blt.n	800808a <__swhatbuf_r+0x12>
 80080b0:	9901      	ldr	r1, [sp, #4]
 80080b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80080b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80080ba:	4259      	negs	r1, r3
 80080bc:	4159      	adcs	r1, r3
 80080be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80080c2:	e7eb      	b.n	800809c <__swhatbuf_r+0x24>

080080c4 <__smakebuf_r>:
 80080c4:	898b      	ldrh	r3, [r1, #12]
 80080c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080c8:	079d      	lsls	r5, r3, #30
 80080ca:	4606      	mov	r6, r0
 80080cc:	460c      	mov	r4, r1
 80080ce:	d507      	bpl.n	80080e0 <__smakebuf_r+0x1c>
 80080d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80080d4:	6023      	str	r3, [r4, #0]
 80080d6:	6123      	str	r3, [r4, #16]
 80080d8:	2301      	movs	r3, #1
 80080da:	6163      	str	r3, [r4, #20]
 80080dc:	b003      	add	sp, #12
 80080de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080e0:	ab01      	add	r3, sp, #4
 80080e2:	466a      	mov	r2, sp
 80080e4:	f7ff ffc8 	bl	8008078 <__swhatbuf_r>
 80080e8:	9f00      	ldr	r7, [sp, #0]
 80080ea:	4605      	mov	r5, r0
 80080ec:	4639      	mov	r1, r7
 80080ee:	4630      	mov	r0, r6
 80080f0:	f7ff f99e 	bl	8007430 <_malloc_r>
 80080f4:	b948      	cbnz	r0, 800810a <__smakebuf_r+0x46>
 80080f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080fa:	059a      	lsls	r2, r3, #22
 80080fc:	d4ee      	bmi.n	80080dc <__smakebuf_r+0x18>
 80080fe:	f023 0303 	bic.w	r3, r3, #3
 8008102:	f043 0302 	orr.w	r3, r3, #2
 8008106:	81a3      	strh	r3, [r4, #12]
 8008108:	e7e2      	b.n	80080d0 <__smakebuf_r+0xc>
 800810a:	89a3      	ldrh	r3, [r4, #12]
 800810c:	6020      	str	r0, [r4, #0]
 800810e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008112:	81a3      	strh	r3, [r4, #12]
 8008114:	9b01      	ldr	r3, [sp, #4]
 8008116:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800811a:	b15b      	cbz	r3, 8008134 <__smakebuf_r+0x70>
 800811c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008120:	4630      	mov	r0, r6
 8008122:	f000 f81d 	bl	8008160 <_isatty_r>
 8008126:	b128      	cbz	r0, 8008134 <__smakebuf_r+0x70>
 8008128:	89a3      	ldrh	r3, [r4, #12]
 800812a:	f023 0303 	bic.w	r3, r3, #3
 800812e:	f043 0301 	orr.w	r3, r3, #1
 8008132:	81a3      	strh	r3, [r4, #12]
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	431d      	orrs	r5, r3
 8008138:	81a5      	strh	r5, [r4, #12]
 800813a:	e7cf      	b.n	80080dc <__smakebuf_r+0x18>

0800813c <_fstat_r>:
 800813c:	b538      	push	{r3, r4, r5, lr}
 800813e:	4d07      	ldr	r5, [pc, #28]	@ (800815c <_fstat_r+0x20>)
 8008140:	2300      	movs	r3, #0
 8008142:	4604      	mov	r4, r0
 8008144:	4608      	mov	r0, r1
 8008146:	4611      	mov	r1, r2
 8008148:	602b      	str	r3, [r5, #0]
 800814a:	f7f9 fdfb 	bl	8001d44 <_fstat>
 800814e:	1c43      	adds	r3, r0, #1
 8008150:	d102      	bne.n	8008158 <_fstat_r+0x1c>
 8008152:	682b      	ldr	r3, [r5, #0]
 8008154:	b103      	cbz	r3, 8008158 <_fstat_r+0x1c>
 8008156:	6023      	str	r3, [r4, #0]
 8008158:	bd38      	pop	{r3, r4, r5, pc}
 800815a:	bf00      	nop
 800815c:	200005b4 	.word	0x200005b4

08008160 <_isatty_r>:
 8008160:	b538      	push	{r3, r4, r5, lr}
 8008162:	4d06      	ldr	r5, [pc, #24]	@ (800817c <_isatty_r+0x1c>)
 8008164:	2300      	movs	r3, #0
 8008166:	4604      	mov	r4, r0
 8008168:	4608      	mov	r0, r1
 800816a:	602b      	str	r3, [r5, #0]
 800816c:	f7f9 fdfa 	bl	8001d64 <_isatty>
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	d102      	bne.n	800817a <_isatty_r+0x1a>
 8008174:	682b      	ldr	r3, [r5, #0]
 8008176:	b103      	cbz	r3, 800817a <_isatty_r+0x1a>
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	bd38      	pop	{r3, r4, r5, pc}
 800817c:	200005b4 	.word	0x200005b4

08008180 <_sbrk_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	4d06      	ldr	r5, [pc, #24]	@ (800819c <_sbrk_r+0x1c>)
 8008184:	2300      	movs	r3, #0
 8008186:	4604      	mov	r4, r0
 8008188:	4608      	mov	r0, r1
 800818a:	602b      	str	r3, [r5, #0]
 800818c:	f7f9 fe02 	bl	8001d94 <_sbrk>
 8008190:	1c43      	adds	r3, r0, #1
 8008192:	d102      	bne.n	800819a <_sbrk_r+0x1a>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	b103      	cbz	r3, 800819a <_sbrk_r+0x1a>
 8008198:	6023      	str	r3, [r4, #0]
 800819a:	bd38      	pop	{r3, r4, r5, pc}
 800819c:	200005b4 	.word	0x200005b4

080081a0 <abort>:
 80081a0:	b508      	push	{r3, lr}
 80081a2:	2006      	movs	r0, #6
 80081a4:	f000 f840 	bl	8008228 <raise>
 80081a8:	2001      	movs	r0, #1
 80081aa:	f7f9 fd7b 	bl	8001ca4 <_exit>

080081ae <_calloc_r>:
 80081ae:	b570      	push	{r4, r5, r6, lr}
 80081b0:	fba1 5402 	umull	r5, r4, r1, r2
 80081b4:	b934      	cbnz	r4, 80081c4 <_calloc_r+0x16>
 80081b6:	4629      	mov	r1, r5
 80081b8:	f7ff f93a 	bl	8007430 <_malloc_r>
 80081bc:	4606      	mov	r6, r0
 80081be:	b928      	cbnz	r0, 80081cc <_calloc_r+0x1e>
 80081c0:	4630      	mov	r0, r6
 80081c2:	bd70      	pop	{r4, r5, r6, pc}
 80081c4:	220c      	movs	r2, #12
 80081c6:	6002      	str	r2, [r0, #0]
 80081c8:	2600      	movs	r6, #0
 80081ca:	e7f9      	b.n	80081c0 <_calloc_r+0x12>
 80081cc:	462a      	mov	r2, r5
 80081ce:	4621      	mov	r1, r4
 80081d0:	f7fe f9ba 	bl	8006548 <memset>
 80081d4:	e7f4      	b.n	80081c0 <_calloc_r+0x12>

080081d6 <_raise_r>:
 80081d6:	291f      	cmp	r1, #31
 80081d8:	b538      	push	{r3, r4, r5, lr}
 80081da:	4605      	mov	r5, r0
 80081dc:	460c      	mov	r4, r1
 80081de:	d904      	bls.n	80081ea <_raise_r+0x14>
 80081e0:	2316      	movs	r3, #22
 80081e2:	6003      	str	r3, [r0, #0]
 80081e4:	f04f 30ff 	mov.w	r0, #4294967295
 80081e8:	bd38      	pop	{r3, r4, r5, pc}
 80081ea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80081ec:	b112      	cbz	r2, 80081f4 <_raise_r+0x1e>
 80081ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081f2:	b94b      	cbnz	r3, 8008208 <_raise_r+0x32>
 80081f4:	4628      	mov	r0, r5
 80081f6:	f000 f831 	bl	800825c <_getpid_r>
 80081fa:	4622      	mov	r2, r4
 80081fc:	4601      	mov	r1, r0
 80081fe:	4628      	mov	r0, r5
 8008200:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008204:	f000 b818 	b.w	8008238 <_kill_r>
 8008208:	2b01      	cmp	r3, #1
 800820a:	d00a      	beq.n	8008222 <_raise_r+0x4c>
 800820c:	1c59      	adds	r1, r3, #1
 800820e:	d103      	bne.n	8008218 <_raise_r+0x42>
 8008210:	2316      	movs	r3, #22
 8008212:	6003      	str	r3, [r0, #0]
 8008214:	2001      	movs	r0, #1
 8008216:	e7e7      	b.n	80081e8 <_raise_r+0x12>
 8008218:	2100      	movs	r1, #0
 800821a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800821e:	4620      	mov	r0, r4
 8008220:	4798      	blx	r3
 8008222:	2000      	movs	r0, #0
 8008224:	e7e0      	b.n	80081e8 <_raise_r+0x12>
	...

08008228 <raise>:
 8008228:	4b02      	ldr	r3, [pc, #8]	@ (8008234 <raise+0xc>)
 800822a:	4601      	mov	r1, r0
 800822c:	6818      	ldr	r0, [r3, #0]
 800822e:	f7ff bfd2 	b.w	80081d6 <_raise_r>
 8008232:	bf00      	nop
 8008234:	20000198 	.word	0x20000198

08008238 <_kill_r>:
 8008238:	b538      	push	{r3, r4, r5, lr}
 800823a:	4d07      	ldr	r5, [pc, #28]	@ (8008258 <_kill_r+0x20>)
 800823c:	2300      	movs	r3, #0
 800823e:	4604      	mov	r4, r0
 8008240:	4608      	mov	r0, r1
 8008242:	4611      	mov	r1, r2
 8008244:	602b      	str	r3, [r5, #0]
 8008246:	f7f9 fd1b 	bl	8001c80 <_kill>
 800824a:	1c43      	adds	r3, r0, #1
 800824c:	d102      	bne.n	8008254 <_kill_r+0x1c>
 800824e:	682b      	ldr	r3, [r5, #0]
 8008250:	b103      	cbz	r3, 8008254 <_kill_r+0x1c>
 8008252:	6023      	str	r3, [r4, #0]
 8008254:	bd38      	pop	{r3, r4, r5, pc}
 8008256:	bf00      	nop
 8008258:	200005b4 	.word	0x200005b4

0800825c <_getpid_r>:
 800825c:	f7f9 bd08 	b.w	8001c70 <_getpid>

08008260 <_init>:
 8008260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008262:	bf00      	nop
 8008264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008266:	bc08      	pop	{r3}
 8008268:	469e      	mov	lr, r3
 800826a:	4770      	bx	lr

0800826c <_fini>:
 800826c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800826e:	bf00      	nop
 8008270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008272:	bc08      	pop	{r3}
 8008274:	469e      	mov	lr, r3
 8008276:	4770      	bx	lr
