============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Oct 02 2025  03:03:22 pm
  Module:                 multiplexor
  Operating conditions:   sg13g2_stdcell_slow_1p08V_125C (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: MET (9470 ps) Path Delay Check
     Startpoint: (F) sel
       Endpoint: (R) mux_out[0]

                   Capture    Launch  
      Path Delay:+   10000         -  
      Drv Adjust:+       0         0  
         Arrival:=   10000            
                                      
   Required Time:=   10000            
       Data Path:-     530            
           Slack:=    9470            

Exceptions/Constraints:
  max_delay            10000            constraints_multiple_line_3 

#-------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge     Cell       Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  sel            -       -     F     (arrival)          5 26.9     0     0       0    (-,-) 
  g138__4319/X   -       S->X  R     sg13g2_mux2_1      1 80.6   518   528     528    (-,-) 
  mux_out[0]     -       -     R     (port)             -    -     -     2     530    (-,-) 
#-------------------------------------------------------------------------------------------

