Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/spec_gobmk_002.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3287467 heartbeat IPC: 3.04186 cumulative IPC: 3.04186 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6619042 heartbeat IPC: 3.00158 cumulative IPC: 3.02159 (Simulation time: 0 hr 4 min 17 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 9956945 heartbeat IPC: 2.99589 cumulative IPC: 3.01297 (Simulation time: 0 hr 6 min 26 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13266374 heartbeat IPC: 3.02167 cumulative IPC: 3.01514 (Simulation time: 0 hr 8 min 49 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16529900 heartbeat IPC: 3.06417 cumulative IPC: 3.02482 (Simulation time: 0 hr 10 min 55 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16529900 (Simulation time: 0 hr 10 min 55 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 23992161 heartbeat IPC: 1.34008 cumulative IPC: 1.34008 (Simulation time: 0 hr 12 min 40 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31412367 heartbeat IPC: 1.34767 cumulative IPC: 1.34386 (Simulation time: 0 hr 14 min 19 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38687650 heartbeat IPC: 1.37452 cumulative IPC: 1.35393 (Simulation time: 0 hr 15 min 53 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 46270559 heartbeat IPC: 1.31876 cumulative IPC: 1.34496 (Simulation time: 0 hr 17 min 19 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 54086785 heartbeat IPC: 1.27939 cumulative IPC: 1.33131 (Simulation time: 0 hr 18 min 48 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37556885 cumulative IPC: 1.33131 (Simulation time: 0 hr 18 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.33131 instructions: 50000000 cycles: 37556885
L1D TOTAL     ACCESS:   17633118  HIT:   17509995  MISS:     123123
L1D LOAD      ACCESS:    6662014  HIT:    6627766  MISS:      34248
L1D RFO       ACCESS:    4388069  HIT:    4345387  MISS:      42682
L1D PREFETCH  ACCESS:    6583035  HIT:    6536842  MISS:      46193
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6664380  ISSUED:    6597019  USEFUL:      17129  USELESS:      29248
L1D AVERAGE MISS LATENCY: 50.6872 cycles
L1I TOTAL     ACCESS:   14554500  HIT:   12609474  MISS:    1945026
L1I LOAD      ACCESS:    8877328  HIT:    8767476  MISS:     109852
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5677172  HIT:    3841998  MISS:    1835174
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    5886285  ISSUED:    5718909  USEFUL:     955674  USELESS:     879422
L1I AVERAGE MISS LATENCY: 14.5718 cycles
L2C TOTAL     ACCESS:    3014513  HIT:    2977011  MISS:      37502
L2C LOAD      ACCESS:     138875  HIT:     124325  MISS:      14550
L2C RFO       ACCESS:      42546  HIT:      39731  MISS:       2815
L2C PREFETCH  ACCESS:    2758885  HIT:    2738890  MISS:      19995
L2C WRITEBACK ACCESS:      74207  HIT:      74065  MISS:        142
L2C PREFETCH  REQUESTED:    1382607  ISSUED:    1382604  USEFUL:       2364  USELESS:      18117
L2C AVERAGE MISS LATENCY: 125.343 cycles
LLC TOTAL     ACCESS:      92116  HIT:      60999  MISS:      31117
LLC LOAD      ACCESS:      14550  HIT:       5875  MISS:       8675
LLC RFO       ACCESS:       2815  HIT:       1190  MISS:       1625
LLC PREFETCH  ACCESS:      56787  HIT:      36481  MISS:      20306
LLC WRITEBACK ACCESS:      17964  HIT:      17453  MISS:        511
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2061  USELESS:      18381
LLC AVERAGE MISS LATENCY: 181.966 cycles
Major fault: 0 Minor fault: 2781
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2540  ROW_BUFFER_MISS:      28066
 DBUS_CONGESTED:      14136
 WQ ROW_BUFFER_HIT:        739  ROW_BUFFER_MISS:      12473  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 93.9974% MPKI: 10.2447 Average ROB Occupancy at Mispredict: 39.7537

Branch types
NOT_BRANCH: 41466058 82.9321%
BRANCH_DIRECT_JUMP: 464313 0.928626%
BRANCH_INDIRECT: 32 6.4e-05%
BRANCH_CONDITIONAL: 7069453 14.1389%
BRANCH_DIRECT_CALL: 499587 0.999174%
BRANCH_INDIRECT_CALL: 342 0.000684%
BRANCH_RETURN: 499906 0.999812%
BRANCH_OTHER: 0 0%

