# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/floating_point_0_1/sim/floating_point_0.v" \

sv xil_defaultlib  \
"../../../../../../../OneDrive/Dokumente/GitHub/sus-float/fpWrapper/fsegref_fpADD/verilog_output/fpAdd_standalone.sv" \
"../../../../../../../OneDrive/Dokumente/GitHub/sus-float/fpWrapper/fsegref_fpADD/fpAdd_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
