{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487113772238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487113772238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 04:39:32 2017 " "Processing started: Wed Feb 15 04:39:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487113772238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1487113772238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1487113772238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1487113772438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1487113772438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitizer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digitizer " "Found entity 1: Digitizer" {  } { { "Digitizer.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oner.v 1 1 " "Found 1 design units, including 1 entities, in source file oner.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oner " "Found entity 1: Oner" {  } { { "Oner.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Oner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a p4.v(4) " "Verilog HDL Declaration information at p4.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b p4.v(4) " "Verilog HDL Declaration information at p4.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4.v 1 1 " "Found 1 design units, including 1 entities, in source file p4.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4 " "Found entity 1: p4" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p4 " "Elaborating entity \"p4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1487113783509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA:fa0 " "Elaborating entity \"FA\" for hierarchy \"FA:fa0\"" {  } { { "p4.v" "fa0" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digitizer Digitizer:digitizer " "Elaborating entity \"Digitizer\" for hierarchy \"Digitizer:digitizer\"" {  } { { "p4.v" "digitizer" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Digitizer:digitizer\|Converter:converter " "Elaborating entity \"Converter\" for hierarchy \"Digitizer:digitizer\|Converter:converter\"" {  } { { "Digitizer.v" "converter" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Digitizer:digitizer\|Comparator:comparator " "Elaborating entity \"Comparator\" for hierarchy \"Digitizer:digitizer\|Comparator:comparator\"" {  } { { "Digitizer.v" "comparator" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Digitizer:digitizer\|Multiplexer:mux0 " "Elaborating entity \"Multiplexer\" for hierarchy \"Digitizer:digitizer\|Multiplexer:mux0\"" {  } { { "Digitizer.v" "mux0" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oner Digitizer:digitizer\|Oner:oner " "Elaborating entity \"Oner\" for hierarchy \"Digitizer:digitizer\|Oner:oner\"" {  } { { "Digitizer.v" "oner" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Digitizer:digitizer\|BCD:bcd " "Elaborating entity \"BCD\" for hierarchy \"Digitizer:digitizer\|BCD:bcd\"" {  } { { "Digitizer.v" "bcd" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1487113783619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Work/FPGA/Board/Lab2/P4/output_files/p4.map.smsg " "Generated suppressed messages file F:/Work/FPGA/Board/Lab2/P4/output_files/p4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1487113783639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487113783649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 04:39:43 2017 " "Processing ended: Wed Feb 15 04:39:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487113783649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487113783649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487113783649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1487113783649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487113772238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487113772238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 04:39:32 2017 " "Processing started: Wed Feb 15 04:39:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487113772238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1487113772238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1487113772238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1487113772438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1487113772438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitizer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digitizer " "Found entity 1: Digitizer" {  } { { "Digitizer.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oner.v 1 1 " "Found 1 design units, including 1 entities, in source file oner.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oner " "Found entity 1: Oner" {  } { { "Oner.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/Oner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a p4.v(4) " "Verilog HDL Declaration information at p4.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b p4.v(4) " "Verilog HDL Declaration information at p4.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4.v 1 1 " "Found 1 design units, including 1 entities, in source file p4.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4 " "Found entity 1: p4" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487113783489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p4 " "Elaborating entity \"p4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1487113783509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA:fa0 " "Elaborating entity \"FA\" for hierarchy \"FA:fa0\"" {  } { { "p4.v" "fa0" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digitizer Digitizer:digitizer " "Elaborating entity \"Digitizer\" for hierarchy \"Digitizer:digitizer\"" {  } { { "p4.v" "digitizer" { Text "F:/Work/FPGA/Board/Lab2/P4/p4.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Digitizer:digitizer\|Converter:converter " "Elaborating entity \"Converter\" for hierarchy \"Digitizer:digitizer\|Converter:converter\"" {  } { { "Digitizer.v" "converter" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Digitizer:digitizer\|Comparator:comparator " "Elaborating entity \"Comparator\" for hierarchy \"Digitizer:digitizer\|Comparator:comparator\"" {  } { { "Digitizer.v" "comparator" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Digitizer:digitizer\|Multiplexer:mux0 " "Elaborating entity \"Multiplexer\" for hierarchy \"Digitizer:digitizer\|Multiplexer:mux0\"" {  } { { "Digitizer.v" "mux0" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oner Digitizer:digitizer\|Oner:oner " "Elaborating entity \"Oner\" for hierarchy \"Digitizer:digitizer\|Oner:oner\"" {  } { { "Digitizer.v" "oner" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Digitizer:digitizer\|BCD:bcd " "Elaborating entity \"BCD\" for hierarchy \"Digitizer:digitizer\|BCD:bcd\"" {  } { { "Digitizer.v" "bcd" { Text "F:/Work/FPGA/Board/Lab2/P4/Digitizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487113783569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1487113783619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Work/FPGA/Board/Lab2/P4/output_files/p4.map.smsg " "Generated suppressed messages file F:/Work/FPGA/Board/Lab2/P4/output_files/p4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1487113783639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487113783649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 04:39:43 2017 " "Processing ended: Wed Feb 15 04:39:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487113783649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487113783649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487113783649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1487113783649 ""}
