/*
 * Copyright (C) 2016, Red Hat Inc, Andrew Jones <drjones@redhat.com>
 *
 * This work is licensed under the terms of the GNU LGPL, version 2.
 */
#include <devicetree.h>
#include <asm/gic.h>
#include <asm/io.h>
#include <asm/gic-v3-its.h>

struct gicv2_data gicv2_data;
struct gicv3_data gicv3_data;

struct gic_common_ops {
	void (*enable_defaults)(void);
	u32 (*read_iar)(void);
	u32 (*iar_irqnr)(u32 iar);
	void (*write_eoir)(u32 irqstat);
	void (*ipi_send_single)(int irq, int cpu);
	void (*ipi_send_mask)(int irq, const cpumask_t *dest);
};

static const struct gic_common_ops *gic_common_ops;

static const struct gic_common_ops gicv2_common_ops = {
	.enable_defaults = gicv2_enable_defaults,
	.read_iar = gicv2_read_iar,
	.iar_irqnr = gicv2_iar_irqnr,
	.write_eoir = gicv2_write_eoir,
	.ipi_send_single = gicv2_ipi_send_single,
	.ipi_send_mask = gicv2_ipi_send_mask,
};

static const struct gic_common_ops gicv3_common_ops = {
	.enable_defaults = gicv3_enable_defaults,
	.read_iar = gicv3_read_iar,
	.iar_irqnr = gicv3_iar_irqnr,
	.write_eoir = gicv3_write_eoir,
	.ipi_send_single = gicv3_ipi_send_single,
	.ipi_send_mask = gicv3_ipi_send_mask,
};

/*
 * Documentation/devicetree/bindings/interrupt-controller/arm,gic.txt
 * Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt
 */
static bool
gic_get_dt_bases(const char *compatible, void **base1, void **base2,
		 void **base3)
{
	struct dt_pbus_reg reg;
	struct dt_device gic, its;
	struct dt_bus bus;
	int node, subnode, ret, i, len;
	const void *fdt = dt_fdt();

	dt_bus_init_defaults(&bus);
	dt_device_init(&gic, &bus, NULL);

	node = dt_device_find_compatible(&gic, compatible);
	assert(node >= 0 || node == -FDT_ERR_NOTFOUND);

	if (node == -FDT_ERR_NOTFOUND)
		return false;

	dt_device_bind_node(&gic, node);

	ret = dt_pbus_translate(&gic, 0, &reg);
	assert(ret == 0);
	*base1 = ioremap(reg.addr, reg.size);

	for (i = 0; i < GICV3_NR_REDISTS; ++i) {
		ret = dt_pbus_translate(&gic, i + 1, &reg);
		if (ret == -FDT_ERR_NOTFOUND)
			break;
		assert(ret == 0);
		base2[i] = ioremap(reg.addr, reg.size);
	}

	if (base3 && !strcmp(compatible, "arm,gic-v3")) {
		dt_for_each_subnode(node, subnode) {
			const struct fdt_property *prop;

			prop = fdt_get_property(fdt, subnode,
						"compatible", &len);
			if (!strcmp((char *)prop->data, "arm,gic-v3-its")) {
				dt_device_bind_node(&its, subnode);
				ret = dt_pbus_translate(&its, 0, &reg);
				assert(ret == 0);
				*base3 = ioremap(reg.addr, reg.size);
				break;
			}
		}

	}

	return true;
}

int gicv2_init(void)
{
	return gic_get_dt_bases("arm,cortex-a15-gic",
			&gicv2_data.dist_base, &gicv2_data.cpu_base, NULL);
}

int gicv3_init(void)
{
	return gic_get_dt_bases("arm,gic-v3", &gicv3_data.dist_base,
			&gicv3_data.redist_bases[0], &its_data.base);
}

int gic_version(void)
{
	if (gic_common_ops == &gicv2_common_ops)
		return 2;
	else if (gic_common_ops == &gicv3_common_ops)
		return 3;
	return 0;
}

int gic_init(void)
{
	if (gicv2_init())
		gic_common_ops = &gicv2_common_ops;
	else if (gicv3_init())
		gic_common_ops = &gicv3_common_ops;
	its_init();
	return gic_version();
}

void gic_enable_defaults(void)
{
	if (!gic_common_ops) {
		int ret = gic_init();
		assert(ret != 0);
	} else
		assert(gic_common_ops->enable_defaults);
	gic_common_ops->enable_defaults();
}

u32 gic_read_iar(void)
{
	assert(gic_common_ops && gic_common_ops->read_iar);
	return gic_common_ops->read_iar();
}

u32 gic_iar_irqnr(u32 iar)
{
	assert(gic_common_ops && gic_common_ops->iar_irqnr);
	return gic_common_ops->iar_irqnr(iar);
}

void gic_write_eoir(u32 irqstat)
{
	assert(gic_common_ops && gic_common_ops->write_eoir);
	gic_common_ops->write_eoir(irqstat);
}

void gic_ipi_send_single(int irq, int cpu)
{
	assert(gic_common_ops && gic_common_ops->ipi_send_single);
	gic_common_ops->ipi_send_single(irq, cpu);
}

void gic_ipi_send_mask(int irq, const cpumask_t *dest)
{
	assert(gic_common_ops && gic_common_ops->ipi_send_mask);
	gic_common_ops->ipi_send_mask(irq, dest);
}

enum gic_bit_access {
	ACCESS_READ,
	ACCESS_SET,
	ACCESS_RMW
};

static u8 gic_masked_irq_bits(int irq, int offset, int bits, u8 value,
			      enum gic_bit_access access)
{
	void *base;
	int split = 32 / bits;
	int shift = (irq % split) * bits;
	u32 reg = 0, mask = ((1U << bits) - 1) << shift;

	switch (gic_version()) {
	case 2:
		base = gicv2_dist_base();
		break;
	case 3:
		if (irq < 32)
			base = gicv3_sgi_base();
		else
			base = gicv3_dist_base();
		break;
	default:
		return 0;
	}
	base += offset + (irq / split) * 4;

	switch (access) {
	case ACCESS_READ:
		return (readl(base) & mask) >> shift;
	case ACCESS_SET:
		reg = 0;
		break;
	case ACCESS_RMW:
		reg = readl(base) & ~mask;
		break;
	}

	writel(reg | ((u32)value << shift), base);

	return 0;
}

void gic_set_irq_bit(int irq, int offset)
{
	gic_masked_irq_bits(irq, offset, 1, 1, ACCESS_SET);
}

void gic_enable_irq(int irq)
{
	gic_set_irq_bit(irq, GICD_ISENABLER);
}

void gic_disable_irq(int irq)
{
	gic_set_irq_bit(irq, GICD_ICENABLER);
}

void gic_set_irq_priority(int irq, u8 prio)
{
	gic_masked_irq_bits(irq, GICD_IPRIORITYR, 8, prio, ACCESS_RMW);
}

void gic_set_irq_target(int irq, int cpu)
{
	if (irq < 32)
		return;

	if (gic_version() == 2) {
		gic_masked_irq_bits(irq, GICD_ITARGETSR, 8, 1U << cpu,
				    ACCESS_RMW);

		return;
	}

	writeq(cpus[cpu], gicv3_dist_base() + GICD_IROUTER + irq * 8);
}

void gic_set_irq_group(int irq, int group)
{
	gic_masked_irq_bits(irq, GICD_IGROUPR, 1, group, ACCESS_RMW);
}

int gic_get_irq_group(int irq)
{
	return gic_masked_irq_bits(irq, GICD_IGROUPR, 1, 0, ACCESS_READ);
}

void setup_irq(handler_t handler)
{
	gic_enable_defaults();
#ifdef __arm__
	install_exception_handler(EXCPTN_IRQ, handler);
#else
	install_irq_handler(EL1H_IRQ, handler);
#endif
	local_irq_enable();
}
