// Seed: 3141111955
`default_nettype wire
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input id_4
);
  wire id_5;
  assign id_5[1] = id_4;
  logic id_6;
endmodule
