// ADS I Class Project
// Pipelined RISC-V Core - IF Stage
//
// Chair of Electronic Design Automation, RPTU in Kaiserslautern
// File created on 01/09/2026 by Tobias Jauch (@tojauch)

/*
The Instruction Fetch (IF) stage is the first stage of the pipeline and handles instruction retrieval from memory.

Memory:
    IMem: instruction memory with 4096 32-bit unsigned integer entires, loaded from a binary file at compile time

Internal Registers:
    PC: 32-bit unsigned integer register, initialized to 0 holding the current program counter address

Internal Signals:
    none

Functionality:
    Fetch the instruction at the current PC (word-aligned addressing)
    Increment the PC (word-aligned) each clock cycle to fetch the next sequential instruction

Parameters:
    BinaryFile: String - path to the binary file to load into instruction memory

Inputs:
    none

Outputs:
    instr: send the fetched instruction to IF Barrier
*/

package core_tile

import chisel3._
import chisel3.util.experimental.loadMemoryFromFile

// -----------------------------------------
// Fetch Stage
// -----------------------------------------

class IF (BinaryFile: String) extends Module {
  val io = IO(new Bundle {
    // ToDo: Add I/O ports
    val instr = Output(UInt(32.W))  // Fetched instruction output
  })

//ToDo: Add your implementation according to the specification above here 
// Instruction Memory: 4096 words x 32 bits
// Loaded from binary file at compile time
  val IMem = Mem(4096, UInt(32.W))
  loadMemoryFromFile(IMem, BinaryFile)

  // Program Counter: starts at 0, increments by 1 each cycle
  // (word-addressed, so PC=1 means address 4 in byte terms)
  val PC = RegInit(0.U(32.W))

  // Fetch instruction at current PC
  // Use word-aligned addressing (PC directly indexes into memory)
  io.instr := IMem(PC)

  // Increment PC for next instruction
  // In this simple implementation, we always fetch sequentially
  PC := PC + 1.U
}
