NDS Database:  version P.68d

NDS_INFO | xc9500 | 957284 | XC9572-7-PC84

DEVICE | 9572 | 957284 | 

NETWORK | Main_Code | 0 | 0 | 201342983

INPUT_INSTANCE | 0 | 0 | NULL | ADD_3_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ADD<3> | 1977 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | ADD_2_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ADD<2> | 1978 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | ADD_1_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ADD<1> | 1979 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | ADD_0_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ADD<0> | 1980 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | CPU_Add_Data_Valid_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPU_Add_Data_Valid | 1981 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | CPLD_CLK_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPLD_CLK | 1982 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK

INPUT_INSTANCE | 0 | 0 | NULL | CPU_L_Data_Ready_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPU_L_Data_Ready | 1985 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | CPU_Read_Write_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPU_Read_Write | 1983 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | CPU_H_Data_Ready_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPU_H_Data_Ready | 1984 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | DUART_Read_Write_OBUF | Main_Code_COPY_0_COPY_0 | 2222986240 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Read_Write_OBUF.FBK | 2090 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DUART_Read_Write_OBUF$Q | 1934 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DUART_Read_Write_OBUF | 1935 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | DUART_Read_Write_OBUF.FBK | 2090 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | DUART_Read_Write_OBUF.SI | DUART_Read_Write_OBUF | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Read_Write_OBUF.FBK | 2090 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DUART_Read_Write_OBUF.D1 | 1987 | ? | 0 | 4096 | DUART_Read_Write_OBUF | NULL | NULL | DUART_Read_Write_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DUART_Read_Write_OBUF.D2 | 1988 | ? | 0 | 4096 | DUART_Read_Write_OBUF | NULL | NULL | DUART_Read_Write_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 8 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_TRUE | CPU_Read_Write_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | DUART_Read_Write_OBUF.FBK
SPPTERM | 8 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_TRUE | CPU_Read_Write_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | DUART_Read_Write_OBUF.FBK
SPPTERM | 8 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_FALSE | CPU_Read_Write_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_TRUE | DUART_Read_Write_OBUF.FBK
SPPTERM | 8 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_FALSE | CPU_Read_Write_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_TRUE | DUART_Read_Write_OBUF.FBK

SRFF_INSTANCE | DUART_Read_Write_OBUF.REG | DUART_Read_Write_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DUART_Read_Write_OBUF.D | 1986 | ? | 0 | 0 | DUART_Read_Write_OBUF | NULL | NULL | DUART_Read_Write_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DUART_Read_Write_OBUF.Q | 1989 | ? | 0 | 0 | DUART_Read_Write_OBUF | NULL | NULL | DUART_Read_Write_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | I_CPU_Clock | Main_Code_COPY_0_COPY_0 | 2155877376 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 2092 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 2093 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 2102 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 2103 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | I_CPU_Clock$Q | 1936 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_CPU_Clock.Q | I_CPU_Clock | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_CPU_Clock.UIM | 2104 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_CPU_Clock.Q | I_CPU_Clock | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | I_CPU_Clock.SI | I_CPU_Clock | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 2092 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 2093 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 2102 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 2103 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_CPU_Clock.D1 | 1991 | ? | 0 | 0 | I_CPU_Clock | NULL | NULL | I_CPU_Clock.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_CPU_Clock.D2 | 1992 | ? | 0 | 4096 | I_CPU_Clock | NULL | NULL | I_CPU_Clock.SI | 2 | 9 | MC_SI_D2
SPPTERM | 13 | IV_FALSE | I_Count1<0>.FBK | IV_FALSE | I_Count1<10>.FBK | IV_FALSE | I_Count1<11>.FBK | IV_FALSE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_FALSE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_FALSE | I_Count1<5>.FBK | IV_FALSE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_FALSE | I_Count1<9>.FBK | IV_TRUE | I_Count1<12>.FBK

SRFF_INSTANCE | I_CPU_Clock.REG | I_CPU_Clock | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_CPU_Clock.D | 1990 | ? | 0 | 0 | I_CPU_Clock | NULL | NULL | I_CPU_Clock.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_CPU_Clock.Q | 1993 | ? | 0 | 0 | I_CPU_Clock | NULL | NULL | I_CPU_Clock.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | ROM_H_Output_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ROM_H_Output_OBUF$Q | 1937 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF.Q | ROM_H_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ROM_H_Output_OBUF.UIM | 2105 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF.Q | ROM_H_Output_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ROM_H_Output_OBUF.SI | ROM_H_Output_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ROM_H_Output_OBUF.D1 | 1995 | ? | 0 | 4096 | ROM_H_Output_OBUF | NULL | NULL | ROM_H_Output_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ROM_H_Output_OBUF.D2 | 1996 | ? | 0 | 4096 | ROM_H_Output_OBUF | NULL | NULL | ROM_H_Output_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_FALSE | ADD_1_IBUF | IV_FALSE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_TRUE | CPU_Read_Write_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF

SRFF_INSTANCE | ROM_H_Output_OBUF.REG | ROM_H_Output_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ROM_H_Output_OBUF.D | 1994 | ? | 0 | 0 | ROM_H_Output_OBUF | NULL | NULL | ROM_H_Output_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ROM_H_Output_OBUF.Q | 1997 | ? | 0 | 0 | ROM_H_Output_OBUF | NULL | NULL | ROM_H_Output_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | ROM_L_Output_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ROM_L_Output_OBUF$Q | 1938 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF.Q | ROM_L_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ROM_L_Output_OBUF.UIM | 2106 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF.Q | ROM_L_Output_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ROM_L_Output_OBUF.SI | ROM_L_Output_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ROM_L_Output_OBUF.D1 | 1999 | ? | 0 | 4096 | ROM_L_Output_OBUF | NULL | NULL | ROM_L_Output_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ROM_L_Output_OBUF.D2 | 2000 | ? | 0 | 4096 | ROM_L_Output_OBUF | NULL | NULL | ROM_L_Output_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_FALSE | ADD_1_IBUF | IV_FALSE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_TRUE | CPU_Read_Write_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF

SRFF_INSTANCE | ROM_L_Output_OBUF.REG | ROM_L_Output_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ROM_L_Output_OBUF.D | 1998 | ? | 0 | 0 | ROM_L_Output_OBUF | NULL | NULL | ROM_L_Output_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ROM_L_Output_OBUF.Q | 2001 | ? | 0 | 0 | ROM_L_Output_OBUF | NULL | NULL | ROM_L_Output_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldHigh+Tff+OptxMapped+ClkInv | I_Count1<0> | Main_Code_COPY_0_COPY_0 | 2222985728 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<0> | 1939 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<0>.SI | I_Count1<0> | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<0>.D1 | 2003 | ? | 0 | 4096 | I_Count1<0> | NULL | NULL | I_Count1<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<0>.D2 | 2004 | ? | 0 | 4096 | I_Count1<0> | NULL | NULL | I_Count1<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC

SRFF_INSTANCE | I_Count1<0>.REG | I_Count1<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<0>.D | 2002 | ? | 0 | 0 | I_Count1<0> | NULL | NULL | I_Count1<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<0>.Q | 2005 | ? | 0 | 0 | I_Count1<0> | NULL | NULL | I_Count1<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<10> | Main_Code_COPY_0_COPY_0 | 2222986240 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 2102 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<10> | 1940 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<10>.FBK | 2092 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<10>.SI | I_Count1<10> | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 2102 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<10>.D1 | 2007 | ? | 0 | 0 | I_Count1<10> | NULL | NULL | I_Count1<10>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<10>.D2 | 2008 | ? | 0 | 4096 | I_Count1<10> | NULL | NULL | I_Count1<10>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 10 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_TRUE | I_Count1<9>.FBK

SRFF_INSTANCE | I_Count1<10>.REG | I_Count1<10> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<10>.D | 2006 | ? | 0 | 0 | I_Count1<10> | NULL | NULL | I_Count1<10>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<10>.Q | 2009 | ? | 0 | 0 | I_Count1<10> | NULL | NULL | I_Count1<10>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<11> | Main_Code_COPY_0_COPY_0 | 2222986240 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 2092 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 2102 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<11> | 1941 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<11>.FBK | 2093 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<11>.SI | I_Count1<11> | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 2092 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 2102 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<11>.D1 | 2011 | ? | 0 | 0 | I_Count1<11> | NULL | NULL | I_Count1<11>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<11>.D2 | 2012 | ? | 0 | 4096 | I_Count1<11> | NULL | NULL | I_Count1<11>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<10>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_TRUE | I_Count1<9>.FBK

SRFF_INSTANCE | I_Count1<11>.REG | I_Count1<11> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<11>.D | 2010 | ? | 0 | 0 | I_Count1<11> | NULL | NULL | I_Count1<11>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<11>.Q | 2013 | ? | 0 | 0 | I_Count1<11> | NULL | NULL | I_Count1<11>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<1> | Main_Code_COPY_0_COPY_0 | 2222986240 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<1> | 1942 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<1>.SI | I_Count1<1> | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<1>.D1 | 2015 | ? | 0 | 0 | I_Count1<1> | NULL | NULL | I_Count1<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<1>.D2 | 2016 | ? | 0 | 4096 | I_Count1<1> | NULL | NULL | I_Count1<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | I_Count1<0>.FBK

SRFF_INSTANCE | I_Count1<1>.REG | I_Count1<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<1>.D | 2014 | ? | 0 | 0 | I_Count1<1> | NULL | NULL | I_Count1<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<1>.Q | 2017 | ? | 0 | 0 | I_Count1<1> | NULL | NULL | I_Count1<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<2> | Main_Code_COPY_0_COPY_0 | 2222986240 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<2> | 1943 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<2>.SI | I_Count1<2> | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<2>.D1 | 2019 | ? | 0 | 0 | I_Count1<2> | NULL | NULL | I_Count1<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<2>.D2 | 2020 | ? | 0 | 4096 | I_Count1<2> | NULL | NULL | I_Count1<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK

SRFF_INSTANCE | I_Count1<2>.REG | I_Count1<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<2>.D | 2018 | ? | 0 | 0 | I_Count1<2> | NULL | NULL | I_Count1<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<2>.Q | 2021 | ? | 0 | 0 | I_Count1<2> | NULL | NULL | I_Count1<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<3> | Main_Code_COPY_0_COPY_0 | 2222986240 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<3> | 1944 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<3>.SI | I_Count1<3> | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<3>.D1 | 2023 | ? | 0 | 0 | I_Count1<3> | NULL | NULL | I_Count1<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<3>.D2 | 2024 | ? | 0 | 4096 | I_Count1<3> | NULL | NULL | I_Count1<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK

SRFF_INSTANCE | I_Count1<3>.REG | I_Count1<3> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<3>.D | 2022 | ? | 0 | 0 | I_Count1<3> | NULL | NULL | I_Count1<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<3>.Q | 2025 | ? | 0 | 0 | I_Count1<3> | NULL | NULL | I_Count1<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<4> | Main_Code_COPY_0_COPY_0 | 2222986240 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<4> | 1945 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<4>.SI | I_Count1<4> | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<4>.D1 | 2027 | ? | 0 | 0 | I_Count1<4> | NULL | NULL | I_Count1<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<4>.D2 | 2028 | ? | 0 | 4096 | I_Count1<4> | NULL | NULL | I_Count1<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK

SRFF_INSTANCE | I_Count1<4>.REG | I_Count1<4> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<4>.D | 2026 | ? | 0 | 0 | I_Count1<4> | NULL | NULL | I_Count1<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<4>.Q | 2029 | ? | 0 | 0 | I_Count1<4> | NULL | NULL | I_Count1<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<5> | Main_Code_COPY_0_COPY_0 | 2222986240 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<5> | 1946 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<5>.SI | I_Count1<5> | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<5>.D1 | 2031 | ? | 0 | 0 | I_Count1<5> | NULL | NULL | I_Count1<5>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<5>.D2 | 2032 | ? | 0 | 4096 | I_Count1<5> | NULL | NULL | I_Count1<5>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK

SRFF_INSTANCE | I_Count1<5>.REG | I_Count1<5> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<5>.D | 2030 | ? | 0 | 0 | I_Count1<5> | NULL | NULL | I_Count1<5>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<5>.Q | 2033 | ? | 0 | 0 | I_Count1<5> | NULL | NULL | I_Count1<5>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<6> | Main_Code_COPY_0_COPY_0 | 2222986240 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<6> | 1947 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<6>.SI | I_Count1<6> | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<6>.D1 | 2035 | ? | 0 | 0 | I_Count1<6> | NULL | NULL | I_Count1<6>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<6>.D2 | 2036 | ? | 0 | 4096 | I_Count1<6> | NULL | NULL | I_Count1<6>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK

SRFF_INSTANCE | I_Count1<6>.REG | I_Count1<6> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<6>.D | 2034 | ? | 0 | 0 | I_Count1<6> | NULL | NULL | I_Count1<6>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<6>.Q | 2037 | ? | 0 | 0 | I_Count1<6> | NULL | NULL | I_Count1<6>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<7> | Main_Code_COPY_0_COPY_0 | 2222986240 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<7> | 1948 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<7>.SI | I_Count1<7> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<7>.D1 | 2039 | ? | 0 | 0 | I_Count1<7> | NULL | NULL | I_Count1<7>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<7>.D2 | 2040 | ? | 0 | 4096 | I_Count1<7> | NULL | NULL | I_Count1<7>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK

SRFF_INSTANCE | I_Count1<7>.REG | I_Count1<7> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<7>.D | 2038 | ? | 0 | 0 | I_Count1<7> | NULL | NULL | I_Count1<7>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<7>.Q | 2041 | ? | 0 | 0 | I_Count1<7> | NULL | NULL | I_Count1<7>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<8> | Main_Code_COPY_0_COPY_0 | 2222986240 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<8> | 1949 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<8>.SI | I_Count1<8> | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<8>.D1 | 2043 | ? | 0 | 0 | I_Count1<8> | NULL | NULL | I_Count1<8>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<8>.D2 | 2044 | ? | 0 | 4096 | I_Count1<8> | NULL | NULL | I_Count1<8>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 8 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK

SRFF_INSTANCE | I_Count1<8>.REG | I_Count1<8> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<8>.D | 2042 | ? | 0 | 0 | I_Count1<8> | NULL | NULL | I_Count1<8>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<8>.Q | 2045 | ? | 0 | 0 | I_Count1<8> | NULL | NULL | I_Count1<8>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<9> | Main_Code_COPY_0_COPY_0 | 2222986240 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<9> | 1950 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<9>.FBK | 2102 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<9>.SI | I_Count1<9> | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<9>.D1 | 2047 | ? | 0 | 0 | I_Count1<9> | NULL | NULL | I_Count1<9>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<9>.D2 | 2048 | ? | 0 | 4096 | I_Count1<9> | NULL | NULL | I_Count1<9>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK

SRFF_INSTANCE | I_Count1<9>.REG | I_Count1<9> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<9>.D | 2046 | ? | 0 | 0 | I_Count1<9> | NULL | NULL | I_Count1<9>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<9>.Q | 2049 | ? | 0 | 0 | I_Count1<9> | NULL | NULL | I_Count1<9>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<12> | Main_Code_COPY_0_COPY_0 | 2222986240 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 2092 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 2093 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 2102 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<12> | 1951 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<12>.FBK | 2103 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<12>.SI | I_Count1<12> | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 2092 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 2093 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 2094 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 2095 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 2096 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 2097 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 2098 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 2099 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 2100 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 2101 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 2102 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 2091 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<12>.D1 | 2051 | ? | 0 | 0 | I_Count1<12> | NULL | NULL | I_Count1<12>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<12>.D2 | 2052 | ? | 0 | 4096 | I_Count1<12> | NULL | NULL | I_Count1<12>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 12 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<10>.FBK | IV_TRUE | I_Count1<11>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_TRUE | I_Count1<9>.FBK

SRFF_INSTANCE | I_Count1<12>.REG | I_Count1<12> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<12>.D | 2050 | ? | 0 | 0 | I_Count1<12> | NULL | NULL | I_Count1<12>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<12>.Q | 2053 | ? | 0 | 0 | I_Count1<12> | NULL | NULL | I_Count1<12>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | DUART_Enable_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DUART_Enable_OBUF | 1955 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Enable_OBUF.Q | DUART_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DUART_Enable_OBUF.UIM | 2107 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Enable_OBUF.Q | DUART_Enable_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DUART_Enable_OBUF.SI | DUART_Enable_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DUART_Enable_OBUF.D1 | 2055 | ? | 0 | 4096 | DUART_Enable_OBUF | NULL | NULL | DUART_Enable_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DUART_Enable_OBUF.D2 | 2056 | ? | 0 | 4096 | DUART_Enable_OBUF | NULL | NULL | DUART_Enable_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF
SPPTERM | 6 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF

SRFF_INSTANCE | DUART_Enable_OBUF.REG | DUART_Enable_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DUART_Enable_OBUF.D | 2054 | ? | 0 | 0 | DUART_Enable_OBUF | NULL | NULL | DUART_Enable_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DUART_Enable_OBUF.Q | 2057 | ? | 0 | 0 | DUART_Enable_OBUF | NULL | NULL | DUART_Enable_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_H_Enable_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_H_Enable_OBUF | 1956 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Enable_OBUF.Q | RAM_H_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_H_Enable_OBUF.UIM | 2108 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Enable_OBUF.Q | RAM_H_Enable_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_H_Enable_OBUF.SI | RAM_H_Enable_OBUF | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_H_Enable_OBUF.D1 | 2059 | ? | 0 | 4096 | RAM_H_Enable_OBUF | NULL | NULL | RAM_H_Enable_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_H_Enable_OBUF.D2 | 2060 | ? | 0 | 4096 | RAM_H_Enable_OBUF | NULL | NULL | RAM_H_Enable_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | ADD_3_IBUF | IV_TRUE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF

SRFF_INSTANCE | RAM_H_Enable_OBUF.REG | RAM_H_Enable_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_H_Enable_OBUF.D | 2058 | ? | 0 | 0 | RAM_H_Enable_OBUF | NULL | NULL | RAM_H_Enable_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_H_Enable_OBUF.Q | 2061 | ? | 0 | 0 | RAM_H_Enable_OBUF | NULL | NULL | RAM_H_Enable_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_H_Input_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_H_Input_OBUF | 1957 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Input_OBUF.Q | RAM_H_Input_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_H_Input_OBUF.UIM | 2109 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Input_OBUF.Q | RAM_H_Input_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_H_Input_OBUF.SI | RAM_H_Input_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_H_Input_OBUF.D1 | 2063 | ? | 0 | 4096 | RAM_H_Input_OBUF | NULL | NULL | RAM_H_Input_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_H_Input_OBUF.D2 | 2064 | ? | 0 | 4096 | RAM_H_Input_OBUF | NULL | NULL | RAM_H_Input_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | ADD_3_IBUF | IV_TRUE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_FALSE | CPU_Read_Write_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF

SRFF_INSTANCE | RAM_H_Input_OBUF.REG | RAM_H_Input_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_H_Input_OBUF.D | 2062 | ? | 0 | 0 | RAM_H_Input_OBUF | NULL | NULL | RAM_H_Input_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_H_Input_OBUF.Q | 2065 | ? | 0 | 0 | RAM_H_Input_OBUF | NULL | NULL | RAM_H_Input_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_H_Output_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_H_Output_OBUF | 1958 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Output_OBUF.Q | RAM_H_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_H_Output_OBUF.UIM | 2110 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Output_OBUF.Q | RAM_H_Output_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_H_Output_OBUF.SI | RAM_H_Output_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_H_Output_OBUF.D1 | 2067 | ? | 0 | 4096 | RAM_H_Output_OBUF | NULL | NULL | RAM_H_Output_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_H_Output_OBUF.D2 | 2068 | ? | 0 | 4096 | RAM_H_Output_OBUF | NULL | NULL | RAM_H_Output_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | ADD_3_IBUF | IV_TRUE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_TRUE | CPU_Read_Write_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF

SRFF_INSTANCE | RAM_H_Output_OBUF.REG | RAM_H_Output_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_H_Output_OBUF.D | 2066 | ? | 0 | 0 | RAM_H_Output_OBUF | NULL | NULL | RAM_H_Output_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_H_Output_OBUF.Q | 2069 | ? | 0 | 0 | RAM_H_Output_OBUF | NULL | NULL | RAM_H_Output_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_L_Enable_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_L_Enable_OBUF | 1959 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Enable_OBUF.Q | RAM_L_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_L_Enable_OBUF.UIM | 2111 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Enable_OBUF.Q | RAM_L_Enable_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_L_Enable_OBUF.SI | RAM_L_Enable_OBUF | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_L_Enable_OBUF.D1 | 2071 | ? | 0 | 4096 | RAM_L_Enable_OBUF | NULL | NULL | RAM_L_Enable_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_L_Enable_OBUF.D2 | 2072 | ? | 0 | 4096 | RAM_L_Enable_OBUF | NULL | NULL | RAM_L_Enable_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | ADD_3_IBUF | IV_TRUE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF

SRFF_INSTANCE | RAM_L_Enable_OBUF.REG | RAM_L_Enable_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_L_Enable_OBUF.D | 2070 | ? | 0 | 0 | RAM_L_Enable_OBUF | NULL | NULL | RAM_L_Enable_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_L_Enable_OBUF.Q | 2073 | ? | 0 | 0 | RAM_L_Enable_OBUF | NULL | NULL | RAM_L_Enable_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_L_Input_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_L_Input_OBUF | 1960 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Input_OBUF.Q | RAM_L_Input_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_L_Input_OBUF.UIM | 2112 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Input_OBUF.Q | RAM_L_Input_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_L_Input_OBUF.SI | RAM_L_Input_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_L_Input_OBUF.D1 | 2075 | ? | 0 | 4096 | RAM_L_Input_OBUF | NULL | NULL | RAM_L_Input_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_L_Input_OBUF.D2 | 2076 | ? | 0 | 4096 | RAM_L_Input_OBUF | NULL | NULL | RAM_L_Input_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | ADD_3_IBUF | IV_TRUE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_FALSE | CPU_Read_Write_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF

SRFF_INSTANCE | RAM_L_Input_OBUF.REG | RAM_L_Input_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_L_Input_OBUF.D | 2074 | ? | 0 | 0 | RAM_L_Input_OBUF | NULL | NULL | RAM_L_Input_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_L_Input_OBUF.Q | 2077 | ? | 0 | 0 | RAM_L_Input_OBUF | NULL | NULL | RAM_L_Input_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_L_Output_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_L_Output_OBUF | 1961 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Output_OBUF.Q | RAM_L_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_L_Output_OBUF.UIM | 2113 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Output_OBUF.Q | RAM_L_Output_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_L_Output_OBUF.SI | RAM_L_Output_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_L_Output_OBUF.D1 | 2079 | ? | 0 | 4096 | RAM_L_Output_OBUF | NULL | NULL | RAM_L_Output_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_L_Output_OBUF.D2 | 2080 | ? | 0 | 4096 | RAM_L_Output_OBUF | NULL | NULL | RAM_L_Output_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | ADD_3_IBUF | IV_TRUE | ADD_2_IBUF | IV_TRUE | ADD_1_IBUF | IV_TRUE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_TRUE | CPU_Read_Write_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF

SRFF_INSTANCE | RAM_L_Output_OBUF.REG | RAM_L_Output_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_L_Output_OBUF.D | 2078 | ? | 0 | 0 | RAM_L_Output_OBUF | NULL | NULL | RAM_L_Output_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_L_Output_OBUF.Q | 2081 | ? | 0 | 0 | RAM_L_Output_OBUF | NULL | NULL | RAM_L_Output_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | ROM_H_Output_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ROM_H_Output_OBUF$BUF0 | 1962 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF$BUF0.Q | ROM_H_Output_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ROM_H_Output_OBUF$BUF0.UIM | 2114 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF$BUF0.Q | ROM_H_Output_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ROM_H_Output_OBUF$BUF0.SI | ROM_H_Output_OBUF$BUF0 | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 1953 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ROM_H_Output_OBUF$BUF0.D1 | 2083 | ? | 0 | 4096 | ROM_H_Output_OBUF$BUF0 | NULL | NULL | ROM_H_Output_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ROM_H_Output_OBUF$BUF0.D2 | 2084 | ? | 0 | 4096 | ROM_H_Output_OBUF$BUF0 | NULL | NULL | ROM_H_Output_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_FALSE | ADD_1_IBUF | IV_FALSE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_TRUE | CPU_Read_Write_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF

SRFF_INSTANCE | ROM_H_Output_OBUF$BUF0.REG | ROM_H_Output_OBUF$BUF0 | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ROM_H_Output_OBUF$BUF0.D | 2082 | ? | 0 | 0 | ROM_H_Output_OBUF$BUF0 | NULL | NULL | ROM_H_Output_OBUF$BUF0.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ROM_H_Output_OBUF$BUF0.Q | 2085 | ? | 0 | 0 | ROM_H_Output_OBUF$BUF0 | NULL | NULL | ROM_H_Output_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | ROM_L_Output_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ROM_L_Output_OBUF$BUF0 | 1963 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF$BUF0.Q | ROM_L_Output_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ROM_L_Output_OBUF$BUF0.UIM | 2115 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF$BUF0.Q | ROM_L_Output_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ROM_L_Output_OBUF$BUF0.SI | ROM_L_Output_OBUF$BUF0 | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_3_IBUF | 1928 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_2_IBUF | 1929 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_1_IBUF | 1930 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADD_0_IBUF | 1931 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADD_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Add_Data_Valid_IBUF | 1932 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Add_Data_Valid_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Read_Write_IBUF | 1952 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Read_Write_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 1954 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ROM_L_Output_OBUF$BUF0.D1 | 2087 | ? | 0 | 4096 | ROM_L_Output_OBUF$BUF0 | NULL | NULL | ROM_L_Output_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ROM_L_Output_OBUF$BUF0.D2 | 2088 | ? | 0 | 4096 | ROM_L_Output_OBUF$BUF0 | NULL | NULL | ROM_L_Output_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_FALSE | ADD_3_IBUF | IV_FALSE | ADD_2_IBUF | IV_FALSE | ADD_1_IBUF | IV_FALSE | ADD_0_IBUF | IV_FALSE | CPU_Add_Data_Valid_IBUF | IV_TRUE | CPU_Read_Write_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF

SRFF_INSTANCE | ROM_L_Output_OBUF$BUF0.REG | ROM_L_Output_OBUF$BUF0 | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ROM_L_Output_OBUF$BUF0.D | 2086 | ? | 0 | 0 | ROM_L_Output_OBUF$BUF0 | NULL | NULL | ROM_L_Output_OBUF$BUF0.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 1933 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_CLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ROM_L_Output_OBUF$BUF0.Q | 2089 | ? | 0 | 0 | ROM_L_Output_OBUF$BUF0 | NULL | NULL | ROM_L_Output_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DUART_Read_Write | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DUART_Read_Write_OBUF$Q | 1934 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DUART_Read_Write | 1964 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Read_Write | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | CPU_Clock | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | I_CPU_Clock$Q | 1936 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_CPU_Clock.Q | I_CPU_Clock | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CPU_Clock | 1965 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | ROM_H_Output | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ROM_H_Output_OBUF$Q | 1937 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF.Q | ROM_H_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ROM_H_Output | 1966 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ROM_H_Output | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | ROM_L_Output | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ROM_L_Output_OBUF$Q | 1938 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF.Q | ROM_L_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ROM_L_Output | 1967 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ROM_L_Output | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | DUART_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DUART_Enable_OBUF | 1955 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Enable_OBUF.Q | DUART_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DUART_Enable | 1968 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Enable | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_H_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_H_Enable_OBUF | 1956 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Enable_OBUF.Q | RAM_H_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_H_Enable | 1969 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_H_Enable | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_H_Input | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_H_Input_OBUF | 1957 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Input_OBUF.Q | RAM_H_Input_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_H_Input | 1970 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_H_Input | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_H_Output | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_H_Output_OBUF | 1958 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Output_OBUF.Q | RAM_H_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_H_Output | 1971 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_H_Output | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_L_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_L_Enable_OBUF | 1959 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Enable_OBUF.Q | RAM_L_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_L_Enable | 1972 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_L_Enable | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_L_Input | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_L_Input_OBUF | 1960 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Input_OBUF.Q | RAM_L_Input_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_L_Input | 1973 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_L_Input | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_L_Output | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_L_Output_OBUF | 1961 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Output_OBUF.Q | RAM_L_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_L_Output | 1974 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_L_Output | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | ROM_H_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ROM_H_Output_OBUF$BUF0 | 1962 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF$BUF0.Q | ROM_H_Output_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ROM_H_Enable | 1975 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ROM_H_Enable | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | ROM_L_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ROM_L_Output_OBUF$BUF0 | 1963 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF$BUF0.Q | ROM_L_Output_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ROM_L_Enable | 1976 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ROM_L_Enable | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | DUART_Read_Write_OBUF | 1 | NULL | 0 | DUART_Read_Write | 1 | 4 | 49152
FBPIN | 2 | DUART_Enable_OBUF | 1 | NULL | 0 | DUART_Enable | 1 | 1 | 49152
FBPIN | 3 | ROM_H_Output_OBUF | 1 | NULL | 0 | ROM_H_Output | 1 | 6 | 49152
FBPIN | 7 | ROM_L_Output_OBUF$BUF0 | 1 | NULL | 0 | ROM_L_Enable | 1 | 11 | 49152
FBPIN | 8 | ROM_H_Output_OBUF$BUF0 | 1 | NULL | 0 | ROM_H_Enable | 1 | 5 | 49152
FBPIN | 9 | NULL | 0 | CPLD_CLK_IBUF | 1 | NULL | 0 | 9 | 57344

FB_INSTANCE | FOOBAR2_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | NULL | 0 | ADD_2_IBUF | 1 | NULL | 0 | 68 | 49152
FBPIN | 5 | NULL | 0 | ADD_3_IBUF | 1 | NULL | 0 | 70 | 49152
FBPIN | 14 | NULL | 0 | CPU_Read_Write_IBUF | 1 | NULL | 0 | 81 | 49152
FBPIN | 15 | NULL | 0 | CPU_H_Data_Ready_IBUF | 1 | NULL | 0 | 83 | 49152
FBPIN | 16 | NULL | 0 | CPU_L_Data_Ready_IBUF | 1 | NULL | 0 | 82 | 49152
FBPIN | 17 | NULL | 0 | CPU_Add_Data_Valid_IBUF | 1 | NULL | 0 | 84 | 49152

FB_INSTANCE | FOOBAR3_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 10 | RAM_H_Input_OBUF | 1 | NULL | 0 | RAM_H_Input | 1 | 40 | 49152
FBPIN | 11 | ROM_L_Output_OBUF | 1 | NULL | 0 | ROM_L_Output | 1 | 33 | 49152
FBPIN | 12 | RAM_L_Enable_OBUF | 1 | NULL | 0 | RAM_L_Enable | 1 | 41 | 49152
FBPIN | 13 | RAM_L_Input_OBUF | 1 | NULL | 0 | RAM_L_Input | 1 | 43 | 49152
FBPIN | 15 | RAM_H_Enable_OBUF | 1 | NULL | 0 | RAM_H_Enable | 1 | 37 | 49152
FBPIN | 17 | RAM_H_Output_OBUF | 1 | NULL | 0 | RAM_H_Output | 1 | 39 | 49152

FB_INSTANCE | FOOBAR4_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | I_CPU_Clock | 1 | NULL | 0 | CPU_Clock | 1 | 46 | 49152
FBPIN | 2 | RAM_L_Output_OBUF | 1 | NULL | 0 | RAM_L_Output | 1 | 44 | 49152
FBPIN | 6 | I_Count1<9> | 1 | ADD_0_IBUF | 1 | NULL | 0 | 54 | 49152
FBPIN | 7 | I_Count1<8> | 1 | NULL | 0 | NULL | 0 | 55 | 49152
FBPIN | 8 | I_Count1<7> | 1 | NULL | 0 | NULL | 0 | 48 | 49152
FBPIN | 9 | I_Count1<6> | 1 | NULL | 0 | NULL | 0 | 50 | 49152
FBPIN | 10 | I_Count1<5> | 1 | NULL | 0 | NULL | 0 | 57 | 49152
FBPIN | 11 | I_Count1<4> | 1 | NULL | 0 | NULL | 0 | 53 | 49152
FBPIN | 12 | I_Count1<3> | 1 | NULL | 0 | NULL | 0 | 58 | 49152
FBPIN | 13 | I_Count1<2> | 1 | NULL | 0 | NULL | 0 | 61 | 49152
FBPIN | 14 | I_Count1<1> | 1 | NULL | 0 | NULL | 0 | 56 | 49152
FBPIN | 15 | I_Count1<12> | 1 | NULL | 0 | NULL | 0 | 65 | 49152
FBPIN | 16 | I_Count1<11> | 1 | NULL | 0 | NULL | 0 | 62 | 49152
FBPIN | 17 | I_Count1<10> | 1 | ADD_1_IBUF | 1 | NULL | 0 | 66 | 49152
FBPIN | 18 | I_Count1<0> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | INPUTPINS_FOOBAR5_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0

BUSINFO | ADD<3:0> | 4 | 0 | 0 | ADD<0> | 3 | ADD<1> | 2 | ADD<2> | 1 | ADD<3> | 0

FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | DUART_Read_Write_OBUF.FBK | NULL | 9 | CPU_Add_Data_Valid | 84 | 10 | CPU_Read_Write | 81 | 12 | ADD<1> | 66 | 13 | ADD<0> | 54
FB_ORDER_OF_INPUTS | FOOBAR1_ | 22 | CPU_H_Data_Ready | 83 | 26 | ADD<3> | 70 | 30 | ADD<2> | 68 | 32 | CPU_L_Data_Ready | 82

FB_IMUX_INDEX | FOOBAR1_ | 0 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 94 | 100 | -1 | 85 | 121 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 76 | -1 | -1 | -1 | 79 | -1 | -1 | -1 | 118 | -1 | 120 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 3 | ADD<3> | 70 | 4 | CPU_Add_Data_Valid | 84 | 9 | ADD<2> | 68 | 12 | CPU_L_Data_Ready | 82 | 18 | CPU_Read_Write | 81
FB_ORDER_OF_INPUTS | FOOBAR3_ | 32 | ADD<1> | 66 | 33 | ADD<0> | 54 | 35 | CPU_H_Data_Ready | 83

FB_IMUX_INDEX | FOOBAR3_ | -1 | -1 | -1 | 79 | 94 | -1 | -1 | -1 | -1 | 118 | -1 | -1 | 120 | -1 | -1 | -1 | -1 | -1 | 100 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 85 | 121 | -1 | 76


FB_ORDER_OF_INPUTS | FOOBAR4_ | 3 | ADD<3> | 70 | 4 | CPU_Add_Data_Valid | 84 | 5 | I_Count1<9>.FBK | NULL | 6 | I_Count1<8>.FBK | NULL | 7 | I_Count1<7>.FBK | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 8 | I_Count1<6>.FBK | NULL | 9 | I_Count1<5>.FBK | NULL | 10 | I_Count1<4>.FBK | NULL | 11 | I_Count1<3>.FBK | NULL | 12 | CPU_L_Data_Ready | 82
FB_ORDER_OF_INPUTS | FOOBAR4_ | 13 | I_Count1<1>.FBK | NULL | 14 | I_Count1<12>.FBK | NULL | 15 | I_Count1<11>.FBK | NULL | 16 | I_Count1<10>.FBK | NULL | 17 | I_Count1<0>.FBK | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 18 | CPU_Read_Write | 81 | 20 | I_Count1<2>.FBK | NULL | 30 | ADD<2> | 68 | 32 | ADD<1> | 66 | 33 | ADD<0> | 54

FB_IMUX_INDEX | FOOBAR4_ | -1 | -1 | -1 | 79 | 94 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 120 | 13 | 14 | 15 | 16 | 17 | 100 | -1 | 12 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 118 | -1 | 85 | 121 | -1 | -1


GLOBAL_FCLK | FCLKIO_0 | 0 | 0
