// Seed: 2584748840
module module_0 (
    input tri1 id_0
);
  tri id_2;
  assign id_2 = (1);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input logic id_5,
    input logic id_6,
    input wand id_7,
    output tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri1 id_12,
    input wire id_13,
    output tri id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wire id_17
);
  id_19 :
  assert property (@(id_10) 1'h0 - id_6)
  else;
  logic id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31;
  always begin : LABEL_0
    id_20 <= 1;
  end
  assign id_23 = !id_21;
  supply0 id_32, id_33 = (id_1);
  always #(1'd0) begin : LABEL_0
    id_31 = id_5;
  end
  uwire id_34 = 1;
  uwire id_35;
  always id_23 <= id_6;
  module_0 modCall_1 (id_4);
  assign modCall_1.type_3 = 0;
  assign id_35 = 1;
  wire id_36;
endmodule
