#ifndef _ISP_REG_DIP_H_
#define _ISP_REG_DIP_H_

#include "camera_dip.h"

#ifndef MFALSE
#define MFALSE 0
#endif
#ifndef MTRUE
#define MTRUE 1
#endif
#ifndef MUINT8
typedef unsigned char MUINT8;
#endif

#ifndef MUINT32
typedef unsigned int MUINT32;
#endif
#ifndef MINT32
typedef int MINT32;
#endif
#ifndef MBOOL
typedef int MBOOL;
#endif
#ifndef MUINT64
typedef uint64_t MUINT64;
#endif

typedef unsigned int FIELD;
typedef unsigned int UINT32;
typedef unsigned int u32;

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_SOFT_RSTSTAT_
{
		volatile struct	/* 0x15021000 */
		{
				FIELD  DIPDMATOP_IMGI_D1_SOFT_RST_STAT            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPDMATOP_UFDI_D1_SOFT_RST_STAT            :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPDMATOP_SMTI_D1_SOFT_RST_STAT            :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPDMATOP_SMTO_D1_SOFT_RST_STAT            :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPDMATOP_IMGBI_D1_SOFT_RST_STAT           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPDMATOP_IMGCI_D1_SOFT_RST_STAT           :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPDMATOP_TIMGO_D1_SOFT_RST_STAT           :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPDMATOP_SMTI_D4_SOFT_RST_STAT            :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPDMATOP_SMTO_D4_SOFT_RST_STAT            :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPDMATOP_DMGI_D1_SOFT_RST_STAT            :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPDMATOP_DEPI_D1_SOFT_RST_STAT            :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPDMATOP_LCEI_D1_SOFT_RST_STAT            :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPDMATOP_DCESO_D1_SOFT_RST_STAT           :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPDMATOP_SMTI_D2_SOFT_RST_STAT            :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPDMATOP_SMTO_D2_SOFT_RST_STAT            :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPDMATOP_SMTI_D3_SOFT_RST_STAT            :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPDMATOP_SMTO_D3_SOFT_RST_STAT            :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPDMATOP_CRZO_D1_SOFT_RST_STAT            :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPDMATOP_CRZBO_D1_SOFT_RST_STAT           :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPDMATOP_FEO_D1_SOFT_RST_STAT             :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPDMATOP_VIPI_D1_SOFT_RST_STAT            :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPDMATOP_VIPBI_D1_SOFT_RST_STAT           :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPDMATOP_VIPCI_D1_SOFT_RST_STAT           :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPDMATOP_IMG3O_D1_SOFT_RST_STAT           :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPDMATOP_IMG3BO_D1_SOFT_RST_STAT          :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPDMATOP_IMG3CO_D1_SOFT_RST_STAT          :  1;		/* 25..25, 0x02000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_SOFT_RSTSTAT;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_SOFT_RSTSTAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_TDRI_BASE_ADDR_
{
		volatile struct	/* 0x15021004 */
		{
				FIELD  DIPDMATOP_TDRI_BASE_ADDR                   : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_TDRI_BASE_ADDR;	/* DIPDMATOP_D1A_DIPDMATOP_TDRI_BASE_ADDR */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_TDRI_OFST_ADDR_
{
		volatile struct	/* 0x15021008 */
		{
				FIELD  DIPDMATOP_TDRI_OFST_ADDR                   : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_TDRI_OFST_ADDR;	/* DIPDMATOP_D1A_DIPDMATOP_TDRI_OFST_ADDR */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_TDRI_XSIZE_
{
		volatile struct	/* 0x1502100C */
		{
				FIELD  DIPDMATOP_TDRI_XSIZE                       : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_TDRI_XSIZE;	/* DIPDMATOP_D1A_DIPDMATOP_TDRI_XSIZE */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_VERTICAL_FLIP_EN_
{
		volatile struct	/* 0x15021010 */
		{
				FIELD  DIPDMATOP_IMGI_D1_V_FLIP_EN                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPDMATOP_UFDI_D1_V_FLIP_EN                :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPDMATOP_SMTI_D1_V_FLIP_EN                :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPDMATOP_SMTO_D1_V_FLIP_EN                :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPDMATOP_IMGBI_D1_V_FLIP_EN               :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPDMATOP_IMGCI_D1_V_FLIP_EN               :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPDMATOP_TIMGO_D1_V_FLIP_EN               :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPDMATOP_SMTI_D4_V_FLIP_EN                :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPDMATOP_SMTO_D4_V_FLIP_EN                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPDMATOP_DMGI_D1_V_FLIP_EN                :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPDMATOP_DEPI_D1_V_FLIP_EN                :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPDMATOP_LCEI_D1_V_FLIP_EN                :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPDMATOP_DCESO_D1_V_FLIP_EN               :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPDMATOP_SMTI_D2_V_FLIP_EN                :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPDMATOP_SMTO_D2_V_FLIP_EN                :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPDMATOP_SMTI_D3_V_FLIP_EN                :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPDMATOP_SMTO_D3_V_FLIP_EN                :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPDMATOP_CRZO_D1_V_FLIP_EN                :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPDMATOP_CRZBO_D1_V_FLIP_EN               :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPDMATOP_FEO_D1_V_FLIP_EN                 :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPDMATOP_VIPI_D1_V_FLIP_EN                :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPDMATOP_VIPBI_D1_V_FLIP_EN               :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPDMATOP_VIPCI_D1_V_FLIP_EN               :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPDMATOP_IMG3O_D1_V_FLIP_EN               :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPDMATOP_IMG3BO_D1_V_FLIP_EN              :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPDMATOP_IMG3CO_D1_V_FLIP_EN              :  1;		/* 25..25, 0x02000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_VERTICAL_FLIP_EN;	/* DIPDMATOP_D1A_DIPDMATOP_VERTICAL_FLIP_EN */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_SOFT_RESET_
{
		volatile struct	/* 0x15021014 */
		{
				FIELD  DIPDMATOP_IMGI_D1_SOFT_RST                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPDMATOP_UFDI_D1_SOFT_RST                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPDMATOP_SMTI_D1_SOFT_RST                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPDMATOP_SMTO_D1_SOFT_RST                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPDMATOP_IMGBI_D1_SOFT_RST                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPDMATOP_IMGCI_D1_SOFT_RST                :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPDMATOP_TIMGO_D1_SOFT_RST                :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPDMATOP_SMTI_D4_SOFT_RST                 :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPDMATOP_SMTO_D4_SOFT_RST                 :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPDMATOP_DMGI_D1_SOFT_RST                 :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPDMATOP_DEPI_D1_SOFT_RST                 :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPDMATOP_LCEI_D1_SOFT_RST                 :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPDMATOP_DCESO_D1_SOFT_RST                :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPDMATOP_SMTI_D2_SOFT_RST                 :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPDMATOP_SMTO_D2_SOFT_RST                 :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPDMATOP_SMTI_D3_SOFT_RST                 :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPDMATOP_SMTO_D3_SOFT_RST                 :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPDMATOP_CRZO_D1_SOFT_RST                 :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPDMATOP_CRZBO_D1_SOFT_RST                :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPDMATOP_FEO_D1_SOFT_RST                  :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPDMATOP_VIPI_D1_SOFT_RST                 :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPDMATOP_VIPBI_D1_SOFT_RST                :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPDMATOP_VIPCI_D1_SOFT_RST                :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPDMATOP_IMG3O_D1_SOFT_RST                :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPDMATOP_IMG3BO_D1_SOFT_RST               :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPDMATOP_IMG3CO_D1_SOFT_RST               :  1;		/* 25..25, 0x02000000 */
				FIELD  rsv_26                                     :  5;		/* 26..30, 0x7C000000 */
				FIELD  DIPDMATOP_SEPARATE_SOFT_RST_EN1            :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_SOFT_RESET;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_SOFT_RESET */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_LAST_ULTRA_EN_
{
		volatile struct	/* 0x15021018 */
		{
				FIELD  DIPDMATOP_IMGI_D1_LAST_ULTRA_EN            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPDMATOP_UFDI_D1_LAST_ULTRA_EN            :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPDMATOP_SMTI_D1_LAST_ULTRA_EN            :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPDMATOP_SMTO_D1_LAST_ULTRA_EN            :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPDMATOP_IMGBI_D1_LAST_ULTRA_EN           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPDMATOP_IMGCI_D1_LAST_ULTRA_EN           :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPDMATOP_TIMGO_D1_LAST_ULTRA_EN           :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPDMATOP_SMTI_D4_LAST_ULTRA_EN            :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPDMATOP_SMTO_D4_LAST_ULTRA_EN            :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPDMATOP_DMGI_D1_LAST_ULTRA_EN            :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPDMATOP_DEPI_D1_LAST_ULTRA_EN            :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPDMATOP_LCEI_D1_LAST_ULTRA_EN            :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPDMATOP_DCESO_D1_LAST_ULTRA_EN           :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPDMATOP_SMTI_D2_LAST_ULTRA_EN            :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPDMATOP_SMTO_D2_LAST_ULTRA_EN            :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPDMATOP_SMTI_D3_LAST_ULTRA_EN            :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPDMATOP_SMTO_D3_LAST_ULTRA_EN            :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPDMATOP_CRZO_D1_LAST_ULTRA_EN            :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPDMATOP_CRZBO_D1_LAST_ULTRA_EN           :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPDMATOP_FEO_D1_LAST_ULTRA_EN             :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPDMATOP_VIPI_D1_LAST_ULTRA_EN            :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPDMATOP_VIPBI_D1_LAST_ULTRA_EN           :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPDMATOP_VIPCI_D1_LAST_ULTRA_EN           :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPDMATOP_IMG3O_D1_LAST_ULTRA_EN           :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPDMATOP_IMG3BO_D1_LAST_ULTRA_EN          :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPDMATOP_IMG3CO_D1_LAST_ULTRA_EN          :  1;		/* 25..25, 0x02000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_LAST_ULTRA_EN;	/* DIPDMATOP_D1A_DIPDMATOP_LAST_ULTRA_EN */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_SPECIAL_FUN_EN_
{
		volatile struct	/* 0x1502101C */
		{
				FIELD  DIPDMATOP_SLOW_CNT                         : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     :  2;		/* 16..17, 0x00030000 */
				FIELD  DIPDMATOP_MULTI_PLANE_ID_EN_DC_LCEI_D1     :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPDMATOP_MULTI_PLANE_ID_EN_DC_IMGI_D1     :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPDMATOP_CONTINUOUS_COM_CON               :  2;		/* 20..21, 0x00300000 */
				FIELD  rsv_22                                     :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPDMATOP_GCLAST_EN                        :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPDMATOP_MULTI_PLANE_ID_EN_COMMON         :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPDMATOP_CONTINUOUS_COM_EN                :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPDMATOP_CQ_ULTRA_DEPI_EN                 :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPDMATOP_CQ_ULTRA_DMGI_EN                 :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPDMATOP_FIFO_CHANGE_EN                   :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPDMATOP_UFO_IMGI_D1_EN                   :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPDMATOP_INTERLACE_MODE                   :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPDMATOP_SLOW_EN                          :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_SPECIAL_FUN_EN;	/* DIPDMATOP_D1A_DIPDMATOP_SPECIAL_FUN_EN */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_ERR_CTRL_
{
		volatile struct	/* 0x15021020 */
		{
				FIELD  DIPDMATOP_IMGI_D1_ERR                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPDMATOP_UFDI_D1_ERR                      :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPDMATOP_SMTI_D1_ERR                      :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPDMATOP_SMTO_D1_ERR                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPDMATOP_IMGBI_D1_ERR                     :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPDMATOP_IMGCI_D1_ERR                     :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPDMATOP_TIMGO_D1_ERR                     :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPDMATOP_SMTI_D4_ERR                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPDMATOP_SMTO_D4_ERR                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPDMATOP_DMGI_D1_ERR                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPDMATOP_DEPI_D1_ERR                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPDMATOP_LCEI_D1_ERR                      :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPDMATOP_DCESO_D1_ERR                     :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPDMATOP_SMTI_D2_ERR                      :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPDMATOP_SMTO_D2_ERR                      :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPDMATOP_SMTI_D3_ERR                      :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPDMATOP_SMTO_D3_ERR                      :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPDMATOP_CRZO_D1_ERR                      :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPDMATOP_CRZBO_D1_ERR                     :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPDMATOP_FEO_D1_ERR                       :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPDMATOP_VIPI_D1_ERR                      :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPDMATOP_VIPBI_D1_ERR                     :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPDMATOP_VIPCI_D1_ERR                     :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPDMATOP_IMG3O_D1_ERR                     :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPDMATOP_IMG3BO_D1_ERR                    :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPDMATOP_IMG3CO_D1_ERR                    :  1;		/* 25..25, 0x02000000 */
				FIELD  rsv_26                                     :  5;		/* 26..30, 0x7C000000 */
				FIELD  DIPDMATOP_ERR_CLR_MD                       :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_ERR_CTRL;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_ERR_CTRL */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_IMGI_D1_ERR_STAT_
{
		volatile struct	/* 0x15021024 */
		{
				FIELD  DIPDMATOP_IMGI_D1_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_IMGI_D1_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_IMGI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_IMGI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_UFDI_D1_ERR_STAT_
{
		volatile struct	/* 0x15021028 */
		{
				FIELD  DIPDMATOP_UFDI_D1_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_UFDI_D1_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_UFDI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_UFDI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D1_ERR_STAT_
{
		volatile struct	/* 0x1502102C */
		{
				FIELD  DIPDMATOP_SMTI_D1_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_SMTI_D1_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_SMTI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D1_ERR_STAT_
{
		volatile struct	/* 0x15021030 */
		{
				FIELD  DIPDMATOP_SMTO_D1_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_SMTO_D1_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_SMTO_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_IMGBI_D1_ERR_STAT_
{
		volatile struct	/* 0x15021034 */
		{
				FIELD  DIPDMATOP_IMGBI_D1_ERR_STAT                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_IMGBI_D1_ERR_STAT_EN             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_IMGBI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_IMGBI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_IMGCI_D1_ERR_STAT_
{
		volatile struct	/* 0x15021038 */
		{
				FIELD  DIPDMATOP_IMGCI_D1_ERR_STAT                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_IMGCI_D1_ERR_STAT_EN             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_IMGCI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_IMGCI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_TIMGO_D1_ERR_STAT_
{
		volatile struct	/* 0x1502103C */
		{
				FIELD  DIPDMATOP_TIMGO_D1_ERR_STAT                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_TIMGO_D1_ERR_STAT_EN             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_TIMGO_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_TIMGO_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D4_ERR_STAT_
{
		volatile struct	/* 0x15021040 */
		{
				FIELD  DIPDMATOP_SMTI_D4_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_SMTI_D4_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D4_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_SMTI_D4_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D4_ERR_STAT_
{
		volatile struct	/* 0x15021044 */
		{
				FIELD  DIPDMATOP_SMTO_D4_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_SMTO_D4_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D4_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_SMTO_D4_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMGI_D1_ERR_STAT_
{
		volatile struct	/* 0x15021048 */
		{
				FIELD  DIPDMATOP_DMGI_D1_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_DMGI_D1_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMGI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_DMGI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DEPI_D1_ERR_STAT_
{
		volatile struct	/* 0x1502104C */
		{
				FIELD  DIPDMATOP_DEPI_D1_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_DEPI_D1_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DEPI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_DEPI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_LCEI_D1_ERR_STAT_
{
		volatile struct	/* 0x15021050 */
		{
				FIELD  DIPDMATOP_LCEI_D1_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_LCEI_D1_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_LCEI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_LCEI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DCESO_D1_ERR_STAT_
{
		volatile struct	/* 0x15021054 */
		{
				FIELD  DIPDMATOP_DCESO_D1_ERR_STAT                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_DCESO_D1_ERR_STAT_EN             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DCESO_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_DCESO_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D2_ERR_STAT_
{
		volatile struct	/* 0x15021058 */
		{
				FIELD  DIPDMATOP_SMTI_D2_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_SMTI_D2_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D2_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_SMTI_D2_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D2_ERR_STAT_
{
		volatile struct	/* 0x1502105C */
		{
				FIELD  DIPDMATOP_SMTO_D2_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_SMTO_D2_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D2_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_SMTO_D2_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D3_ERR_STAT_
{
		volatile struct	/* 0x15021060 */
		{
				FIELD  DIPDMATOP_SMTI_D3_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_SMTI_D3_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D3_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_SMTI_D3_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D3_ERR_STAT_
{
		volatile struct	/* 0x15021064 */
		{
				FIELD  DIPDMATOP_SMTO_D3_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_SMTO_D3_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D3_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_SMTO_D3_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_CRZO_D1_ERR_STAT_
{
		volatile struct	/* 0x15021068 */
		{
				FIELD  DIPDMATOP_CRZO_D1_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_CRZO_D1_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_CRZO_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_CRZO_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_CRZBO_D1_ERR_STAT_
{
		volatile struct	/* 0x1502106C */
		{
				FIELD  DIPDMATOP_CRZBO_D1_ERR_STAT                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_CRZBO_D1_ERR_STAT_EN             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_CRZBO_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_CRZBO_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_FEO_D1_ERR_STAT_
{
		volatile struct	/* 0x15021070 */
		{
				FIELD  DIPDMATOP_FEO_D1_ERR_STAT                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_FEO_D1_ERR_STAT_EN               : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_FEO_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_FEO_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_VIPI_D1_ERR_STAT_
{
		volatile struct	/* 0x15021074 */
		{
				FIELD  DIPDMATOP_VIPI_D1_ERR_STAT                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_VIPI_D1_ERR_STAT_EN              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_VIPI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_VIPI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_VIPBI_D1_ERR_STAT_
{
		volatile struct	/* 0x15021078 */
		{
				FIELD  DIPDMATOP_VIPBI_D1_ERR_STAT                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_VIPBI_D1_ERR_STAT_EN             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_VIPBI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_VIPBI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_VIPCI_D1_ERR_STAT_
{
		volatile struct	/* 0x1502107C */
		{
				FIELD  DIPDMATOP_VIPCI_D1_ERR_STAT                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_VIPCI_D1_ERR_STAT_EN             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_VIPCI_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_VIPCI_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_IMG3O_D1_ERR_STAT_
{
		volatile struct	/* 0x15021080 */
		{
				FIELD  DIPDMATOP_IMG3O_D1_ERR_STAT                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_IMG3O_D1_ERR_STAT_EN             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_IMG3O_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_IMG3O_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_IMG3BO_D1_ERR_STAT_
{
		volatile struct	/* 0x15021084 */
		{
				FIELD  DIPDMATOP_IMG3BO_D1_ERR_STAT               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_IMG3BO_D1_ERR_STAT_EN            : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_IMG3BO_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_IMG3BO_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_IMG3CO_D1_ERR_STAT_
{
		volatile struct	/* 0x15021088 */
		{
				FIELD  DIPDMATOP_IMG3CO_D1_ERR_STAT               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPDMATOP_IMG3CO_D1_ERR_STAT_EN            : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_IMG3CO_D1_ERR_STAT;	/* DIPDMATOP_D1A_DIPDMATOP_IMG3CO_D1_ERR_STAT */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_DEBUG_ADDR_
{
		volatile struct	/* 0x1502108C */
		{
				FIELD  DIPDMATOP_DEBUG_ADDR                       : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_DEBUG_ADDR;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_DEBUG_ADDR */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV1_
{
		volatile struct	/* 0x15021090 */
		{
				FIELD  DIPDMATOP_RSV1                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV1;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_RSV1 */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV2_
{
		volatile struct	/* 0x15021094 */
		{
				FIELD  DIPDMATOP_RSV2                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV2;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_RSV2 */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV3_
{
		volatile struct	/* 0x15021098 */
		{
				FIELD  DIPDMATOP_RSV3                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV3;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_RSV3 */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV4_
{
		volatile struct	/* 0x1502109C */
		{
				FIELD  DIPDMATOP_RSV4                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV4;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_RSV4 */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV5_
{
		volatile struct	/* 0x150210A0 */
		{
				FIELD  DIPDMATOP_RSV5                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV5;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_RSV5 */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV6_
{
		volatile struct	/* 0x150210A4 */
		{
				FIELD  DIPDMATOP_RSV6                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV6;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_RSV6 */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_DEBUG_SEL_
{
		volatile struct	/* 0x150210A8 */
		{
				FIELD  DIPDMATOP_DMA_TOP_SEL                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DIPDMATOP_R_W_DMA_TOP_SEL                  :  8;		/*  8..15, 0x0000FF00 */
				FIELD  DIPDMATOP_SUB_MODULE_SEL                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  2;		/* 24..25, 0x03000000 */
				FIELD  DIPDMATOP_IMGI_ADDR_GEN_WAIT               :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPDMATOP_IMGI_UFD_FIFO_FULL_OFFSET        :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPDMATOP_IMGI_UFD_FIFO_FULL_XSIZE         :  1;		/* 28..28, 0x10000000 */
				FIELD  rsv_29                                     :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPDMATOP_ARBITER_BVALID_FULL              :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPDMATOP_ARBITER_COM_FULL                 :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_DEBUG_SEL;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_DEBUG_SEL */

typedef volatile union _DIPDMATOP_REG_D1A_DIPDMATOP_DMA_BW_SELF_TEST_
{
		volatile struct	/* 0x150210AC */
		{
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_IMGI_D1          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_UFDI_D1          :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_SMTI_D1          :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_SMTO_D1          :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_IMGBI_D1         :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_IMGCI_D1         :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_TIMGO_D1         :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_SMTI_D4          :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_SMTO_D4          :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_DMGI_D1          :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_DEPI_D1          :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_LCEI_D1          :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_DCESO_D1         :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_SMTI_D2          :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_SMTO_D2          :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_SMTI_D3          :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_SMTO_D3          :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_CRZO_D1          :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_CRZBO_D1         :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_FEO_D1           :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_VIPI_D1          :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_VIPBI_D1         :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_VIPCI_D1         :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_IMG3O_D1         :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_IMG3BO_D1        :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPDMATOP_BW_SELF_TEST_EN_IMG3CO_D1        :  1;		/* 25..25, 0x02000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}DIPDMATOP_REG_D1A_DIPDMATOP_DMA_BW_SELF_TEST;	/* DIPDMATOP_D1A_DIPDMATOP_DMA_BW_SELF_TEST */

typedef volatile union _IMGI_REG_D1A_IMGI_BASE_ADDR_
{
		volatile struct	/* 0x15021100 */
		{
				FIELD  IMGI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMGI_REG_D1A_IMGI_BASE_ADDR;	/* IMGI_D1A_IMGI_BASE_ADDR */

typedef volatile union _IMGI_REG_D1A_IMGI_OFST_ADDR_
{
		volatile struct	/* 0x15021104 */
		{
				FIELD  IMGI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMGI_REG_D1A_IMGI_OFST_ADDR;	/* IMGI_D1A_IMGI_OFST_ADDR */

typedef volatile union _IMGI_REG_D1A_IMGI_XSIZE_
{
		volatile struct	/* 0x1502110C */
		{
				FIELD  IMGI_XSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMGI_REG_D1A_IMGI_XSIZE;	/* IMGI_D1A_IMGI_XSIZE */

typedef volatile union _IMGI_REG_D1A_IMGI_YSIZE_
{
		volatile struct	/* 0x15021110 */
		{
				FIELD  IMGI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMGI_REG_D1A_IMGI_YSIZE;	/* IMGI_D1A_IMGI_YSIZE */

typedef volatile union _IMGI_REG_D1A_IMGI_STRIDE_
{
		volatile struct	/* 0x15021114 */
		{
				FIELD  IMGI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  IMGI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  IMGI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  IMGI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  IMGI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  IMGI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}IMGI_REG_D1A_IMGI_STRIDE;	/* IMGI_D1A_IMGI_STRIDE */

typedef volatile union _IMGI_REG_D1A_IMGI_CON_
{
		volatile struct	/* 0x15021118 */
		{
				FIELD  IMGI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  IMGI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMGI_REG_D1A_IMGI_CON;	/* IMGI_D1A_IMGI_CON */

typedef volatile union _IMGI_REG_D1A_IMGI_CON2_
{
		volatile struct	/* 0x1502111C */
		{
				FIELD  IMGI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMGI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMGI_REG_D1A_IMGI_CON2;	/* IMGI_D1A_IMGI_CON2 */

typedef volatile union _IMGI_REG_D1A_IMGI_CON3_
{
		volatile struct	/* 0x15021120 */
		{
				FIELD  IMGI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMGI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMGI_REG_D1A_IMGI_CON3;	/* IMGI_D1A_IMGI_CON3 */

typedef volatile union _UFDI_REG_D1A_UFDI_BASE_ADDR_
{
		volatile struct	/* 0x15021130 */
		{
				FIELD  UFDI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}UFDI_REG_D1A_UFDI_BASE_ADDR;	/* UFDI_D1A_UFDI_BASE_ADDR */

typedef volatile union _UFDI_REG_D1A_UFDI_OFST_ADDR_
{
		volatile struct	/* 0x15021134 */
		{
				FIELD  UFDI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}UFDI_REG_D1A_UFDI_OFST_ADDR;	/* UFDI_D1A_UFDI_OFST_ADDR */

typedef volatile union _UFDI_REG_D1A_UFDI_XSIZE_
{
		volatile struct	/* 0x1502113C */
		{
				FIELD  UFDI_XSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}UFDI_REG_D1A_UFDI_XSIZE;	/* UFDI_D1A_UFDI_XSIZE */

typedef volatile union _UFDI_REG_D1A_UFDI_YSIZE_
{
		volatile struct	/* 0x15021140 */
		{
				FIELD  UFDI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}UFDI_REG_D1A_UFDI_YSIZE;	/* UFDI_D1A_UFDI_YSIZE */

typedef volatile union _UFDI_REG_D1A_UFDI_STRIDE_
{
		volatile struct	/* 0x15021144 */
		{
				FIELD  UFDI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  UFDI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  UFDI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  UFDI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  UFDI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  UFDI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}UFDI_REG_D1A_UFDI_STRIDE;	/* UFDI_D1A_UFDI_STRIDE */

typedef volatile union _UFDI_REG_D1A_UFDI_CON_
{
		volatile struct	/* 0x15021148 */
		{
				FIELD  UFDI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  UFDI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}UFDI_REG_D1A_UFDI_CON;	/* UFDI_D1A_UFDI_CON */

typedef volatile union _UFDI_REG_D1A_UFDI_CON2_
{
		volatile struct	/* 0x1502114C */
		{
				FIELD  UFDI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  UFDI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}UFDI_REG_D1A_UFDI_CON2;	/* UFDI_D1A_UFDI_CON2 */

typedef volatile union _UFDI_REG_D1A_UFDI_CON3_
{
		volatile struct	/* 0x15021150 */
		{
				FIELD  UFDI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  UFDI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}UFDI_REG_D1A_UFDI_CON3;	/* UFDI_D1A_UFDI_CON3 */

typedef volatile union _SMTI_REG_D1A_SMTI_BASE_ADDR_
{
		volatile struct	/* 0x15021160 */
		{
				FIELD  SMTI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D1A_SMTI_BASE_ADDR;	/* SMTI_D1A_SMTI_BASE_ADDR */

typedef volatile union _SMTI_REG_D1A_SMTI_OFST_ADDR_
{
		volatile struct	/* 0x15021164 */
		{
				FIELD  SMTI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D1A_SMTI_OFST_ADDR;	/* SMTI_D1A_SMTI_OFST_ADDR */

typedef volatile union _SMTI_REG_D1A_SMTI_XSIZE_
{
		volatile struct	/* 0x1502116C */
		{
				FIELD  SMTI_XSIZE                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D1A_SMTI_XSIZE;	/* SMTI_D1A_SMTI_XSIZE */

typedef volatile union _SMTI_REG_D1A_SMTI_YSIZE_
{
		volatile struct	/* 0x15021170 */
		{
				FIELD  SMTI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D1A_SMTI_YSIZE;	/* SMTI_D1A_SMTI_YSIZE */

typedef volatile union _SMTI_REG_D1A_SMTI_STRIDE_
{
		volatile struct	/* 0x15021174 */
		{
				FIELD  SMTI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  SMTI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  SMTI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  SMTI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  SMTI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D1A_SMTI_STRIDE;	/* SMTI_D1A_SMTI_STRIDE */

typedef volatile union _SMTI_REG_D1A_SMTI_CON_
{
		volatile struct	/* 0x15021178 */
		{
				FIELD  SMTI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  SMTI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D1A_SMTI_CON;	/* SMTI_D1A_SMTI_CON */

typedef volatile union _SMTI_REG_D1A_SMTI_CON2_
{
		volatile struct	/* 0x1502117C */
		{
				FIELD  SMTI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D1A_SMTI_CON2;	/* SMTI_D1A_SMTI_CON2 */

typedef volatile union _SMTI_REG_D1A_SMTI_CON3_
{
		volatile struct	/* 0x15021180 */
		{
				FIELD  SMTI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D1A_SMTI_CON3;	/* SMTI_D1A_SMTI_CON3 */

typedef volatile union _SMTO_REG_D1A_SMTO_BASE_ADDR_
{
		volatile struct	/* 0x15021190 */
		{
				FIELD  SMTO_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D1A_SMTO_BASE_ADDR;	/* SMTO_D1A_SMTO_BASE_ADDR */

typedef volatile union _SMTO_REG_D1A_SMTO_OFST_ADDR_
{
		volatile struct	/* 0x15021194 */
		{
				FIELD  SMTO_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D1A_SMTO_OFST_ADDR;	/* SMTO_D1A_SMTO_OFST_ADDR */

typedef volatile union _SMTO_REG_D1A_SMTO_XSIZE_
{
		volatile struct	/* 0x1502119C */
		{
				FIELD  SMTO_XSIZE                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D1A_SMTO_XSIZE;	/* SMTO_D1A_SMTO_XSIZE */

typedef volatile union _SMTO_REG_D1A_SMTO_YSIZE_
{
		volatile struct	/* 0x150211A0 */
		{
				FIELD  SMTO_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D1A_SMTO_YSIZE;	/* SMTO_D1A_SMTO_YSIZE */

typedef volatile union _SMTO_REG_D1A_SMTO_STRIDE_
{
		volatile struct	/* 0x150211A4 */
		{
				FIELD  SMTO_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTO_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  SMTO_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  SMTO_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  SMTO_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D1A_SMTO_STRIDE;	/* SMTO_D1A_SMTO_STRIDE */

typedef volatile union _SMTO_REG_D1A_SMTO_CON_
{
		volatile struct	/* 0x150211A8 */
		{
				FIELD  SMTO_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  SMTO_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D1A_SMTO_CON;	/* SMTO_D1A_SMTO_CON */

typedef volatile union _SMTO_REG_D1A_SMTO_CON2_
{
		volatile struct	/* 0x150211AC */
		{
				FIELD  SMTO_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTO_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D1A_SMTO_CON2;	/* SMTO_D1A_SMTO_CON2 */

typedef volatile union _SMTO_REG_D1A_SMTO_CON3_
{
		volatile struct	/* 0x150211B0 */
		{
				FIELD  SMTO_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTO_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D1A_SMTO_CON3;	/* SMTO_D1A_SMTO_CON3 */

typedef volatile union _SMTO_REG_D1A_SMTO_CROP_
{
		volatile struct	/* 0x150211B4 */
		{
				FIELD  SMTO_XOFFSET                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTO_YOFFSET                               : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D1A_SMTO_CROP;	/* SMTO_D1A_SMTO_CROP */

typedef volatile union _IMGBI_REG_D1A_IMGBI_BASE_ADDR_
{
		volatile struct	/* 0x15021200 */
		{
				FIELD  IMGBI_BASE_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMGBI_REG_D1A_IMGBI_BASE_ADDR;	/* IMGBI_D1A_IMGBI_BASE_ADDR */

typedef volatile union _IMGBI_REG_D1A_IMGBI_OFST_ADDR_
{
		volatile struct	/* 0x15021204 */
		{
				FIELD  IMGBI_OFST_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMGBI_REG_D1A_IMGBI_OFST_ADDR;	/* IMGBI_D1A_IMGBI_OFST_ADDR */

typedef volatile union _IMGBI_REG_D1A_IMGBI_XSIZE_
{
		volatile struct	/* 0x1502120C */
		{
				FIELD  IMGBI_XSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMGBI_REG_D1A_IMGBI_XSIZE;	/* IMGBI_D1A_IMGBI_XSIZE */

typedef volatile union _IMGBI_REG_D1A_IMGBI_YSIZE_
{
		volatile struct	/* 0x15021210 */
		{
				FIELD  IMGBI_YSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMGBI_REG_D1A_IMGBI_YSIZE;	/* IMGBI_D1A_IMGBI_YSIZE */

typedef volatile union _IMGBI_REG_D1A_IMGBI_STRIDE_
{
		volatile struct	/* 0x15021214 */
		{
				FIELD  IMGBI_STRIDE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  IMGBI_BUS_SIZE                             :  4;		/* 16..19, 0x000F0000 */
				FIELD  IMGBI_FORMAT                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  IMGBI_FORMAT_EN                            :  1;		/* 26..26, 0x04000000 */
				FIELD  IMGBI_BUS_SIZE_EN                          :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  IMGBI_SWAP                                 :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}IMGBI_REG_D1A_IMGBI_STRIDE;	/* IMGBI_D1A_IMGBI_STRIDE */

typedef volatile union _IMGBI_REG_D1A_IMGBI_CON_
{
		volatile struct	/* 0x15021218 */
		{
				FIELD  IMGBI_FIFO_SIZE                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  IMGBI_MAX_BURST_LEN                        :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMGBI_REG_D1A_IMGBI_CON;	/* IMGBI_D1A_IMGBI_CON */

typedef volatile union _IMGBI_REG_D1A_IMGBI_CON2_
{
		volatile struct	/* 0x1502121C */
		{
				FIELD  IMGBI_FIFO_PRI_THRL                        : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMGBI_FIFO_PRI_THRH                        : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMGBI_REG_D1A_IMGBI_CON2;	/* IMGBI_D1A_IMGBI_CON2 */

typedef volatile union _IMGBI_REG_D1A_IMGBI_CON3_
{
		volatile struct	/* 0x15021220 */
		{
				FIELD  IMGBI_FIFO_PRE_PRI_THRL                    : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMGBI_FIFO_PRE_PRI_THRH                    : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMGBI_REG_D1A_IMGBI_CON3;	/* IMGBI_D1A_IMGBI_CON3 */

typedef volatile union _IMGCI_REG_D1A_IMGCI_BASE_ADDR_
{
		volatile struct	/* 0x15021230 */
		{
				FIELD  IMGCI_BASE_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMGCI_REG_D1A_IMGCI_BASE_ADDR;	/* IMGCI_D1A_IMGCI_BASE_ADDR */

typedef volatile union _IMGCI_REG_D1A_IMGCI_OFST_ADDR_
{
		volatile struct	/* 0x15021234 */
		{
				FIELD  IMGCI_OFST_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMGCI_REG_D1A_IMGCI_OFST_ADDR;	/* IMGCI_D1A_IMGCI_OFST_ADDR */

typedef volatile union _IMGCI_REG_D1A_IMGCI_XSIZE_
{
		volatile struct	/* 0x1502123C */
		{
				FIELD  IMGCI_XSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMGCI_REG_D1A_IMGCI_XSIZE;	/* IMGCI_D1A_IMGCI_XSIZE */

typedef volatile union _IMGCI_REG_D1A_IMGCI_YSIZE_
{
		volatile struct	/* 0x15021240 */
		{
				FIELD  IMGCI_YSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMGCI_REG_D1A_IMGCI_YSIZE;	/* IMGCI_D1A_IMGCI_YSIZE */

typedef volatile union _IMGCI_REG_D1A_IMGCI_STRIDE_
{
		volatile struct	/* 0x15021244 */
		{
				FIELD  IMGCI_STRIDE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  IMGCI_BUS_SIZE                             :  4;		/* 16..19, 0x000F0000 */
				FIELD  IMGCI_FORMAT                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  IMGCI_FORMAT_EN                            :  1;		/* 26..26, 0x04000000 */
				FIELD  IMGCI_BUS_SIZE_EN                          :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  IMGCI_SWAP                                 :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}IMGCI_REG_D1A_IMGCI_STRIDE;	/* IMGCI_D1A_IMGCI_STRIDE */

typedef volatile union _IMGCI_REG_D1A_IMGCI_CON_
{
		volatile struct	/* 0x15021248 */
		{
				FIELD  IMGCI_FIFO_SIZE                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  IMGCI_MAX_BURST_LEN                        :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMGCI_REG_D1A_IMGCI_CON;	/* IMGCI_D1A_IMGCI_CON */

typedef volatile union _IMGCI_REG_D1A_IMGCI_CON2_
{
		volatile struct	/* 0x1502124C */
		{
				FIELD  IMGCI_FIFO_PRI_THRL                        : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMGCI_FIFO_PRI_THRH                        : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMGCI_REG_D1A_IMGCI_CON2;	/* IMGCI_D1A_IMGCI_CON2 */

typedef volatile union _IMGCI_REG_D1A_IMGCI_CON3_
{
		volatile struct	/* 0x15021250 */
		{
				FIELD  IMGCI_FIFO_PRE_PRI_THRL                    : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMGCI_FIFO_PRE_PRI_THRH                    : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMGCI_REG_D1A_IMGCI_CON3;	/* IMGCI_D1A_IMGCI_CON3 */

typedef volatile union _TIMGO_REG_D1A_TIMGO_BASE_ADDR_
{
		volatile struct	/* 0x15021260 */
		{
				FIELD  TIMGO_BASE_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}TIMGO_REG_D1A_TIMGO_BASE_ADDR;	/* TIMGO_D1A_TIMGO_BASE_ADDR */

typedef volatile union _TIMGO_REG_D1A_TIMGO_OFST_ADDR_
{
		volatile struct	/* 0x15021264 */
		{
				FIELD  TIMGO_OFST_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}TIMGO_REG_D1A_TIMGO_OFST_ADDR;	/* TIMGO_D1A_TIMGO_OFST_ADDR */

typedef volatile union _TIMGO_REG_D1A_TIMGO_XSIZE_
{
		volatile struct	/* 0x1502126C */
		{
				FIELD  TIMGO_XSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}TIMGO_REG_D1A_TIMGO_XSIZE;	/* TIMGO_D1A_TIMGO_XSIZE */

typedef volatile union _TIMGO_REG_D1A_TIMGO_YSIZE_
{
		volatile struct	/* 0x15021270 */
		{
				FIELD  TIMGO_YSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}TIMGO_REG_D1A_TIMGO_YSIZE;	/* TIMGO_D1A_TIMGO_YSIZE */

typedef volatile union _TIMGO_REG_D1A_TIMGO_STRIDE_
{
		volatile struct	/* 0x15021274 */
		{
				FIELD  TIMGO_STRIDE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  TIMGO_BUS_SIZE                             :  4;		/* 16..19, 0x000F0000 */
				FIELD  TIMGO_FORMAT                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  TIMGO_FORMAT_EN                            :  1;		/* 26..26, 0x04000000 */
				FIELD  TIMGO_BUS_SIZE_EN                          :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}TIMGO_REG_D1A_TIMGO_STRIDE;	/* TIMGO_D1A_TIMGO_STRIDE */

typedef volatile union _TIMGO_REG_D1A_TIMGO_CON_
{
		volatile struct	/* 0x15021278 */
		{
				FIELD  TIMGO_FIFO_SIZE                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  TIMGO_MAX_BURST_LEN                        :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}TIMGO_REG_D1A_TIMGO_CON;	/* TIMGO_D1A_TIMGO_CON */

typedef volatile union _TIMGO_REG_D1A_TIMGO_CON2_
{
		volatile struct	/* 0x1502127C */
		{
				FIELD  TIMGO_FIFO_PRI_THRL                        : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  TIMGO_FIFO_PRI_THRH                        : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}TIMGO_REG_D1A_TIMGO_CON2;	/* TIMGO_D1A_TIMGO_CON2 */

typedef volatile union _TIMGO_REG_D1A_TIMGO_CON3_
{
		volatile struct	/* 0x15021280 */
		{
				FIELD  TIMGO_FIFO_PRE_PRI_THRL                    : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  TIMGO_FIFO_PRE_PRI_THRH                    : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}TIMGO_REG_D1A_TIMGO_CON3;	/* TIMGO_D1A_TIMGO_CON3 */

typedef volatile union _TIMGO_REG_D1A_TIMGO_CROP_
{
		volatile struct	/* 0x15021284 */
		{
				FIELD  TIMGO_XOFFSET                              : 16;		/*  0..15, 0x0000FFFF */
				FIELD  TIMGO_YOFFSET                              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}TIMGO_REG_D1A_TIMGO_CROP;	/* TIMGO_D1A_TIMGO_CROP */

typedef volatile union _SMTI_REG_D4A_SMTI_BASE_ADDR_
{
		volatile struct	/* 0x150212D0 */
		{
				FIELD  SMTI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D4A_SMTI_BASE_ADDR;	/* SMTI_D4A_SMTI_BASE_ADDR */

typedef volatile union _SMTI_REG_D4A_SMTI_OFST_ADDR_
{
		volatile struct	/* 0x150212D4 */
		{
				FIELD  SMTI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D4A_SMTI_OFST_ADDR;	/* SMTI_D4A_SMTI_OFST_ADDR */

typedef volatile union _SMTI_REG_D4A_SMTI_XSIZE_
{
		volatile struct	/* 0x150212DC */
		{
				FIELD  SMTI_XSIZE                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D4A_SMTI_XSIZE;	/* SMTI_D4A_SMTI_XSIZE */

typedef volatile union _SMTI_REG_D4A_SMTI_YSIZE_
{
		volatile struct	/* 0x150212E0 */
		{
				FIELD  SMTI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D4A_SMTI_YSIZE;	/* SMTI_D4A_SMTI_YSIZE */

typedef volatile union _SMTI_REG_D4A_SMTI_STRIDE_
{
		volatile struct	/* 0x150212E4 */
		{
				FIELD  SMTI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  SMTI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  SMTI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  SMTI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  SMTI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D4A_SMTI_STRIDE;	/* SMTI_D4A_SMTI_STRIDE */

typedef volatile union _SMTI_REG_D4A_SMTI_CON_
{
		volatile struct	/* 0x150212E8 */
		{
				FIELD  SMTI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  SMTI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D4A_SMTI_CON;	/* SMTI_D4A_SMTI_CON */

typedef volatile union _SMTI_REG_D4A_SMTI_CON2_
{
		volatile struct	/* 0x150212EC */
		{
				FIELD  SMTI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D4A_SMTI_CON2;	/* SMTI_D4A_SMTI_CON2 */

typedef volatile union _SMTI_REG_D4A_SMTI_CON3_
{
		volatile struct	/* 0x150212F0 */
		{
				FIELD  SMTI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D4A_SMTI_CON3;	/* SMTI_D4A_SMTI_CON3 */

typedef volatile union _SMTO_REG_D4A_SMTO_BASE_ADDR_
{
		volatile struct	/* 0x15021300 */
		{
				FIELD  SMTO_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D4A_SMTO_BASE_ADDR;	/* SMTO_D4A_SMTO_BASE_ADDR */

typedef volatile union _SMTO_REG_D4A_SMTO_OFST_ADDR_
{
		volatile struct	/* 0x15021304 */
		{
				FIELD  SMTO_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D4A_SMTO_OFST_ADDR;	/* SMTO_D4A_SMTO_OFST_ADDR */

typedef volatile union _SMTO_REG_D4A_SMTO_XSIZE_
{
		volatile struct	/* 0x1502130C */
		{
				FIELD  SMTO_XSIZE                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D4A_SMTO_XSIZE;	/* SMTO_D4A_SMTO_XSIZE */

typedef volatile union _SMTO_REG_D4A_SMTO_YSIZE_
{
		volatile struct	/* 0x15021310 */
		{
				FIELD  SMTO_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D4A_SMTO_YSIZE;	/* SMTO_D4A_SMTO_YSIZE */

typedef volatile union _SMTO_REG_D4A_SMTO_STRIDE_
{
		volatile struct	/* 0x15021314 */
		{
				FIELD  SMTO_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTO_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  SMTO_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  SMTO_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  SMTO_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D4A_SMTO_STRIDE;	/* SMTO_D4A_SMTO_STRIDE */

typedef volatile union _SMTO_REG_D4A_SMTO_CON_
{
		volatile struct	/* 0x15021318 */
		{
				FIELD  SMTO_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  SMTO_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D4A_SMTO_CON;	/* SMTO_D4A_SMTO_CON */

typedef volatile union _SMTO_REG_D4A_SMTO_CON2_
{
		volatile struct	/* 0x1502131C */
		{
				FIELD  SMTO_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTO_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D4A_SMTO_CON2;	/* SMTO_D4A_SMTO_CON2 */

typedef volatile union _SMTO_REG_D4A_SMTO_CON3_
{
		volatile struct	/* 0x15021320 */
		{
				FIELD  SMTO_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTO_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D4A_SMTO_CON3;	/* SMTO_D4A_SMTO_CON3 */

typedef volatile union _SMTO_REG_D4A_SMTO_CROP_
{
		volatile struct	/* 0x15021324 */
		{
				FIELD  SMTO_XOFFSET                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTO_YOFFSET                               : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D4A_SMTO_CROP;	/* SMTO_D4A_SMTO_CROP */

typedef volatile union _DMGI_REG_D1A_DMGI_BASE_ADDR_
{
		volatile struct	/* 0x15021370 */
		{
				FIELD  DMGI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DMGI_REG_D1A_DMGI_BASE_ADDR;	/* DMGI_D1A_DMGI_BASE_ADDR */

typedef volatile union _DMGI_REG_D1A_DMGI_OFST_ADDR_
{
		volatile struct	/* 0x15021374 */
		{
				FIELD  DMGI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DMGI_REG_D1A_DMGI_OFST_ADDR;	/* DMGI_D1A_DMGI_OFST_ADDR */

typedef volatile union _DMGI_REG_D1A_DMGI_XSIZE_
{
		volatile struct	/* 0x1502137C */
		{
				FIELD  DMGI_XSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DMGI_REG_D1A_DMGI_XSIZE;	/* DMGI_D1A_DMGI_XSIZE */

typedef volatile union _DMGI_REG_D1A_DMGI_YSIZE_
{
		volatile struct	/* 0x15021380 */
		{
				FIELD  DMGI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DMGI_REG_D1A_DMGI_YSIZE;	/* DMGI_D1A_DMGI_YSIZE */

typedef volatile union _DMGI_REG_D1A_DMGI_STRIDE_
{
		volatile struct	/* 0x15021384 */
		{
				FIELD  DMGI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DMGI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  DMGI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  DMGI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  DMGI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  DMGI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DMGI_REG_D1A_DMGI_STRIDE;	/* DMGI_D1A_DMGI_STRIDE */

typedef volatile union _DMGI_REG_D1A_DMGI_CON_
{
		volatile struct	/* 0x15021388 */
		{
				FIELD  DMGI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  DMGI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DMGI_REG_D1A_DMGI_CON;	/* DMGI_D1A_DMGI_CON */

typedef volatile union _DMGI_REG_D1A_DMGI_CON2_
{
		volatile struct	/* 0x1502138C */
		{
				FIELD  DMGI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DMGI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DMGI_REG_D1A_DMGI_CON2;	/* DMGI_D1A_DMGI_CON2 */

typedef volatile union _DMGI_REG_D1A_DMGI_CON3_
{
		volatile struct	/* 0x15021390 */
		{
				FIELD  DMGI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DMGI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DMGI_REG_D1A_DMGI_CON3;	/* DMGI_D1A_DMGI_CON3 */

typedef volatile union _DEPI_REG_D1A_DEPI_BASE_ADDR_
{
		volatile struct	/* 0x150213A0 */
		{
				FIELD  DEPI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DEPI_REG_D1A_DEPI_BASE_ADDR;	/* DEPI_D1A_DEPI_BASE_ADDR */

typedef volatile union _DEPI_REG_D1A_DEPI_OFST_ADDR_
{
		volatile struct	/* 0x150213A4 */
		{
				FIELD  DEPI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DEPI_REG_D1A_DEPI_OFST_ADDR;	/* DEPI_D1A_DEPI_OFST_ADDR */

typedef volatile union _DEPI_REG_D1A_DEPI_XSIZE_
{
		volatile struct	/* 0x150213AC */
		{
				FIELD  DEPI_XSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DEPI_REG_D1A_DEPI_XSIZE;	/* DEPI_D1A_DEPI_XSIZE */

typedef volatile union _DEPI_REG_D1A_DEPI_YSIZE_
{
		volatile struct	/* 0x150213B0 */
		{
				FIELD  DEPI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DEPI_REG_D1A_DEPI_YSIZE;	/* DEPI_D1A_DEPI_YSIZE */

typedef volatile union _DEPI_REG_D1A_DEPI_STRIDE_
{
		volatile struct	/* 0x150213B4 */
		{
				FIELD  DEPI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DEPI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  DEPI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  DEPI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  DEPI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  DEPI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DEPI_REG_D1A_DEPI_STRIDE;	/* DEPI_D1A_DEPI_STRIDE */

typedef volatile union _DEPI_REG_D1A_DEPI_CON_
{
		volatile struct	/* 0x150213B8 */
		{
				FIELD  DEPI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  DEPI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DEPI_REG_D1A_DEPI_CON;	/* DEPI_D1A_DEPI_CON */

typedef volatile union _DEPI_REG_D1A_DEPI_CON2_
{
		volatile struct	/* 0x150213BC */
		{
				FIELD  DEPI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DEPI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DEPI_REG_D1A_DEPI_CON2;	/* DEPI_D1A_DEPI_CON2 */

typedef volatile union _DEPI_REG_D1A_DEPI_CON3_
{
		volatile struct	/* 0x150213C0 */
		{
				FIELD  DEPI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DEPI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DEPI_REG_D1A_DEPI_CON3;	/* DEPI_D1A_DEPI_CON3 */

typedef volatile union _LCEI_REG_D1A_LCEI_BASE_ADDR_
{
		volatile struct	/* 0x150213D0 */
		{
				FIELD  LCEI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}LCEI_REG_D1A_LCEI_BASE_ADDR;	/* LCEI_D1A_LCEI_BASE_ADDR */

typedef volatile union _LCEI_REG_D1A_LCEI_OFST_ADDR_
{
		volatile struct	/* 0x150213D4 */
		{
				FIELD  LCEI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}LCEI_REG_D1A_LCEI_OFST_ADDR;	/* LCEI_D1A_LCEI_OFST_ADDR */

typedef volatile union _LCEI_REG_D1A_LCEI_XSIZE_
{
		volatile struct	/* 0x150213DC */
		{
				FIELD  LCEI_XSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}LCEI_REG_D1A_LCEI_XSIZE;	/* LCEI_D1A_LCEI_XSIZE */

typedef volatile union _LCEI_REG_D1A_LCEI_YSIZE_
{
		volatile struct	/* 0x150213E0 */
		{
				FIELD  LCEI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}LCEI_REG_D1A_LCEI_YSIZE;	/* LCEI_D1A_LCEI_YSIZE */

typedef volatile union _LCEI_REG_D1A_LCEI_STRIDE_
{
		volatile struct	/* 0x150213E4 */
		{
				FIELD  LCEI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  LCEI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  LCEI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  LCEI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  LCEI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  LCEI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}LCEI_REG_D1A_LCEI_STRIDE;	/* LCEI_D1A_LCEI_STRIDE */

typedef volatile union _LCEI_REG_D1A_LCEI_CON_
{
		volatile struct	/* 0x150213E8 */
		{
				FIELD  LCEI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  LCEI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCEI_REG_D1A_LCEI_CON;	/* LCEI_D1A_LCEI_CON */

typedef volatile union _LCEI_REG_D1A_LCEI_CON2_
{
		volatile struct	/* 0x150213EC */
		{
				FIELD  LCEI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCEI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCEI_REG_D1A_LCEI_CON2;	/* LCEI_D1A_LCEI_CON2 */

typedef volatile union _LCEI_REG_D1A_LCEI_CON3_
{
		volatile struct	/* 0x150213F0 */
		{
				FIELD  LCEI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCEI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCEI_REG_D1A_LCEI_CON3;	/* LCEI_D1A_LCEI_CON3 */

typedef volatile union _DCESO_REG_D1A_DCESO_BASE_ADDR_
{
		volatile struct	/* 0x15021400 */
		{
				FIELD  DCESO_BASE_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DCESO_REG_D1A_DCESO_BASE_ADDR;	/* DCESO_D1A_DCESO_BASE_ADDR */

typedef volatile union _DCESO_REG_D1A_DCESO_OFST_ADDR_
{
		volatile struct	/* 0x15021404 */
		{
				FIELD  DCESO_OFST_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DCESO_REG_D1A_DCESO_OFST_ADDR;	/* DCESO_D1A_DCESO_OFST_ADDR */

typedef volatile union _DCESO_REG_D1A_DCESO_XSIZE_
{
		volatile struct	/* 0x1502140C */
		{
				FIELD  DCESO_XSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DCESO_REG_D1A_DCESO_XSIZE;	/* DCESO_D1A_DCESO_XSIZE */

typedef volatile union _DCESO_REG_D1A_DCESO_YSIZE_
{
		volatile struct	/* 0x15021410 */
		{
				FIELD  DCESO_YSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DCESO_REG_D1A_DCESO_YSIZE;	/* DCESO_D1A_DCESO_YSIZE */

typedef volatile union _DCESO_REG_D1A_DCESO_STRIDE_
{
		volatile struct	/* 0x15021414 */
		{
				FIELD  DCESO_STRIDE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DCESO_BUS_SIZE                             :  4;		/* 16..19, 0x000F0000 */
				FIELD  DCESO_FORMAT                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  DCESO_FORMAT_EN                            :  1;		/* 26..26, 0x04000000 */
				FIELD  DCESO_BUS_SIZE_EN                          :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DCESO_REG_D1A_DCESO_STRIDE;	/* DCESO_D1A_DCESO_STRIDE */

typedef volatile union _DCESO_REG_D1A_DCESO_CON_
{
		volatile struct	/* 0x15021418 */
		{
				FIELD  DCESO_FIFO_SIZE                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  DCESO_MAX_BURST_LEN                        :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DCESO_REG_D1A_DCESO_CON;	/* DCESO_D1A_DCESO_CON */

typedef volatile union _DCESO_REG_D1A_DCESO_CON2_
{
		volatile struct	/* 0x1502141C */
		{
				FIELD  DCESO_FIFO_PRI_THRL                        : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DCESO_FIFO_PRI_THRH                        : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DCESO_REG_D1A_DCESO_CON2;	/* DCESO_D1A_DCESO_CON2 */

typedef volatile union _DCESO_REG_D1A_DCESO_CON3_
{
		volatile struct	/* 0x15021420 */
		{
				FIELD  DCESO_FIFO_PRE_PRI_THRL                    : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DCESO_FIFO_PRE_PRI_THRH                    : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DCESO_REG_D1A_DCESO_CON3;	/* DCESO_D1A_DCESO_CON3 */

typedef volatile union _SMTI_REG_D2A_SMTI_BASE_ADDR_
{
		volatile struct	/* 0x15021470 */
		{
				FIELD  SMTI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D2A_SMTI_BASE_ADDR;	/* SMTI_D2A_SMTI_BASE_ADDR */

typedef volatile union _SMTI_REG_D2A_SMTI_OFST_ADDR_
{
		volatile struct	/* 0x15021474 */
		{
				FIELD  SMTI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D2A_SMTI_OFST_ADDR;	/* SMTI_D2A_SMTI_OFST_ADDR */

typedef volatile union _SMTI_REG_D2A_SMTI_XSIZE_
{
		volatile struct	/* 0x1502147C */
		{
				FIELD  SMTI_XSIZE                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D2A_SMTI_XSIZE;	/* SMTI_D2A_SMTI_XSIZE */

typedef volatile union _SMTI_REG_D2A_SMTI_YSIZE_
{
		volatile struct	/* 0x15021480 */
		{
				FIELD  SMTI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D2A_SMTI_YSIZE;	/* SMTI_D2A_SMTI_YSIZE */

typedef volatile union _SMTI_REG_D2A_SMTI_STRIDE_
{
		volatile struct	/* 0x15021484 */
		{
				FIELD  SMTI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  SMTI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  SMTI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  SMTI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  SMTI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D2A_SMTI_STRIDE;	/* SMTI_D2A_SMTI_STRIDE */

typedef volatile union _SMTI_REG_D2A_SMTI_CON_
{
		volatile struct	/* 0x15021488 */
		{
				FIELD  SMTI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  SMTI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D2A_SMTI_CON;	/* SMTI_D2A_SMTI_CON */

typedef volatile union _SMTI_REG_D2A_SMTI_CON2_
{
		volatile struct	/* 0x1502148C */
		{
				FIELD  SMTI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D2A_SMTI_CON2;	/* SMTI_D2A_SMTI_CON2 */

typedef volatile union _SMTI_REG_D2A_SMTI_CON3_
{
		volatile struct	/* 0x15021490 */
		{
				FIELD  SMTI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D2A_SMTI_CON3;	/* SMTI_D2A_SMTI_CON3 */

typedef volatile union _SMTO_REG_D2A_SMTO_BASE_ADDR_
{
		volatile struct	/* 0x150214A0 */
		{
				FIELD  SMTO_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D2A_SMTO_BASE_ADDR;	/* SMTO_D2A_SMTO_BASE_ADDR */

typedef volatile union _SMTO_REG_D2A_SMTO_OFST_ADDR_
{
		volatile struct	/* 0x150214A4 */
		{
				FIELD  SMTO_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D2A_SMTO_OFST_ADDR;	/* SMTO_D2A_SMTO_OFST_ADDR */

typedef volatile union _SMTO_REG_D2A_SMTO_XSIZE_
{
		volatile struct	/* 0x150214AC */
		{
				FIELD  SMTO_XSIZE                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D2A_SMTO_XSIZE;	/* SMTO_D2A_SMTO_XSIZE */

typedef volatile union _SMTO_REG_D2A_SMTO_YSIZE_
{
		volatile struct	/* 0x150214B0 */
		{
				FIELD  SMTO_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D2A_SMTO_YSIZE;	/* SMTO_D2A_SMTO_YSIZE */

typedef volatile union _SMTO_REG_D2A_SMTO_STRIDE_
{
		volatile struct	/* 0x150214B4 */
		{
				FIELD  SMTO_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTO_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  SMTO_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  SMTO_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  SMTO_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D2A_SMTO_STRIDE;	/* SMTO_D2A_SMTO_STRIDE */

typedef volatile union _SMTO_REG_D2A_SMTO_CON_
{
		volatile struct	/* 0x150214B8 */
		{
				FIELD  SMTO_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  SMTO_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D2A_SMTO_CON;	/* SMTO_D2A_SMTO_CON */

typedef volatile union _SMTO_REG_D2A_SMTO_CON2_
{
		volatile struct	/* 0x150214BC */
		{
				FIELD  SMTO_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTO_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D2A_SMTO_CON2;	/* SMTO_D2A_SMTO_CON2 */

typedef volatile union _SMTO_REG_D2A_SMTO_CON3_
{
		volatile struct	/* 0x150214C0 */
		{
				FIELD  SMTO_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTO_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D2A_SMTO_CON3;	/* SMTO_D2A_SMTO_CON3 */

typedef volatile union _SMTO_REG_D2A_SMTO_CROP_
{
		volatile struct	/* 0x150214C4 */
		{
				FIELD  SMTO_XOFFSET                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTO_YOFFSET                               : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D2A_SMTO_CROP;	/* SMTO_D2A_SMTO_CROP */

typedef volatile union _SMTI_REG_D3A_SMTI_BASE_ADDR_
{
		volatile struct	/* 0x15021510 */
		{
				FIELD  SMTI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D3A_SMTI_BASE_ADDR;	/* SMTI_D3A_SMTI_BASE_ADDR */

typedef volatile union _SMTI_REG_D3A_SMTI_OFST_ADDR_
{
		volatile struct	/* 0x15021514 */
		{
				FIELD  SMTI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D3A_SMTI_OFST_ADDR;	/* SMTI_D3A_SMTI_OFST_ADDR */

typedef volatile union _SMTI_REG_D3A_SMTI_XSIZE_
{
		volatile struct	/* 0x1502151C */
		{
				FIELD  SMTI_XSIZE                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D3A_SMTI_XSIZE;	/* SMTI_D3A_SMTI_XSIZE */

typedef volatile union _SMTI_REG_D3A_SMTI_YSIZE_
{
		volatile struct	/* 0x15021520 */
		{
				FIELD  SMTI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D3A_SMTI_YSIZE;	/* SMTI_D3A_SMTI_YSIZE */

typedef volatile union _SMTI_REG_D3A_SMTI_STRIDE_
{
		volatile struct	/* 0x15021524 */
		{
				FIELD  SMTI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  SMTI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  SMTI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  SMTI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  SMTI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D3A_SMTI_STRIDE;	/* SMTI_D3A_SMTI_STRIDE */

typedef volatile union _SMTI_REG_D3A_SMTI_CON_
{
		volatile struct	/* 0x15021528 */
		{
				FIELD  SMTI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  SMTI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D3A_SMTI_CON;	/* SMTI_D3A_SMTI_CON */

typedef volatile union _SMTI_REG_D3A_SMTI_CON2_
{
		volatile struct	/* 0x1502152C */
		{
				FIELD  SMTI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D3A_SMTI_CON2;	/* SMTI_D3A_SMTI_CON2 */

typedef volatile union _SMTI_REG_D3A_SMTI_CON3_
{
		volatile struct	/* 0x15021530 */
		{
				FIELD  SMTI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTI_REG_D3A_SMTI_CON3;	/* SMTI_D3A_SMTI_CON3 */

typedef volatile union _SMTO_REG_D3A_SMTO_BASE_ADDR_
{
		volatile struct	/* 0x15021540 */
		{
				FIELD  SMTO_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D3A_SMTO_BASE_ADDR;	/* SMTO_D3A_SMTO_BASE_ADDR */

typedef volatile union _SMTO_REG_D3A_SMTO_OFST_ADDR_
{
		volatile struct	/* 0x15021544 */
		{
				FIELD  SMTO_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D3A_SMTO_OFST_ADDR;	/* SMTO_D3A_SMTO_OFST_ADDR */

typedef volatile union _SMTO_REG_D3A_SMTO_XSIZE_
{
		volatile struct	/* 0x1502154C */
		{
				FIELD  SMTO_XSIZE                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D3A_SMTO_XSIZE;	/* SMTO_D3A_SMTO_XSIZE */

typedef volatile union _SMTO_REG_D3A_SMTO_YSIZE_
{
		volatile struct	/* 0x15021550 */
		{
				FIELD  SMTO_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D3A_SMTO_YSIZE;	/* SMTO_D3A_SMTO_YSIZE */

typedef volatile union _SMTO_REG_D3A_SMTO_STRIDE_
{
		volatile struct	/* 0x15021554 */
		{
				FIELD  SMTO_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTO_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  SMTO_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  SMTO_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  SMTO_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D3A_SMTO_STRIDE;	/* SMTO_D3A_SMTO_STRIDE */

typedef volatile union _SMTO_REG_D3A_SMTO_CON_
{
		volatile struct	/* 0x15021558 */
		{
				FIELD  SMTO_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  SMTO_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D3A_SMTO_CON;	/* SMTO_D3A_SMTO_CON */

typedef volatile union _SMTO_REG_D3A_SMTO_CON2_
{
		volatile struct	/* 0x1502155C */
		{
				FIELD  SMTO_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTO_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D3A_SMTO_CON2;	/* SMTO_D3A_SMTO_CON2 */

typedef volatile union _SMTO_REG_D3A_SMTO_CON3_
{
		volatile struct	/* 0x15021560 */
		{
				FIELD  SMTO_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  SMTO_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D3A_SMTO_CON3;	/* SMTO_D3A_SMTO_CON3 */

typedef volatile union _SMTO_REG_D3A_SMTO_CROP_
{
		volatile struct	/* 0x15021564 */
		{
				FIELD  SMTO_XOFFSET                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMTO_YOFFSET                               : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMTO_REG_D3A_SMTO_CROP;	/* SMTO_D3A_SMTO_CROP */

typedef volatile union _CRZO_REG_D1A_CRZO_BASE_ADDR_
{
		volatile struct	/* 0x150215B0 */
		{
				FIELD  CRZO_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CRZO_REG_D1A_CRZO_BASE_ADDR;	/* CRZO_D1A_CRZO_BASE_ADDR */

typedef volatile union _CRZO_REG_D1A_CRZO_OFST_ADDR_
{
		volatile struct	/* 0x150215B4 */
		{
				FIELD  CRZO_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CRZO_REG_D1A_CRZO_OFST_ADDR;	/* CRZO_D1A_CRZO_OFST_ADDR */

typedef volatile union _CRZO_REG_D1A_CRZO_XSIZE_
{
		volatile struct	/* 0x150215BC */
		{
				FIELD  CRZO_XSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZO_REG_D1A_CRZO_XSIZE;	/* CRZO_D1A_CRZO_XSIZE */

typedef volatile union _CRZO_REG_D1A_CRZO_YSIZE_
{
		volatile struct	/* 0x150215C0 */
		{
				FIELD  CRZO_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZO_REG_D1A_CRZO_YSIZE;	/* CRZO_D1A_CRZO_YSIZE */

typedef volatile union _CRZO_REG_D1A_CRZO_STRIDE_
{
		volatile struct	/* 0x150215C4 */
		{
				FIELD  CRZO_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRZO_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  CRZO_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  CRZO_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  CRZO_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}CRZO_REG_D1A_CRZO_STRIDE;	/* CRZO_D1A_CRZO_STRIDE */

typedef volatile union _CRZO_REG_D1A_CRZO_CON_
{
		volatile struct	/* 0x150215C8 */
		{
				FIELD  CRZO_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  CRZO_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}CRZO_REG_D1A_CRZO_CON;	/* CRZO_D1A_CRZO_CON */

typedef volatile union _CRZO_REG_D1A_CRZO_CON2_
{
		volatile struct	/* 0x150215CC */
		{
				FIELD  CRZO_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  CRZO_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}CRZO_REG_D1A_CRZO_CON2;	/* CRZO_D1A_CRZO_CON2 */

typedef volatile union _CRZO_REG_D1A_CRZO_CON3_
{
		volatile struct	/* 0x150215D0 */
		{
				FIELD  CRZO_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  CRZO_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}CRZO_REG_D1A_CRZO_CON3;	/* CRZO_D1A_CRZO_CON3 */

typedef volatile union _CRZO_REG_D1A_CRZO_CROP_
{
		volatile struct	/* 0x150215D4 */
		{
				FIELD  CRZO_XOFFSET                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRZO_YOFFSET                               : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZO_REG_D1A_CRZO_CROP;	/* CRZO_D1A_CRZO_CROP */

typedef volatile union _CRZBO_REG_D1A_CRZBO_BASE_ADDR_
{
		volatile struct	/* 0x15021620 */
		{
				FIELD  CRZBO_BASE_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CRZBO_REG_D1A_CRZBO_BASE_ADDR;	/* CRZBO_D1A_CRZBO_BASE_ADDR */

typedef volatile union _CRZBO_REG_D1A_CRZBO_OFST_ADDR_
{
		volatile struct	/* 0x15021624 */
		{
				FIELD  CRZBO_OFST_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CRZBO_REG_D1A_CRZBO_OFST_ADDR;	/* CRZBO_D1A_CRZBO_OFST_ADDR */

typedef volatile union _CRZBO_REG_D1A_CRZBO_XSIZE_
{
		volatile struct	/* 0x1502162C */
		{
				FIELD  CRZBO_XSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZBO_REG_D1A_CRZBO_XSIZE;	/* CRZBO_D1A_CRZBO_XSIZE */

typedef volatile union _CRZBO_REG_D1A_CRZBO_YSIZE_
{
		volatile struct	/* 0x15021630 */
		{
				FIELD  CRZBO_YSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZBO_REG_D1A_CRZBO_YSIZE;	/* CRZBO_D1A_CRZBO_YSIZE */

typedef volatile union _CRZBO_REG_D1A_CRZBO_STRIDE_
{
		volatile struct	/* 0x15021634 */
		{
				FIELD  CRZBO_STRIDE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRZBO_BUS_SIZE                             :  4;		/* 16..19, 0x000F0000 */
				FIELD  CRZBO_FORMAT                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  CRZBO_FORMAT_EN                            :  1;		/* 26..26, 0x04000000 */
				FIELD  CRZBO_BUS_SIZE_EN                          :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}CRZBO_REG_D1A_CRZBO_STRIDE;	/* CRZBO_D1A_CRZBO_STRIDE */

typedef volatile union _CRZBO_REG_D1A_CRZBO_CON_
{
		volatile struct	/* 0x15021638 */
		{
				FIELD  CRZBO_FIFO_SIZE                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  CRZBO_MAX_BURST_LEN                        :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}CRZBO_REG_D1A_CRZBO_CON;	/* CRZBO_D1A_CRZBO_CON */

typedef volatile union _CRZBO_REG_D1A_CRZBO_CON2_
{
		volatile struct	/* 0x1502163C */
		{
				FIELD  CRZBO_FIFO_PRI_THRL                        : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  CRZBO_FIFO_PRI_THRH                        : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}CRZBO_REG_D1A_CRZBO_CON2;	/* CRZBO_D1A_CRZBO_CON2 */

typedef volatile union _CRZBO_REG_D1A_CRZBO_CON3_
{
		volatile struct	/* 0x15021640 */
		{
				FIELD  CRZBO_FIFO_PRE_PRI_THRL                    : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  CRZBO_FIFO_PRE_PRI_THRH                    : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}CRZBO_REG_D1A_CRZBO_CON3;	/* CRZBO_D1A_CRZBO_CON3 */

typedef volatile union _CRZBO_REG_D1A_CRZBO_CROP_
{
		volatile struct	/* 0x15021644 */
		{
				FIELD  CRZBO_XOFFSET                              : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRZBO_YOFFSET                              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZBO_REG_D1A_CRZBO_CROP;	/* CRZBO_D1A_CRZBO_CROP */

typedef volatile union _FEO_REG_D1A_FEO_BASE_ADDR_
{
		volatile struct	/* 0x15021690 */
		{
				FIELD  FEO_BASE_ADDR                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}FEO_REG_D1A_FEO_BASE_ADDR;	/* FEO_D1A_FEO_BASE_ADDR */

typedef volatile union _FEO_REG_D1A_FEO_OFST_ADDR_
{
		volatile struct	/* 0x15021694 */
		{
				FIELD  FEO_OFST_ADDR                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}FEO_REG_D1A_FEO_OFST_ADDR;	/* FEO_D1A_FEO_OFST_ADDR */

typedef volatile union _FEO_REG_D1A_FEO_XSIZE_
{
		volatile struct	/* 0x1502169C */
		{
				FIELD  FEO_XSIZE                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}FEO_REG_D1A_FEO_XSIZE;	/* FEO_D1A_FEO_XSIZE */

typedef volatile union _FEO_REG_D1A_FEO_YSIZE_
{
		volatile struct	/* 0x150216A0 */
		{
				FIELD  FEO_YSIZE                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}FEO_REG_D1A_FEO_YSIZE;	/* FEO_D1A_FEO_YSIZE */

typedef volatile union _FEO_REG_D1A_FEO_STRIDE_
{
		volatile struct	/* 0x150216A4 */
		{
				FIELD  FEO_STRIDE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  FEO_BUS_SIZE                               :  4;		/* 16..19, 0x000F0000 */
				FIELD  FEO_FORMAT                                 :  6;		/* 20..25, 0x03F00000 */
				FIELD  FEO_FORMAT_EN                              :  1;		/* 26..26, 0x04000000 */
				FIELD  FEO_BUS_SIZE_EN                            :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}FEO_REG_D1A_FEO_STRIDE;	/* FEO_D1A_FEO_STRIDE */

typedef volatile union _FEO_REG_D1A_FEO_CON_
{
		volatile struct	/* 0x150216A8 */
		{
				FIELD  FEO_FIFO_SIZE                              : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  FEO_MAX_BURST_LEN                          :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}FEO_REG_D1A_FEO_CON;	/* FEO_D1A_FEO_CON */

typedef volatile union _FEO_REG_D1A_FEO_CON2_
{
		volatile struct	/* 0x150216AC */
		{
				FIELD  FEO_FIFO_PRI_THRL                          : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  FEO_FIFO_PRI_THRH                          : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}FEO_REG_D1A_FEO_CON2;	/* FEO_D1A_FEO_CON2 */

typedef volatile union _FEO_REG_D1A_FEO_CON3_
{
		volatile struct	/* 0x150216B0 */
		{
				FIELD  FEO_FIFO_PRE_PRI_THRL                      : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  FEO_FIFO_PRE_PRI_THRH                      : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}FEO_REG_D1A_FEO_CON3;	/* FEO_D1A_FEO_CON3 */

typedef volatile union _VIPI_REG_D1A_VIPI_BASE_ADDR_
{
		volatile struct	/* 0x15021700 */
		{
				FIELD  VIPI_BASE_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}VIPI_REG_D1A_VIPI_BASE_ADDR;	/* VIPI_D1A_VIPI_BASE_ADDR */

typedef volatile union _VIPI_REG_D1A_VIPI_OFST_ADDR_
{
		volatile struct	/* 0x15021704 */
		{
				FIELD  VIPI_OFST_ADDR                             : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}VIPI_REG_D1A_VIPI_OFST_ADDR;	/* VIPI_D1A_VIPI_OFST_ADDR */

typedef volatile union _VIPI_REG_D1A_VIPI_XSIZE_
{
		volatile struct	/* 0x1502170C */
		{
				FIELD  VIPI_XSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}VIPI_REG_D1A_VIPI_XSIZE;	/* VIPI_D1A_VIPI_XSIZE */

typedef volatile union _VIPI_REG_D1A_VIPI_YSIZE_
{
		volatile struct	/* 0x15021710 */
		{
				FIELD  VIPI_YSIZE                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}VIPI_REG_D1A_VIPI_YSIZE;	/* VIPI_D1A_VIPI_YSIZE */

typedef volatile union _VIPI_REG_D1A_VIPI_STRIDE_
{
		volatile struct	/* 0x15021714 */
		{
				FIELD  VIPI_STRIDE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  VIPI_BUS_SIZE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  VIPI_FORMAT                                :  6;		/* 20..25, 0x03F00000 */
				FIELD  VIPI_FORMAT_EN                             :  1;		/* 26..26, 0x04000000 */
				FIELD  VIPI_BUS_SIZE_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  VIPI_SWAP                                  :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}VIPI_REG_D1A_VIPI_STRIDE;	/* VIPI_D1A_VIPI_STRIDE */

typedef volatile union _VIPI_REG_D1A_VIPI_CON_
{
		volatile struct	/* 0x15021718 */
		{
				FIELD  VIPI_FIFO_SIZE                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  VIPI_MAX_BURST_LEN                         :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}VIPI_REG_D1A_VIPI_CON;	/* VIPI_D1A_VIPI_CON */

typedef volatile union _VIPI_REG_D1A_VIPI_CON2_
{
		volatile struct	/* 0x1502171C */
		{
				FIELD  VIPI_FIFO_PRI_THRL                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  VIPI_FIFO_PRI_THRH                         : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}VIPI_REG_D1A_VIPI_CON2;	/* VIPI_D1A_VIPI_CON2 */

typedef volatile union _VIPI_REG_D1A_VIPI_CON3_
{
		volatile struct	/* 0x15021720 */
		{
				FIELD  VIPI_FIFO_PRE_PRI_THRL                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  VIPI_FIFO_PRE_PRI_THRH                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}VIPI_REG_D1A_VIPI_CON3;	/* VIPI_D1A_VIPI_CON3 */

typedef volatile union _VIPBI_REG_D1A_VIPBI_BASE_ADDR_
{
		volatile struct	/* 0x15021730 */
		{
				FIELD  VIPBI_BASE_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}VIPBI_REG_D1A_VIPBI_BASE_ADDR;	/* VIPBI_D1A_VIPBI_BASE_ADDR */

typedef volatile union _VIPBI_REG_D1A_VIPBI_OFST_ADDR_
{
		volatile struct	/* 0x15021734 */
		{
				FIELD  VIPBI_OFST_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}VIPBI_REG_D1A_VIPBI_OFST_ADDR;	/* VIPBI_D1A_VIPBI_OFST_ADDR */

typedef volatile union _VIPBI_REG_D1A_VIPBI_XSIZE_
{
		volatile struct	/* 0x1502173C */
		{
				FIELD  VIPBI_XSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}VIPBI_REG_D1A_VIPBI_XSIZE;	/* VIPBI_D1A_VIPBI_XSIZE */

typedef volatile union _VIPBI_REG_D1A_VIPBI_YSIZE_
{
		volatile struct	/* 0x15021740 */
		{
				FIELD  VIPBI_YSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}VIPBI_REG_D1A_VIPBI_YSIZE;	/* VIPBI_D1A_VIPBI_YSIZE */

typedef volatile union _VIPBI_REG_D1A_VIPBI_STRIDE_
{
		volatile struct	/* 0x15021744 */
		{
				FIELD  VIPBI_STRIDE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  VIPBI_BUS_SIZE                             :  4;		/* 16..19, 0x000F0000 */
				FIELD  VIPBI_FORMAT                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  VIPBI_FORMAT_EN                            :  1;		/* 26..26, 0x04000000 */
				FIELD  VIPBI_BUS_SIZE_EN                          :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  VIPBI_SWAP                                 :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}VIPBI_REG_D1A_VIPBI_STRIDE;	/* VIPBI_D1A_VIPBI_STRIDE */

typedef volatile union _VIPBI_REG_D1A_VIPBI_CON_
{
		volatile struct	/* 0x15021748 */
		{
				FIELD  VIPBI_FIFO_SIZE                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  VIPBI_MAX_BURST_LEN                        :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}VIPBI_REG_D1A_VIPBI_CON;	/* VIPBI_D1A_VIPBI_CON */

typedef volatile union _VIPBI_REG_D1A_VIPBI_CON2_
{
		volatile struct	/* 0x1502174C */
		{
				FIELD  VIPBI_FIFO_PRI_THRL                        : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  VIPBI_FIFO_PRI_THRH                        : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}VIPBI_REG_D1A_VIPBI_CON2;	/* VIPBI_D1A_VIPBI_CON2 */

typedef volatile union _VIPBI_REG_D1A_VIPBI_CON3_
{
		volatile struct	/* 0x15021750 */
		{
				FIELD  VIPBI_FIFO_PRE_PRI_THRL                    : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  VIPBI_FIFO_PRE_PRI_THRH                    : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}VIPBI_REG_D1A_VIPBI_CON3;	/* VIPBI_D1A_VIPBI_CON3 */

typedef volatile union _VIPCI_REG_D1A_VIPCI_BASE_ADDR_
{
		volatile struct	/* 0x15021760 */
		{
				FIELD  VIPCI_BASE_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}VIPCI_REG_D1A_VIPCI_BASE_ADDR;	/* VIPCI_D1A_VIPCI_BASE_ADDR */

typedef volatile union _VIPCI_REG_D1A_VIPCI_OFST_ADDR_
{
		volatile struct	/* 0x15021764 */
		{
				FIELD  VIPCI_OFST_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}VIPCI_REG_D1A_VIPCI_OFST_ADDR;	/* VIPCI_D1A_VIPCI_OFST_ADDR */

typedef volatile union _VIPCI_REG_D1A_VIPCI_XSIZE_
{
		volatile struct	/* 0x1502176C */
		{
				FIELD  VIPCI_XSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}VIPCI_REG_D1A_VIPCI_XSIZE;	/* VIPCI_D1A_VIPCI_XSIZE */

typedef volatile union _VIPCI_REG_D1A_VIPCI_YSIZE_
{
		volatile struct	/* 0x15021770 */
		{
				FIELD  VIPCI_YSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}VIPCI_REG_D1A_VIPCI_YSIZE;	/* VIPCI_D1A_VIPCI_YSIZE */

typedef volatile union _VIPCI_REG_D1A_VIPCI_STRIDE_
{
		volatile struct	/* 0x15021774 */
		{
				FIELD  VIPCI_STRIDE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  VIPCI_BUS_SIZE                             :  4;		/* 16..19, 0x000F0000 */
				FIELD  VIPCI_FORMAT                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  VIPCI_FORMAT_EN                            :  1;		/* 26..26, 0x04000000 */
				FIELD  VIPCI_BUS_SIZE_EN                          :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  2;		/* 28..29, 0x30000000 */
				FIELD  VIPCI_SWAP                                 :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}VIPCI_REG_D1A_VIPCI_STRIDE;	/* VIPCI_D1A_VIPCI_STRIDE */

typedef volatile union _VIPCI_REG_D1A_VIPCI_CON_
{
		volatile struct	/* 0x15021778 */
		{
				FIELD  VIPCI_FIFO_SIZE                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  VIPCI_MAX_BURST_LEN                        :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}VIPCI_REG_D1A_VIPCI_CON;	/* VIPCI_D1A_VIPCI_CON */

typedef volatile union _VIPCI_REG_D1A_VIPCI_CON2_
{
		volatile struct	/* 0x1502177C */
		{
				FIELD  VIPCI_FIFO_PRI_THRL                        : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  VIPCI_FIFO_PRI_THRH                        : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}VIPCI_REG_D1A_VIPCI_CON2;	/* VIPCI_D1A_VIPCI_CON2 */

typedef volatile union _VIPCI_REG_D1A_VIPCI_CON3_
{
		volatile struct	/* 0x15021780 */
		{
				FIELD  VIPCI_FIFO_PRE_PRI_THRL                    : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  VIPCI_FIFO_PRE_PRI_THRH                    : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}VIPCI_REG_D1A_VIPCI_CON3;	/* VIPCI_D1A_VIPCI_CON3 */

typedef volatile union _IMG3O_REG_D1A_IMG3O_BASE_ADDR_
{
		volatile struct	/* 0x15021790 */
		{
				FIELD  IMG3O_BASE_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMG3O_REG_D1A_IMG3O_BASE_ADDR;	/* IMG3O_D1A_IMG3O_BASE_ADDR */

typedef volatile union _IMG3O_REG_D1A_IMG3O_OFST_ADDR_
{
		volatile struct	/* 0x15021794 */
		{
				FIELD  IMG3O_OFST_ADDR                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMG3O_REG_D1A_IMG3O_OFST_ADDR;	/* IMG3O_D1A_IMG3O_OFST_ADDR */

typedef volatile union _IMG3O_REG_D1A_IMG3O_XSIZE_
{
		volatile struct	/* 0x1502179C */
		{
				FIELD  IMG3O_XSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMG3O_REG_D1A_IMG3O_XSIZE;	/* IMG3O_D1A_IMG3O_XSIZE */

typedef volatile union _IMG3O_REG_D1A_IMG3O_YSIZE_
{
		volatile struct	/* 0x150217A0 */
		{
				FIELD  IMG3O_YSIZE                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMG3O_REG_D1A_IMG3O_YSIZE;	/* IMG3O_D1A_IMG3O_YSIZE */

typedef volatile union _IMG3O_REG_D1A_IMG3O_STRIDE_
{
		volatile struct	/* 0x150217A4 */
		{
				FIELD  IMG3O_STRIDE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  IMG3O_BUS_SIZE                             :  4;		/* 16..19, 0x000F0000 */
				FIELD  IMG3O_FORMAT                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  IMG3O_FORMAT_EN                            :  1;		/* 26..26, 0x04000000 */
				FIELD  IMG3O_BUS_SIZE_EN                          :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3O_REG_D1A_IMG3O_STRIDE;	/* IMG3O_D1A_IMG3O_STRIDE */

typedef volatile union _IMG3O_REG_D1A_IMG3O_CON_
{
		volatile struct	/* 0x150217A8 */
		{
				FIELD  IMG3O_FIFO_SIZE                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  IMG3O_MAX_BURST_LEN                        :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3O_REG_D1A_IMG3O_CON;	/* IMG3O_D1A_IMG3O_CON */

typedef volatile union _IMG3O_REG_D1A_IMG3O_CON2_
{
		volatile struct	/* 0x150217AC */
		{
				FIELD  IMG3O_FIFO_PRI_THRL                        : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMG3O_FIFO_PRI_THRH                        : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3O_REG_D1A_IMG3O_CON2;	/* IMG3O_D1A_IMG3O_CON2 */

typedef volatile union _IMG3O_REG_D1A_IMG3O_CON3_
{
		volatile struct	/* 0x150217B0 */
		{
				FIELD  IMG3O_FIFO_PRE_PRI_THRL                    : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMG3O_FIFO_PRE_PRI_THRH                    : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3O_REG_D1A_IMG3O_CON3;	/* IMG3O_D1A_IMG3O_CON3 */

typedef volatile union _IMG3O_REG_D1A_IMG3O_CROP_
{
		volatile struct	/* 0x150217B4 */
		{
				FIELD  IMG3O_XOFFSET                              : 16;		/*  0..15, 0x0000FFFF */
				FIELD  IMG3O_YOFFSET                              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMG3O_REG_D1A_IMG3O_CROP;	/* IMG3O_D1A_IMG3O_CROP */

typedef volatile union _IMG3BO_REG_D1A_IMG3BO_BASE_ADDR_
{
		volatile struct	/* 0x15021800 */
		{
				FIELD  IMG3BO_BASE_ADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMG3BO_REG_D1A_IMG3BO_BASE_ADDR;	/* IMG3BO_D1A_IMG3BO_BASE_ADDR */

typedef volatile union _IMG3BO_REG_D1A_IMG3BO_OFST_ADDR_
{
		volatile struct	/* 0x15021804 */
		{
				FIELD  IMG3BO_OFST_ADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMG3BO_REG_D1A_IMG3BO_OFST_ADDR;	/* IMG3BO_D1A_IMG3BO_OFST_ADDR */

typedef volatile union _IMG3BO_REG_D1A_IMG3BO_XSIZE_
{
		volatile struct	/* 0x1502180C */
		{
				FIELD  IMG3BO_XSIZE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMG3BO_REG_D1A_IMG3BO_XSIZE;	/* IMG3BO_D1A_IMG3BO_XSIZE */

typedef volatile union _IMG3BO_REG_D1A_IMG3BO_YSIZE_
{
		volatile struct	/* 0x15021810 */
		{
				FIELD  IMG3BO_YSIZE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMG3BO_REG_D1A_IMG3BO_YSIZE;	/* IMG3BO_D1A_IMG3BO_YSIZE */

typedef volatile union _IMG3BO_REG_D1A_IMG3BO_STRIDE_
{
		volatile struct	/* 0x15021814 */
		{
				FIELD  IMG3BO_STRIDE                              : 16;		/*  0..15, 0x0000FFFF */
				FIELD  IMG3BO_BUS_SIZE                            :  4;		/* 16..19, 0x000F0000 */
				FIELD  IMG3BO_FORMAT                              :  6;		/* 20..25, 0x03F00000 */
				FIELD  IMG3BO_FORMAT_EN                           :  1;		/* 26..26, 0x04000000 */
				FIELD  IMG3BO_BUS_SIZE_EN                         :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3BO_REG_D1A_IMG3BO_STRIDE;	/* IMG3BO_D1A_IMG3BO_STRIDE */

typedef volatile union _IMG3BO_REG_D1A_IMG3BO_CON_
{
		volatile struct	/* 0x15021818 */
		{
				FIELD  IMG3BO_FIFO_SIZE                           : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  IMG3BO_MAX_BURST_LEN                       :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3BO_REG_D1A_IMG3BO_CON;	/* IMG3BO_D1A_IMG3BO_CON */

typedef volatile union _IMG3BO_REG_D1A_IMG3BO_CON2_
{
		volatile struct	/* 0x1502181C */
		{
				FIELD  IMG3BO_FIFO_PRI_THRL                       : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMG3BO_FIFO_PRI_THRH                       : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3BO_REG_D1A_IMG3BO_CON2;	/* IMG3BO_D1A_IMG3BO_CON2 */

typedef volatile union _IMG3BO_REG_D1A_IMG3BO_CON3_
{
		volatile struct	/* 0x15021820 */
		{
				FIELD  IMG3BO_FIFO_PRE_PRI_THRL                   : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMG3BO_FIFO_PRE_PRI_THRH                   : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3BO_REG_D1A_IMG3BO_CON3;	/* IMG3BO_D1A_IMG3BO_CON3 */

typedef volatile union _IMG3BO_REG_D1A_IMG3BO_CROP_
{
		volatile struct	/* 0x15021824 */
		{
				FIELD  IMG3BO_XOFFSET                             : 16;		/*  0..15, 0x0000FFFF */
				FIELD  IMG3BO_YOFFSET                             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMG3BO_REG_D1A_IMG3BO_CROP;	/* IMG3BO_D1A_IMG3BO_CROP */

typedef volatile union _IMG3CO_REG_D1A_IMG3CO_BASE_ADDR_
{
		volatile struct	/* 0x15021870 */
		{
				FIELD  IMG3CO_BASE_ADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMG3CO_REG_D1A_IMG3CO_BASE_ADDR;	/* IMG3CO_D1A_IMG3CO_BASE_ADDR */

typedef volatile union _IMG3CO_REG_D1A_IMG3CO_OFST_ADDR_
{
		volatile struct	/* 0x15021874 */
		{
				FIELD  IMG3CO_OFST_ADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}IMG3CO_REG_D1A_IMG3CO_OFST_ADDR;	/* IMG3CO_D1A_IMG3CO_OFST_ADDR */

typedef volatile union _IMG3CO_REG_D1A_IMG3CO_XSIZE_
{
		volatile struct	/* 0x1502187C */
		{
				FIELD  IMG3CO_XSIZE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMG3CO_REG_D1A_IMG3CO_XSIZE;	/* IMG3CO_D1A_IMG3CO_XSIZE */

typedef volatile union _IMG3CO_REG_D1A_IMG3CO_YSIZE_
{
		volatile struct	/* 0x15021880 */
		{
				FIELD  IMG3CO_YSIZE                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMG3CO_REG_D1A_IMG3CO_YSIZE;	/* IMG3CO_D1A_IMG3CO_YSIZE */

typedef volatile union _IMG3CO_REG_D1A_IMG3CO_STRIDE_
{
		volatile struct	/* 0x15021884 */
		{
				FIELD  IMG3CO_STRIDE                              : 16;		/*  0..15, 0x0000FFFF */
				FIELD  IMG3CO_BUS_SIZE                            :  4;		/* 16..19, 0x000F0000 */
				FIELD  IMG3CO_FORMAT                              :  6;		/* 20..25, 0x03F00000 */
				FIELD  IMG3CO_FORMAT_EN                           :  1;		/* 26..26, 0x04000000 */
				FIELD  IMG3CO_BUS_SIZE_EN                         :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3CO_REG_D1A_IMG3CO_STRIDE;	/* IMG3CO_D1A_IMG3CO_STRIDE */

typedef volatile union _IMG3CO_REG_D1A_IMG3CO_CON_
{
		volatile struct	/* 0x15021888 */
		{
				FIELD  IMG3CO_FIFO_SIZE                           : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  IMG3CO_MAX_BURST_LEN                       :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3CO_REG_D1A_IMG3CO_CON;	/* IMG3CO_D1A_IMG3CO_CON */

typedef volatile union _IMG3CO_REG_D1A_IMG3CO_CON2_
{
		volatile struct	/* 0x1502188C */
		{
				FIELD  IMG3CO_FIFO_PRI_THRL                       : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMG3CO_FIFO_PRI_THRH                       : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3CO_REG_D1A_IMG3CO_CON2;	/* IMG3CO_D1A_IMG3CO_CON2 */

typedef volatile union _IMG3CO_REG_D1A_IMG3CO_CON3_
{
		volatile struct	/* 0x15021890 */
		{
				FIELD  IMG3CO_FIFO_PRE_PRI_THRL                   : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IMG3CO_FIFO_PRE_PRI_THRH                   : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IMG3CO_REG_D1A_IMG3CO_CON3;	/* IMG3CO_D1A_IMG3CO_CON3 */

typedef volatile union _IMG3CO_REG_D1A_IMG3CO_CROP_
{
		volatile struct	/* 0x15021894 */
		{
				FIELD  IMG3CO_XOFFSET                             : 16;		/*  0..15, 0x0000FFFF */
				FIELD  IMG3CO_YOFFSET                             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}IMG3CO_REG_D1A_IMG3CO_CROP;	/* IMG3CO_D1A_IMG3CO_CROP */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_START_
{
		volatile struct	/* 0x15022000 */
		{
				FIELD  DIPCTL_CQ_THR0_START                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_START                       :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_START                       :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_START                       :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_START                       :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_START                       :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_START                       :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_START                       :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_START                       :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_START                       :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_START                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_START                      :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_START                      :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_START                      :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_START                      :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_START                      :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_START                      :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_START                      :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_START                      :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_START;	/* DIPCTL_D1A_DIPCTL_START */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_SW_CTL_
{
		volatile struct	/* 0x15022004 */
		{
				FIELD  DIPCTL_SW_RST_TRIG                         :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_SW_RST_ST                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_HW_RST                              :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      : 29;		/*  3..31, 0xFFFFFFF8 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_SW_CTL;	/* DIPCTL_D1A_DIPCTL_SW_CTL */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_EN1_
{
		volatile struct	/* 0x15022010 */
		{
				FIELD  DIPCTL_UNP_D1_EN                           :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_UFD_D1_EN                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_SMT_D1_EN                           :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAKG_D1_EN                          :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_BPC_D1_EN                           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_OBC_D1_EN                           :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_ZFUS_D1_EN                          :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_DGN_D1_EN                           :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_LSC_D1_EN                           :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_WB_D1_EN                            :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_HLR_D1_EN                           :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_LTM_D1_EN                           :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DM_D1_EN                            :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_LDNR_D1_EN                          :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CRP_D2_EN                           :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_PAK_D1_EN                           :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_WIF_D1_EN                           :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_WIF_D2_EN                           :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_GDR_D1_EN                           :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_ALIGN_D1_EN                         :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_SLK_D1_EN                           :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_SLK_D6_EN                           :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_WIF_D3_EN                           :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_EN1;	/* DIPCTL_D1A_DIPCTL_RGB_EN1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_EN2_
{
		volatile struct	/* 0x15022014 */
		{
				FIELD  DIPCTL_FLC_D1_EN                           :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CCM_D1_EN                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_GGM_D1_EN                           :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_WSYNC_D1_EN                         :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CCM_D2_EN                           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_GGM_D2_EN                           :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_SMT_D4_EN                           :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_UNP_D4_EN                           :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_PAK_D4_EN                           :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_MCRP_D2_EN                          :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_GGM_D4_EN                           :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_G2C_D4_EN                           :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_C42_D4_EN                           :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CRP_D4_EN                           :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_13                                     : 17;		/* 14..30, 0x7FFFC000 */
				FIELD  DIPCTL_SW_P2_IDENDITY_EN                   :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_EN2;	/* DIPCTL_D1A_DIPCTL_RGB_EN2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_EN1_
{
		volatile struct	/* 0x15022018 */
		{
				FIELD  DIPCTL_G2CX_D1_EN                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_C42_D1_EN                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_MIX_D3_EN                           :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_YNR_D1_EN                           :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_NDG_D1_EN                           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_MIX_D1_EN                           :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D3_EN                           :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_C2G_D1_EN                           :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_IGGM_D1_EN                          :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CCM_D3_EN                           :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_LCE_D1_EN                           :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_GGM_D3_EN                           :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DCE_D1_EN                           :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_DCES_D1_EN                          :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_G2C_D1_EN                           :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_C42_D2_EN                           :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_EE_D1_EN                            :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_SMT_D2_EN                           :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_UNP_D2_EN                           :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_PAK_D2_EN                           :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_CNR_D1_EN                           :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_NDG_D2_EN                           :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_SMT_D3_EN                           :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_UNP_D3_EN                           :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_PAK_D3_EN                           :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_COLOR_D1_EN                         :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_MIX_D2_EN                           :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_MIX_D4_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_CRP_D1_EN                           :  1;		/* 28..28, 0x10000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_EN1;	/* DIPCTL_D1A_DIPCTL_YUV_EN1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_EN2_
{
		volatile struct	/* 0x1502201C */
		{
				FIELD  DIPCTL_NR3D_D1_EN                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CRSP_D1_EN                          :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_PLNW_D1_EN                          :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAK_D6_EN                           :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_PAK_D7_EN                           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_PAK_D8_EN                           :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D2_EN                           :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_MCRP_D1_EN                          :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CRZ_D1_EN                           :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_PLNW_D2_EN                          :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SRZ_D1_EN                           :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SRZ_D3_EN                           :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SRZ_D4_EN                           :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_UNP_D6_EN                           :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_UNP_D7_EN                           :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_UNP_D8_EN                           :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_PLNR_D2_EN                          :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_C02_D2_EN                           :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_C24_D1_EN                           :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_UNP_D9_EN                           :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_UNP_D10_EN                          :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_UNP_D11_EN                          :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_PLNR_D1_EN                          :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_C02_D1_EN                           :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_SLK_D2_EN                           :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_SLK_D3_EN                           :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_SLK_D4_EN                           :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_SLK_D5_EN                           :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_FM_D1_EN                            :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_LPCNR_D1_EN                         :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_BS_D1_EN                            :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_DFE_D1_EN                           :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_EN2;	/* DIPCTL_D1A_DIPCTL_YUV_EN2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_EN1_
{
		volatile struct	/* 0x15022020 */
		{
				FIELD  DIPCTL_IMGI_D1_EN                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_EN                         :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_EN                         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_EN                           :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_EN                          :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_EN                          :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_EN                         :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_EN                          :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_EN                          :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_EN                          :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_EN                          :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_EN                          :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_EN                          :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_EN                          :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_EN                          :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_EN                         :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_EN                          :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_EN                          :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_EN                          :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_EN                          :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_EN                         :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_EN                           :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_EN                           :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_EN1;	/* DIPCTL_D1A_DIPCTL_DMA_EN1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_EN2_
{
		volatile struct	/* 0x15022024 */
		{
				FIELD  DIPCTL_VIPI_D1_EN                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_EN                         :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_EN                         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_EN                         :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_EN                        :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_EN                        :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_EN                           :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_EN                          :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_EN                           :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_EN                          :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_EN                           :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_EN                          :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_EN2;	/* DIPCTL_D1A_DIPCTL_DMA_EN2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DONE_SEL1_
{
		volatile struct	/* 0x15022030 */
		{
				FIELD  DIPCTL_IMGI_D1_DONE_SEL                    :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_DONE_SEL                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_DONE_SEL                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_DONE_SEL                     :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_DONE_SEL                    :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_DONE_SEL                    :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_DONE_SEL                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_DONE_SEL                    :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_DONE_SEL                    :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_DONE_SEL                    :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_DONE_SEL                    :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_DONE_SEL                    :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_DONE_SEL                    :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_DONE_SEL                    :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_DONE_SEL                    :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_DONE_SEL                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_DONE_SEL                    :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_DONE_SEL                    :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_DONE_SEL                    :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_DONE_SEL                    :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_DONE_SEL                   :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_DONE_SEL                     :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_DONE_SEL                     :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  8;		/* 23..30, 0x7F800000 */
				FIELD  DIPCTL_DONE_SEL_EN                         :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DONE_SEL1;	/* DIPCTL_D1A_DIPCTL_DONE_SEL1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DONE_SEL2_
{
		volatile struct	/* 0x15022034 */
		{
				FIELD  DIPCTL_VIPI_D1_DONE_SEL                    :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_DONE_SEL                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_DONE_SEL                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_DONE_SEL                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_DONE_SEL                  :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_DONE_SEL                  :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_DONE_SEL                     :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_DONE_SEL                    :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_DONE_SEL                     :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_DONE_SEL                    :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_DONE_SEL                     :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_DONE_SEL                    :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DONE_SEL2;	/* DIPCTL_D1A_DIPCTL_DONE_SEL2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_MUX_SEL1_
{
		volatile struct	/* 0x15022040 */
		{
				FIELD  DIPCTL_TRAW_SEL                            :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  DIPCTL_TIMGO_D1_SEL                        :  3;		/*  4.. 6, 0x00000070 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_FLC_D1_SEL                          :  2;		/*  8.. 9, 0x00000300 */
				FIELD  rsv_10                                     :  2;		/* 10..11, 0x00000C00 */
				FIELD  DIPCTL_CRP_D2_SEL                          :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  DIPCTL_G2CX_D1_SEL                         :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_YNR_D1_SEL                          :  2;		/* 18..19, 0x000C0000 */
				FIELD  DIPCTL_MIX_D1_SEL                          :  1;		/* 20..20, 0x00100000 */
				FIELD  rsv_21                                     :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_CRSP_D1_SEL                         :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_DGN_D1_SEL                          :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_MUX_SEL1;	/* DIPCTL_D1A_DIPCTL_MUX_SEL1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_MUX_SEL2_
{
		volatile struct	/* 0x15022044 */
		{
				FIELD  DIPCTL_MIX_D3_W_SEL                        :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_C24_D1_SEL                          :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CRZ_D1_SEL                          :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  DIPCTL_FE_D1_SEL                           :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SRZ_D1_SEL                          :  1;		/* 10..10, 0x00000400 */
				FIELD  rsv_11                                     :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_FEO_D1_SEL                          :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_PLNR_D1_SEL                         :  1;		/* 14..14, 0x00004000 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_PLNR_D2_SEL                         :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_NR3D_D1_PRE_I_SEL                   :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_MUX_SEL2;	/* DIPCTL_D1A_DIPCTL_MUX_SEL2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_FMT_SEL1_
{
		volatile struct	/* 0x15022050 */
		{
				FIELD  DIPCTL_IMGI_D1_FMT                         :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_UFDI_D1_FMT                         :  1;		/*  6.. 6, 0x00000040 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_DMGI_D1_FMT                         :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_DEPI_D1_FMT                         :  1;		/* 10..10, 0x00000400 */
				FIELD  rsv_11                                     :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_VIPI_D1_FMT                         :  5;		/* 12..16, 0x0001F000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_FMT_SEL1;	/* DIPCTL_D1A_DIPCTL_FMT_SEL1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_FMT_SEL2_
{
		volatile struct	/* 0x15022054 */
		{
				FIELD  DIPCTL_TIMGO_D1_FMT                        :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_DCESO_D1_FMT                        :  1;		/*  6.. 6, 0x00000040 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CRZO_D1_FMT                         :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  DIPCTL_IMG3O_D1_FMT                        :  5;		/* 12..16, 0x0001F000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_FMT_SEL2;	/* DIPCTL_D1A_DIPCTL_FMT_SEL2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_MISC_SEL_
{
		volatile struct	/* 0x15022058 */
		{
				FIELD  DIPCTL_PIX_ID                              :  2;		/*  0.. 1, 0x00000003 */
				FIELD  DIPCTL_FG_MODE                             :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_SRAM_MODE                           :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  DIPCTL_WUV_MODE                            :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_YNR_GMAP_LTM_MODE                   :  1;		/* 10..10, 0x00000400 */
				FIELD  rsv_11                                     :  3;		/* 11..13, 0x00003800 */
				FIELD  DIPCTL_PAKG_D1_FG_OUT                      :  1;		/* 14..14, 0x00004000 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_HLR_D1_LKMSB                        :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     :  4;		/* 20..23, 0x00F00000 */
				FIELD  DIPCTL_IMGI_D1_SOF_GATE                    :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  3;		/* 25..27, 0x0E000000 */
				FIELD  DIPCTL_LBIT_MODE0                          :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_LBIT_MODE1                          :  1;		/* 29..29, 0x20000000 */
				FIELD  rsv_30                                     :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_APB_CLK_GATE_BYPASS                 :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_MISC_SEL;	/* DIPCTL_D1A_DIPCTL_MISC_SEL */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_CTL_
{
		volatile struct	/* 0x15022060 */
		{
				FIELD  DIPCTL_TDR_EN                              :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_CTL;	/* DIPCTL_D1A_DIPCTL_TDR_CTL */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_SEL_
{
		volatile struct	/* 0x15022064 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  DIPCTL_TDR_CTL_EXT_EN                      :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_TDR_SOF_RST_EN                      :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_TDR_SIZE_DET_EN                     :  1;		/*  6.. 6, 0x00000040 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_LAST_TILE                           :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_TILE_IRQ                            :  1;		/* 10..10, 0x00000400 */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DIPCTL_TILE_EDGE                           :  4;		/* 16..19, 0x000F0000 */
				FIELD  DIPCTL_CRZ_EDGE                            :  4;		/* 20..23, 0x00F00000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_SEL;	/* DIPCTL_D1A_DIPCTL_TDR_SEL */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN1_
{
		volatile struct	/* 0x15022068 */
		{
				FIELD  DIPCTL_UNP_D1_TCM_EN                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_UFD_D1_TCM_EN                       :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_SMT_D1_TCM_EN                       :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAKG_D1_TCM_EN                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_BPC_D1_TCM_EN                       :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_OBC_D1_TCM_EN                       :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_ZFUS_D1_TCM_EN                      :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_DGN_D1_TCM_EN                       :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_LSC_D1_TCM_EN                       :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_WB_D1_TCM_EN                        :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_HLR_D1_TCM_EN                       :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_LTM_D1_TCM_EN                       :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DM_D1_TCM_EN                        :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_LDNR_D1_TCM_EN                      :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CRP_D2_TCM_EN                       :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_PAK_D1_TCM_EN                       :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_WIF_D1_TCM_EN                       :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_WIF_D2_TCM_EN                       :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_GDR_D1_TCM_EN                       :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_ALIGN_D1_TCM_EN                     :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_SLK_D1_TCM_EN                       :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_SLK_D6_TCM_EN                       :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_WIF_D3_TCM_EN                       :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN1;	/* DIPCTL_D1A_DIPCTL_TDR_TCM_EN1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN2_
{
		volatile struct	/* 0x1502206C */
		{
				FIELD  DIPCTL_FLC_D1_TCM_EN                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CCM_D1_TCM_EN                       :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_GGM_D1_TCM_EN                       :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_WSYNC_D1_TCM_EN                     :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CCM_D2_TCM_EN                       :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_GGM_D2_TCM_EN                       :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_SMT_D4_TCM_EN                       :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_UNP_D4_TCM_EN                       :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_PAK_D4_TCM_EN                       :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_MCRP_D2_TCM_EN                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_GGM_D4_TCM_EN                       :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_G2C_D4_TCM_EN                       :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_C42_D4_TCM_EN                       :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CRP_D4_TCM_EN                       :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN2;	/* DIPCTL_D1A_DIPCTL_TDR_TCM_EN2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN3_
{
		volatile struct	/* 0x15022070 */
		{
				FIELD  DIPCTL_G2CX_D1_TCM_EN                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_C42_D1_TCM_EN                       :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_MIX_D3_TCM_EN                       :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_YNR_D1_TCM_EN                       :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_NDG_D1_TCM_EN                       :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_MIX_D1_TCM_EN                       :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D3_TCM_EN                       :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_C2G_D1_TCM_EN                       :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_IGGM_D1_TCM_EN                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CCM_D3_TCM_EN                       :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_LCE_D1_TCM_EN                       :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_GGM_D3_TCM_EN                       :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DCE_D1_TCM_EN                       :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_DCES_D1_TCM_EN                      :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_G2C_D1_TCM_EN                       :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_C42_D2_TCM_EN                       :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_EE_D1_TCM_EN                        :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_SMT_D2_TCM_EN                       :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_UNP_D2_TCM_EN                       :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_PAK_D2_TCM_EN                       :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_CNR_D1_TCM_EN                       :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_NDG_D2_TCM_EN                       :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_SMT_D3_TCM_EN                       :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_UNP_D3_TCM_EN                       :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_PAK_D3_TCM_EN                       :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_COLOR_D1_TCM_EN                     :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_MIX_D2_TCM_EN                       :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_MIX_D4_TCM_EN                       :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_CRP_D1_TCM_EN                       :  1;		/* 28..28, 0x10000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN3;	/* DIPCTL_D1A_DIPCTL_TDR_TCM_EN3 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN4_
{
		volatile struct	/* 0x15022074 */
		{
				FIELD  DIPCTL_NR3D_D1_TCM_EN                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CRSP_D1_TCM_EN                      :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_PLNW_D1_TCM_EN                      :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAK_D6_TCM_EN                       :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_PAK_D7_TCM_EN                       :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_PAK_D8_TCM_EN                       :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D2_TCM_EN                       :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_MCRP_D1_TCM_EN                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CRZ_D1_TCM_EN                       :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_PLNW_D2_TCM_EN                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SRZ_D1_TCM_EN                       :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SRZ_D3_TCM_EN                       :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SRZ_D4_TCM_EN                       :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_UNP_D6_TCM_EN                       :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_UNP_D7_TCM_EN                       :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_UNP_D8_TCM_EN                       :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_PLNR_D2_TCM_EN                      :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_C02_D2_TCM_EN                       :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_C24_D1_TCM_EN                       :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_UNP_D9_TCM_EN                       :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_UNP_D10_TCM_EN                      :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_UNP_D11_TCM_EN                      :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_PLNR_D1_TCM_EN                      :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_C02_D1_TCM_EN                       :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_SLK_D2_TCM_EN                       :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_SLK_D3_TCM_EN                       :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_SLK_D4_TCM_EN                       :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_SLK_D5_TCM_EN                       :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_FM_D1_TCM_EN                        :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_LPCNR_D1_TCM_EN                     :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_BS_D1_TCM_EN                        :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_DFE_D1_TCM_EN                       :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN4;	/* DIPCTL_D1A_DIPCTL_TDR_TCM_EN4 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN5_
{
		volatile struct	/* 0x15022078 */
		{
				FIELD  DIPCTL_IMGI_D1_TCM_EN                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_TCM_EN                     :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_TCM_EN                     :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_TCM_EN                       :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_TCM_EN                      :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_TCM_EN                      :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_TCM_EN                     :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_TCM_EN                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_TCM_EN                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_TCM_EN                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_TCM_EN                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_TCM_EN                      :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_TCM_EN                      :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_TCM_EN                      :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_TCM_EN                      :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_TCM_EN                     :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_TCM_EN                      :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_TCM_EN                      :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_TCM_EN                      :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_TCM_EN                      :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_TCM_EN                     :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_TCM_EN                       :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_TCM_EN                       :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN5;	/* DIPCTL_D1A_DIPCTL_TDR_TCM_EN5 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN6_
{
		volatile struct	/* 0x1502207C */
		{
				FIELD  DIPCTL_VIPI_D1_TCM_EN                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_TCM_EN                     :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_TCM_EN                     :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_TCM_EN                     :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_TCM_EN                    :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_TCM_EN                    :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_TCM_EN                       :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_TCM_EN                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_TCM_EN                       :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_TCM_EN                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_TCM_EN                       :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_TCM_EN                      :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN6;	/* DIPCTL_D1A_DIPCTL_TDR_TCM_EN6 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS1_
{
		volatile struct	/* 0x15022080 */
		{
				FIELD  DIPCTL_TDR_LOAD_STATUS1                    : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS1;	/* DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS2_
{
		volatile struct	/* 0x15022084 */
		{
				FIELD  DIPCTL_TDR_LOAD_STATUS2                    : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS2;	/* DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS3_
{
		volatile struct	/* 0x15022088 */
		{
				FIELD  DIPCTL_TDR_LOAD_STATUS3                    : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS3;	/* DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS3 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS4_
{
		volatile struct	/* 0x1502208C */
		{
				FIELD  DIPCTL_TDR_LOAD_STATUS4                    : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS4;	/* DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS4 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS5_
{
		volatile struct	/* 0x15022090 */
		{
				FIELD  DIPCTL_TDR_LOAD_STATUS5                    : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS5;	/* DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS5 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TDR_DBG_STATUS_
{
		volatile struct	/* 0x15022094 */
		{
				FIELD  DIPCTL_TPIPE_CNT                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DIPCTL_LOAD_SIZE                           :  9;		/*  8..16, 0x0001FF00 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TDR_DBG_STATUS;	/* DIPCTL_D1A_DIPCTL_TDR_DBG_STATUS */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_INT1_EN_
{
		volatile struct	/* 0x150220A0 */
		{
				FIELD  DIPCTL_IMGI_D1_DONE_EN                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_DONE_EN                    :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_DONE_EN                    :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_DONE_EN                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_DONE_EN                     :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_DONE_EN                     :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_DONE_EN                    :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_DONE_EN                     :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_DONE_EN                     :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_DONE_EN                     :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_DONE_EN                     :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_DONE_EN                     :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_DONE_EN                     :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_DONE_EN                     :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_DONE_EN                     :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_DONE_EN                    :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_DONE_EN                     :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_DONE_EN                     :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_DONE_EN                     :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_DONE_EN                     :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_DONE_EN                    :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_DONE_EN                      :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_DONE_EN                      :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  8;		/* 23..30, 0x7F800000 */
				FIELD  DIPCTL_INT_WCLR_EN                         :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_INT1_EN;	/* DIPCTL_D1A_DIPCTL_INT1_EN */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_INT1_STATUS_
{
		volatile struct	/* 0x150220A4 */
		{
				FIELD  DIPCTL_IMGI_D1_DONE_STATUS                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_DONE_STATUS                :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_DONE_STATUS                :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_DONE_STATUS                  :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_DONE_STATUS                 :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_DONE_STATUS                 :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_DONE_STATUS                :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_DONE_STATUS                 :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_DONE_STATUS                 :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_DONE_STATUS                 :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_DONE_STATUS                 :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_DONE_STATUS                 :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_DONE_STATUS                 :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_DONE_STATUS                 :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_DONE_STATUS                 :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_DONE_STATUS                :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_DONE_STATUS                 :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_DONE_STATUS                 :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_DONE_STATUS                 :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_DONE_STATUS                 :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_DONE_STATUS                :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_DONE_STATUS                  :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_DONE_STATUS                  :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_INT1_STATUS;	/* DIPCTL_D1A_DIPCTL_INT1_STATUS */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_INT1_STATUSX_
{
		volatile struct	/* 0x150220A8 */
		{
				FIELD  DIPCTL_IMGI_D1_DONE_STATUSX                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_DONE_STATUSX               :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_DONE_STATUSX               :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_DONE_STATUSX                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_DONE_STATUSX                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_DONE_STATUSX                :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_DONE_STATUSX               :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_DONE_STATUSX                :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_DONE_STATUSX                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_DONE_STATUSX                :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_DONE_STATUSX                :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_DONE_STATUSX                :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_DONE_STATUSX                :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_DONE_STATUSX                :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_DONE_STATUSX                :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_DONE_STATUSX               :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_DONE_STATUSX                :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_DONE_STATUSX                :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_DONE_STATUSX                :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_DONE_STATUSX                :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_DONE_STATUSX               :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_DONE_STATUSX                 :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_DONE_STATUSX                 :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_INT1_STATUSX;	/* DIPCTL_D1A_DIPCTL_INT1_STATUSX */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_INT2_EN_
{
		volatile struct	/* 0x150220B0 */
		{
				FIELD  DIPCTL_VIPI_D1_DONE_EN                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_DONE_EN                    :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_DONE_EN                    :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_DONE_EN                    :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_DONE_EN                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_DONE_EN                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_DONE_EN                      :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_DONE_EN                     :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_DONE_EN                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_DONE_EN                     :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_DONE_EN                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_DONE_EN                     :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_INT2_EN;	/* DIPCTL_D1A_DIPCTL_INT2_EN */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_INT2_STATUS_
{
		volatile struct	/* 0x150220B4 */
		{
				FIELD  DIPCTL_VIPI_D1_DONE_STATUS                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_DONE_STATUS                :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_DONE_STATUS                :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_DONE_STATUS                :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_DONE_STATUS               :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_DONE_STATUS               :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_DONE_STATUS                  :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_DONE_STATUS                 :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_DONE_STATUS                  :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_DONE_STATUS                 :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_DONE_STATUS                  :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_DONE_STATUS                 :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_INT2_STATUS;	/* DIPCTL_D1A_DIPCTL_INT2_STATUS */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_INT2_STATUSX_
{
		volatile struct	/* 0x150220B8 */
		{
				FIELD  DIPCTL_VIPI_D1_DONE_STATUSX                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_DONE_STATUSX               :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_DONE_STATUSX               :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_DONE_STATUSX               :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_DONE_STATUSX              :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_DONE_STATUSX              :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_DONE_STATUSX                 :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_DONE_STATUSX                :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_DONE_STATUSX                 :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_DONE_STATUSX                :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_DONE_STATUSX                 :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_DONE_STATUSX                :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_INT2_STATUSX;	/* DIPCTL_D1A_DIPCTL_INT2_STATUSX */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_INT3_EN_
{
		volatile struct	/* 0x150220C0 */
		{
				FIELD  DIPCTL_PASS2_DONE_EN                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_TILE_DONE_EN                        :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_MCRP_D1_DONE_EN                     :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_MCRP_D2_DONE_EN                     :  1;		/*  3.. 3, 0x00000008 */
				FIELD  rsv_4                                      : 21;		/*  4..24, 0x01FFFFF0 */
				FIELD  DIPCTL_GGM_D1_COLLISION_EN                 :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_GGM_D2_COLLISION_EN                 :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_YNR_D1_COLLISION_EN                 :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_ADL_D1_P2X_ERR_EN                   :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_TDR_SIZE_ERR_EN                     :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_DMA_ERR_EN                          :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_APB_INTERFERE_EN                    :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_INT3_EN;	/* DIPCTL_D1A_DIPCTL_INT3_EN */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_INT3_STATUS_
{
		volatile struct	/* 0x150220C4 */
		{
				FIELD  DIPCTL_PASS2_DONE_STATUS                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_TILE_DONE_STATUS                    :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_MCRP_D1_DONE_STATUS                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_MCRP_D2_DONE_STATUS                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  rsv_4                                      : 21;		/*  4..24, 0x01FFFFF0 */
				FIELD  DIPCTL_GGM_D1_COLLISION_STATUS             :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_GGM_D2_COLLISION_STATUS             :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_YNR_D1_COLLISION_STATUS             :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_ADL_D1_P2X_ERR_STATUS               :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_TDR_SIZE_ERR_STATUS                 :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_DMA_ERR_STATUS                      :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_APB_INTERFERE_STATUS                :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_INT3_STATUS;	/* DIPCTL_D1A_DIPCTL_INT3_STATUS */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_INT3_STATUSX_
{
		volatile struct	/* 0x150220C8 */
		{
				FIELD  DIPCTL_PASS2_DONE_STATUSX                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_TILE_DONE_STATUSX                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_MCRP_D1_DONE_STATUSX                :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_MCRP_D2_DONE_STATUSX                :  1;		/*  3.. 3, 0x00000008 */
				FIELD  rsv_4                                      : 21;		/*  4..24, 0x01FFFFF0 */
				FIELD  DIPCTL_GGM_D1_COLLISION_STATUSX            :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_GGM_D2_COLLISION_STATUSX            :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_YNR_D1_COLLISION_STATUSX            :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_ADL_D1_P2X_ERR_STATUSX              :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_TDR_SIZE_ERR_STATUSX                :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_DMA_ERR_STATUSX                     :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_APB_INTERFERE_STATUSX               :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_INT3_STATUSX;	/* DIPCTL_D1A_DIPCTL_INT3_STATUSX */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_CQ_INT1_EN_
{
		volatile struct	/* 0x150220D0 */
		{
				FIELD  DIPCTL_CQ_THR0_DONE_EN                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_DONE_EN                     :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_DONE_EN                     :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_DONE_EN                     :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_DONE_EN                     :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_DONE_EN                     :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_DONE_EN                     :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_DONE_EN                     :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_DONE_EN                     :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_DONE_EN                     :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_DONE_EN                    :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_DONE_EN                    :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_DONE_EN                    :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_DONE_EN                    :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_DONE_EN                    :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_DONE_EN                    :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_DONE_EN                    :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_DONE_EN                    :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_DONE_EN                    :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     :  8;		/* 19..26, 0x07F80000 */
				FIELD  DIPCTL_CQ_VB_ERR_EN                        :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_CQ_TRIG_ERR_EN                      :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_CQ_DON_EN                           :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_CQ_CODE_ERR_EN                      :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_CQ_APB_OUT_RANGE_EN                 :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_CQ_INT1_EN;	/* DIPCTL_D1A_DIPCTL_CQ_INT1_EN */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_CQ_INT1_STATUS_
{
		volatile struct	/* 0x150220D4 */
		{
				FIELD  DIPCTL_CQ_THR0_DONE_STATUS                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_DONE_STATUS                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_DONE_STATUS                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_DONE_STATUS                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_DONE_STATUS                 :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_DONE_STATUS                 :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_DONE_STATUS                 :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_DONE_STATUS                 :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_DONE_STATUS                 :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_DONE_STATUS                 :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_DONE_STATUS                :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_DONE_STATUS                :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_DONE_STATUS                :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_DONE_STATUS                :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_DONE_STATUS                :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_DONE_STATUS                :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_DONE_STATUS                :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_DONE_STATUS                :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_DONE_STATUS                :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     :  8;		/* 19..26, 0x07F80000 */
				FIELD  DIPCTL_CQ_VB_ERR_STATUS                    :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_CQ_TRIG_ERR_STATUS                  :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_CQ_DON_STATUS                       :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_CQ_CODE_ERR_STATUS                  :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_CQ_APB_OUT_RANGE_STATUS             :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_CQ_INT1_STATUS;	/* DIPCTL_D1A_DIPCTL_CQ_INT1_STATUS */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_CQ_INT1_STATUSX_
{
		volatile struct	/* 0x150220D8 */
		{
				FIELD  DIPCTL_CQ_THR0_DONE_STATUSX                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_DONE_STATUSX                :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_DONE_STATUSX                :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_DONE_STATUSX                :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_DONE_STATUSX                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_DONE_STATUSX                :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_DONE_STATUSX                :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_DONE_STATUSX                :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_DONE_STATUSX                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_DONE_STATUSX                :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_DONE_STATUSX               :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_DONE_STATUSX               :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_DONE_STATUSX               :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_DONE_STATUSX               :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_DONE_STATUSX               :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_DONE_STATUSX               :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_DONE_STATUSX               :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_DONE_STATUSX               :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_DONE_STATUSX               :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     :  8;		/* 19..26, 0x07F80000 */
				FIELD  DIPCTL_CQ_VB_ERR_STATUSX                   :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_CQ_TRIG_ERR_STATUSX                 :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_CQ_DON_STATUSX                      :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_CQ_CODE_ERR_STATUSX                 :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_CQ_APB_OUT_RANGE_STATUSX            :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_CQ_INT1_STATUSX;	/* DIPCTL_D1A_DIPCTL_CQ_INT1_STATUSX */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_CQ_INT2_EN_
{
		volatile struct	/* 0x150220E0 */
		{
				FIELD  DIPCTL_CQ_THR0_CODE_LD_DONE_EN             :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_CODE_LD_DONE_EN             :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_CODE_LD_DONE_EN             :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_CODE_LD_DONE_EN             :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_CODE_LD_DONE_EN             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_CODE_LD_DONE_EN             :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_CODE_LD_DONE_EN             :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_CODE_LD_DONE_EN             :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_CODE_LD_DONE_EN             :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_CODE_LD_DONE_EN             :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_CODE_LD_DONE_EN            :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_CODE_LD_DONE_EN            :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_CODE_LD_DONE_EN            :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_CODE_LD_DONE_EN            :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_CODE_LD_DONE_EN            :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_CODE_LD_DONE_EN            :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_CODE_LD_DONE_EN            :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_CODE_LD_DONE_EN            :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_CODE_LD_DONE_EN            :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_CQ_INT2_EN;	/* DIPCTL_D1A_DIPCTL_CQ_INT2_EN */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_CQ_INT2_STATUS_
{
		volatile struct	/* 0x150220E4 */
		{
				FIELD  DIPCTL_CQ_THR0_CODE_LD_DONE_STATUS         :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_CODE_LD_DONE_STATUS         :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_CODE_LD_DONE_STATUS         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_CODE_LD_DONE_STATUS         :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_CODE_LD_DONE_STATUS         :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_CODE_LD_DONE_STATUS         :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_CODE_LD_DONE_STATUS         :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_CODE_LD_DONE_STATUS         :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_CODE_LD_DONE_STATUS         :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_CODE_LD_DONE_STATUS         :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_CODE_LD_DONE_STATUS        :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_CODE_LD_DONE_STATUS        :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_CODE_LD_DONE_STATUS        :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_CODE_LD_DONE_STATUS        :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_CODE_LD_DONE_STATUS        :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_CODE_LD_DONE_STATUS        :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_CODE_LD_DONE_STATUS        :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_CODE_LD_DONE_STATUS        :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_CODE_LD_DONE_STATUS        :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_CQ_INT2_STATUS;	/* DIPCTL_D1A_DIPCTL_CQ_INT2_STATUS */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_CQ_INT2_STATUSX_
{
		volatile struct	/* 0x150220E8 */
		{
				FIELD  DIPCTL_CQ_THR0_CODE_LD_DONE_STATUSX        :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_CODE_LD_DONE_STATUSX        :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_CODE_LD_DONE_STATUSX        :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_CODE_LD_DONE_STATUSX        :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_CODE_LD_DONE_STATUSX        :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_CODE_LD_DONE_STATUSX        :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_CODE_LD_DONE_STATUSX        :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_CODE_LD_DONE_STATUSX        :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_CODE_LD_DONE_STATUSX        :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_CODE_LD_DONE_STATUSX        :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_CODE_LD_DONE_STATUSX       :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_CODE_LD_DONE_STATUSX       :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_CODE_LD_DONE_STATUSX       :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_CODE_LD_DONE_STATUSX       :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_CODE_LD_DONE_STATUSX       :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_CODE_LD_DONE_STATUSX       :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_CODE_LD_DONE_STATUSX       :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_CODE_LD_DONE_STATUSX       :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_CODE_LD_DONE_STATUSX       :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_CQ_INT2_STATUSX;	/* DIPCTL_D1A_DIPCTL_CQ_INT2_STATUSX */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_CQ_INT3_EN_
{
		volatile struct	/* 0x150220F0 */
		{
				FIELD  DIPCTL_CQ_THR0_ERR_TRIG_EN                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_ERR_TRIG_EN                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_ERR_TRIG_EN                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_ERR_TRIG_EN                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_ERR_TRIG_EN                 :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_ERR_TRIG_EN                 :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_ERR_TRIG_EN                 :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_ERR_TRIG_EN                 :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_ERR_TRIG_EN                 :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_ERR_TRIG_EN                 :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_ERR_TRIG_EN                :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_ERR_TRIG_EN                :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_ERR_TRIG_EN                :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_ERR_TRIG_EN                :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_ERR_TRIG_EN                :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_ERR_TRIG_EN                :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_ERR_TRIG_EN                :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_ERR_TRIG_EN                :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_ERR_TRIG_EN                :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_CQ_INT3_EN;	/* DIPCTL_D1A_DIPCTL_CQ_INT3_EN */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_CQ_INT3_STATUS_
{
		volatile struct	/* 0x150220F4 */
		{
				FIELD  DIPCTL_CQ_THR0_ERR_TRIG_STATUS             :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_ERR_TRIG_STATUS             :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_ERR_TRIG_STATUS             :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_ERR_TRIG_STATUS             :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_ERR_TRIG_STATUS             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_ERR_TRIG_STATUS             :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_ERR_TRIG_STATUS             :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_ERR_TRIG_STATUS             :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_ERR_TRIG_STATUS             :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_ERR_TRIG_STATUS             :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_ERR_TRIG_STATUS            :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_ERR_TRIG_STATUS            :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_ERR_TRIG_STATUS            :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_ERR_TRIG_STATUS            :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_ERR_TRIG_STATUS            :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_ERR_TRIG_STATUS            :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_ERR_TRIG_STATUS            :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_ERR_TRIG_STATUS            :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_ERR_TRIG_STATUS            :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_CQ_INT3_STATUS;	/* DIPCTL_D1A_DIPCTL_CQ_INT3_STATUS */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_CQ_INT3_STATUSX_
{
		volatile struct	/* 0x150220F8 */
		{
				FIELD  DIPCTL_CQ_THR0_ERR_TRIG_STATUSX            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CQ_THR1_ERR_TRIG_STATUSX            :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_CQ_THR2_ERR_TRIG_STATUSX            :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CQ_THR3_ERR_TRIG_STATUSX            :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CQ_THR4_ERR_TRIG_STATUSX            :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CQ_THR5_ERR_TRIG_STATUSX            :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CQ_THR6_ERR_TRIG_STATUSX            :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CQ_THR7_ERR_TRIG_STATUSX            :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CQ_THR8_ERR_TRIG_STATUSX            :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CQ_THR9_ERR_TRIG_STATUSX            :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_CQ_THR10_ERR_TRIG_STATUSX           :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_CQ_THR11_ERR_TRIG_STATUSX           :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_CQ_THR12_ERR_TRIG_STATUSX           :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CQ_THR13_ERR_TRIG_STATUSX           :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CQ_THR14_ERR_TRIG_STATUSX           :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_CQ_THR15_ERR_TRIG_STATUSX           :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_CQ_THR16_ERR_TRIG_STATUSX           :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_CQ_THR17_ERR_TRIG_STATUSX           :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_CQ_THR18_ERR_TRIG_STATUSX           :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_CQ_INT3_STATUSX;	/* DIPCTL_D1A_DIPCTL_CQ_INT3_STATUSX */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DATE_CODE_
{
		volatile struct	/* 0x15022100 */
		{
				FIELD  DIPCTL_DATE_CODE                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DATE_CODE;	/* DIPCTL_D1A_DIPCTL_DATE_CODE */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_PROJ_CODE_
{
		volatile struct	/* 0x15022104 */
		{
				FIELD  DIPCTL_PROJ_CODE                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_PROJ_CODE;	/* DIPCTL_D1A_DIPCTL_PROJ_CODE */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_DCM_DIS1_
{
		volatile struct	/* 0x15022110 */
		{
				FIELD  DIPCTL_UNP_D1_DCM_DIS                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_UFD_D1_DCM_DIS                      :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_SMT_D1_DCM_DIS                      :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAKG_D1_DCM_DIS                     :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_BPC_D1_DCM_DIS                      :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_OBC_D1_DCM_DIS                      :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_ZFUS_D1_DCM_DIS                     :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_DGN_D1_DCM_DIS                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_LSC_D1_DCM_DIS                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_WB_D1_DCM_DIS                       :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_HLR_D1_DCM_DIS                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_LTM_D1_DCM_DIS                      :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DM_D1_DCM_DIS                       :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_LDNR_D1_DCM_DIS                     :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CRP_D2_DCM_DIS                      :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_PAK_D1_DCM_DIS                      :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_WIF_D1_DCM_DIS                      :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_WIF_D2_DCM_DIS                      :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_GDR_D1_DCM_DIS                      :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_ALIGN_D1_DCM_DIS                    :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_SLK_D1_DCM_DIS                      :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_SLK_D6_DCM_DIS                      :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_WIF_D3_DCM_DIS                      :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_DCM_DIS1;	/* DIPCTL_D1A_DIPCTL_RGB_DCM_DIS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_DCM_DIS2_
{
		volatile struct	/* 0x15022114 */
		{
				FIELD  DIPCTL_FLC_D1_DCM_DIS                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CCM_D1_DCM_DIS                      :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_GGM_D1_DCM_DIS                      :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_WSYNC_D1_DCM_DIS                    :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CCM_D2_DCM_DIS                      :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_GGM_D2_DCM_DIS                      :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_SMT_D4_DCM_DIS                      :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_UNP_D4_DCM_DIS                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_PAK_D4_DCM_DIS                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_MCRP_D2_DCM_DIS                     :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_GGM_D4_DCM_DIS                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_G2C_D4_DCM_DIS                      :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_C42_D4_DCM_DIS                      :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CRP_D4_DCM_DIS                      :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_DCM_DIS2;	/* DIPCTL_D1A_DIPCTL_RGB_DCM_DIS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_DCM_DIS1_
{
		volatile struct	/* 0x15022118 */
		{
				FIELD  DIPCTL_G2CX_D1_DCM_DIS                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_C42_D1_DCM_DIS                      :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_MIX_D3_DCM_DIS                      :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_YNR_D1_DCM_DIS                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_NDG_D1_DCM_DIS                      :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_MIX_D1_DCM_DIS                      :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D3_DCM_DIS                      :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_C2G_D1_DCM_DIS                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_IGGM_D1_DCM_DIS                     :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CCM_D3_DCM_DIS                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_LCE_D1_DCM_DIS                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_GGM_D3_DCM_DIS                      :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DCE_D1_DCM_DIS                      :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_DCES_D1_DCM_DIS                     :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_G2C_D1_DCM_DIS                      :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_C42_D2_DCM_DIS                      :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_EE_D1_DCM_DIS                       :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_SMT_D2_DCM_DIS                      :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_UNP_D2_DCM_DIS                      :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_PAK_D2_DCM_DIS                      :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_CNR_D1_DCM_DIS                      :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_NDG_D2_DCM_DIS                      :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_SMT_D3_DCM_DIS                      :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_UNP_D3_DCM_DIS                      :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_PAK_D3_DCM_DIS                      :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_COLOR_D1_DCM_DIS                    :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_MIX_D2_DCM_DIS                      :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_MIX_D4_DCM_DIS                      :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_CRP_D1_DCM_DIS                      :  1;		/* 28..28, 0x10000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_DCM_DIS1;	/* DIPCTL_D1A_DIPCTL_YUV_DCM_DIS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_DCM_DIS2_
{
		volatile struct	/* 0x1502211C */
		{
				FIELD  DIPCTL_NR3D_D1_DCM_DIS                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CRSP_D1_DCM_DIS                     :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_PLNW_D1_DCM_DIS                     :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAK_D6_DCM_DIS                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_PAK_D7_DCM_DIS                      :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_PAK_D8_DCM_DIS                      :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D2_DCM_DIS                      :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_MCRP_D1_DCM_DIS                     :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CRZ_D1_DCM_DIS                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_PLNW_D2_DCM_DIS                     :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SRZ_D1_DCM_DIS                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SRZ_D3_DCM_DIS                      :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SRZ_D4_DCM_DIS                      :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_UNP_D6_DCM_DIS                      :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_UNP_D7_DCM_DIS                      :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_UNP_D8_DCM_DIS                      :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_PLNR_D2_DCM_DIS                     :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_C02_D2_DCM_DIS                      :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_C24_D1_DCM_DIS                      :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_UNP_D9_DCM_DIS                      :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_UNP_D10_DCM_DIS                     :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_UNP_D11_DCM_DIS                     :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_PLNR_D1_DCM_DIS                     :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_C02_D1_DCM_DIS                      :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_SLK_D2_DCM_DIS                      :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_SLK_D3_DCM_DIS                      :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_SLK_D4_DCM_DIS                      :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_SLK_D5_DCM_DIS                      :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_FM_D1_DCM_DIS                       :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_LPCNR_D1_DCM_DIS                    :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_BS_D1_DCM_DIS                       :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_DFE_D1_DCM_DIS                      :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_DCM_DIS2;	/* DIPCTL_D1A_DIPCTL_YUV_DCM_DIS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_DCM_DIS1_
{
		volatile struct	/* 0x15022120 */
		{
				FIELD  DIPCTL_IMGI_D1_DCM_DIS                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_DCM_DIS                    :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_DCM_DIS                    :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_DCM_DIS                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_DCM_DIS                     :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_DCM_DIS                     :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_DCM_DIS                    :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_DCM_DIS                     :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_DCM_DIS                     :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_DCM_DIS                     :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_DCM_DIS                     :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_DCM_DIS                     :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_DCM_DIS                     :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_DCM_DIS                     :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_DCM_DIS                     :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_DCM_DIS                    :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_DCM_DIS                     :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_DCM_DIS                     :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_DCM_DIS                     :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_DCM_DIS                     :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_DCM_DIS                    :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_DCM_DIS                      :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_DCM_DIS                      :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_DCM_DIS1;	/* DIPCTL_D1A_DIPCTL_DMA_DCM_DIS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_DCM_DIS2_
{
		volatile struct	/* 0x15022124 */
		{
				FIELD  DIPCTL_VIPI_D1_DCM_DIS                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_DCM_DIS                    :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_DCM_DIS                    :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_DCM_DIS                    :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_DCM_DIS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_DCM_DIS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_DCM_DIS                      :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_DCM_DIS                     :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_DCM_DIS                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_DCM_DIS                     :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_DCM_DIS                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_DCM_DIS                     :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_DCM_DIS2;	/* DIPCTL_D1A_DIPCTL_DMA_DCM_DIS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TOP_DCM_DIS_
{
		volatile struct	/* 0x15022128 */
		{
				FIELD  DIPCTL_TOP_DCM_DIS                         :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TOP_DCM_DIS;	/* DIPCTL_D1A_DIPCTL_TOP_DCM_DIS */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_DCM_STATUS1_
{
		volatile struct	/* 0x15022130 */
		{
				FIELD  DIPCTL_UNP_D1_DCM_STATUS                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_UFD_D1_DCM_STATUS                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_SMT_D1_DCM_STATUS                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAKG_D1_DCM_STATUS                  :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_BPC_D1_DCM_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_OBC_D1_DCM_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_ZFUS_D1_DCM_STATUS                  :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_DGN_D1_DCM_STATUS                   :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_LSC_D1_DCM_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_WB_D1_DCM_STATUS                    :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_HLR_D1_DCM_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_LTM_D1_DCM_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DM_D1_DCM_STATUS                    :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_LDNR_D1_DCM_STATUS                  :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CRP_D2_DCM_STATUS                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_PAK_D1_DCM_STATUS                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_WIF_D1_DCM_STATUS                   :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_WIF_D2_DCM_STATUS                   :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_GDR_D1_DCM_STATUS                   :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_ALIGN_D1_DCM_STATUS                 :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_SLK_D1_DCM_STATUS                   :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_SLK_D6_DCM_STATUS                   :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_WIF_D3_DCM_STATUS                   :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_DCM_STATUS1;	/* DIPCTL_D1A_DIPCTL_RGB_DCM_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_DCM_STATUS2_
{
		volatile struct	/* 0x15022134 */
		{
				FIELD  DIPCTL_FLC_D1_DCM_STATUS                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CCM_D1_DCM_STATUS                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_GGM_D1_DCM_STATUS                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_WSYNC_D1_DCM_STATUS                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CCM_D2_DCM_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_GGM_D2_DCM_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_SMT_D4_DCM_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_UNP_D4_DCM_STATUS                   :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_PAK_D4_DCM_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_MCRP_D2_DCM_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_GGM_D4_DCM_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_G2C_D4_DCM_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_C42_D4_DCM_STATUS                   :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CRP_D4_DCM_STATUS                   :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_DCM_STATUS2;	/* DIPCTL_D1A_DIPCTL_RGB_DCM_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_DCM_STATUS1_
{
		volatile struct	/* 0x15022138 */
		{
				FIELD  DIPCTL_G2CX_D1_DCM_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_C42_D1_DCM_STATUS                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_MIX_D3_DCM_STATUS                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_YNR_D1_DCM_STATUS                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_NDG_D1_DCM_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_MIX_D1_DCM_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D3_DCM_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_C2G_D1_DCM_STATUS                   :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_IGGM_D1_DCM_STATUS                  :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CCM_D3_DCM_STATUS                   :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_LCE_D1_DCM_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_GGM_D3_DCM_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DCE_D1_DCM_STATUS                   :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_DCES_D1_DCM_STATUS                  :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_G2C_D1_DCM_STATUS                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_C42_D2_DCM_STATUS                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_EE_D1_DCM_STATUS                    :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_SMT_D2_DCM_STATUS                   :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_UNP_D2_DCM_STATUS                   :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_PAK_D2_DCM_STATUS                   :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_CNR_D1_DCM_STATUS                   :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_NDG_D2_DCM_STATUS                   :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_SMT_D3_DCM_STATUS                   :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_UNP_D3_DCM_STATUS                   :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_PAK_D3_DCM_STATUS                   :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_COLOR_D1_DCM_STATUS                 :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_MIX_D2_DCM_STATUS                   :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_MIX_D4_DCM_STATUS                   :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_CRP_D1_DCM_STATUS                   :  1;		/* 28..28, 0x10000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_DCM_STATUS1;	/* DIPCTL_D1A_DIPCTL_YUV_DCM_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_DCM_STATUS2_
{
		volatile struct	/* 0x1502213C */
		{
				FIELD  DIPCTL_NR3D_D1_DCM_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CRSP_D1_DCM_STATUS                  :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_PLNW_D1_DCM_STATUS                  :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAK_D6_DCM_STATUS                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_PAK_D7_DCM_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_PAK_D8_DCM_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D2_DCM_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_MCRP_D1_DCM_STATUS                  :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CRZ_D1_DCM_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_PLNW_D2_DCM_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SRZ_D1_DCM_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SRZ_D3_DCM_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SRZ_D4_DCM_STATUS                   :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_UNP_D6_DCM_STATUS                   :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_UNP_D7_DCM_STATUS                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_UNP_D8_DCM_STATUS                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_PLNR_D2_DCM_STATUS                  :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_C02_D2_DCM_STATUS                   :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_C24_D1_DCM_STATUS                   :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_UNP_D9_DCM_STATUS                   :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_UNP_D10_DCM_STATUS                  :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_UNP_D11_DCM_STATUS                  :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_PLNR_D1_DCM_STATUS                  :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_C02_D1_DCM_STATUS                   :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_SLK_D2_DCM_STATUS                   :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_SLK_D3_DCM_STATUS                   :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_SLK_D4_DCM_STATUS                   :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_SLK_D5_DCM_STATUS                   :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_FM_D1_DCM_STATUS                    :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_LPCNR_D1_DCM_STATUS                 :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_BS_D1_DCM_STATUS                    :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_DFE_D1_DCM_STATUS                   :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_DCM_STATUS2;	/* DIPCTL_D1A_DIPCTL_YUV_DCM_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_DCM_STATUS1_
{
		volatile struct	/* 0x15022140 */
		{
				FIELD  DIPCTL_IMGI_D1_DCM_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_DCM_STATUS                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_DCM_STATUS                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_DCM_STATUS                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_DCM_STATUS                  :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_DCM_STATUS                  :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_DCM_STATUS                 :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_DCM_STATUS                  :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_DCM_STATUS                  :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_DCM_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_DCM_STATUS                  :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_DCM_STATUS                  :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_DCM_STATUS                  :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_DCM_STATUS                  :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_DCM_STATUS                  :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_DCM_STATUS                 :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_DCM_STATUS                  :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_DCM_STATUS                  :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_DCM_STATUS                  :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_DCM_STATUS                  :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_DCM_STATUS                 :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_DCM_STATUS                   :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_DCM_STATUS                   :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_DCM_STATUS1;	/* DIPCTL_D1A_DIPCTL_DMA_DCM_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_DCM_STATUS2_
{
		volatile struct	/* 0x15022144 */
		{
				FIELD  DIPCTL_VIPI_D1_DCM_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_DCM_STATUS                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_DCM_STATUS                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_DCM_STATUS                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_DCM_STATUS                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_DCM_STATUS                :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_DCM_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_DCM_STATUS                  :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_DCM_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_DCM_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_DCM_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_DCM_STATUS                  :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_DCM_STATUS2;	/* DIPCTL_D1A_DIPCTL_DMA_DCM_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_TOP_DCM_STATUS_
{
		volatile struct	/* 0x15022148 */
		{
				FIELD  DIPCTL_TOP_DCM_STATUS                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_TOP_DCM_STATUS;	/* DIPCTL_D1A_DIPCTL_TOP_DCM_STATUS */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_REQ_STATUS1_
{
		volatile struct	/* 0x15022150 */
		{
				FIELD  DIPCTL_UNP_D1_REQ_STATUS                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_UFD_D1_REQ_STATUS                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_SMT_D1_REQ_STATUS                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAKG_D1_REQ_STATUS                  :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_BPC_D1_REQ_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_OBC_D1_REQ_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_ZFUS_D1_REQ_STATUS                  :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_DGN_D1_REQ_STATUS                   :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_LSC_D1_REQ_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_WB_D1_REQ_STATUS                    :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_HLR_D1_REQ_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_LTM_D1_REQ_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DM_D1_REQ_STATUS                    :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_LDNR_D1_REQ_STATUS                  :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CRP_D2_REQ_STATUS                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_PAK_D1_REQ_STATUS                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_WIF_D1_REQ_STATUS                   :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_WIF_D2_REQ_STATUS                   :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_GDR_D1_REQ_STATUS                   :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_ALIGN_D1_REQ_STATUS                 :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_SLK_D1_REQ_STATUS                   :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_SLK_D6_REQ_STATUS                   :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_WIF_D3_REQ_STATUS                   :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_REQ_STATUS1;	/* DIPCTL_D1A_DIPCTL_RGB_REQ_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_REQ_STATUS2_
{
		volatile struct	/* 0x15022154 */
		{
				FIELD  DIPCTL_FLC_D1_REQ_STATUS                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CCM_D1_REQ_STATUS                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_GGM_D1_REQ_STATUS                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_WSYNC_D1_REQ_STATUS                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CCM_D2_REQ_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_GGM_D2_REQ_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_SMT_D4_REQ_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_UNP_D4_REQ_STATUS                   :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_PAK_D4_REQ_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_MCRP_D2_REQ_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_GGM_D4_REQ_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_G2C_D4_REQ_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_C42_D4_REQ_STATUS                   :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CRP_D4_REQ_STATUS                   :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_REQ_STATUS2;	/* DIPCTL_D1A_DIPCTL_RGB_REQ_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_REQ_STATUS1_
{
		volatile struct	/* 0x15022158 */
		{
				FIELD  DIPCTL_G2CX_D1_REQ_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_C42_D1_REQ_STATUS                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_MIX_D3_REQ_STATUS                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_YNR_D1_REQ_STATUS                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_NDG_D1_REQ_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_MIX_D1_REQ_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D3_REQ_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_C2G_D1_REQ_STATUS                   :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_IGGM_D1_REQ_STATUS                  :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CCM_D3_REQ_STATUS                   :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_LCE_D1_REQ_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_GGM_D3_REQ_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DCE_D1_REQ_STATUS                   :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_DCES_D1_REQ_STATUS                  :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_G2C_D1_REQ_STATUS                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_C42_D2_REQ_STATUS                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_EE_D1_REQ_STATUS                    :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_SMT_D2_REQ_STATUS                   :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_UNP_D2_REQ_STATUS                   :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_PAK_D2_REQ_STATUS                   :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_CNR_D1_REQ_STATUS                   :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_NDG_D2_REQ_STATUS                   :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_SMT_D3_REQ_STATUS                   :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_UNP_D3_REQ_STATUS                   :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_PAK_D3_REQ_STATUS                   :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_COLOR_D1_REQ_STATUS                 :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_MIX_D2_REQ_STATUS                   :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_MIX_D4_REQ_STATUS                   :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_CRP_D1_REQ_STATUS                   :  1;		/* 28..28, 0x10000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_REQ_STATUS1;	/* DIPCTL_D1A_DIPCTL_YUV_REQ_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_REQ_STATUS2_
{
		volatile struct	/* 0x1502215C */
		{
				FIELD  DIPCTL_NR3D_D1_REQ_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CRSP_D1_REQ_STATUS                  :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_PLNW_D1_REQ_STATUS                  :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAK_D6_REQ_STATUS                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_PAK_D7_REQ_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_PAK_D8_REQ_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D2_REQ_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_MCRP_D1_REQ_STATUS                  :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CRZ_D1_REQ_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_PLNW_D2_REQ_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SRZ_D1_REQ_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SRZ_D3_REQ_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SRZ_D4_REQ_STATUS                   :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_UNP_D6_REQ_STATUS                   :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_UNP_D7_REQ_STATUS                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_UNP_D8_REQ_STATUS                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_PLNR_D2_REQ_STATUS                  :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_C02_D2_REQ_STATUS                   :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_C24_D1_REQ_STATUS                   :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_UNP_D9_REQ_STATUS                   :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_UNP_D10_REQ_STATUS                  :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_UNP_D11_REQ_STATUS                  :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_PLNR_D1_REQ_STATUS                  :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_C02_D1_REQ_STATUS                   :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_SLK_D2_REQ_STATUS                   :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_SLK_D3_REQ_STATUS                   :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_SLK_D4_REQ_STATUS                   :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_SLK_D5_REQ_STATUS                   :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_FM_D1_REQ_STATUS                    :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_LPCNR_D1_REQ_STATUS                 :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_BS_D1_REQ_STATUS                    :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_DFE_D1_REQ_STATUS                   :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_REQ_STATUS2;	/* DIPCTL_D1A_DIPCTL_YUV_REQ_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_REQ_STATUS1_
{
		volatile struct	/* 0x15022160 */
		{
				FIELD  DIPCTL_IMGI_D1_REQ_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_REQ_STATUS                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_REQ_STATUS                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_REQ_STATUS                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_REQ_STATUS                  :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_REQ_STATUS                  :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_REQ_STATUS                 :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_REQ_STATUS                  :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_REQ_STATUS                  :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_REQ_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_REQ_STATUS                  :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_REQ_STATUS                  :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_REQ_STATUS                  :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_REQ_STATUS                  :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_REQ_STATUS                  :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_REQ_STATUS                 :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_REQ_STATUS                  :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_REQ_STATUS                  :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_REQ_STATUS                  :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_REQ_STATUS                  :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_REQ_STATUS                 :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_REQ_STATUS                   :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_REQ_STATUS                   :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_REQ_STATUS1;	/* DIPCTL_D1A_DIPCTL_DMA_REQ_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_REQ_STATUS2_
{
		volatile struct	/* 0x15022164 */
		{
				FIELD  DIPCTL_VIPI_D1_REQ_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_REQ_STATUS                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_REQ_STATUS                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_REQ_STATUS                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_REQ_STATUS                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_REQ_STATUS                :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_REQ_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_REQ_STATUS                  :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_REQ_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_REQ_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_REQ_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_REQ_STATUS                  :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_REQ_STATUS2;	/* DIPCTL_D1A_DIPCTL_DMA_REQ_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_RDY_STATUS1_
{
		volatile struct	/* 0x15022170 */
		{
				FIELD  DIPCTL_UNP_D1_RDY_STATUS                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_UFD_D1_RDY_STATUS                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_SMT_D1_RDY_STATUS                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAKG_D1_RDY_STATUS                  :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_BPC_D1_RDY_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_OBC_D1_RDY_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_ZFUS_D1_RDY_STATUS                  :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_DGN_D1_RDY_STATUS                   :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_LSC_D1_RDY_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_WB_D1_RDY_STATUS                    :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_HLR_D1_RDY_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_LTM_D1_RDY_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DM_D1_RDY_STATUS                    :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_LDNR_D1_RDY_STATUS                  :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_CRP_D2_RDY_STATUS                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_PAK_D1_RDY_STATUS                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_WIF_D1_RDY_STATUS                   :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_WIF_D2_RDY_STATUS                   :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_GDR_D1_RDY_STATUS                   :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_ALIGN_D1_RDY_STATUS                 :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_SLK_D1_RDY_STATUS                   :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_SLK_D6_RDY_STATUS                   :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_WIF_D3_RDY_STATUS                   :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_RDY_STATUS1;	/* DIPCTL_D1A_DIPCTL_RGB_RDY_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_RGB_RDY_STATUS2_
{
		volatile struct	/* 0x15022174 */
		{
				FIELD  DIPCTL_FLC_D1_RDY_STATUS                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CCM_D1_RDY_STATUS                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_GGM_D1_RDY_STATUS                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_WSYNC_D1_RDY_STATUS                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CCM_D2_RDY_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_GGM_D2_RDY_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_SMT_D4_RDY_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_UNP_D4_RDY_STATUS                   :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_PAK_D4_RDY_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_MCRP_D2_RDY_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_GGM_D4_RDY_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_G2C_D4_RDY_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_C42_D4_RDY_STATUS                   :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_CRP_D4_RDY_STATUS                   :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_RGB_RDY_STATUS2;	/* DIPCTL_D1A_DIPCTL_RGB_RDY_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_RDY_STATUS1_
{
		volatile struct	/* 0x15022178 */
		{
				FIELD  DIPCTL_G2CX_D1_RDY_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_C42_D1_RDY_STATUS                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_MIX_D3_RDY_STATUS                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_YNR_D1_RDY_STATUS                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_NDG_D1_RDY_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_MIX_D1_RDY_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D3_RDY_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_C2G_D1_RDY_STATUS                   :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_IGGM_D1_RDY_STATUS                  :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CCM_D3_RDY_STATUS                   :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_LCE_D1_RDY_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_GGM_D3_RDY_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_DCE_D1_RDY_STATUS                   :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_DCES_D1_RDY_STATUS                  :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_G2C_D1_RDY_STATUS                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_C42_D2_RDY_STATUS                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_EE_D1_RDY_STATUS                    :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_SMT_D2_RDY_STATUS                   :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_UNP_D2_RDY_STATUS                   :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_PAK_D2_RDY_STATUS                   :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_CNR_D1_RDY_STATUS                   :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_NDG_D2_RDY_STATUS                   :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_SMT_D3_RDY_STATUS                   :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_UNP_D3_RDY_STATUS                   :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_PAK_D3_RDY_STATUS                   :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_COLOR_D1_RDY_STATUS                 :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_MIX_D2_RDY_STATUS                   :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_MIX_D4_RDY_STATUS                   :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_CRP_D1_RDY_STATUS                   :  1;		/* 28..28, 0x10000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_RDY_STATUS1;	/* DIPCTL_D1A_DIPCTL_YUV_RDY_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_YUV_RDY_STATUS2_
{
		volatile struct	/* 0x1502217C */
		{
				FIELD  DIPCTL_NR3D_D1_RDY_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_CRSP_D1_RDY_STATUS                  :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_PLNW_D1_RDY_STATUS                  :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_PAK_D6_RDY_STATUS                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_PAK_D7_RDY_STATUS                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_PAK_D8_RDY_STATUS                   :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_C24_D2_RDY_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_MCRP_D1_RDY_STATUS                  :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CRZ_D1_RDY_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_PLNW_D2_RDY_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SRZ_D1_RDY_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SRZ_D3_RDY_STATUS                   :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SRZ_D4_RDY_STATUS                   :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_UNP_D6_RDY_STATUS                   :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_UNP_D7_RDY_STATUS                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_UNP_D8_RDY_STATUS                   :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_PLNR_D2_RDY_STATUS                  :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_C02_D2_RDY_STATUS                   :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_C24_D1_RDY_STATUS                   :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_UNP_D9_RDY_STATUS                   :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_UNP_D10_RDY_STATUS                  :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_UNP_D11_RDY_STATUS                  :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_PLNR_D1_RDY_STATUS                  :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPCTL_C02_D1_RDY_STATUS                   :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPCTL_SLK_D2_RDY_STATUS                   :  1;		/* 24..24, 0x01000000 */
				FIELD  DIPCTL_SLK_D3_RDY_STATUS                   :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPCTL_SLK_D4_RDY_STATUS                   :  1;		/* 26..26, 0x04000000 */
				FIELD  DIPCTL_SLK_D5_RDY_STATUS                   :  1;		/* 27..27, 0x08000000 */
				FIELD  DIPCTL_FM_D1_RDY_STATUS                    :  1;		/* 28..28, 0x10000000 */
				FIELD  DIPCTL_LPCNR_D1_RDY_STATUS                 :  1;		/* 29..29, 0x20000000 */
				FIELD  DIPCTL_BS_D1_RDY_STATUS                    :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPCTL_DFE_D1_RDY_STATUS                   :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_YUV_RDY_STATUS2;	/* DIPCTL_D1A_DIPCTL_YUV_RDY_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_RDY_STATUS1_
{
		volatile struct	/* 0x15022180 */
		{
				FIELD  DIPCTL_IMGI_D1_RDY_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_IMGBI_D1_RDY_STATUS                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_IMGCI_D1_RDY_STATUS                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_CPI_D1_RDY_STATUS                   :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_CPBI_D1_RDY_STATUS                  :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_CRZO_D1_RDY_STATUS                  :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CRZBO_D1_RDY_STATUS                 :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_SMTI_D1_RDY_STATUS                  :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_SMTI_D2_RDY_STATUS                  :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_SMTI_D3_RDY_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_SMTI_D4_RDY_STATUS                  :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_SMTO_D1_RDY_STATUS                  :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPCTL_SMTO_D2_RDY_STATUS                  :  1;		/* 12..12, 0x00001000 */
				FIELD  DIPCTL_SMTO_D3_RDY_STATUS                  :  1;		/* 13..13, 0x00002000 */
				FIELD  DIPCTL_SMTO_D4_RDY_STATUS                  :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPCTL_TIMGO_D1_RDY_STATUS                 :  1;		/* 15..15, 0x00008000 */
				FIELD  DIPCTL_UFDI_D1_RDY_STATUS                  :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPCTL_DMGI_D1_RDY_STATUS                  :  1;		/* 17..17, 0x00020000 */
				FIELD  DIPCTL_DEPI_D1_RDY_STATUS                  :  1;		/* 18..18, 0x00040000 */
				FIELD  DIPCTL_LCEI_D1_RDY_STATUS                  :  1;		/* 19..19, 0x00080000 */
				FIELD  DIPCTL_DCESO_D1_RDY_STATUS                 :  1;		/* 20..20, 0x00100000 */
				FIELD  DIPCTL_FEO_D1_RDY_STATUS                   :  1;		/* 21..21, 0x00200000 */
				FIELD  DIPCTL_ADL_D1_RDY_STATUS                   :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_RDY_STATUS1;	/* DIPCTL_D1A_DIPCTL_DMA_RDY_STATUS1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DMA_RDY_STATUS2_
{
		volatile struct	/* 0x15022184 */
		{
				FIELD  DIPCTL_VIPI_D1_RDY_STATUS                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPCTL_VIPBI_D1_RDY_STATUS                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPCTL_VIPCI_D1_RDY_STATUS                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPCTL_IMG3O_D1_RDY_STATUS                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPCTL_IMG3BO_D1_RDY_STATUS                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPCTL_IMG3CO_D1_RDY_STATUS                :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPCTL_CPI_D2_RDY_STATUS                   :  1;		/*  6.. 6, 0x00000040 */
				FIELD  DIPCTL_CPBI_D2_RDY_STATUS                  :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPCTL_CPO_D1_RDY_STATUS                   :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPCTL_CPBO_D1_RDY_STATUS                  :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPCTL_OFT_D1_RDY_STATUS                   :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPCTL_OFTL_D1_RDY_STATUS                  :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DMA_RDY_STATUS2;	/* DIPCTL_D1A_DIPCTL_DMA_RDY_STATUS2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DBG_SEL_
{
		volatile struct	/* 0x15022190 */
		{
				FIELD  DIPCTL_DEBUG_TOP_SEL                       :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  DIPCTL_DEBUG_MOD_SEL                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  DIPCTL_DEBUG_SEL                           :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DBG_SEL;	/* DIPCTL_D1A_DIPCTL_DBG_SEL */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_DBG_OUT_
{
		volatile struct	/* 0x15022194 */
		{
				FIELD  DIPCTL_DEBUG_OUT                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_DBG_OUT;	/* DIPCTL_D1A_DIPCTL_DBG_OUT */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_SPARE1_
{
		volatile struct	/* 0x150221A0 */
		{
				FIELD  DIPCTL_SPARE1                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_SPARE1;	/* DIPCTL_D1A_DIPCTL_SPARE1 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_SPARE2_
{
		volatile struct	/* 0x150221A4 */
		{
				FIELD  DIPCTL_SPARE2                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_SPARE2;	/* DIPCTL_D1A_DIPCTL_SPARE2 */

typedef volatile union _DIPCTL_REG_D1A_DIPCTL_SPARE3_
{
		volatile struct	/* 0x150221A8 */
		{
				FIELD  DIPCTL_SPARE3                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPCTL_REG_D1A_DIPCTL_SPARE3;	/* DIPCTL_D1A_DIPCTL_SPARE3 */

typedef volatile union _CQ_REG_D1A_CQ_EN_
{
		volatile struct	/* 0x15022200 */
		{
				FIELD  CQ_APB_2T                                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  CQ_DROP_FRAME_EN                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 14;		/*  2..15, 0x0000FFFC */
				FIELD  CQ_RESET                                   :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_EN;	/* CQ_D1A_CQ_EN */

typedef volatile union _CQ_REG_D1A_CQ_THR0_CTL_
{
		volatile struct	/* 0x15022204 */
		{
				FIELD  CQ_THR0_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR0_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR0_CTL;	/* CQ_D1A_CQ_THR0_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR0_BASEADDR_
{
		volatile struct	/* 0x15022208 */
		{
				FIELD  CQ_THR0_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR0_BASEADDR;	/* CQ_D1A_CQ_THR0_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR0_DESC_SIZE_
{
		volatile struct	/* 0x15022210 */
		{
				FIELD  CQ_THR0_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR0_DESC_SIZE;	/* CQ_D1A_CQ_THR0_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR1_CTL_
{
		volatile struct	/* 0x1502221C */
		{
				FIELD  CQ_THR1_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR1_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR1_CTL;	/* CQ_D1A_CQ_THR1_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR1_BASEADDR_
{
		volatile struct	/* 0x15022220 */
		{
				FIELD  CQ_THR1_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR1_BASEADDR;	/* CQ_D1A_CQ_THR1_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR1_DESC_SIZE_
{
		volatile struct	/* 0x15022224 */
		{
				FIELD  CQ_THR1_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR1_DESC_SIZE;	/* CQ_D1A_CQ_THR1_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR2_CTL_
{
		volatile struct	/* 0x15022228 */
		{
				FIELD  CQ_THR2_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR2_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR2_CTL;	/* CQ_D1A_CQ_THR2_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR2_BASEADDR_
{
		volatile struct	/* 0x1502222C */
		{
				FIELD  CQ_THR2_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR2_BASEADDR;	/* CQ_D1A_CQ_THR2_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR2_DESC_SIZE_
{
		volatile struct	/* 0x15022230 */
		{
				FIELD  CQ_THR2_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR2_DESC_SIZE;	/* CQ_D1A_CQ_THR2_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR3_CTL_
{
		volatile struct	/* 0x15022234 */
		{
				FIELD  CQ_THR3_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR3_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR3_CTL;	/* CQ_D1A_CQ_THR3_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR3_BASEADDR_
{
		volatile struct	/* 0x15022238 */
		{
				FIELD  CQ_THR3_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR3_BASEADDR;	/* CQ_D1A_CQ_THR3_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR3_DESC_SIZE_
{
		volatile struct	/* 0x1502223C */
		{
				FIELD  CQ_THR3_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR3_DESC_SIZE;	/* CQ_D1A_CQ_THR3_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR4_CTL_
{
		volatile struct	/* 0x15022240 */
		{
				FIELD  CQ_THR4_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR4_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR4_CTL;	/* CQ_D1A_CQ_THR4_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR4_BASEADDR_
{
		volatile struct	/* 0x15022244 */
		{
				FIELD  CQ_THR4_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR4_BASEADDR;	/* CQ_D1A_CQ_THR4_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR4_DESC_SIZE_
{
		volatile struct	/* 0x15022248 */
		{
				FIELD  CQ_THR4_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR4_DESC_SIZE;	/* CQ_D1A_CQ_THR4_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR5_CTL_
{
		volatile struct	/* 0x1502224C */
		{
				FIELD  CQ_THR5_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR5_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR5_CTL;	/* CQ_D1A_CQ_THR5_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR5_BASEADDR_
{
		volatile struct	/* 0x15022250 */
		{
				FIELD  CQ_THR5_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR5_BASEADDR;	/* CQ_D1A_CQ_THR5_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR5_DESC_SIZE_
{
		volatile struct	/* 0x15022254 */
		{
				FIELD  CQ_THR5_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR5_DESC_SIZE;	/* CQ_D1A_CQ_THR5_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR6_CTL_
{
		volatile struct	/* 0x15022258 */
		{
				FIELD  CQ_THR6_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR6_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR6_CTL;	/* CQ_D1A_CQ_THR6_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR6_BASEADDR_
{
		volatile struct	/* 0x1502225C */
		{
				FIELD  CQ_THR6_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR6_BASEADDR;	/* CQ_D1A_CQ_THR6_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR6_DESC_SIZE_
{
		volatile struct	/* 0x15022260 */
		{
				FIELD  CQ_THR6_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR6_DESC_SIZE;	/* CQ_D1A_CQ_THR6_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR7_CTL_
{
		volatile struct	/* 0x15022264 */
		{
				FIELD  CQ_THR7_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR7_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR7_CTL;	/* CQ_D1A_CQ_THR7_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR7_BASEADDR_
{
		volatile struct	/* 0x15022268 */
		{
				FIELD  CQ_THR7_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR7_BASEADDR;	/* CQ_D1A_CQ_THR7_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR7_DESC_SIZE_
{
		volatile struct	/* 0x1502226C */
		{
				FIELD  CQ_THR7_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR7_DESC_SIZE;	/* CQ_D1A_CQ_THR7_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR8_CTL_
{
		volatile struct	/* 0x15022270 */
		{
				FIELD  CQ_THR8_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR8_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR8_CTL;	/* CQ_D1A_CQ_THR8_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR8_BASEADDR_
{
		volatile struct	/* 0x15022274 */
		{
				FIELD  CQ_THR8_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR8_BASEADDR;	/* CQ_D1A_CQ_THR8_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR8_DESC_SIZE_
{
		volatile struct	/* 0x15022278 */
		{
				FIELD  CQ_THR8_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR8_DESC_SIZE;	/* CQ_D1A_CQ_THR8_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR9_CTL_
{
		volatile struct	/* 0x1502227C */
		{
				FIELD  CQ_THR9_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR9_MODE                               :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR9_CTL;	/* CQ_D1A_CQ_THR9_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR9_BASEADDR_
{
		volatile struct	/* 0x15022280 */
		{
				FIELD  CQ_THR9_BASEADDR                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR9_BASEADDR;	/* CQ_D1A_CQ_THR9_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR9_DESC_SIZE_
{
		volatile struct	/* 0x15022284 */
		{
				FIELD  CQ_THR9_DESC_SIZE                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR9_DESC_SIZE;	/* CQ_D1A_CQ_THR9_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR10_CTL_
{
		volatile struct	/* 0x15022288 */
		{
				FIELD  CQ_THR10_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR10_MODE                              :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR10_CTL;	/* CQ_D1A_CQ_THR10_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR10_BASEADDR_
{
		volatile struct	/* 0x1502228C */
		{
				FIELD  CQ_THR10_BASEADDR                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR10_BASEADDR;	/* CQ_D1A_CQ_THR10_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR10_DESC_SIZE_
{
		volatile struct	/* 0x15022290 */
		{
				FIELD  CQ_THR10_DESC_SIZE                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR10_DESC_SIZE;	/* CQ_D1A_CQ_THR10_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR11_CTL_
{
		volatile struct	/* 0x15022294 */
		{
				FIELD  CQ_THR11_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR11_MODE                              :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR11_CTL;	/* CQ_D1A_CQ_THR11_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR11_BASEADDR_
{
		volatile struct	/* 0x15022298 */
		{
				FIELD  CQ_THR11_BASEADDR                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR11_BASEADDR;	/* CQ_D1A_CQ_THR11_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR11_DESC_SIZE_
{
		volatile struct	/* 0x1502229C */
		{
				FIELD  CQ_THR11_DESC_SIZE                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR11_DESC_SIZE;	/* CQ_D1A_CQ_THR11_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR12_CTL_
{
		volatile struct	/* 0x150222A0 */
		{
				FIELD  CQ_THR12_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR12_MODE                              :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR12_CTL;	/* CQ_D1A_CQ_THR12_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR12_BASEADDR_
{
		volatile struct	/* 0x150222A4 */
		{
				FIELD  CQ_THR12_BASEADDR                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR12_BASEADDR;	/* CQ_D1A_CQ_THR12_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR12_DESC_SIZE_
{
		volatile struct	/* 0x150222A8 */
		{
				FIELD  CQ_THR12_DESC_SIZE                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR12_DESC_SIZE;	/* CQ_D1A_CQ_THR12_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR13_CTL_
{
		volatile struct	/* 0x150222AC */
		{
				FIELD  CQ_THR13_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR13_MODE                              :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR13_CTL;	/* CQ_D1A_CQ_THR13_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR13_BASEADDR_
{
		volatile struct	/* 0x150222B0 */
		{
				FIELD  CQ_THR13_BASEADDR                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR13_BASEADDR;	/* CQ_D1A_CQ_THR13_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR13_DESC_SIZE_
{
		volatile struct	/* 0x150222B4 */
		{
				FIELD  CQ_THR13_DESC_SIZE                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR13_DESC_SIZE;	/* CQ_D1A_CQ_THR13_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR14_CTL_
{
		volatile struct	/* 0x150222B8 */
		{
				FIELD  CQ_THR14_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR14_MODE                              :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR14_CTL;	/* CQ_D1A_CQ_THR14_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR14_BASEADDR_
{
		volatile struct	/* 0x150222BC */
		{
				FIELD  CQ_THR14_BASEADDR                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR14_BASEADDR;	/* CQ_D1A_CQ_THR14_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR14_DESC_SIZE_
{
		volatile struct	/* 0x150222C0 */
		{
				FIELD  CQ_THR14_DESC_SIZE                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR14_DESC_SIZE;	/* CQ_D1A_CQ_THR14_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR15_CTL_
{
		volatile struct	/* 0x150222C4 */
		{
				FIELD  CQ_THR15_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR15_MODE                              :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR15_CTL;	/* CQ_D1A_CQ_THR15_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR15_BASEADDR_
{
		volatile struct	/* 0x150222C8 */
		{
				FIELD  CQ_THR15_BASEADDR                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR15_BASEADDR;	/* CQ_D1A_CQ_THR15_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR15_DESC_SIZE_
{
		volatile struct	/* 0x150222CC */
		{
				FIELD  CQ_THR15_DESC_SIZE                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR15_DESC_SIZE;	/* CQ_D1A_CQ_THR15_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR16_CTL_
{
		volatile struct	/* 0x150222D0 */
		{
				FIELD  CQ_THR16_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR16_MODE                              :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR16_CTL;	/* CQ_D1A_CQ_THR16_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR16_BASEADDR_
{
		volatile struct	/* 0x150222D4 */
		{
				FIELD  CQ_THR16_BASEADDR                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR16_BASEADDR;	/* CQ_D1A_CQ_THR16_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR16_DESC_SIZE_
{
		volatile struct	/* 0x150222D8 */
		{
				FIELD  CQ_THR16_DESC_SIZE                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR16_DESC_SIZE;	/* CQ_D1A_CQ_THR16_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR17_CTL_
{
		volatile struct	/* 0x150222DC */
		{
				FIELD  CQ_THR17_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR17_MODE                              :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR17_CTL;	/* CQ_D1A_CQ_THR17_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR17_BASEADDR_
{
		volatile struct	/* 0x150222E0 */
		{
				FIELD  CQ_THR17_BASEADDR                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR17_BASEADDR;	/* CQ_D1A_CQ_THR17_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR17_DESC_SIZE_
{
		volatile struct	/* 0x150222E4 */
		{
				FIELD  CQ_THR17_DESC_SIZE                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR17_DESC_SIZE;	/* CQ_D1A_CQ_THR17_DESC_SIZE */

typedef volatile union _CQ_REG_D1A_CQ_THR18_CTL_
{
		volatile struct	/* 0x150222E8 */
		{
				FIELD  CQ_THR18_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CQ_THR18_MODE                              :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR18_CTL;	/* CQ_D1A_CQ_THR18_CTL */

typedef volatile union _CQ_REG_D1A_CQ_THR18_BASEADDR_
{
		volatile struct	/* 0x150222EC */
		{
				FIELD  CQ_THR18_BASEADDR                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR18_BASEADDR;	/* CQ_D1A_CQ_THR18_BASEADDR */

typedef volatile union _CQ_REG_D1A_CQ_THR18_DESC_SIZE_
{
		volatile struct	/* 0x150222F0 */
		{
				FIELD  CQ_THR18_DESC_SIZE                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CQ_REG_D1A_CQ_THR18_DESC_SIZE;	/* CQ_D1A_CQ_THR18_DESC_SIZE */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_SOFT_RSTSTAT_
{
		volatile struct	/* 0x15022400 */
		{
				FIELD  DIPAMD_IPUO_SOFT_RST_STAT                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 15;		/*  1..15, 0x0000FFFE */
				FIELD  DIPAMD_IPUI_SOFT_RST_STAT                  :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_SOFT_RSTSTAT;	/* DIPAMD_D1A_DIPAMD_DMA_SOFT_RSTSTAT */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_VERTICAL_FLIP_EN_
{
		volatile struct	/* 0x15022404 */
		{
				FIELD  DIPAMD_IPUO_V_FLIP_EN                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 15;		/*  1..15, 0x0000FFFE */
				FIELD  DIPAMD_IPUI_V_FLIP_EN                      :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_VERTICAL_FLIP_EN;	/* DIPAMD_D1A_DIPAMD_VERTICAL_FLIP_EN */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_SOFT_RESET_
{
		volatile struct	/* 0x15022408 */
		{
				FIELD  DIPAMD_IPUO_SOFT_RST                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 15;		/*  1..15, 0x0000FFFE */
				FIELD  DIPAMD_IPUI_SOFT_RST                       :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 14;		/* 17..30, 0x7FFE0000 */
				FIELD  DIPAMD_SEPARATE_SOFT_RST_EN                :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_SOFT_RESET;	/* DIPAMD_D1A_DIPAMD_DMA_SOFT_RESET */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_LAST_ULTRA_EN_
{
		volatile struct	/* 0x1502240C */
		{
				FIELD  DIPAMD_IPUO_LAST_ULTRA_EN                  :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 15;		/*  1..15, 0x0000FFFE */
				FIELD  DIPAMD_IPUI_LAST_ULTRA_EN                  :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_LAST_ULTRA_EN;	/* DIPAMD_D1A_DIPAMD_LAST_ULTRA_EN */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_SPECIAL_FUN_EN_
{
		volatile struct	/* 0x15022410 */
		{
				FIELD  DIPAMD_SLOW_CNT                            : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     :  7;		/* 16..22, 0x007F0000 */
				FIELD  DIPAMD_CONTINUOUS_COM_CON                  :  2;		/* 23..24, 0x01800000 */
				FIELD  DIPAMD_CONTINUOUS_COM_EN                   :  1;		/* 25..25, 0x02000000 */
				FIELD  DIPAMD_FIFO_CHANGE_EN                      :  1;		/* 26..26, 0x04000000 */
				FIELD  rsv_27                                     :  3;		/* 27..29, 0x38000000 */
				FIELD  DIPAMD_INTERLACE_MODE                      :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPAMD_SLOW_EN                             :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_SPECIAL_FUN_EN;	/* DIPAMD_D1A_DIPAMD_SPECIAL_FUN_EN */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_RING_
{
		volatile struct	/* 0x15022414 */
		{
				FIELD  DIPAMD_IPUO_RING_YSIZE                     : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  DIPAMD_IPUO_RING_EN                        :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_RING;	/* DIPAMD_D1A_DIPAMD_IPUO_RING */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_RING_
{
		volatile struct	/* 0x15022418 */
		{
				FIELD  DIPAMD_IPUI_RING_YSIZE                     : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  DIPAMD_IPUI_RING_EN                        :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_RING;	/* DIPAMD_D1A_DIPAMD_IPUI_RING */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_BASE_ADDR_
{
		volatile struct	/* 0x15022430 */
		{
				FIELD  DIPAMD_IPUO_BASE_ADDR                      : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_BASE_ADDR;	/* DIPAMD_D1A_DIPAMD_IPUO_BASE_ADDR */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_BASE_ADDR_2_
{
		volatile struct	/* 0x15022434 */
		{
				FIELD  DIPAMD_IPUO_BASE_ADDR_2                    :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_BASE_ADDR_2;	/* DIPAMD_D1A_DIPAMD_IPUO_BASE_ADDR_2 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_OFST_ADDR_
{
		volatile struct	/* 0x15022438 */
		{
				FIELD  DIPAMD_IPUO_OFFSET_ADDR                    : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_OFST_ADDR;	/* DIPAMD_D1A_DIPAMD_IPUO_OFST_ADDR */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_OFST_ADDR_2_
{
		volatile struct	/* 0x1502243C */
		{
				FIELD  DIPAMD_IPUO_OFFSET_ADDR_2                  :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_OFST_ADDR_2;	/* DIPAMD_D1A_DIPAMD_IPUO_OFST_ADDR_2 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_XSIZE_
{
		volatile struct	/* 0x15022440 */
		{
				FIELD  DIPAMD_IPUO_XSIZE                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_XSIZE;	/* DIPAMD_D1A_DIPAMD_IPUO_XSIZE */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_YSIZE_
{
		volatile struct	/* 0x15022444 */
		{
				FIELD  DIPAMD_IPUO_YSIZE                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_YSIZE;	/* DIPAMD_D1A_DIPAMD_IPUO_YSIZE */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_STRIDE_
{
		volatile struct	/* 0x15022448 */
		{
				FIELD  DIPAMD_IPUO_STRIDE                         : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_IPUO_BUS_SIZE                       :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     :  4;		/* 20..23, 0x00F00000 */
				FIELD  DIPAMD_IPUO_BUS_SIZE_EN                    :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_STRIDE;	/* DIPAMD_D1A_DIPAMD_IPUO_STRIDE */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_CON_
{
		volatile struct	/* 0x1502244C */
		{
				FIELD  DIPAMD_IPUO_FIFO_SIZE                      : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  DIPAMD_IPUO_MAX_BURST_LEN                  :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_CON;	/* DIPAMD_D1A_DIPAMD_IPUO_CON */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_CON2_
{
		volatile struct	/* 0x15022450 */
		{
				FIELD  DIPAMD_IPUO_FIFO_PRI_THRL                  : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DIPAMD_IPUO_FIFO_PRI_THRH                  : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_CON2;	/* DIPAMD_D1A_DIPAMD_IPUO_CON2 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_CON3_
{
		volatile struct	/* 0x15022454 */
		{
				FIELD  DIPAMD_IPUO_FIFO_PRE_PRI_THRL              : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DIPAMD_IPUO_FIFO_PRE_PRI_THRH              : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_CON3;	/* DIPAMD_D1A_DIPAMD_IPUO_CON3 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_BASE_ADDR_
{
		volatile struct	/* 0x15022490 */
		{
				FIELD  DIPAMD_IPUI_BASE_ADDR                      : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_BASE_ADDR;	/* DIPAMD_D1A_DIPAMD_IPUI_BASE_ADDR */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_BASE_ADDR_2_
{
		volatile struct	/* 0x15022494 */
		{
				FIELD  DIPAMD_IPUI_BASE_ADDR_2                    :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_BASE_ADDR_2;	/* DIPAMD_D1A_DIPAMD_IPUI_BASE_ADDR_2 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_OFST_ADDR_
{
		volatile struct	/* 0x15022498 */
		{
				FIELD  DIPAMD_IPUI_OFFSET_ADDR                    : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_OFST_ADDR;	/* DIPAMD_D1A_DIPAMD_IPUI_OFST_ADDR */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_OFST_ADDR_2_
{
		volatile struct	/* 0x1502249C */
		{
				FIELD  DIPAMD_IPUI_OFFSET_ADDR_2                  :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_OFST_ADDR_2;	/* DIPAMD_D1A_DIPAMD_IPUI_OFST_ADDR_2 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_XSIZE_
{
		volatile struct	/* 0x150224A0 */
		{
				FIELD  DIPAMD_IPUI_XSIZE                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_XSIZE;	/* DIPAMD_D1A_DIPAMD_IPUI_XSIZE */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_YSIZE_
{
		volatile struct	/* 0x150224A4 */
		{
				FIELD  DIPAMD_IPUI_YSIZE                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_YSIZE;	/* DIPAMD_D1A_DIPAMD_IPUI_YSIZE */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_STRIDE_
{
		volatile struct	/* 0x150224A8 */
		{
				FIELD  DIPAMD_IPUI_STRIDE                         : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_IPUI_BUS_SIZE                       :  4;		/* 16..19, 0x000F0000 */
				FIELD  DIPAMD_IPUI_FORMAT                         :  2;		/* 20..21, 0x00300000 */
				FIELD  rsv_22                                     :  1;		/* 22..22, 0x00400000 */
				FIELD  DIPAMD_IPUI_FORMAT_EN                      :  1;		/* 23..23, 0x00800000 */
				FIELD  DIPAMD_IPUI_BUS_SIZE_EN                    :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  5;		/* 25..29, 0x3E000000 */
				FIELD  DIPAMD_IPUI_SWAP                           :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_STRIDE;	/* DIPAMD_D1A_DIPAMD_IPUI_STRIDE */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_CON_
{
		volatile struct	/* 0x150224AC */
		{
				FIELD  DIPAMD_IPUI_FIFO_SIZE                      : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  DIPAMD_IPUI_MAX_BURST_LEN                  :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_CON;	/* DIPAMD_D1A_DIPAMD_IPUI_CON */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_CON2_
{
		volatile struct	/* 0x150224B0 */
		{
				FIELD  DIPAMD_IPUI_FIFO_PRI_THRL                  : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DIPAMD_IPUI_FIFO_PRI_THRH                  : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_CON2;	/* DIPAMD_D1A_DIPAMD_IPUI_CON2 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_CON3_
{
		volatile struct	/* 0x150224B4 */
		{
				FIELD  DIPAMD_IPUI_FIFO_PRE_PRI_THRL              : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  DIPAMD_IPUI_FIFO_PRE_PRI_THRH              : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_CON3;	/* DIPAMD_D1A_DIPAMD_IPUI_CON3 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_ERR_CTRL_
{
		volatile struct	/* 0x15022500 */
		{
				FIELD  DIPAMD_IPUO_ERR                            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 15;		/*  1..15, 0x0000FFFE */
				FIELD  DIPAMD_IPUI_ERR                            :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 14;		/* 17..30, 0x7FFE0000 */
				FIELD  DIPAMD_ERR_CLR_MD                          :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_ERR_CTRL;	/* DIPAMD_D1A_DIPAMD_DMA_ERR_CTRL */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUO_ERR_STAT_
{
		volatile struct	/* 0x15022504 */
		{
				FIELD  DIPAMD_IPUO_ERR_STAT                       : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_IPUO_ERR_EN                         : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUO_ERR_STAT;	/* DIPAMD_D1A_DIPAMD_IPUO_ERR_STAT */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_IPUI_ERR_STAT_
{
		volatile struct	/* 0x15022508 */
		{
				FIELD  DIPAMD_IPUI_ERR_STAT                       : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_IPUI_ERR_EN                         : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_IPUI_ERR_STAT;	/* DIPAMD_D1A_DIPAMD_IPUI_ERR_STAT */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_DEBUG_ADDR_
{
		volatile struct	/* 0x1502250C */
		{
				FIELD  DIPAMD_DMA_DEBUG_ADDR                      : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_DEBUG_ADDR;	/* DIPAMD_D1A_DIPAMD_DMA_DEBUG_ADDR */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_RSV1_
{
		volatile struct	/* 0x15022510 */
		{
				FIELD  DIPAMD_DMA_RSV1                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_RSV1;	/* DIPAMD_D1A_DIPAMD_DMA_RSV1 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_RSV2_
{
		volatile struct	/* 0x15022514 */
		{
				FIELD  DIPAMD_DMA_RSV2                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_RSV2;	/* DIPAMD_D1A_DIPAMD_DMA_RSV2 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_RSV3_
{
		volatile struct	/* 0x15022518 */
		{
				FIELD  DIPAMD_DMA_RSV3                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_RSV3;	/* DIPAMD_D1A_DIPAMD_DMA_RSV3 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_RSV4_
{
		volatile struct	/* 0x1502251C */
		{
				FIELD  DIPAMD_DMA_RSV4                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_RSV4;	/* DIPAMD_D1A_DIPAMD_DMA_RSV4 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_RSV5_
{
		volatile struct	/* 0x15022520 */
		{
				FIELD  DIPAMD_DMA_RSV5                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_RSV5;	/* DIPAMD_D1A_DIPAMD_DMA_RSV5 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_RSV6_
{
		volatile struct	/* 0x15022524 */
		{
				FIELD  DIPAMD_DMA_RSV6                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_RSV6;	/* DIPAMD_D1A_DIPAMD_DMA_RSV6 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_DEBUG_SEL_
{
		volatile struct	/* 0x15022528 */
		{
				FIELD  DIPAMD_DMA_TOP_SEL                         :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DIPAMD_R_W_DMA_TOP_SEL                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  DIPAMD_SUB_MODULE_SEL                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  6;		/* 24..29, 0x3F000000 */
				FIELD  DIPAMD_ARBITER_BVALID_FULL                 :  1;		/* 30..30, 0x40000000 */
				FIELD  DIPAMD_ARBITER_COM_FULL                    :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_DEBUG_SEL;	/* DIPAMD_D1A_DIPAMD_DMA_DEBUG_SEL */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_DMA_BW_SELF_TEST_
{
		volatile struct	/* 0x1502252C */
		{
				FIELD  DIPAMD_BW_SELF_TEST_EN_IPUO                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPAMD_BW_SELF_TEST_EN_IPUI                :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_DMA_BW_SELF_TEST;	/* DIPAMD_D1A_DIPAMD_DMA_BW_SELF_TEST */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_RESET_
{
		volatile struct	/* 0x15022600 */
		{
				FIELD  DIPAMD_C24_HW_RST                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  DIPAMD_MDP_CROP_HW_RST                     :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  DIPAMD_ADL_HW_RST                          :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  DIPAMD_TOP_CTL_HW_RST                      :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_RESET;	/* DIPAMD_D1A_DIPAMD_AMD_RESET */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_TOP_CTL_
{
		volatile struct	/* 0x15022604 */
		{
				FIELD  DIPAMD_AMD_EN                              :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPAMD_INT_CLR_MODE                        :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_TOP_CTL;	/* DIPAMD_D1A_DIPAMD_AMD_TOP_CTL */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_INT_EN_
{
		volatile struct	/* 0x15022608 */
		{
				FIELD  DIPAMD_MDP_CROP_INT_EN                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPAMD_AMD_INT_EN                          :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_INT_EN;	/* DIPAMD_D1A_DIPAMD_AMD_INT_EN */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_INT_ST_
{
		volatile struct	/* 0x1502260C */
		{
				FIELD  DIPAMD_MDP_CROP_INT_ST                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPAMD_AMD_INT_ST                          :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_INT_ST;	/* DIPAMD_D1A_DIPAMD_AMD_INT_ST */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_C24_CTL_
{
		volatile struct	/* 0x15022610 */
		{
				FIELD  DIPAMD_C24_TILE_EDGE                       :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 12;		/*  4..15, 0x0000FFF0 */
				FIELD  DIPAMD_C24_EN                              :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_C24_CTL;	/* DIPAMD_D1A_DIPAMD_AMD_C24_CTL */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_CROP_CTL_0_
{
		volatile struct	/* 0x15022614 */
		{
				FIELD  DIPAMD_MDP_CROP_EN                         :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_CROP_CTL_0;	/* DIPAMD_D1A_DIPAMD_AMD_CROP_CTL_0 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_CROP_CTL_1_
{
		volatile struct	/* 0x15022618 */
		{
				FIELD  DIPAMD_MDP_CROP_START_X                    : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_MDP_CROP_START_Y                    : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_CROP_CTL_1;	/* DIPAMD_D1A_DIPAMD_AMD_CROP_CTL_1 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_CROP_CTL_2_
{
		volatile struct	/* 0x1502261C */
		{
				FIELD  DIPAMD_MDP_CROP_END_X                      : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_MDP_CROP_END_Y                      : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_CROP_CTL_2;	/* DIPAMD_D1A_DIPAMD_AMD_CROP_CTL_2 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_DCM_DIS_
{
		volatile struct	/* 0x15022620 */
		{
				FIELD  DIPAMD_C24_DCM_DIS                         :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  DIPAMD_MDP_CROP_DCM_DIS                    :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_DCM_DIS;	/* DIPAMD_D1A_DIPAMD_AMD_DCM_DIS */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_DCM_ST_
{
		volatile struct	/* 0x15022624 */
		{
				FIELD  DIPAMD_C24_DCM_ST                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  DIPAMD_MDP_CROP_DCM_ST                     :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_DCM_ST;	/* DIPAMD_D1A_DIPAMD_AMD_DCM_ST */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_DEBUG_SEL_
{
		volatile struct	/* 0x15022630 */
		{
				FIELD  DIPAMD_C24_DEBUG_SEL                       :  4;		/*  0.. 3, 0x0000000F */
				FIELD  DIPAMD_MDP_CROP_DEBUG_SEL                  :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_DEBUG_SEL;	/* DIPAMD_D1A_DIPAMD_AMD_DEBUG_SEL */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_C24_DEBUG_
{
		volatile struct	/* 0x15022634 */
		{
				FIELD  DIPAMD_C24_DEBUG                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_C24_DEBUG;	/* DIPAMD_D1A_DIPAMD_AMD_C24_DEBUG */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_CROP_DEBUG_
{
		volatile struct	/* 0x15022638 */
		{
				FIELD  DIPAMD_MDP_CROP_DEBUG                      : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_CROP_DEBUG;	/* DIPAMD_D1A_DIPAMD_AMD_CROP_DEBUG */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_ADL_DEBUG_
{
		volatile struct	/* 0x1502263C */
		{
				FIELD  DIPAMD_ADL_DEBUG                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_ADL_DEBUG;	/* DIPAMD_D1A_DIPAMD_AMD_ADL_DEBUG */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_SOF_
{
		volatile struct	/* 0x15022640 */
		{
				FIELD  DIPAMD_AMD_SOF                             :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_SOF;	/* DIPAMD_D1A_DIPAMD_AMD_SOF */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_REQ_ST_
{
		volatile struct	/* 0x15022644 */
		{
				FIELD  DIPAMD_TILE_IN_0_REQ                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPAMD_TILE_IN_1_REQ                       :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPAMD_TILE_IN_2_REQ                       :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPAMD_TILE_IN_3_REQ                       :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPAMD_TILE_IN_4_REQ                       :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPAMD_C24_IN_REQ                          :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPAMD_CROP_IN_REQ                         :  1;		/*  6.. 6, 0x00000040 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPAMD_TILE_OUT_0_REQ                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPAMD_TILE_OUT_1_REQ                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPAMD_CROP_OUT_VALID                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPAMD_TILE_OUT_3_REQ                      :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPAMD_TILE_OUT_4_REQ                      :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_REQ_ST;	/* DIPAMD_D1A_DIPAMD_AMD_REQ_ST */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_RDY_ST_
{
		volatile struct	/* 0x15022648 */
		{
				FIELD  DIPAMD_TILE_IN_0_RDY                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPAMD_TILE_IN_1_RDY                       :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPAMD_TILE_IN_2_RDY                       :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPAMD_TILE_IN_3_RDY                       :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPAMD_TILE_IN_4_RDY                       :  1;		/*  4.. 4, 0x00000010 */
				FIELD  DIPAMD_C24_IN_RDY                          :  1;		/*  5.. 5, 0x00000020 */
				FIELD  DIPAMD_CROP_IN_RDY                         :  1;		/*  6.. 6, 0x00000040 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPAMD_TILE_OUT_0_RDY                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  DIPAMD_TILE_OUT_1_RDY                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DIPAMD_CROP_OUT_READY                      :  1;		/* 10..10, 0x00000400 */
				FIELD  DIPAMD_TILE_OUT_3_RDY                      :  1;		/* 11..11, 0x00000800 */
				FIELD  DIPAMD_TILE_OUT_4_RDY                      :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_RDY_ST;	/* DIPAMD_D1A_DIPAMD_AMD_RDY_ST */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_AMD_SPARE_
{
		volatile struct	/* 0x15022670 */
		{
				FIELD  DIPAMD_AMD_SPARE                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_AMD_SPARE;	/* DIPAMD_D1A_DIPAMD_AMD_SPARE */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_RESET_
{
		volatile struct	/* 0x15022700 */
		{
				FIELD  DIPAMD_DMA_0_SOFT_RST_ST                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  7;		/*  1.. 7, 0x000000FE */
				FIELD  DIPAMD_DMA_0_SOFT_RST                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  DIPAMD_RDMA_0_HW_RST                       :  1;		/* 16..16, 0x00010000 */
				FIELD  DIPAMD_WDMA_0_HW_RST                       :  1;		/* 17..17, 0x00020000 */
				FIELD  rsv_18                                     :  6;		/* 18..23, 0x00FC0000 */
				FIELD  DIPAMD_AHB2GMC_HW_RST                      :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_RESET;	/* DIPAMD_D1A_DIPAMD_ADL_RESET */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_CTL_
{
		volatile struct	/* 0x15022704 */
		{
				FIELD  DIPAMD_SRC_SEL                             :  3;		/*  0.. 2, 0x00000007 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  DIPAMD_DST_SEL                             :  3;		/*  4.. 6, 0x00000070 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DIPAMD_SRC_TYPE                            :  2;		/*  8.. 9, 0x00000300 */
				FIELD  DIPAMD_DST_TYPE                            :  2;		/* 10..11, 0x00000C00 */
				FIELD  DIPAMD_H2G_GID                             :  2;		/* 12..13, 0x00003000 */
				FIELD  DIPAMD_H2G_GULTRA_ENABLE                   :  1;		/* 14..14, 0x00004000 */
				FIELD  DIPAMD_H2G_EARLY_RESP                      :  1;		/* 15..15, 0x00008000 */
				FIELD  rsv_16                                     :  4;		/* 16..19, 0x000F0000 */
				FIELD  DIPAMD_ENABLE                              :  2;		/* 20..21, 0x00300000 */
				FIELD  DIPAMD_DONE_DIS                            :  3;		/* 22..24, 0x01C00000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_CTL;	/* DIPAMD_D1A_DIPAMD_ADL_CTL */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_CROP_IN_START_
{
		volatile struct	/* 0x15022730 */
		{
				FIELD  DIPAMD_CROP_IN_START_X                     : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_CROP_IN_START_Y                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_CROP_IN_START;	/* DIPAMD_D1A_DIPAMD_ADL_CROP_IN_START */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_CROP_IN_END_
{
		volatile struct	/* 0x15022734 */
		{
				FIELD  DIPAMD_CROP_IN_END_X                       : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_CROP_IN_END_Y                       : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_CROP_IN_END;	/* DIPAMD_D1A_DIPAMD_ADL_CROP_IN_END */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_CROP_OUT_START_
{
		volatile struct	/* 0x15022738 */
		{
				FIELD  DIPAMD_CROP_OUT_START_X                    : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_CROP_OUT_START_Y                    : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_CROP_OUT_START;	/* DIPAMD_D1A_DIPAMD_ADL_CROP_OUT_START */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_CROP_OUT_END_
{
		volatile struct	/* 0x1502273C */
		{
				FIELD  DIPAMD_CROP_OUT_END_X                      : 16;		/*  0..15, 0x0000FFFF */
				FIELD  DIPAMD_CROP_OUT_END_Y                      : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_CROP_OUT_END;	/* DIPAMD_D1A_DIPAMD_ADL_CROP_OUT_END */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_DMA_ST_
{
		volatile struct	/* 0x15022740 */
		{
				FIELD  DIPAMD_RDMA_0_DONE_ST                      :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DIPAMD_WDMA_0_DONE_ST                      :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DIPAMD_RDMA_1_DONE_ST                      :  1;		/*  2.. 2, 0x00000004 */
				FIELD  DIPAMD_WDMA_1_DONE_ST                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_DMA_ST;	/* DIPAMD_D1A_DIPAMD_ADL_DMA_ST */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_DCM_DIS_
{
		volatile struct	/* 0x15022744 */
		{
				FIELD  DIPAMD_RDMA_DCM_DIS                        :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  DIPAMD_WDMA_DCM_DIS                        :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  DIPAMD_SRAM_DCM_DIS                        :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  DIPAMD_H2G_CG_DIS                          :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_DCM_DIS;	/* DIPAMD_D1A_DIPAMD_ADL_DCM_DIS */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_DCM_ST_
{
		volatile struct	/* 0x15022748 */
		{
				FIELD  DIPAMD_RDMA_0_DCM_ST                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  DIPAMD_WDMA_0_DCM_ST                       :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  DIPAMD_RDMA_1_DCM_ST                       :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  DIPAMD_WDMA_1_DCM_ST                       :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  DIPAMD_DMA_0_SRAM_DCM_ST                   :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     :  3;		/* 17..19, 0x000E0000 */
				FIELD  DIPAMD_DMA_1_SRAM_DCM_ST                   :  1;		/* 20..20, 0x00100000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_DCM_ST;	/* DIPAMD_D1A_DIPAMD_ADL_DCM_ST */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_DMA_ERR_ST_
{
		volatile struct	/* 0x1502274C */
		{
				FIELD  DIPAMD_DMA_0_ERR_INT                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  DIPAMD_DMA_0_REQ_ST                        :  5;		/*  4.. 8, 0x000001F0 */
				FIELD  DIPAMD_DMA_0_RDY_ST                        :  5;		/*  9..13, 0x00003E00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  DIPAMD_DMA_1_ERR_INT                       :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     :  3;		/* 17..19, 0x000E0000 */
				FIELD  DIPAMD_DMA_1_REQ_ST                        :  5;		/* 20..24, 0x01F00000 */
				FIELD  DIPAMD_DMA_1_RDY_ST                        :  5;		/* 25..29, 0x3E000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_DMA_ERR_ST;	/* DIPAMD_D1A_DIPAMD_ADL_DMA_ERR_ST */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_DMA_0_DEBUG_
{
		volatile struct	/* 0x15022750 */
		{
				FIELD  DIPAMD_DMA_0_DEBUG                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_DMA_0_DEBUG;	/* DIPAMD_D1A_DIPAMD_ADL_DMA_0_DEBUG */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_DMA_1_DEBUG_
{
		volatile struct	/* 0x15022754 */
		{
				FIELD  DIPAMD_DMA_1_DEBUG                         : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_DMA_1_DEBUG;	/* DIPAMD_D1A_DIPAMD_ADL_DMA_1_DEBUG */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_SPARE_
{
		volatile struct	/* 0x15022770 */
		{
				FIELD  DIPAMD_SPARE                               : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_SPARE;	/* DIPAMD_D1A_DIPAMD_ADL_SPARE */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO00_
{
		volatile struct	/* 0x15022780 */
		{
				FIELD  DIPAMD_INFO00                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO00;	/* DIPAMD_D1A_DIPAMD_ADL_INFO00 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO01_
{
		volatile struct	/* 0x15022784 */
		{
				FIELD  DIPAMD_INFO01                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO01;	/* DIPAMD_D1A_DIPAMD_ADL_INFO01 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO02_
{
		volatile struct	/* 0x15022788 */
		{
				FIELD  DIPAMD_INFO02                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO02;	/* DIPAMD_D1A_DIPAMD_ADL_INFO02 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO03_
{
		volatile struct	/* 0x1502278C */
		{
				FIELD  DIPAMD_INFO03                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO03;	/* DIPAMD_D1A_DIPAMD_ADL_INFO03 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO04_
{
		volatile struct	/* 0x15022790 */
		{
				FIELD  DIPAMD_INFO04                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO04;	/* DIPAMD_D1A_DIPAMD_ADL_INFO04 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO05_
{
		volatile struct	/* 0x15022794 */
		{
				FIELD  DIPAMD_INFO05                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO05;	/* DIPAMD_D1A_DIPAMD_ADL_INFO05 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO06_
{
		volatile struct	/* 0x15022798 */
		{
				FIELD  DIPAMD_INFO06                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO06;	/* DIPAMD_D1A_DIPAMD_ADL_INFO06 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO07_
{
		volatile struct	/* 0x1502279C */
		{
				FIELD  DIPAMD_INFO07                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO07;	/* DIPAMD_D1A_DIPAMD_ADL_INFO07 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO08_
{
		volatile struct	/* 0x150227A0 */
		{
				FIELD  DIPAMD_INFO08                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO08;	/* DIPAMD_D1A_DIPAMD_ADL_INFO08 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO09_
{
		volatile struct	/* 0x150227A4 */
		{
				FIELD  DIPAMD_INFO09                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO09;	/* DIPAMD_D1A_DIPAMD_ADL_INFO09 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO10_
{
		volatile struct	/* 0x150227A8 */
		{
				FIELD  DIPAMD_INFO10                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO10;	/* DIPAMD_D1A_DIPAMD_ADL_INFO10 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO11_
{
		volatile struct	/* 0x150227AC */
		{
				FIELD  DIPAMD_INFO11                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO11;	/* DIPAMD_D1A_DIPAMD_ADL_INFO11 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO12_
{
		volatile struct	/* 0x150227B0 */
		{
				FIELD  DIPAMD_INFO12                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO12;	/* DIPAMD_D1A_DIPAMD_ADL_INFO12 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO13_
{
		volatile struct	/* 0x150227B4 */
		{
				FIELD  DIPAMD_INFO13                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO13;	/* DIPAMD_D1A_DIPAMD_ADL_INFO13 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO14_
{
		volatile struct	/* 0x150227B8 */
		{
				FIELD  DIPAMD_INFO14                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO14;	/* DIPAMD_D1A_DIPAMD_ADL_INFO14 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO15_
{
		volatile struct	/* 0x150227BC */
		{
				FIELD  DIPAMD_INFO15                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO15;	/* DIPAMD_D1A_DIPAMD_ADL_INFO15 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO16_
{
		volatile struct	/* 0x150227C0 */
		{
				FIELD  DIPAMD_INFO16                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO16;	/* DIPAMD_D1A_DIPAMD_ADL_INFO16 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO17_
{
		volatile struct	/* 0x150227C4 */
		{
				FIELD  DIPAMD_INFO17                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO17;	/* DIPAMD_D1A_DIPAMD_ADL_INFO17 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO18_
{
		volatile struct	/* 0x150227C8 */
		{
				FIELD  DIPAMD_INFO18                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO18;	/* DIPAMD_D1A_DIPAMD_ADL_INFO18 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO19_
{
		volatile struct	/* 0x150227CC */
		{
				FIELD  DIPAMD_INFO19                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO19;	/* DIPAMD_D1A_DIPAMD_ADL_INFO19 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO20_
{
		volatile struct	/* 0x150227D0 */
		{
				FIELD  DIPAMD_INFO20                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO20;	/* DIPAMD_D1A_DIPAMD_ADL_INFO20 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO21_
{
		volatile struct	/* 0x150227D4 */
		{
				FIELD  DIPAMD_INFO21                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO21;	/* DIPAMD_D1A_DIPAMD_ADL_INFO21 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO22_
{
		volatile struct	/* 0x150227D8 */
		{
				FIELD  DIPAMD_INFO22                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO22;	/* DIPAMD_D1A_DIPAMD_ADL_INFO22 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO23_
{
		volatile struct	/* 0x150227DC */
		{
				FIELD  DIPAMD_INFO23                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO23;	/* DIPAMD_D1A_DIPAMD_ADL_INFO23 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO24_
{
		volatile struct	/* 0x150227E0 */
		{
				FIELD  DIPAMD_INFO24                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO24;	/* DIPAMD_D1A_DIPAMD_ADL_INFO24 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO25_
{
		volatile struct	/* 0x150227E4 */
		{
				FIELD  DIPAMD_INFO25                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO25;	/* DIPAMD_D1A_DIPAMD_ADL_INFO25 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO26_
{
		volatile struct	/* 0x150227E8 */
		{
				FIELD  DIPAMD_INFO26                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO26;	/* DIPAMD_D1A_DIPAMD_ADL_INFO26 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO27_
{
		volatile struct	/* 0x150227EC */
		{
				FIELD  DIPAMD_INFO27                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO27;	/* DIPAMD_D1A_DIPAMD_ADL_INFO27 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO28_
{
		volatile struct	/* 0x150227F0 */
		{
				FIELD  DIPAMD_INFO28                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO28;	/* DIPAMD_D1A_DIPAMD_ADL_INFO28 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO29_
{
		volatile struct	/* 0x150227F4 */
		{
				FIELD  DIPAMD_INFO29                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO29;	/* DIPAMD_D1A_DIPAMD_ADL_INFO29 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO30_
{
		volatile struct	/* 0x150227F8 */
		{
				FIELD  DIPAMD_INFO30                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO30;	/* DIPAMD_D1A_DIPAMD_ADL_INFO30 */

typedef volatile union _DIPAMD_REG_D1A_DIPAMD_ADL_INFO31_
{
		volatile struct	/* 0x150227FC */
		{
				FIELD  DIPAMD_INFO31                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DIPAMD_REG_D1A_DIPAMD_ADL_INFO31;	/* DIPAMD_D1A_DIPAMD_ADL_INFO31 */

typedef volatile union _UNP_REG_D1A_UNP_OFST_
{
		volatile struct	/* 0x15023000 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D1A_UNP_OFST;	/* UNP_D1A_UNP_OFST */

typedef volatile union _UNP_REG_D1A_UNP_CONT_
{
		volatile struct	/* 0x15023004 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D1A_UNP_CONT;	/* UNP_D1A_UNP_CONT */

typedef volatile union _UFD_REG_D1A_UFD_CON_
{
		volatile struct	/* 0x15023040 */
		{
				FIELD  UFD_TCCT_BYP                               :  1;		/*  0.. 0, 0x00000001 */
				FIELD  UFD_SEL                                    :  1;		/*  1.. 1, 0x00000002 */
				FIELD  UFD_BAYER_PIXEL_MODE                       :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      : 29;		/*  3..31, 0xFFFFFFF8 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_CON;	/* UFD_D1A_UFD_CON */

typedef volatile union _UFD_REG_D1A_UFD_SIZE_CON_
{
		volatile struct	/* 0x15023044 */
		{
				FIELD  UFD_WD                                     : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UFD_HT                                     : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_SIZE_CON;	/* UFD_D1A_UFD_SIZE_CON */

typedef volatile union _UFD_REG_D1A_UFD_AU_CON_
{
		volatile struct	/* 0x15023048 */
		{
				FIELD  UFD_AU_OFST                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  UFD_AU_SIZE                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_AU_CON;	/* UFD_D1A_UFD_AU_CON */

typedef volatile union _UFD_REG_D1A_UFD_CROP_CON1_
{
		volatile struct	/* 0x1502304C */
		{
				FIELD  UFD_X_START                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UFD_X_END                                  : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_CROP_CON1;	/* UFD_D1A_UFD_CROP_CON1 */

typedef volatile union _UFD_REG_D1A_UFD_CROP_CON2_
{
		volatile struct	/* 0x15023050 */
		{
				FIELD  UFD_Y_START                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UFD_Y_END                                  : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_CROP_CON2;	/* UFD_D1A_UFD_CROP_CON2 */

typedef volatile union _UFD_REG_D1A_UFD_AU2_CON_
{
		volatile struct	/* 0x15023054 */
		{
				FIELD  UFD_AU2_OFST                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  UFD_AU2_SIZE                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_AU2_CON;	/* UFD_D1A_UFD_AU2_CON */

typedef volatile union _UFD_REG_D1A_UFD_ADDRESS_CON1_
{
		volatile struct	/* 0x15023058 */
		{
				FIELD  UFD_BITSTREAM2_OFST_ADDR                   : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_ADDRESS_CON1;	/* UFD_D1A_UFD_ADDRESS_CON1 */

typedef volatile union _UFD_REG_D1A_UFD_BS2_AU_CON_
{
		volatile struct	/* 0x1502305C */
		{
				FIELD  UFD_BS2_AU_START                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  UFD_BOND_MODE                              :  2;		/*  9..10, 0x00000600 */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_BS2_AU_CON;	/* UFD_D1A_UFD_BS2_AU_CON */

typedef volatile union _UFD_REG_D1A_UFD_AU3_CON_
{
		volatile struct	/* 0x15023060 */
		{
				FIELD  UFD_AU3_OFST                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  UFD_AU3_SIZE                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_AU3_CON;	/* UFD_D1A_UFD_AU3_CON */

typedef volatile union _UFD_REG_D1A_UFD_ADDRESS_CON2_
{
		volatile struct	/* 0x15023064 */
		{
				FIELD  UFD_BITSTREAM3_OFST_ADDR                   : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_ADDRESS_CON2;	/* UFD_D1A_UFD_ADDRESS_CON2 */

typedef volatile union _UFD_REG_D1A_UFD_BS3_AU_CON_
{
		volatile struct	/* 0x15023068 */
		{
				FIELD  UFD_BS3_AU_START                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  UFD_BOND2_MODE                             :  2;		/*  9..10, 0x00000600 */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_BS3_AU_CON;	/* UFD_D1A_UFD_BS3_AU_CON */

typedef volatile union _UFD_REG_D1A_UFD_AU4_CON_
{
		volatile struct	/* 0x1502306C */
		{
				FIELD  UFD_AU4_OFST                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  UFD_AU4_SIZE                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_AU4_CON;	/* UFD_D1A_UFD_AU4_CON */

typedef volatile union _UFD_REG_D1A_UFD_ADDRESS_CON3_
{
		volatile struct	/* 0x15023070 */
		{
				FIELD  UFD_BITSTREAM4_OFST_ADDR                   : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_ADDRESS_CON3;	/* UFD_D1A_UFD_ADDRESS_CON3 */

typedef volatile union _UFD_REG_D1A_UFD_BS4_AU_CON_
{
		volatile struct	/* 0x15023074 */
		{
				FIELD  UFD_BS4_AU_START                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  1;		/*  8.. 8, 0x00000100 */
				FIELD  UFD_BOND3_MODE                             :  2;		/*  9..10, 0x00000600 */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}UFD_REG_D1A_UFD_BS4_AU_CON;	/* UFD_D1A_UFD_BS4_AU_CON */

typedef volatile union _SMT_REG_D1A_SMT_CTL_
{
		volatile struct	/* 0x15023080 */
		{
				FIELD  SMT_RIGH_DISABLE                           :  1;		/*  0.. 0, 0x00000001 */
				FIELD  SMT_LEFT_DISABLE                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  SMT_CRPOUT_EN                              :  1;		/*  2.. 2, 0x00000004 */
				FIELD  SMT_CRPINR_EN                              :  1;		/*  3.. 3, 0x00000008 */
				FIELD  SMT_CRPINL_EN                              :  1;		/*  4.. 4, 0x00000010 */
				FIELD  SMT_TRANS_UP_EN                            :  1;		/*  5.. 5, 0x00000020 */
				FIELD  SMT_TRANS_DOWN_EN                          :  1;		/*  6.. 6, 0x00000040 */
				FIELD  SMT_SMTO_SEL                               :  1;		/*  7.. 7, 0x00000080 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D1A_SMT_CTL;	/* SMT_D1A_SMT_CTL */

typedef volatile union _SMT_REG_D1A_SMT_TRANS_CON_
{
		volatile struct	/* 0x15023084 */
		{
				FIELD  SMT_TRANS_PX_NUM                           : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMT_TRANS_LN_NUM                           : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D1A_SMT_TRANS_CON;	/* SMT_D1A_SMT_TRANS_CON */

typedef volatile union _SMT_REG_D1A_SMT_SPARE_
{
		volatile struct	/* 0x15023088 */
		{
				FIELD  SMT_SPARE                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D1A_SMT_SPARE;	/* SMT_D1A_SMT_SPARE */

typedef volatile union _SMT_REG_D1A_SMT_CRPINL_CON1_
{
		volatile struct	/* 0x1502308C */
		{
				FIELD  SMT_CRPINL_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINL_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D1A_SMT_CRPINL_CON1;	/* SMT_D1A_SMT_CRPINL_CON1 */

typedef volatile union _SMT_REG_D1A_SMT_CRPINL_CON2_
{
		volatile struct	/* 0x15023090 */
		{
				FIELD  SMT_CRPINL_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINL_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D1A_SMT_CRPINL_CON2;	/* SMT_D1A_SMT_CRPINL_CON2 */

typedef volatile union _SMT_REG_D1A_SMT_CRPINR_CON1_
{
		volatile struct	/* 0x15023094 */
		{
				FIELD  SMT_CRPINR_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINR_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D1A_SMT_CRPINR_CON1;	/* SMT_D1A_SMT_CRPINR_CON1 */

typedef volatile union _SMT_REG_D1A_SMT_CRPINR_CON2_
{
		volatile struct	/* 0x15023098 */
		{
				FIELD  SMT_CRPINR_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINR_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D1A_SMT_CRPINR_CON2;	/* SMT_D1A_SMT_CRPINR_CON2 */

typedef volatile union _SMT_REG_D1A_SMT_CRPOUT_CON1_
{
		volatile struct	/* 0x1502309C */
		{
				FIELD  SMT_CRPOUT_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPOUT_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D1A_SMT_CRPOUT_CON1;	/* SMT_D1A_SMT_CRPOUT_CON1 */

typedef volatile union _SMT_REG_D1A_SMT_CRPOUT_CON2_
{
		volatile struct	/* 0x150230A0 */
		{
				FIELD  SMT_CRPOUT_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPOUT_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D1A_SMT_CRPOUT_CON2;	/* SMT_D1A_SMT_CRPOUT_CON2 */

typedef volatile union _BPC_REG_D1A_BPC_BPC_CON_
{
		volatile struct	/* 0x15023100 */
		{
				FIELD  BPC_BPC_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  BPC_BPC_LUT_EN                             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  BPC_BPC_TABLE_END_MODE                     :  1;		/*  5.. 5, 0x00000020 */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  BPC_BPC_AVG_MODE                           :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  BPC_BPC_DTC_MODE                           :  2;		/* 12..13, 0x00003000 */
				FIELD  BPC_BPC_CS_MODE                            :  2;		/* 14..15, 0x0000C000 */
				FIELD  BPC_BPC_CRC_MODE                           :  2;		/* 16..17, 0x00030000 */
				FIELD  BPC_BPC_EXC                                :  1;		/* 18..18, 0x00040000 */
				FIELD  BPC_BPC_BLD_MODE                           :  1;		/* 19..19, 0x00080000 */
				FIELD  BPC_LE_INV_CTL                             :  4;		/* 20..23, 0x00F00000 */
				FIELD  BPC_BPC_AUX_MAP_EN                         :  1;		/* 24..24, 0x01000000 */
				FIELD  BPC_BPC_AUX_MAP_OR_EN                      :  1;		/* 25..25, 0x02000000 */
				FIELD  rsv_26                                     :  2;		/* 26..27, 0x0C000000 */
				FIELD  BPC_BNR_EDGE                               :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_CON;	/* BPC_D1A_BPC_BPC_CON */

typedef volatile union _BPC_REG_D1A_BPC_BPC_BLD_
{
		volatile struct	/* 0x15023104 */
		{
				FIELD  BPC_BPC_BLD0                               :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  BPC_BPC_BLD1                               :  7;		/*  8..14, 0x00007F00 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  BPC_BPC_BLD_SP                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_BLD;	/* BPC_D1A_BPC_BPC_BLD */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TH1_
{
		volatile struct	/* 0x15023108 */
		{
				FIELD  BPC_BPC_TH_LWB                             : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  BPC_BPC_TH_Y                               : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TH1;	/* BPC_D1A_BPC_BPC_TH1 */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TH2_
{
		volatile struct	/* 0x1502310C */
		{
				FIELD  BPC_BPC_TH_XB                              : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  BPC_BPC_TH_UPB                             : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TH2;	/* BPC_D1A_BPC_BPC_TH2 */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TH3_
{
		volatile struct	/* 0x15023110 */
		{
				FIELD  BPC_BPC_DK_TH_XB                           : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  BPC_BPC_TH_XA                              : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TH3;	/* BPC_D1A_BPC_BPC_TH3 */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TH4_
{
		volatile struct	/* 0x15023114 */
		{
				FIELD  BPC_BPC_DK_TH_XA                           : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     : 17;		/* 15..31, 0xFFFF8000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TH4;	/* BPC_D1A_BPC_BPC_TH4 */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TH5_
{
		volatile struct	/* 0x15023118 */
		{
				FIELD  BPC_BPC_TH_SLA                             :  4;		/*  0.. 3, 0x0000000F */
				FIELD  BPC_BPC_TH_SLB                             :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TH5;	/* BPC_D1A_BPC_BPC_TH5 */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TH6_
{
		volatile struct	/* 0x1502311C */
		{
				FIELD  BPC_BPC_DK_TH_SLA                          :  4;		/*  0.. 3, 0x0000000F */
				FIELD  BPC_BPC_DK_TH_SLB                          :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TH6;	/* BPC_D1A_BPC_BPC_TH6 */

typedef volatile union _BPC_REG_D1A_BPC_BPC_DTC_
{
		volatile struct	/* 0x15023120 */
		{
				FIELD  BPC_BPC_RNG                                :  4;		/*  0.. 3, 0x0000000F */
				FIELD  BPC_BPC_CS_RNG                             :  3;		/*  4.. 6, 0x00000070 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  BPC_BPC_CT_LV                              :  4;		/*  8..11, 0x00000F00 */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_BPC_TH_MUL                             :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     :  4;		/* 20..23, 0x00F00000 */
				FIELD  BPC_BPC_NO_LV                              :  3;		/* 24..26, 0x07000000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_DTC;	/* BPC_D1A_BPC_BPC_DTC */

typedef volatile union _BPC_REG_D1A_BPC_BPC_COR_
{
		volatile struct	/* 0x15023124 */
		{
				FIELD  BPC_BPC_DIR_MAX                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  BPC_BPC_DIR_TH                             :  8;		/*  8..15, 0x0000FF00 */
				FIELD  rsv_16                                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  BPC_BPC_DIR_TH2                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_COR;	/* BPC_D1A_BPC_BPC_COR */

typedef volatile union _BPC_REG_D1A_BPC_BPC_RANK_
{
		volatile struct	/* 0x15023128 */
		{
				FIELD  BPC_BPC_RANK_IDXB                          :  3;		/*  0.. 2, 0x00000007 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  BPC_BPC_RANK_IDXR                          :  3;		/*  4.. 6, 0x00000070 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  BPC_BPC_RANK_IDXG                          :  3;		/*  8..10, 0x00000700 */
				FIELD  rsv_11                                     :  1;		/* 11..11, 0x00000800 */
				FIELD  BPC_BPC_BLD_LWB                            : 12;		/* 12..23, 0x00FFF000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_RANK;	/* BPC_D1A_BPC_BPC_RANK */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TBLI1_
{
		volatile struct	/* 0x1502312C */
		{
				FIELD  BPC_XOFFSET                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  BPC_YOFFSET                                : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TBLI1;	/* BPC_D1A_BPC_BPC_TBLI1 */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TBLI2_
{
		volatile struct	/* 0x15023130 */
		{
				FIELD  BPC_XSIZE                                  : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  BPC_YSIZE                                  : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TBLI2;	/* BPC_D1A_BPC_BPC_TBLI2 */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TH1_C_
{
		volatile struct	/* 0x15023134 */
		{
				FIELD  BPC_BPC_C_TH_LWB                           : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  BPC_BPC_C_TH_Y                             : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TH1_C;	/* BPC_D1A_BPC_BPC_TH1_C */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TH2_C_
{
		volatile struct	/* 0x15023138 */
		{
				FIELD  BPC_BPC_C_TH_XA                            : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  BPC_BPC_C_TH_XB                            : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TH2_C;	/* BPC_D1A_BPC_BPC_TH2_C */

typedef volatile union _BPC_REG_D1A_BPC_BPC_TH3_C_
{
		volatile struct	/* 0x1502313C */
		{
				FIELD  BPC_BPC_C_TH_SLA                           :  4;		/*  0.. 3, 0x0000000F */
				FIELD  BPC_BPC_C_TH_SLB                           :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  BPC_BPC_C_TH_UPB                           : 15;		/*  8..22, 0x007FFF00 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_TH3_C;	/* BPC_D1A_BPC_BPC_TH3_C */

typedef volatile union _BPC_REG_D1A_BPC_BPC_LL_
{
		volatile struct	/* 0x15023140 */
		{
				FIELD  BPC_BPC_LL_LWB                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_BPC_LL_LSP                             :  5;		/* 12..16, 0x0001F000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_BPC_LL;	/* BPC_D1A_BPC_BPC_LL */

typedef volatile union _BPC_REG_D1A_BPC_CT_CON1_
{
		volatile struct	/* 0x1502314C */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  BPC_CT_EN                                  :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_CT_CON1;	/* BPC_D1A_BPC_CT_CON1 */

typedef volatile union _BPC_REG_D1A_BPC_CT_CON2_
{
		volatile struct	/* 0x15023150 */
		{
				FIELD  BPC_CT_MD                                  :  2;		/*  0.. 1, 0x00000003 */
				FIELD  BPC_CT_MD2                                 :  2;		/*  2.. 3, 0x0000000C */
				FIELD  BPC_CT_THRD                                : 10;		/*  4..13, 0x00003FF0 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  BPC_CT_MBND                                : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  2;		/* 26..27, 0x0C000000 */
				FIELD  BPC_CT_SLOPE                               :  2;		/* 28..29, 0x30000000 */
				FIELD  BPC_CT_DIV                                 :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_CT_CON2;	/* BPC_D1A_BPC_CT_CON2 */

typedef volatile union _BPC_REG_D1A_BPC_CT_BLD1_
{
		volatile struct	/* 0x15023154 */
		{
				FIELD  BPC_CT_UPB                                 : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_CT_USP                                 :  5;		/* 12..16, 0x0001F000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_CT_BLD1;	/* BPC_D1A_BPC_CT_BLD1 */

typedef volatile union _BPC_REG_D1A_BPC_CT_BLD2_
{
		volatile struct	/* 0x15023158 */
		{
				FIELD  BPC_CT_LWB                                 : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_CT_LSP                                 :  5;		/* 12..16, 0x0001F000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_CT_BLD2;	/* BPC_D1A_BPC_CT_BLD2 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_CON_
{
		volatile struct	/* 0x1502315C */
		{
				FIELD  BPC_PDC_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  BPC_PDC_CT                                 :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  BPC_PDC_MODE                               :  2;		/*  8.. 9, 0x00000300 */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  BPC_PDC_OUT                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     :  3;		/* 17..19, 0x000E0000 */
				FIELD  BPC_PDC_ORI_EN                             :  1;		/* 20..20, 0x00100000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  BPC_PDC_INTP_CC_EN                         :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_CON;	/* BPC_D1A_BPC_PDC_CON */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_L0_
{
		volatile struct	/* 0x15023160 */
		{
				FIELD  BPC_PDC_GCF_L00                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_L10                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_L0;	/* BPC_D1A_BPC_PDC_GAIN_L0 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_L1_
{
		volatile struct	/* 0x15023164 */
		{
				FIELD  BPC_PDC_GCF_L01                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_L20                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_L1;	/* BPC_D1A_BPC_PDC_GAIN_L1 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_L2_
{
		volatile struct	/* 0x15023168 */
		{
				FIELD  BPC_PDC_GCF_L11                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_L02                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_L2;	/* BPC_D1A_BPC_PDC_GAIN_L2 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_L3_
{
		volatile struct	/* 0x1502316C */
		{
				FIELD  BPC_PDC_GCF_L30                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_L21                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_L3;	/* BPC_D1A_BPC_PDC_GAIN_L3 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_L4_
{
		volatile struct	/* 0x15023170 */
		{
				FIELD  BPC_PDC_GCF_L12                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_L03                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_L4;	/* BPC_D1A_BPC_PDC_GAIN_L4 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_R0_
{
		volatile struct	/* 0x15023174 */
		{
				FIELD  BPC_PDC_GCF_R00                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_R10                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_R0;	/* BPC_D1A_BPC_PDC_GAIN_R0 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_R1_
{
		volatile struct	/* 0x15023178 */
		{
				FIELD  BPC_PDC_GCF_R01                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_R20                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_R1;	/* BPC_D1A_BPC_PDC_GAIN_R1 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_R2_
{
		volatile struct	/* 0x1502317C */
		{
				FIELD  BPC_PDC_GCF_R11                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_R02                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_R2;	/* BPC_D1A_BPC_PDC_GAIN_R2 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_R3_
{
		volatile struct	/* 0x15023180 */
		{
				FIELD  BPC_PDC_GCF_R30                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_R21                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_R3;	/* BPC_D1A_BPC_PDC_GAIN_R3 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN_R4_
{
		volatile struct	/* 0x15023184 */
		{
				FIELD  BPC_PDC_GCF_R12                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_R03                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN_R4;	/* BPC_D1A_BPC_PDC_GAIN_R4 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_TH_GB_
{
		volatile struct	/* 0x15023188 */
		{
				FIELD  BPC_PDC_GTH                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_BTH                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_TH_GB;	/* BPC_D1A_BPC_PDC_TH_GB */

typedef volatile union _BPC_REG_D1A_BPC_PDC_TH_IA_
{
		volatile struct	/* 0x1502318C */
		{
				FIELD  BPC_PDC_ITH                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_ATH                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_TH_IA;	/* BPC_D1A_BPC_PDC_TH_IA */

typedef volatile union _BPC_REG_D1A_BPC_PDC_TH_HD_
{
		volatile struct	/* 0x15023190 */
		{
				FIELD  BPC_PDC_NTH                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_DTH                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_TH_HD;	/* BPC_D1A_BPC_PDC_TH_HD */

typedef volatile union _BPC_REG_D1A_BPC_PDC_SL_
{
		volatile struct	/* 0x15023194 */
		{
				FIELD  BPC_PDC_GSL                                :  4;		/*  0.. 3, 0x0000000F */
				FIELD  BPC_PDC_BSL                                :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  BPC_PDC_ISL                                :  4;		/*  8..11, 0x00000F00 */
				FIELD  BPC_PDC_ASL                                :  4;		/* 12..15, 0x0000F000 */
				FIELD  BPC_PDC_GCF_NORM                           :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_SL;	/* BPC_D1A_BPC_PDC_SL */

typedef volatile union _BPC_REG_D1A_BPC_PDC_POS_
{
		volatile struct	/* 0x15023198 */
		{
				FIELD  BPC_PDC_XCENTER                            : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  BPC_PDC_YCENTER                            : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_POS;	/* BPC_D1A_BPC_PDC_POS */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_GR1_
{
		volatile struct	/* 0x1502319C */
		{
				FIELD  BPC_PDC_DIFF_TH_GR_Y1                      : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_GR_SLP1                    :  7;		/* 12..18, 0x0007F000 */
				FIELD  rsv_19                                     :  1;		/* 19..19, 0x00080000 */
				FIELD  BPC_PDC_BLD_WT_SLP                         :  5;		/* 20..24, 0x01F00000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_GR1;	/* BPC_D1A_BPC_PDC_DIFF_TH_GR1 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_GR2_
{
		volatile struct	/* 0x150231A0 */
		{
				FIELD  BPC_PDC_DIFF_TH_GR_X2                      : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_GR_Y2                      : 12;		/* 12..23, 0x00FFF000 */
				FIELD  BPC_PDC_DIFF_TH_GR_SLP2                    :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_GR2;	/* BPC_D1A_BPC_PDC_DIFF_TH_GR2 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_GR3_
{
		volatile struct	/* 0x150231A4 */
		{
				FIELD  BPC_PDC_DIFF_TH_GR_X3                      : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_GR_Y3                      : 12;		/* 12..23, 0x00FFF000 */
				FIELD  BPC_PDC_DIFF_TH_GR_SLP3                    :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_GR3;	/* BPC_D1A_BPC_PDC_DIFF_TH_GR3 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_GB1_
{
		volatile struct	/* 0x150231A8 */
		{
				FIELD  BPC_PDC_DIFF_TH_GB_Y1                      : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_GB_SLP1                    :  7;		/* 12..18, 0x0007F000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_GB1;	/* BPC_D1A_BPC_PDC_DIFF_TH_GB1 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_GB2_
{
		volatile struct	/* 0x150231AC */
		{
				FIELD  BPC_PDC_DIFF_TH_GB_X2                      : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_GB_Y2                      : 12;		/* 12..23, 0x00FFF000 */
				FIELD  BPC_PDC_DIFF_TH_GB_SLP2                    :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_GB2;	/* BPC_D1A_BPC_PDC_DIFF_TH_GB2 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_GB3_
{
		volatile struct	/* 0x150231B0 */
		{
				FIELD  BPC_PDC_DIFF_TH_GB_X3                      : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_GB_Y3                      : 12;		/* 12..23, 0x00FFF000 */
				FIELD  BPC_PDC_DIFF_TH_GB_SLP3                    :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_GB3;	/* BPC_D1A_BPC_PDC_DIFF_TH_GB3 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_R1_
{
		volatile struct	/* 0x150231B4 */
		{
				FIELD  BPC_PDC_DIFF_TH_R_Y1                       : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_R_SLP1                     :  7;		/* 12..18, 0x0007F000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_R1;	/* BPC_D1A_BPC_PDC_DIFF_TH_R1 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_R2_
{
		volatile struct	/* 0x150231B8 */
		{
				FIELD  BPC_PDC_DIFF_TH_R_X2                       : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_R_Y2                       : 12;		/* 12..23, 0x00FFF000 */
				FIELD  BPC_PDC_DIFF_TH_R_SLP2                     :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_R2;	/* BPC_D1A_BPC_PDC_DIFF_TH_R2 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_R3_
{
		volatile struct	/* 0x150231BC */
		{
				FIELD  BPC_PDC_DIFF_TH_R_X3                       : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_R_Y3                       : 12;		/* 12..23, 0x00FFF000 */
				FIELD  BPC_PDC_DIFF_TH_R_SLP3                     :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_R3;	/* BPC_D1A_BPC_PDC_DIFF_TH_R3 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_B1_
{
		volatile struct	/* 0x150231C0 */
		{
				FIELD  BPC_PDC_DIFF_TH_B_Y1                       : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_B_SLP1                     :  7;		/* 12..18, 0x0007F000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_B1;	/* BPC_D1A_BPC_PDC_DIFF_TH_B1 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_B2_
{
		volatile struct	/* 0x150231C4 */
		{
				FIELD  BPC_PDC_DIFF_TH_B_X2                       : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_B_Y2                       : 12;		/* 12..23, 0x00FFF000 */
				FIELD  BPC_PDC_DIFF_TH_B_SLP2                     :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_B2;	/* BPC_D1A_BPC_PDC_DIFF_TH_B2 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_DIFF_TH_B3_
{
		volatile struct	/* 0x150231C8 */
		{
				FIELD  BPC_PDC_DIFF_TH_B_X3                       : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_DIFF_TH_B_Y3                       : 12;		/* 12..23, 0x00FFF000 */
				FIELD  BPC_PDC_DIFF_TH_B_SLP3                     :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_DIFF_TH_B3;	/* BPC_D1A_BPC_PDC_DIFF_TH_B3 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN1_
{
		volatile struct	/* 0x150231CC */
		{
				FIELD  BPC_PDC_GAIN_GB                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_GAIN_GR                            : 12;		/* 12..23, 0x00FFF000 */
				FIELD  BPC_PDC_GAIN_MODE                          :  2;		/* 24..25, 0x03000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN1;	/* BPC_D1A_BPC_PDC_GAIN1 */

typedef volatile union _BPC_REG_D1A_BPC_PDC_GAIN2_
{
		volatile struct	/* 0x150231D0 */
		{
				FIELD  BPC_PDC_GAIN_B                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  BPC_PDC_GAIN_R                             : 12;		/* 12..23, 0x00FFF000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PDC_GAIN2;	/* BPC_D1A_BPC_PDC_GAIN2 */

typedef volatile union _BPC_REG_D1A_BPC_PD_MODE_
{
		volatile struct	/* 0x150231D4 */
		{
				FIELD  BPC_ZHDR_OSC_PD_MODE                       :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  BPC_PDC_INTP_PD_MODE                       :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  BPC_BPC_RANK_PD_MODE                       :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  BPC_BPC_LBL_PD_MODE                        :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  BPC_BPC_AVG_PD_MODE                        :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PD_MODE;	/* BPC_D1A_BPC_PD_MODE */

typedef volatile union _BPC_REG_D1A_BPC_RCCC_CT_CON_
{
		volatile struct	/* 0x150231D8 */
		{
				FIELD  BPC_RCCC_CT_EN                             :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  BPC_RCCC_CT_MODE                           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  BPC_RCCC_CT_COEF                           :  9;		/*  8..16, 0x0001FF00 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_RCCC_CT_CON;	/* BPC_D1A_BPC_RCCC_CT_CON */

typedef volatile union _BPC_REG_D1A_BPC_ZHDR_CON_
{
		volatile struct	/* 0x150231DC */
		{
				FIELD  BPC_ZHDR_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  BPC_ZHDR_GLE_FIRST                         :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  BPC_ZHDR_RLE_FIRST                         :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  BPC_ZHDR_BLE_FIRST                         :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  BPC_ZHDR_OSC_COUNT                         :  4;		/* 16..19, 0x000F0000 */
				FIELD  BPC_ZHDR_OSC_TH                            : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_ZHDR_CON;	/* BPC_D1A_BPC_ZHDR_CON */

typedef volatile union _BPC_REG_D1A_BPC_ZHDR_RMG_
{
		volatile struct	/* 0x150231E0 */
		{
				FIELD  BPC_ZHDR_RATIO                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  4;		/*  8..11, 0x00000F00 */
				FIELD  BPC_ZHDR_GAIN                              :  9;		/* 12..20, 0x001FF000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_ZHDR_RMG;	/* BPC_D1A_BPC_ZHDR_RMG */

typedef volatile union _BPC_REG_D1A_BPC_PSEUDO_
{
		volatile struct	/* 0x150231E4 */
		{
				FIELD  BPC_ZHDR_CLAMP_EN                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  7;		/*  1.. 7, 0x000000FE */
				FIELD  BPC_ZHDR_OUT_SEL_EN                        :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  BPC_BPC_OC_MEAN_EN                         :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     :  3;		/* 17..19, 0x000E0000 */
				FIELD  BPC_PDC_GAIN_MODE_EN                       :  1;		/* 20..20, 0x00100000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}BPC_REG_D1A_BPC_PSEUDO;	/* BPC_D1A_BPC_PSEUDO */

typedef volatile union _OBC_REG_D1A_OBC_CTL_
{
		volatile struct	/* 0x15023200 */
		{
				FIELD  OBC_EDGE                                   :  4;		/*  0.. 3, 0x0000000F */
				FIELD  OBC_LE_INV_CTL                             :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_CTL;	/* OBC_D1A_OBC_CTL */

typedef volatile union _OBC_REG_D1A_OBC_DBS_
{
		volatile struct	/* 0x15023204 */
		{
				FIELD  OBC_DBS_RATIO                              :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  OBC_POSTTUNE_EN                            :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      : 23;		/*  9..31, 0xFFFFFE00 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_DBS;	/* OBC_D1A_OBC_DBS */

typedef volatile union _OBC_REG_D1A_OBC_GRAY_BLD_0_
{
		volatile struct	/* 0x15023208 */
		{
				FIELD  OBC_LUMA_MODE                              :  1;		/*  0.. 0, 0x00000001 */
				FIELD  OBC_GRAY_MODE                              :  2;		/*  1.. 2, 0x00000006 */
				FIELD  OBC_NORM_BIT                               :  5;		/*  3.. 7, 0x000000F8 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_GRAY_BLD_0;	/* OBC_D1A_OBC_GRAY_BLD_0 */

typedef volatile union _OBC_REG_D1A_OBC_GRAY_BLD_1_
{
		volatile struct	/* 0x1502320C */
		{
				FIELD  OBC_BLD_MXRT                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BLD_LOW                                : 12;		/*  8..19, 0x000FFF00 */
				FIELD  OBC_BLD_SLP                                : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_GRAY_BLD_1;	/* OBC_D1A_OBC_GRAY_BLD_1 */

typedef volatile union _OBC_REG_D1A_OBC_GRAY_BLD_2_
{
		volatile struct	/* 0x15023210 */
		{
				FIELD  OBC_BLD_MXRT_SE                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BLD_LOW_SE                             : 12;		/*  8..19, 0x000FFF00 */
				FIELD  OBC_BLD_SLP_SE                             : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_GRAY_BLD_2;	/* OBC_D1A_OBC_GRAY_BLD_2 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_R0_
{
		volatile struct	/* 0x15023214 */
		{
				FIELD  OBC_BIAS_R0                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_R1                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_R2                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  OBC_BIAS_R3                                :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_R0;	/* OBC_D1A_OBC_BIAS_LUT_R0 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_R1_
{
		volatile struct	/* 0x15023218 */
		{
				FIELD  OBC_BIAS_R4                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_R5                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_R6                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  OBC_BIAS_R7                                :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_R1;	/* OBC_D1A_OBC_BIAS_LUT_R1 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_R2_
{
		volatile struct	/* 0x1502321C */
		{
				FIELD  OBC_BIAS_R8                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_R9                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_R10                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  OBC_BIAS_R11                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_R2;	/* OBC_D1A_OBC_BIAS_LUT_R2 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_R3_
{
		volatile struct	/* 0x15023220 */
		{
				FIELD  OBC_BIAS_R12                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_R13                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_R14                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_R3;	/* OBC_D1A_OBC_BIAS_LUT_R3 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_G0_
{
		volatile struct	/* 0x15023224 */
		{
				FIELD  OBC_BIAS_G0                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_G1                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_G2                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  OBC_BIAS_G3                                :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_G0;	/* OBC_D1A_OBC_BIAS_LUT_G0 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_G1_
{
		volatile struct	/* 0x15023228 */
		{
				FIELD  OBC_BIAS_G4                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_G5                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_G6                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  OBC_BIAS_G7                                :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_G1;	/* OBC_D1A_OBC_BIAS_LUT_G1 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_G2_
{
		volatile struct	/* 0x1502322C */
		{
				FIELD  OBC_BIAS_G8                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_G9                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_G10                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  OBC_BIAS_G11                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_G2;	/* OBC_D1A_OBC_BIAS_LUT_G2 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_G3_
{
		volatile struct	/* 0x15023230 */
		{
				FIELD  OBC_BIAS_G12                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_G13                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_G14                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_G3;	/* OBC_D1A_OBC_BIAS_LUT_G3 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_B0_
{
		volatile struct	/* 0x15023234 */
		{
				FIELD  OBC_BIAS_B0                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_B1                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_B2                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  OBC_BIAS_B3                                :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_B0;	/* OBC_D1A_OBC_BIAS_LUT_B0 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_B1_
{
		volatile struct	/* 0x15023238 */
		{
				FIELD  OBC_BIAS_B4                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_B5                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_B6                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  OBC_BIAS_B7                                :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_B1;	/* OBC_D1A_OBC_BIAS_LUT_B1 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_B2_
{
		volatile struct	/* 0x1502323C */
		{
				FIELD  OBC_BIAS_B8                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_B9                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_B10                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  OBC_BIAS_B11                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_B2;	/* OBC_D1A_OBC_BIAS_LUT_B2 */

typedef volatile union _OBC_REG_D1A_OBC_BIAS_LUT_B3_
{
		volatile struct	/* 0x15023240 */
		{
				FIELD  OBC_BIAS_B12                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  OBC_BIAS_B13                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  OBC_BIAS_B14                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_BIAS_LUT_B3;	/* OBC_D1A_OBC_BIAS_LUT_B3 */

typedef volatile union _OBC_REG_D1A_OBC_WBG_RB_
{
		volatile struct	/* 0x15023244 */
		{
				FIELD  OBC_PGN_R                                  : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  OBC_PGN_B                                  : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_WBG_RB;	/* OBC_D1A_OBC_WBG_RB */

typedef volatile union _OBC_REG_D1A_OBC_WBG_G_
{
		volatile struct	/* 0x15023248 */
		{
				FIELD  OBC_PGN_G                                  : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_WBG_G;	/* OBC_D1A_OBC_WBG_G */

typedef volatile union _OBC_REG_D1A_OBC_WBIG_RB_
{
		volatile struct	/* 0x1502324C */
		{
				FIELD  OBC_IVGN_R                                 : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  OBC_IVGN_B                                 : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_WBIG_RB;	/* OBC_D1A_OBC_WBIG_RB */

typedef volatile union _OBC_REG_D1A_OBC_WBIG_G_
{
		volatile struct	/* 0x15023250 */
		{
				FIELD  OBC_IVGN_G                                 : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     : 22;		/* 10..31, 0xFFFFFC00 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_WBIG_G;	/* OBC_D1A_OBC_WBIG_G */

typedef volatile union _OBC_REG_D1A_OBC_OBG_RB_
{
		volatile struct	/* 0x15023254 */
		{
				FIELD  OBC_GAIN_R                                 : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  OBC_GAIN_B                                 : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_OBG_RB;	/* OBC_D1A_OBC_OBG_RB */

typedef volatile union _OBC_REG_D1A_OBC_OBG_G_
{
		volatile struct	/* 0x15023258 */
		{
				FIELD  OBC_GAIN_GR                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  OBC_GAIN_GB                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_OBG_G;	/* OBC_D1A_OBC_OBG_G */

typedef volatile union _OBC_REG_D1A_OBC_OFFSET_R_
{
		volatile struct	/* 0x1502325C */
		{
				FIELD  OBC_OFST_R                                 : 22;		/*  0..21, 0x003FFFFF */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_OFFSET_R;	/* OBC_D1A_OBC_OFFSET_R */

typedef volatile union _OBC_REG_D1A_OBC_OFFSET_GR_
{
		volatile struct	/* 0x15023260 */
		{
				FIELD  OBC_OFST_GR                                : 22;		/*  0..21, 0x003FFFFF */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_OFFSET_GR;	/* OBC_D1A_OBC_OFFSET_GR */

typedef volatile union _OBC_REG_D1A_OBC_OFFSET_GB_
{
		volatile struct	/* 0x15023264 */
		{
				FIELD  OBC_OFST_GB                                : 22;		/*  0..21, 0x003FFFFF */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_OFFSET_GB;	/* OBC_D1A_OBC_OFFSET_GB */

typedef volatile union _OBC_REG_D1A_OBC_OFFSET_B_
{
		volatile struct	/* 0x15023268 */
		{
				FIELD  OBC_OFST_B                                 : 22;		/*  0..21, 0x003FFFFF */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_OFFSET_B;	/* OBC_D1A_OBC_OFFSET_B */

typedef volatile union _OBC_REG_D1A_OBC_HDR_
{
		volatile struct	/* 0x1502326C */
		{
				FIELD  OBC_HDR_GNP                                :  3;		/*  0.. 2, 0x00000007 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  OBC_ZHDR_EN                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  OBC_GLE_FIRST                              :  1;		/*  5.. 5, 0x00000020 */
				FIELD  OBC_RLE_FIRST                              :  1;		/*  6.. 6, 0x00000040 */
				FIELD  OBC_BLE_FIRST                              :  1;		/*  7.. 7, 0x00000080 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}OBC_REG_D1A_OBC_HDR;	/* OBC_D1A_OBC_HDR */

typedef volatile union _ZFUS_REG_D1A_ZFUS_OSC_
{
		volatile struct	/* 0x15023280 */
		{
				FIELD  ZFUS_OSC_TH                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  ZFUS_SEDIR_SL                              :  3;		/* 12..14, 0x00007000 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  ZFUS_SEBLD_WD                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  ZFUS_LEBLD_WD                              :  4;		/* 20..23, 0x00F00000 */
				FIELD  ZFUS_LE_INV_CTL                            :  4;		/* 24..27, 0x0F000000 */
				FIELD  ZFUS_EDGE                                  :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}ZFUS_REG_D1A_ZFUS_OSC;	/* ZFUS_D1A_ZFUS_OSC */

typedef volatile union _ZFUS_REG_D1A_ZFUS_MC_
{
		volatile struct	/* 0x15023284 */
		{
				FIELD  ZFUS_MO_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  ZFUS_MOBLD_FT                              :  3;		/*  4.. 6, 0x00000070 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  ZFUS_MOTH_RATIO                            :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  ZFUS_MOSE_TH                               : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  ZFUS_MOSE_BLDWD                            :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}ZFUS_REG_D1A_ZFUS_MC;	/* ZFUS_D1A_ZFUS_MC */

typedef volatile union _ZFUS_REG_D1A_ZFUS_MA_
{
		volatile struct	/* 0x15023288 */
		{
				FIELD  ZFUS_MASE_BLDWD                            :  4;		/*  0.. 3, 0x0000000F */
				FIELD  ZFUS_OSBLD_WD                              :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  ZFUS_SEYOS_LEFAC                           :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  ZFUS_SENOS_LEFAC                           :  5;		/* 16..20, 0x001F0000 */
				FIELD  ZFUS_DIFF_LB                               : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}ZFUS_REG_D1A_ZFUS_MA;	/* ZFUS_D1A_ZFUS_MA */

typedef volatile union _ZFUS_REG_D1A_ZFUS_TUNE_
{
		volatile struct	/* 0x1502328C */
		{
				FIELD  ZFUS_PS_BLUR                               :  1;		/*  0.. 0, 0x00000001 */
				FIELD  ZFUS_OSC_REPEN                             :  1;		/*  1.. 1, 0x00000002 */
				FIELD  ZFUS_SOFT_TH_EN                            :  1;		/*  2.. 2, 0x00000004 */
				FIELD  ZFUS_LE_LOWPA_EN                           :  1;		/*  3.. 3, 0x00000008 */
				FIELD  ZFUS_SE_LOWPA_EN                           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  ZFUS_PSSEC_ONLY                            :  1;		/*  5.. 5, 0x00000020 */
				FIELD  ZFUS_OSCLE_ONLY                            :  1;		/*  6.. 6, 0x00000040 */
				FIELD  ZFUS_MOLE_DIREN                            :  1;		/*  7.. 7, 0x00000080 */
				FIELD  ZFUS_MOSE_DIREN                            :  1;		/*  8.. 8, 0x00000100 */
				FIELD  ZFUS_MO_2DBLD_EN                           :  1;		/*  9.. 9, 0x00000200 */
				FIELD  rsv_10                                     :  2;		/* 10..11, 0x00000C00 */
				FIELD  ZFUS_PS_TH                                 : 12;		/* 12..23, 0x00FFF000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}ZFUS_REG_D1A_ZFUS_TUNE;	/* ZFUS_D1A_ZFUS_TUNE */

typedef volatile union _ZFUS_REG_D1A_ZFUS_HDRCFG_
{
		volatile struct	/* 0x15023290 */
		{
				FIELD  ZFUS_ZHDR_GLE_FIRST                        :  1;		/*  0.. 0, 0x00000001 */
				FIELD  ZFUS_ZHDR_RLE_FIRST                        :  1;		/*  1.. 1, 0x00000002 */
				FIELD  ZFUS_ZHDR_BLE_FIRST                        :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  ZFUS_HDR_GAIN                              :  9;		/*  4..12, 0x00001FF0 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  ZFUS_HDR_RATIO                             :  9;		/* 16..24, 0x01FF0000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}ZFUS_REG_D1A_ZFUS_HDRCFG;	/* ZFUS_D1A_ZFUS_HDRCFG */

typedef volatile union _DGN_REG_D1A_DGN_GN0_
{
		volatile struct	/* 0x15023300 */
		{
				FIELD  DGN_GAIN_B                                 : 21;		/*  0..20, 0x001FFFFF */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}DGN_REG_D1A_DGN_GN0;	/* DGN_D1A_DGN_GN0 */

typedef volatile union _DGN_REG_D1A_DGN_GN1_
{
		volatile struct	/* 0x15023304 */
		{
				FIELD  DGN_GAIN_GB                                : 21;		/*  0..20, 0x001FFFFF */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}DGN_REG_D1A_DGN_GN1;	/* DGN_D1A_DGN_GN1 */

typedef volatile union _DGN_REG_D1A_DGN_GN2_
{
		volatile struct	/* 0x15023308 */
		{
				FIELD  DGN_GAIN_GR                                : 21;		/*  0..20, 0x001FFFFF */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}DGN_REG_D1A_DGN_GN2;	/* DGN_D1A_DGN_GN2 */

typedef volatile union _DGN_REG_D1A_DGN_GN3_
{
		volatile struct	/* 0x1502330C */
		{
				FIELD  DGN_GAIN_R                                 : 21;		/*  0..20, 0x001FFFFF */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}DGN_REG_D1A_DGN_GN3;	/* DGN_D1A_DGN_GN3 */

typedef volatile union _DGN_REG_D1A_DGN_LINK_
{
		volatile struct	/* 0x15023310 */
		{
				FIELD  DGN_LKMODE                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}DGN_REG_D1A_DGN_LINK;	/* DGN_D1A_DGN_LINK */

typedef volatile union _LSC_REG_D1A_LSC_CTL1_
{
		volatile struct	/* 0x15023340 */
		{
				FIELD  LSC_SDBLK_YOFST                            :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      : 10;		/*  6..15, 0x0000FFC0 */
				FIELD  LSC_SDBLK_XOFST                            :  6;		/* 16..21, 0x003F0000 */
				FIELD  LSC_EXTEND_COEF_MODE                       :  1;		/* 22..22, 0x00400000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  LSC_SD_COEFRD_MODE                         :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  3;		/* 25..27, 0x0E000000 */
				FIELD  LSC_SD_ULTRA_MODE                          :  1;		/* 28..28, 0x10000000 */
				FIELD  LSC_PRC_MODE                               :  1;		/* 29..29, 0x20000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_CTL1;	/* LSC_D1A_LSC_CTL1 */

typedef volatile union _LSC_REG_D1A_LSC_CTL2_
{
		volatile struct	/* 0x15023344 */
		{
				FIELD  LSC_SDBLK_WIDTH                            : 13;		/*  0..12, 0x00001FFF */
				FIELD  LSC_SDBLK_XNUM                             :  5;		/* 13..17, 0x0003E000 */
				FIELD  LSC_OFLN                                   :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_CTL2;	/* LSC_D1A_LSC_CTL2 */

typedef volatile union _LSC_REG_D1A_LSC_CTL3_
{
		volatile struct	/* 0x15023348 */
		{
				FIELD  LSC_SDBLK_HEIGHT                           : 13;		/*  0..12, 0x00001FFF */
				FIELD  LSC_SDBLK_YNUM                             :  5;		/* 13..17, 0x0003E000 */
				FIELD  LSC_SPARE                                  : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_CTL3;	/* LSC_D1A_LSC_CTL3 */

typedef volatile union _LSC_REG_D1A_LSC_LBLOCK_
{
		volatile struct	/* 0x1502334C */
		{
				FIELD  LSC_SDBLK_lHEIGHT                          : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LSC_SDBLK_lWIDTH                           : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_LBLOCK;	/* LSC_D1A_LSC_LBLOCK */

typedef volatile union _LSC_REG_D1A_LSC_RATIO_0_
{
		volatile struct	/* 0x15023350 */
		{
				FIELD  LSC_RA03                                   :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  LSC_RA02                                   :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  LSC_RA01                                   :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  LSC_RA00                                   :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_RATIO_0;	/* LSC_D1A_LSC_RATIO_0 */

typedef volatile union _LSC_REG_D1A_LSC_TPIPE_OFST_
{
		volatile struct	/* 0x15023354 */
		{
				FIELD  LSC_TPIPE_OFST_Y                           : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LSC_TPIPE_OFST_X                           : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_TPIPE_OFST;	/* LSC_D1A_LSC_TPIPE_OFST */

typedef volatile union _LSC_REG_D1A_LSC_TPIPE_SIZE_
{
		volatile struct	/* 0x15023358 */
		{
				FIELD  LSC_TPIPE_SIZE_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  LSC_TPIPE_SIZE_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_TPIPE_SIZE;	/* LSC_D1A_LSC_TPIPE_SIZE */

typedef volatile union _LSC_REG_D1A_LSC_GAIN_TH_
{
		volatile struct	/* 0x1502335C */
		{
				FIELD  LSC_GAIN_TH2                               :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  LSC_GAIN_TH1                               :  9;		/* 10..18, 0x0007FC00 */
				FIELD  rsv_19                                     :  1;		/* 19..19, 0x00080000 */
				FIELD  LSC_GAIN_TH0                               :  9;		/* 20..28, 0x1FF00000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_GAIN_TH;	/* LSC_D1A_LSC_GAIN_TH */

typedef volatile union _LSC_REG_D1A_LSC_RATIO_1_
{
		volatile struct	/* 0x15023360 */
		{
				FIELD  LSC_RA13                                   :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  LSC_RA12                                   :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  LSC_RA11                                   :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  LSC_RA10                                   :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_RATIO_1;	/* LSC_D1A_LSC_RATIO_1 */

typedef volatile union _LSC_REG_D1A_LSC_UPB_B_GB_
{
		volatile struct	/* 0x15023364 */
		{
				FIELD  LSC_UPB_GB                                 : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  LSC_UPB_B                                  : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_UPB_B_GB;	/* LSC_D1A_LSC_UPB_B_GB */

typedef volatile union _LSC_REG_D1A_LSC_UPB_GR_R_
{
		volatile struct	/* 0x15023368 */
		{
				FIELD  LSC_UPB_R                                  : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  LSC_UPB_GR                                 : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}LSC_REG_D1A_LSC_UPB_GR_R;	/* LSC_D1A_LSC_UPB_GR_R */

typedef volatile union _WB_REG_D1A_WB_GAIN_1_
{
		volatile struct	/* 0x15023380 */
		{
				FIELD  WB_GAIN_B                                  : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  WB_GAIN_GB                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}WB_REG_D1A_WB_GAIN_1;	/* WB_D1A_WB_GAIN_1 */

typedef volatile union _WB_REG_D1A_WB_GAIN_2_
{
		volatile struct	/* 0x15023384 */
		{
				FIELD  WB_GAIN_GR                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  WB_GAIN_R                                  : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}WB_REG_D1A_WB_GAIN_2;	/* WB_D1A_WB_GAIN_2 */

typedef volatile union _WB_REG_D1A_WB_HLC_
{
		volatile struct	/* 0x15023388 */
		{
				FIELD  WB_CLP_VAL                                 : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}WB_REG_D1A_WB_HLC;	/* WB_D1A_WB_HLC */

typedef volatile union _HLR_REG_D1A_HLR_EST_Y0_
{
		volatile struct	/* 0x150233C0 */
		{
				FIELD  HLR_SAT_0                                  : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  HLR_SAT_1                                  : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_Y0;	/* HLR_D1A_HLR_EST_Y0 */

typedef volatile union _HLR_REG_D1A_HLR_EST_Y1_
{
		volatile struct	/* 0x150233C4 */
		{
				FIELD  HLR_SAT_2                                  : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  HLR_SAT_3                                  : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_Y1;	/* HLR_D1A_HLR_EST_Y1 */

typedef volatile union _HLR_REG_D1A_HLR_EST_Y2_
{
		volatile struct	/* 0x150233C8 */
		{
				FIELD  HLR_SAT_4                                  : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  HLR_SAT_5                                  : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_Y2;	/* HLR_D1A_HLR_EST_Y2 */

typedef volatile union _HLR_REG_D1A_HLR_EST_Y3_
{
		volatile struct	/* 0x150233CC */
		{
				FIELD  HLR_SAT_6                                  : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  HLR_SAT_7                                  : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_Y3;	/* HLR_D1A_HLR_EST_Y3 */

typedef volatile union _HLR_REG_D1A_HLR_EST_X0_
{
		volatile struct	/* 0x150233D0 */
		{
				FIELD  HLR_NODE_0                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  HLR_NODE_1                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_X0;	/* HLR_D1A_HLR_EST_X0 */

typedef volatile union _HLR_REG_D1A_HLR_EST_X1_
{
		volatile struct	/* 0x150233D4 */
		{
				FIELD  HLR_NODE_2                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  HLR_NODE_3                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_X1;	/* HLR_D1A_HLR_EST_X1 */

typedef volatile union _HLR_REG_D1A_HLR_EST_X2_
{
		volatile struct	/* 0x150233D8 */
		{
				FIELD  HLR_NODE_4                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  HLR_NODE_5                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_X2;	/* HLR_D1A_HLR_EST_X2 */

typedef volatile union _HLR_REG_D1A_HLR_EST_X3_
{
		volatile struct	/* 0x150233DC */
		{
				FIELD  HLR_NODE_6                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  HLR_NODE_7                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_X3;	/* HLR_D1A_HLR_EST_X3 */

typedef volatile union _HLR_REG_D1A_HLR_EST_S0_
{
		volatile struct	/* 0x150233E0 */
		{
				FIELD  HLR_SLP_0                                  : 10;		/*  0.. 9, 0x000003FF */
				FIELD  HLR_SLP_1                                  : 10;		/* 10..19, 0x000FFC00 */
				FIELD  HLR_SLP_2                                  : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_S0;	/* HLR_D1A_HLR_EST_S0 */

typedef volatile union _HLR_REG_D1A_HLR_EST_S1_
{
		volatile struct	/* 0x150233E4 */
		{
				FIELD  HLR_SLP_3                                  : 10;		/*  0.. 9, 0x000003FF */
				FIELD  HLR_SLP_4                                  : 10;		/* 10..19, 0x000FFC00 */
				FIELD  HLR_SLP_5                                  : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_S1;	/* HLR_D1A_HLR_EST_S1 */

typedef volatile union _HLR_REG_D1A_HLR_EST_S2_
{
		volatile struct	/* 0x150233E8 */
		{
				FIELD  HLR_SLP_6                                  : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  2;		/* 10..11, 0x00000C00 */
				FIELD  HLR_RED_PRT_STR                            :  5;		/* 12..16, 0x0001F000 */
				FIELD  rsv_17                                     :  3;		/* 17..19, 0x000E0000 */
				FIELD  HLR_BLUE_PRT_STR                           :  5;		/* 20..24, 0x01F00000 */
				FIELD  rsv_25                                     :  3;		/* 25..27, 0x0E000000 */
				FIELD  HLR_MAX_RAT                                :  3;		/* 28..30, 0x70000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EST_S2;	/* HLR_D1A_HLR_EST_S2 */

typedef volatile union _HLR_REG_D1A_HLR_LMG_
{
		volatile struct	/* 0x150233EC */
		{
				FIELD  HLR_BLD_FG                                 :  6;		/*  0.. 5, 0x0000003F */
				FIELD  HLR_BLD_HIGH                               : 12;		/*  6..17, 0x0003FFC0 */
				FIELD  HLR_BLD_SLP                                : 10;		/* 18..27, 0x0FFC0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_LMG;	/* HLR_D1A_HLR_LMG */

typedef volatile union _HLR_REG_D1A_HLR_PRT_
{
		volatile struct	/* 0x150233F0 */
		{
				FIELD  HLR_PRT_TH                                 : 12;		/*  0..11, 0x00000FFF */
				FIELD  HLR_PRT_SLP                                : 10;		/* 12..21, 0x003FF000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  HLR_PRT_EN                                 :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_PRT;	/* HLR_D1A_HLR_PRT */

typedef volatile union _HLR_REG_D1A_HLR_CLP_
{
		volatile struct	/* 0x150233F4 */
		{
				FIELD  HLR_CLP_VAL                                : 19;		/*  0..18, 0x0007FFFF */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_CLP;	/* HLR_D1A_HLR_CLP */

typedef volatile union _HLR_REG_D1A_HLR_EFCT_
{
		volatile struct	/* 0x150233F8 */
		{
				FIELD  HLR_OFF_CLP_VAL                            : 19;		/*  0..18, 0x0007FFFF */
				FIELD  HLR_EFCT_ON                                :  1;		/* 19..19, 0x00080000 */
				FIELD  rsv_20                                     : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_EFCT;	/* HLR_D1A_HLR_EFCT */

typedef volatile union _HLR_REG_D1A_HLR_CTL_
{
		volatile struct	/* 0x150233FC */
		{
				FIELD  HLR_TILE_EDGE                              :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_CTL;	/* HLR_D1A_HLR_CTL */

typedef volatile union _HLR_REG_D1A_HLR_CTL2_
{
		volatile struct	/* 0x15023400 */
		{
				FIELD  HLR_TDR_WD                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  HLR_TDR_HT                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}HLR_REG_D1A_HLR_CTL2;	/* HLR_D1A_HLR_CTL2 */

typedef volatile union _LTM_REG_D1A_LTM_CTRL_
{
		volatile struct	/* 0x15023440 */
		{
				FIELD  LTM_LUM_MAP_MODE                           :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_CTRL;	/* LTM_D1A_LTM_CTRL */

typedef volatile union _LTM_REG_D1A_LTM_BLK_NUM_
{
		volatile struct	/* 0x15023444 */
		{
				FIELD  LTM_BLK_X_NUM                              :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  LTM_BLK_Y_NUM                              :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_BLK_NUM;	/* LTM_D1A_LTM_BLK_NUM */

typedef volatile union _LTM_REG_D1A_LTM_BLK_SZ_
{
		volatile struct	/* 0x15023448 */
		{
				FIELD  LTM_BLK_WIDTH                              : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LTM_BLK_HEIGHT                             : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_BLK_SZ;	/* LTM_D1A_LTM_BLK_SZ */

typedef volatile union _LTM_REG_D1A_LTM_BLK_DIVX_
{
		volatile struct	/* 0x1502344C */
		{
				FIELD  LTM_X_ALPHA_BASE                           :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  LTM_X_ALPHA_BASE_SHIFT_BIT                 :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_BLK_DIVX;	/* LTM_D1A_LTM_BLK_DIVX */

typedef volatile union _LTM_REG_D1A_LTM_BLK_DIVY_
{
		volatile struct	/* 0x15023450 */
		{
				FIELD  LTM_Y_ALPHA_BASE                           :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  LTM_Y_ALPHA_BASE_SHIFT_BIT                 :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_BLK_DIVY;	/* LTM_D1A_LTM_BLK_DIVY */

typedef volatile union _LTM_REG_D1A_LTM_MAX_DIV_
{
		volatile struct	/* 0x15023454 */
		{
				FIELD  LTM_MAXVALUE_ALPHA_BASE                    : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  LTM_MAXVALUE_ALPHA_BASE_SHIFT_BIT          :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_MAX_DIV;	/* LTM_D1A_LTM_MAX_DIV */

typedef volatile union _LTM_REG_D1A_LTM_CLIP_
{
		volatile struct	/* 0x1502345C */
		{
				FIELD  LTM_GAIN_TH                                :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_CLIP;	/* LTM_D1A_LTM_CLIP */

typedef volatile union _LTM_REG_D1A_LTM_TILE_NUM_
{
		volatile struct	/* 0x15023460 */
		{
				FIELD  LTM_TILE_BLK_X_NUM_START                   :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  LTM_TILE_BLK_X_NUM_END                     :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LTM_TILE_BLK_Y_NUM_START                   :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  LTM_TILE_BLK_Y_NUM_END                     :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_TILE_NUM;	/* LTM_D1A_LTM_TILE_NUM */

typedef volatile union _LTM_REG_D1A_LTM_TILE_CNTX_
{
		volatile struct	/* 0x15023464 */
		{
				FIELD  LTM_TILE_BLK_X_CNT_START                   : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LTM_TILE_BLK_X_CNT_END                     : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_TILE_CNTX;	/* LTM_D1A_LTM_TILE_CNTX */

typedef volatile union _LTM_REG_D1A_LTM_TILE_CNTY_
{
		volatile struct	/* 0x15023468 */
		{
				FIELD  LTM_TILE_BLK_Y_CNT_START                   : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LTM_TILE_BLK_Y_CNT_END                     : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_TILE_CNTY;	/* LTM_D1A_LTM_TILE_CNTY */

typedef volatile union _LTM_REG_D1A_LTM_CFG_
{
		volatile struct	/* 0x15023474 */
		{
				FIELD  LTM_LTM_ENGINE_EN                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  LTM_LTM_CG_DISABLE                         :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 23;		/*  5..27, 0x0FFFFFE0 */
				FIELD  LTM_CHKSUM_EN                              :  1;		/* 28..28, 0x10000000 */
				FIELD  LTM_CHKSUM_SEL                             :  2;		/* 29..30, 0x60000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_CFG;	/* LTM_D1A_LTM_CFG */

typedef volatile union _LTM_REG_D1A_LTM_RESET_
{
		volatile struct	/* 0x15023490 */
		{
				FIELD  LTM_LTM_RESET                              :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_RESET;	/* LTM_D1A_LTM_RESET */

typedef volatile union _LTM_REG_D1A_LTM_INTEN_
{
		volatile struct	/* 0x15023494 */
		{
				FIELD  LTM_IF_END_INT_EN                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LTM_OF_END_INT_EN                          :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_INTEN;	/* LTM_D1A_LTM_INTEN */

typedef volatile union _LTM_REG_D1A_LTM_INTSTA_
{
		volatile struct	/* 0x15023498 */
		{
				FIELD  LTM_IF_END_INT                             :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LTM_OF_END_INT                             :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_INTSTA;	/* LTM_D1A_LTM_INTSTA */

typedef volatile union _LTM_REG_D1A_LTM_STATUS_
{
		volatile struct	/* 0x1502349C */
		{
				FIELD  LTM_IF_UNFINISH                            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LTM_OF_UNFINISH                            :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  LTM_HANDSHAKE                              : 24;		/*  4..27, 0x0FFFFFF0 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_STATUS;	/* LTM_D1A_LTM_STATUS */

typedef volatile union _LTM_REG_D1A_LTM_INPUT_COUNT_
{
		volatile struct	/* 0x150234A0 */
		{
				FIELD  LTM_INP_PIX_CNT                            : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LTM_INP_LINE_CNT                           : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_INPUT_COUNT;	/* LTM_D1A_LTM_INPUT_COUNT */

typedef volatile union _LTM_REG_D1A_LTM_OUTPUT_COUNT_
{
		volatile struct	/* 0x150234A4 */
		{
				FIELD  LTM_OUTP_PIX_CNT                           : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LTM_OUTP_LINE_CNT                          : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_OUTPUT_COUNT;	/* LTM_D1A_LTM_OUTPUT_COUNT */

typedef volatile union _LTM_REG_D1A_LTM_CHKSUM_
{
		volatile struct	/* 0x150234A8 */
		{
				FIELD  LTM_CHKSUM                                 : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_CHKSUM;	/* LTM_D1A_LTM_CHKSUM */

typedef volatile union _LTM_REG_D1A_LTM_TILE_SIZE_
{
		volatile struct	/* 0x150234AC */
		{
				FIELD  LTM_TILE_HSIZE                             : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LTM_TILE_VSIZE                             : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_TILE_SIZE;	/* LTM_D1A_LTM_TILE_SIZE */

typedef volatile union _LTM_REG_D1A_LTM_TILE_EDGE_
{
		volatile struct	/* 0x150234B0 */
		{
				FIELD  LTM_TILE_EDGE                              :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_TILE_EDGE;	/* LTM_D1A_LTM_TILE_EDGE */

typedef volatile union _LTM_REG_D1A_LTM_TILE_CROP_
{
		volatile struct	/* 0x150234B4 */
		{
				FIELD  LTM_CROP_H                                 :  4;		/*  0.. 3, 0x0000000F */
				FIELD  LTM_CROP_V                                 :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_TILE_CROP;	/* LTM_D1A_LTM_TILE_CROP */

typedef volatile union _LTM_REG_D1A_LTM_DUMMY_REG_
{
		volatile struct	/* 0x150234B8 */
		{
				FIELD  LTM_DUMMY_REG                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_DUMMY_REG;	/* LTM_D1A_LTM_DUMMY_REG */

typedef volatile union _LTM_REG_D1A_LTM_SRAM_CFG_
{
		volatile struct	/* 0x150234BC */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  LTM_FORCE_SRAM_EN                          :  1;		/*  4.. 4, 0x00000010 */
				FIELD  LTM_FORCE_SRAM_APB                         :  1;		/*  5.. 5, 0x00000020 */
				FIELD  LTM_FORCE_SRAM_INT                         :  1;		/*  6.. 6, 0x00000040 */
				FIELD  rsv_7                                      : 25;		/*  7..31, 0xFFFFFF80 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SRAM_CFG;	/* LTM_D1A_LTM_SRAM_CFG */

typedef volatile union _LTM_REG_D1A_LTM_SRAM_STATUS_
{
		volatile struct	/* 0x150234C0 */
		{
				FIELD  LTM_RB_SRAM_IDX                            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LTM_RB_SRAM_IDX_OUT                        :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SRAM_STATUS;	/* LTM_D1A_LTM_SRAM_STATUS */

typedef volatile union _LTM_REG_D1A_LTM_ATPG_
{
		volatile struct	/* 0x150234D4 */
		{
				FIELD  LTM_ltm_atpg_ob                            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LTM_ltm_atpg_ct                            :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_ATPG;	/* LTM_D1A_LTM_ATPG */

typedef volatile union _LTM_REG_D1A_LTM_SHADOW_CTRL_
{
		volatile struct	/* 0x150234D8 */
		{
				FIELD  LTM_BYPASS_SHADOW                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LTM_FORCE_COMMIT                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SHADOW_CTRL;	/* LTM_D1A_LTM_SHADOW_CTRL */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_GRAD0_
{
		volatile struct	/* 0x150234DC */
		{
				FIELD  LTM_SELRGB_GRAD0                           : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  LTM_SELRGB_GRAD1                           : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_GRAD0;	/* LTM_D1A_LTM_SELRGB_GRAD0 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_GRAD1_
{
		volatile struct	/* 0x150234E0 */
		{
				FIELD  LTM_SELRGB_GRAD2                           : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  LTM_SELRGB_GRAD3                           : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_GRAD1;	/* LTM_D1A_LTM_SELRGB_GRAD1 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_GRAD2_
{
		volatile struct	/* 0x150234E4 */
		{
				FIELD  LTM_SELRGB_GRAD4                           : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  LTM_SELRGB_GRAD5                           : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_GRAD2;	/* LTM_D1A_LTM_SELRGB_GRAD2 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_GRAD3_
{
		volatile struct	/* 0x150234E8 */
		{
				FIELD  LTM_SELRGB_GRAD6                           : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  LTM_SELRGB_GRAD7                           : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_GRAD3;	/* LTM_D1A_LTM_SELRGB_GRAD3 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_TH0_
{
		volatile struct	/* 0x150234EC */
		{
				FIELD  LTM_SELRGB_TH0                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LTM_SELRGB_TH1                             : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_TH0;	/* LTM_D1A_LTM_SELRGB_TH0 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_TH1_
{
		volatile struct	/* 0x150234F0 */
		{
				FIELD  LTM_SELRGB_TH2                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LTM_SELRGB_TH3                             : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_TH1;	/* LTM_D1A_LTM_SELRGB_TH1 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_TH2_
{
		volatile struct	/* 0x150234F4 */
		{
				FIELD  LTM_SELRGB_TH4                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LTM_SELRGB_TH5                             : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_TH2;	/* LTM_D1A_LTM_SELRGB_TH2 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_TH3_
{
		volatile struct	/* 0x150234F8 */
		{
				FIELD  LTM_SELRGB_TH6                             : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LTM_SELRGB_TH7                             : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_TH3;	/* LTM_D1A_LTM_SELRGB_TH3 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_SLP0_
{
		volatile struct	/* 0x150234FC */
		{
				FIELD  LTM_SELRGB_SLP0                            : 18;		/*  0..17, 0x0003FFFF */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_SLP0;	/* LTM_D1A_LTM_SELRGB_SLP0 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_SLP1_
{
		volatile struct	/* 0x15023500 */
		{
				FIELD  LTM_SELRGB_SLP1                            : 18;		/*  0..17, 0x0003FFFF */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_SLP1;	/* LTM_D1A_LTM_SELRGB_SLP1 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_SLP2_
{
		volatile struct	/* 0x15023504 */
		{
				FIELD  LTM_SELRGB_SLP2                            : 18;		/*  0..17, 0x0003FFFF */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_SLP2;	/* LTM_D1A_LTM_SELRGB_SLP2 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_SLP3_
{
		volatile struct	/* 0x15023508 */
		{
				FIELD  LTM_SELRGB_SLP3                            : 18;		/*  0..17, 0x0003FFFF */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_SLP3;	/* LTM_D1A_LTM_SELRGB_SLP3 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_SLP4_
{
		volatile struct	/* 0x1502350C */
		{
				FIELD  LTM_SELRGB_SLP4                            : 18;		/*  0..17, 0x0003FFFF */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_SLP4;	/* LTM_D1A_LTM_SELRGB_SLP4 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_SLP5_
{
		volatile struct	/* 0x15023510 */
		{
				FIELD  LTM_SELRGB_SLP5                            : 18;		/*  0..17, 0x0003FFFF */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_SLP5;	/* LTM_D1A_LTM_SELRGB_SLP5 */

typedef volatile union _LTM_REG_D1A_LTM_SELRGB_SLP6_
{
		volatile struct	/* 0x15023514 */
		{
				FIELD  LTM_SELRGB_SLP6                            : 18;		/*  0..17, 0x0003FFFF */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SELRGB_SLP6;	/* LTM_D1A_LTM_SELRGB_SLP6 */

typedef volatile union _LTM_REG_D1A_LTM_OUT_STR_
{
		volatile struct	/* 0x15023518 */
		{
				FIELD  LTM_OUT_STR                                :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_OUT_STR;	/* LTM_D1A_LTM_OUT_STR */

typedef volatile union _LTM_REG_D1A_LTM_SRAM_PINGPONG_
{
		volatile struct	/* 0x1502351C */
		{
				FIELD  LTM_SRAM_PINGPONG                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}LTM_REG_D1A_LTM_SRAM_PINGPONG;	/* LTM_D1A_LTM_SRAM_PINGPONG */

typedef volatile union _CRP_REG_D2A_CRP_X_POS_
{
		volatile struct	/* 0x15023540 */
		{
				FIELD  CRP_XSTART                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRP_XEND                                   : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRP_REG_D2A_CRP_X_POS;	/* CRP_D2A_CRP_X_POS */

typedef volatile union _CRP_REG_D2A_CRP_Y_POS_
{
		volatile struct	/* 0x15023544 */
		{
				FIELD  CRP_YSTART                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRP_YEND                                   : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRP_REG_D2A_CRP_Y_POS;	/* CRP_D2A_CRP_Y_POS */

typedef volatile union _PAK_REG_D1A_PAK_CONT_
{
		volatile struct	/* 0x15023580 */
		{
				FIELD  PAK_SWAP_ODR                               :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  PAK_UV_SIGN                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  PAK_YUV_BIT                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  PAK_YUV_DNG                                :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  PAK_OBIT                                   :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}PAK_REG_D1A_PAK_CONT;	/* PAK_D1A_PAK_CONT */

typedef volatile union _DM_REG_D1A_DM_INTP_CRS_
{
		volatile struct	/* 0x15023600 */
		{
				FIELD  DM_CDG_SL                                  :  4;		/*  0.. 3, 0x0000000F */
				FIELD  DM_CDG_OFST                                :  8;		/*  4..11, 0x00000FF0 */
				FIELD  DM_CDG_RAT                                 :  5;		/* 12..16, 0x0001F000 */
				FIELD  DM_CD_KNL                                  :  1;		/* 17..17, 0x00020000 */
				FIELD  rsv_18                                     : 12;		/* 18..29, 0x3FFC0000 */
				FIELD  DM_BYP                                     :  1;		/* 30..30, 0x40000000 */
				FIELD  DM_MN_MODE                                 :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_INTP_CRS;	/* DM_D1A_DM_INTP_CRS */

typedef volatile union _DM_REG_D1A_DM_INTP_NAT_
{
		volatile struct	/* 0x15023604 */
		{
				FIELD  DM_HL_OFST                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DM_L0_SL                                   :  4;		/*  8..11, 0x00000F00 */
				FIELD  DM_L0_OFST                                 :  8;		/* 12..19, 0x000FF000 */
				FIELD  DM_CD_SLL                                  :  5;		/* 20..24, 0x01F00000 */
				FIELD  DM_CD_SLC                                  :  5;		/* 25..29, 0x3E000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_INTP_NAT;	/* DM_D1A_DM_INTP_NAT */

typedef volatile union _DM_REG_D1A_DM_INTP_AUG_
{
		volatile struct	/* 0x15023608 */
		{
				FIELD  DM_DN_OFST                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DM_L2_SL                                   :  4;		/*  8..11, 0x00000F00 */
				FIELD  DM_L2_OFST                                 :  8;		/* 12..19, 0x000FF000 */
				FIELD  DM_L1_SL                                   :  4;		/* 20..23, 0x00F00000 */
				FIELD  DM_L1_OFST                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_INTP_AUG;	/* DM_D1A_DM_INTP_AUG */

typedef volatile union _DM_REG_D1A_DM_LUMA_LUT1_
{
		volatile struct	/* 0x1502360C */
		{
				FIELD  DM_LM_Y2                                   :  9;		/*  0.. 8, 0x000001FF */
				FIELD  DM_LM_Y1                                   :  9;		/*  9..17, 0x0003FE00 */
				FIELD  DM_LM_Y0                                   :  9;		/* 18..26, 0x07FC0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_LUMA_LUT1;	/* DM_D1A_DM_LUMA_LUT1 */

typedef volatile union _DM_REG_D1A_DM_LUMA_LUT2_
{
		volatile struct	/* 0x15023610 */
		{
				FIELD  DM_LM_Y5                                   :  9;		/*  0.. 8, 0x000001FF */
				FIELD  DM_LM_Y4                                   :  9;		/*  9..17, 0x0003FE00 */
				FIELD  DM_LM_Y3                                   :  9;		/* 18..26, 0x07FC0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_LUMA_LUT2;	/* DM_D1A_DM_LUMA_LUT2 */

typedef volatile union _DM_REG_D1A_DM_SL_CTL_
{
		volatile struct	/* 0x15023614 */
		{
				FIELD  DM_SL_EN                                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DM_SL_HR                                   :  5;		/*  1.. 5, 0x0000003E */
				FIELD  DM_SL_Y2                                   :  8;		/*  6..13, 0x00003FC0 */
				FIELD  DM_SL_Y1                                   :  8;		/* 14..21, 0x003FC000 */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_SL_CTL;	/* DM_D1A_DM_SL_CTL */

typedef volatile union _DM_REG_D1A_DM_HFTD_CTL_
{
		volatile struct	/* 0x15023618 */
		{
				FIELD  DM_CORE_TH1                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DM_HD_GN2                                  :  5;		/*  8..12, 0x00001F00 */
				FIELD  DM_HD_GN1                                  :  5;		/* 13..17, 0x0003E000 */
				FIELD  DM_HT_GN2                                  :  5;		/* 18..22, 0x007C0000 */
				FIELD  DM_HT_GN1                                  :  5;		/* 23..27, 0x0F800000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_HFTD_CTL;	/* DM_D1A_DM_HFTD_CTL */

typedef volatile union _DM_REG_D1A_DM_NR_STR_
{
		volatile struct	/* 0x1502361C */
		{
				FIELD  DM_N2_STR                                  :  5;		/*  0.. 4, 0x0000001F */
				FIELD  DM_N1_STR                                  :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  DM_N0_STR                                  :  5;		/* 10..14, 0x00007C00 */
				FIELD  DM_XTK_SL                                  :  4;		/* 15..18, 0x00078000 */
				FIELD  DM_XTK_OFST                                :  8;		/* 19..26, 0x07F80000 */
				FIELD  DM_XTK_RAT                                 :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_NR_STR;	/* DM_D1A_DM_NR_STR */

typedef volatile union _DM_REG_D1A_DM_NR_ACT_
{
		volatile struct	/* 0x15023620 */
		{
				FIELD  DM_NGR                                     :  4;		/*  0.. 3, 0x0000000F */
				FIELD  DM_NSL                                     :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  DM_N2_OFST                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  DM_N1_OFST                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  DM_N0_OFST                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_NR_ACT;	/* DM_D1A_DM_NR_ACT */

typedef volatile union _DM_REG_D1A_DM_HF_STR_
{
		volatile struct	/* 0x15023624 */
		{
				FIELD  DM_CORE_TH2                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DM_HI_RAT                                  :  4;		/*  8..11, 0x00000F00 */
				FIELD  DM_H3_GN                                   :  5;		/* 12..16, 0x0001F000 */
				FIELD  DM_H2_GN                                   :  5;		/* 17..21, 0x003E0000 */
				FIELD  DM_H1_GN                                   :  5;		/* 22..26, 0x07C00000 */
				FIELD  DM_HA_STR                                  :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_HF_STR;	/* DM_D1A_DM_HF_STR */

typedef volatile union _DM_REG_D1A_DM_HF_ACT1_
{
		volatile struct	/* 0x15023628 */
		{
				FIELD  DM_H2_UPB                                  :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DM_H2_LWB                                  :  8;		/*  8..15, 0x0000FF00 */
				FIELD  DM_H1_UPB                                  :  8;		/* 16..23, 0x00FF0000 */
				FIELD  DM_H1_LWB                                  :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_HF_ACT1;	/* DM_D1A_DM_HF_ACT1 */

typedef volatile union _DM_REG_D1A_DM_HF_ACT2_
{
		volatile struct	/* 0x1502362C */
		{
				FIELD  DM_HSLL                                    :  4;		/*  0.. 3, 0x0000000F */
				FIELD  DM_HSLR                                    :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  DM_H3_UPB                                  :  8;		/*  8..15, 0x0000FF00 */
				FIELD  DM_H3_LWB                                  :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_HF_ACT2;	/* DM_D1A_DM_HF_ACT2 */

typedef volatile union _DM_REG_D1A_DM_CLIP_
{
		volatile struct	/* 0x15023630 */
		{
				FIELD  DM_CLIP_TH                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DM_UN_TH                                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  DM_OV_TH                                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_CLIP;	/* DM_D1A_DM_CLIP */

typedef volatile union _DM_REG_D1A_DM_DSB_
{
		volatile struct	/* 0x15023634 */
		{
				FIELD  DM_SC_RAT                                  :  5;		/*  0.. 4, 0x0000001F */
				FIELD  DM_SL_RAT                                  :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  DM_FL_MODE                                 :  1;		/* 10..10, 0x00000400 */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_DSB;	/* DM_D1A_DM_DSB */

typedef volatile union _DM_REG_D1A_DM_TILE_EDGE_
{
		volatile struct	/* 0x15023638 */
		{
				FIELD  DM_TILE_EDGE                               :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_TILE_EDGE;	/* DM_D1A_DM_TILE_EDGE */

typedef volatile union _DM_REG_D1A_DM_P1_ACT_
{
		volatile struct	/* 0x1502363C */
		{
				FIELD  DM_P1_UPB                                  :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DM_P1_LWB                                  :  8;		/*  8..15, 0x0000FF00 */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_P1_ACT;	/* DM_D1A_DM_P1_ACT */

typedef volatile union _DM_REG_D1A_DM_LR_RAT_
{
		volatile struct	/* 0x15023640 */
		{
				FIELD  DM_LR_RAT                                  :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_LR_RAT;	/* DM_D1A_DM_LR_RAT */

typedef volatile union _DM_REG_D1A_DM_HFTD_CTL2_
{
		volatile struct	/* 0x15023644 */
		{
				FIELD  DM_HD_GN3                                  :  6;		/*  0.. 5, 0x0000003F */
				FIELD  DM_HFRB_GN                                 :  6;		/*  6..11, 0x00000FC0 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_HFTD_CTL2;	/* DM_D1A_DM_HFTD_CTL2 */

typedef volatile union _DM_REG_D1A_DM_EST_CTL_
{
		volatile struct	/* 0x15023648 */
		{
				FIELD  DM_P2_CLIP                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DM_P1_BLD                                  :  5;		/*  1.. 5, 0x0000003E */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_EST_CTL;	/* DM_D1A_DM_EST_CTL */

typedef volatile union _DM_REG_D1A_DM_SPARE_2_
{
		volatile struct	/* 0x1502364C */
		{
				FIELD  DM_SPARE_2                                 : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_SPARE_2;	/* DM_D1A_DM_SPARE_2 */

typedef volatile union _DM_REG_D1A_DM_SPARE_3_
{
		volatile struct	/* 0x15023650 */
		{
				FIELD  DM_SPARE_3                                 : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_SPARE_3;	/* DM_D1A_DM_SPARE_3 */

typedef volatile union _DM_REG_D1A_DM_INT_CTL_
{
		volatile struct	/* 0x15023654 */
		{
				FIELD  DM_INT_LTH                                 :  4;		/*  0.. 3, 0x0000000F */
				FIELD  DM_INT_CDTH                                :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_INT_CTL;	/* DM_D1A_DM_INT_CTL */

typedef volatile union _DM_REG_D1A_DM_EE_
{
		volatile struct	/* 0x15023658 */
		{
				FIELD  DM_HPOS_GN                                 :  5;		/*  0.. 4, 0x0000001F */
				FIELD  DM_HNEG_GN                                 :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  rsv_10                                     : 22;		/* 10..31, 0xFFFFFC00 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_EE;	/* DM_D1A_DM_EE */

typedef volatile union _DM_REG_D1A_DM_LMT_
{
		volatile struct	/* 0x15023660 */
		{
				FIELD  DM_LMT_UPB                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  DM_LMT_LWB                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  DM_LMT_EN                                  :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_LMT;	/* DM_D1A_DM_LMT */

typedef volatile union _DM_REG_D1A_DM_RCCC_
{
		volatile struct	/* 0x15023664 */
		{
				FIELD  DM_RCDM_SL                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  DM_RCCC_EN                                 :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}DM_REG_D1A_DM_RCCC;	/* DM_D1A_DM_RCCC */

typedef volatile union _SLK_REG_D1A_SLK_CEN_
{
		volatile struct	/* 0x15023680 */
		{
				FIELD  SLK_CENTR_X                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_CENTR_Y                                : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_CEN;	/* SLK_D1A_SLK_CEN */

typedef volatile union _SLK_REG_D1A_SLK_RR_CON0_
{
		volatile struct	/* 0x15023684 */
		{
				FIELD  SLK_R_0                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_R_1                                    : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_RR_CON0;	/* SLK_D1A_SLK_RR_CON0 */

typedef volatile union _SLK_REG_D1A_SLK_RR_CON1_
{
		volatile struct	/* 0x15023688 */
		{
				FIELD  SLK_R_2                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_GAIN_0                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_GAIN_1                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_RR_CON1;	/* SLK_D1A_SLK_RR_CON1 */

typedef volatile union _SLK_REG_D1A_SLK_GAIN_
{
		volatile struct	/* 0x1502368C */
		{
				FIELD  SLK_GAIN_2                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  SLK_GAIN_3                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  SLK_GAIN_4                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_SET_ZERO                               :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_GAIN;	/* SLK_D1A_SLK_GAIN */

typedef volatile union _SLK_REG_D1A_SLK_RZ_
{
		volatile struct	/* 0x15023690 */
		{
				FIELD  SLK_HRZ_COMP                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_VRZ_COMP                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_RZ;	/* SLK_D1A_SLK_RZ */

typedef volatile union _SLK_REG_D1A_SLK_XOFF_
{
		volatile struct	/* 0x15023694 */
		{
				FIELD  SLK_X_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_XOFF;	/* SLK_D1A_SLK_XOFF */

typedef volatile union _SLK_REG_D1A_SLK_YOFF_
{
		volatile struct	/* 0x15023698 */
		{
				FIELD  SLK_Y_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_YOFF;	/* SLK_D1A_SLK_YOFF */

typedef volatile union _SLK_REG_D1A_SLK_SLP_CON0_
{
		volatile struct	/* 0x1502369C */
		{
				FIELD  SLK_SLP_1                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_SLP_CON0;	/* SLK_D1A_SLK_SLP_CON0 */

typedef volatile union _SLK_REG_D1A_SLK_SLP_CON1_
{
		volatile struct	/* 0x150236A0 */
		{
				FIELD  SLK_SLP_2                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_SLP_CON1;	/* SLK_D1A_SLK_SLP_CON1 */

typedef volatile union _SLK_REG_D1A_SLK_SLP_CON2_
{
		volatile struct	/* 0x150236A4 */
		{
				FIELD  SLK_SLP_3                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_SLP_CON2;	/* SLK_D1A_SLK_SLP_CON2 */

typedef volatile union _SLK_REG_D1A_SLK_SLP_CON3_
{
		volatile struct	/* 0x150236A8 */
		{
				FIELD  SLK_SLP_4                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_SLP_CON3;	/* SLK_D1A_SLK_SLP_CON3 */

typedef volatile union _SLK_REG_D1A_SLK_SIZE_
{
		volatile struct	/* 0x150236AC */
		{
				FIELD  SLK_TPIPE_WD                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_TPIPE_HT                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D1A_SLK_SIZE;	/* SLK_D1A_SLK_SIZE */

typedef volatile union _LDNR_REG_D1A_LDNR_CON1_
{
		volatile struct	/* 0x150236C0 */
		{
				FIELD  LDNR_RAT                                   :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      : 23;		/*  9..31, 0xFFFFFE00 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_CON1;	/* LDNR_D1A_LDNR_CON1 */

typedef volatile union _LDNR_REG_D1A_LDNR_EE_CON1_
{
		volatile struct	/* 0x150236C4 */
		{
				FIELD  LDNR_RAW_FMT                               :  2;		/*  0.. 1, 0x00000003 */
				FIELD  LDNR_LR_RAT                                :  4;		/*  2.. 5, 0x0000003C */
				FIELD  LDNR_ACT_G_EN                              :  1;		/*  6.. 6, 0x00000040 */
				FIELD  rsv_7                                      : 25;		/*  7..31, 0xFFFFFF80 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_EE_CON1;	/* LDNR_D1A_LDNR_EE_CON1 */

typedef volatile union _LDNR_REG_D1A_LDNR_EE_LM_Y012_
{
		volatile struct	/* 0x150236C8 */
		{
				FIELD  LDNR_LM_Y0                                 :  9;		/*  0.. 8, 0x000001FF */
				FIELD  LDNR_LM_Y1                                 :  9;		/*  9..17, 0x0003FE00 */
				FIELD  LDNR_LM_Y2                                 :  9;		/* 18..26, 0x07FC0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_EE_LM_Y012;	/* LDNR_D1A_LDNR_EE_LM_Y012 */

typedef volatile union _LDNR_REG_D1A_LDNR_EE_LM_Y345_
{
		volatile struct	/* 0x150236CC */
		{
				FIELD  LDNR_LM_Y3                                 :  9;		/*  0.. 8, 0x000001FF */
				FIELD  LDNR_LM_Y4                                 :  9;		/*  9..17, 0x0003FE00 */
				FIELD  LDNR_LM_Y5                                 :  9;		/* 18..26, 0x07FC0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_EE_LM_Y345;	/* LDNR_D1A_LDNR_EE_LM_Y345 */

typedef volatile union _LDNR_REG_D1A_LDNR_EE_SL_
{
		volatile struct	/* 0x150236D0 */
		{
				FIELD  LDNR_SL_L_Y1                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LDNR_SL_L_Y2                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LDNR_SL_HR                                 :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_EE_SL;	/* LDNR_D1A_LDNR_EE_SL */

typedef volatile union _LDNR_REG_D1A_LDNR_EE_LWB_
{
		volatile struct	/* 0x150236D4 */
		{
				FIELD  LDNR_H1_LWB                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LDNR_H2_LWB                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LDNR_H3_LWB                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LDNR_HSLL                                  :  4;		/* 24..27, 0x0F000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_EE_LWB;	/* LDNR_D1A_LDNR_EE_LWB */

typedef volatile union _LDNR_REG_D1A_LDNR_EE_UPB_
{
		volatile struct	/* 0x150236D8 */
		{
				FIELD  LDNR_H1_UPB                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LDNR_H2_UPB                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LDNR_H3_UPB                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LDNR_HSLR                                  :  4;		/* 24..27, 0x0F000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_EE_UPB;	/* LDNR_D1A_LDNR_EE_UPB */

typedef volatile union _LDNR_REG_D1A_LDNR_RNG_
{
		volatile struct	/* 0x150236DC */
		{
				FIELD  LDNR_RNG1                                  :  6;		/*  0.. 5, 0x0000003F */
				FIELD  LDNR_RNG2                                  :  6;		/*  6..11, 0x00000FC0 */
				FIELD  LDNR_RNG3                                  :  6;		/* 12..17, 0x0003F000 */
				FIELD  LDNR_RNG4                                  :  6;		/* 18..23, 0x00FC0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_RNG;	/* LDNR_D1A_LDNR_RNG */

typedef volatile union _LDNR_REG_D1A_LDNR_CON2_
{
		volatile struct	/* 0x150236E0 */
		{
				FIELD  LDNR_MED_RAT                               :  7;		/*  0.. 6, 0x0000007F */
				FIELD  LDNR_PRF_RAT                               :  7;		/*  7..13, 0x00003F80 */
				FIELD  LDNR_RAD                                   :  2;		/* 14..15, 0x0000C000 */
				FIELD  rsv_16                                     :  1;		/* 16..16, 0x00010000 */
				FIELD  LDNR_CTHR                                  :  6;		/* 17..22, 0x007E0000 */
				FIELD  LDNR_CTHL                                  :  6;		/* 23..28, 0x1F800000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_CON2;	/* LDNR_D1A_LDNR_CON2 */

typedef volatile union _LDNR_REG_D1A_LDNR_SL_
{
		volatile struct	/* 0x150236E8 */
		{
				FIELD  LDNR_SL_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LDNR_SL_Y2                                 : 10;		/*  1..10, 0x000007FE */
				FIELD  LDNR_SL_Y1                                 : 10;		/* 11..20, 0x001FF800 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_SL;	/* LDNR_D1A_LDNR_SL */

typedef volatile union _LDNR_REG_D1A_LDNR_SSL_STH_
{
		volatile struct	/* 0x150236EC */
		{
				FIELD  LDNR_SSL_C2                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LDNR_STH_C2                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LDNR_SSL_C1                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LDNR_STH_C1                                :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_SSL_STH;	/* LDNR_D1A_LDNR_SSL_STH */

typedef volatile union _LDNR_REG_D1A_LDNR_TILE_EDGE_
{
		volatile struct	/* 0x150236F0 */
		{
				FIELD  LDNR_TILE_EDGE                             :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_TILE_EDGE;	/* LDNR_D1A_LDNR_TILE_EDGE */

typedef volatile union _LDNR_REG_D1A_LDNR_EE_CON2_
{
		volatile struct	/* 0x150236F4 */
		{
				FIELD  LDNR_HA_STR                                :  5;		/*  0.. 4, 0x0000001F */
				FIELD  LDNR_H1_GN                                 :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  LDNR_H2_GN                                 :  5;		/* 10..14, 0x00007C00 */
				FIELD  LDNR_H3_GN                                 :  5;		/* 15..19, 0x000F8000 */
				FIELD  rsv_20                                     : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_EE_CON2;	/* LDNR_D1A_LDNR_EE_CON2 */

typedef volatile union _LDNR_REG_D1A_LDNR_EE_TH_
{
		volatile struct	/* 0x150236F8 */
		{
				FIELD  LDNR_CORE_TH                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LDNR_CLIP_TH                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LDNR_OV_TH                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LDNR_UN_TH                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_EE_TH;	/* LDNR_D1A_LDNR_EE_TH */

typedef volatile union _LDNR_REG_D1A_LDNR_EE_HGN_
{
		volatile struct	/* 0x150236FC */
		{
				FIELD  LDNR_HPOS_GN                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  LDNR_HNEG_GN                               :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  rsv_10                                     : 22;		/* 10..31, 0xFFFFFC00 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_EE_HGN;	/* LDNR_D1A_LDNR_EE_HGN */

typedef volatile union _LDNR_REG_D1A_LDNR_CNV_00_01_
{
		volatile struct	/* 0x15023708 */
		{
				FIELD  LDNR_CNV_00                                : 11;		/*  0..10, 0x000007FF */
				FIELD  LDNR_CNV_01                                : 11;		/* 11..21, 0x003FF800 */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_CNV_00_01;	/* LDNR_D1A_LDNR_CNV_00_01 */

typedef volatile union _LDNR_REG_D1A_LDNR_CNV_02_
{
		volatile struct	/* 0x1502370C */
		{
				FIELD  LDNR_CNV_02                                : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_CNV_02;	/* LDNR_D1A_LDNR_CNV_02 */

typedef volatile union _LDNR_REG_D1A_LDNR_CNV_10_11_
{
		volatile struct	/* 0x15023710 */
		{
				FIELD  LDNR_CNV_10                                : 11;		/*  0..10, 0x000007FF */
				FIELD  LDNR_CNV_11                                : 11;		/* 11..21, 0x003FF800 */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_CNV_10_11;	/* LDNR_D1A_LDNR_CNV_10_11 */

typedef volatile union _LDNR_REG_D1A_LDNR_CNV_12_
{
		volatile struct	/* 0x15023714 */
		{
				FIELD  LDNR_CNV_12                                : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_CNV_12;	/* LDNR_D1A_LDNR_CNV_12 */

typedef volatile union _LDNR_REG_D1A_LDNR_CNV_20_21_
{
		volatile struct	/* 0x15023718 */
		{
				FIELD  LDNR_CNV_20                                : 11;		/*  0..10, 0x000007FF */
				FIELD  LDNR_CNV_21                                : 11;		/* 11..21, 0x003FF800 */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_CNV_20_21;	/* LDNR_D1A_LDNR_CNV_20_21 */

typedef volatile union _LDNR_REG_D1A_LDNR_CNV_22_
{
		volatile struct	/* 0x1502371C */
		{
				FIELD  LDNR_CNV_22                                : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_CNV_22;	/* LDNR_D1A_LDNR_CNV_22 */

typedef volatile union _LDNR_REG_D1A_LDNR_ICNV_00_01_
{
		volatile struct	/* 0x15023720 */
		{
				FIELD  LDNR_ICNV_00                               : 11;		/*  0..10, 0x000007FF */
				FIELD  LDNR_ICNV_01                               : 11;		/* 11..21, 0x003FF800 */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_ICNV_00_01;	/* LDNR_D1A_LDNR_ICNV_00_01 */

typedef volatile union _LDNR_REG_D1A_LDNR_ICNV_02_
{
		volatile struct	/* 0x15023724 */
		{
				FIELD  LDNR_ICNV_02                               : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_ICNV_02;	/* LDNR_D1A_LDNR_ICNV_02 */

typedef volatile union _LDNR_REG_D1A_LDNR_ICNV_10_11_
{
		volatile struct	/* 0x15023728 */
		{
				FIELD  LDNR_ICNV_10                               : 11;		/*  0..10, 0x000007FF */
				FIELD  LDNR_ICNV_11                               : 11;		/* 11..21, 0x003FF800 */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_ICNV_10_11;	/* LDNR_D1A_LDNR_ICNV_10_11 */

typedef volatile union _LDNR_REG_D1A_LDNR_ICNV_12_
{
		volatile struct	/* 0x1502372C */
		{
				FIELD  LDNR_ICNV_12                               : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_ICNV_12;	/* LDNR_D1A_LDNR_ICNV_12 */

typedef volatile union _LDNR_REG_D1A_LDNR_ICNV_20_21_
{
		volatile struct	/* 0x15023730 */
		{
				FIELD  LDNR_ICNV_20                               : 11;		/*  0..10, 0x000007FF */
				FIELD  LDNR_ICNV_21                               : 11;		/* 11..21, 0x003FF800 */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_ICNV_20_21;	/* LDNR_D1A_LDNR_ICNV_20_21 */

typedef volatile union _LDNR_REG_D1A_LDNR_ICNV_22_
{
		volatile struct	/* 0x15023734 */
		{
				FIELD  LDNR_ICNV_22                               : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_ICNV_22;	/* LDNR_D1A_LDNR_ICNV_22 */

typedef volatile union _LDNR_REG_D1A_LDNR_COEF_C1_
{
		volatile struct	/* 0x15023738 */
		{
				FIELD  LDNR_COEF_R_C1                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LDNR_COEF_G_C1                             :  9;		/*  8..16, 0x0001FF00 */
				FIELD  LDNR_COEF_B_C1                             :  8;		/* 17..24, 0x01FE0000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_COEF_C1;	/* LDNR_D1A_LDNR_COEF_C1 */

typedef volatile union _LDNR_REG_D1A_LDNR_COEF_C2_
{
		volatile struct	/* 0x1502373C */
		{
				FIELD  LDNR_COEF_R_C2                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LDNR_COEF_G_C2                             :  9;		/*  8..16, 0x0001FF00 */
				FIELD  LDNR_COEF_B_C2                             :  8;		/* 17..24, 0x01FE0000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_COEF_C2;	/* LDNR_D1A_LDNR_COEF_C2 */

typedef volatile union _LDNR_REG_D1A_LDNR_NM_B_
{
		volatile struct	/* 0x15023740 */
		{
				FIELD  LDNR_NM_OFST_B                             : 11;		/*  0..10, 0x000007FF */
				FIELD  LDNR_NM_SL_B                               : 10;		/* 11..20, 0x001FF800 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_NM_B;	/* LDNR_D1A_LDNR_NM_B */

typedef volatile union _LDNR_REG_D1A_LDNR_NM_G_
{
		volatile struct	/* 0x15023744 */
		{
				FIELD  LDNR_NM_OFST_G                             : 11;		/*  0..10, 0x000007FF */
				FIELD  LDNR_NM_SL_G                               : 10;		/* 11..20, 0x001FF800 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_NM_G;	/* LDNR_D1A_LDNR_NM_G */

typedef volatile union _LDNR_REG_D1A_LDNR_NM_R_
{
		volatile struct	/* 0x1502374C */
		{
				FIELD  LDNR_NM_OFST_R                             : 11;		/*  0..10, 0x000007FF */
				FIELD  LDNR_NM_SL_R                               : 10;		/* 11..20, 0x001FF800 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}LDNR_REG_D1A_LDNR_NM_R;	/* LDNR_D1A_LDNR_NM_R */

typedef volatile union _SLK_REG_D6A_SLK_CEN_
{
		volatile struct	/* 0x15023780 */
		{
				FIELD  SLK_CENTR_X                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_CENTR_Y                                : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_CEN;	/* SLK_D6A_SLK_CEN */

typedef volatile union _SLK_REG_D6A_SLK_RR_CON0_
{
		volatile struct	/* 0x15023784 */
		{
				FIELD  SLK_R_0                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_R_1                                    : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_RR_CON0;	/* SLK_D6A_SLK_RR_CON0 */

typedef volatile union _SLK_REG_D6A_SLK_RR_CON1_
{
		volatile struct	/* 0x15023788 */
		{
				FIELD  SLK_R_2                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_GAIN_0                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_GAIN_1                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_RR_CON1;	/* SLK_D6A_SLK_RR_CON1 */

typedef volatile union _SLK_REG_D6A_SLK_GAIN_
{
		volatile struct	/* 0x1502378C */
		{
				FIELD  SLK_GAIN_2                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  SLK_GAIN_3                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  SLK_GAIN_4                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_SET_ZERO                               :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_GAIN;	/* SLK_D6A_SLK_GAIN */

typedef volatile union _SLK_REG_D6A_SLK_RZ_
{
		volatile struct	/* 0x15023790 */
		{
				FIELD  SLK_HRZ_COMP                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_VRZ_COMP                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_RZ;	/* SLK_D6A_SLK_RZ */

typedef volatile union _SLK_REG_D6A_SLK_XOFF_
{
		volatile struct	/* 0x15023794 */
		{
				FIELD  SLK_X_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_XOFF;	/* SLK_D6A_SLK_XOFF */

typedef volatile union _SLK_REG_D6A_SLK_YOFF_
{
		volatile struct	/* 0x15023798 */
		{
				FIELD  SLK_Y_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_YOFF;	/* SLK_D6A_SLK_YOFF */

typedef volatile union _SLK_REG_D6A_SLK_SLP_CON0_
{
		volatile struct	/* 0x1502379C */
		{
				FIELD  SLK_SLP_1                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_SLP_CON0;	/* SLK_D6A_SLK_SLP_CON0 */

typedef volatile union _SLK_REG_D6A_SLK_SLP_CON1_
{
		volatile struct	/* 0x150237A0 */
		{
				FIELD  SLK_SLP_2                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_SLP_CON1;	/* SLK_D6A_SLK_SLP_CON1 */

typedef volatile union _SLK_REG_D6A_SLK_SLP_CON2_
{
		volatile struct	/* 0x150237A4 */
		{
				FIELD  SLK_SLP_3                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_SLP_CON2;	/* SLK_D6A_SLK_SLP_CON2 */

typedef volatile union _SLK_REG_D6A_SLK_SLP_CON3_
{
		volatile struct	/* 0x150237A8 */
		{
				FIELD  SLK_SLP_4                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_SLP_CON3;	/* SLK_D6A_SLK_SLP_CON3 */

typedef volatile union _SLK_REG_D6A_SLK_SIZE_
{
		volatile struct	/* 0x150237AC */
		{
				FIELD  SLK_TPIPE_WD                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_TPIPE_HT                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D6A_SLK_SIZE;	/* SLK_D6A_SLK_SIZE */

typedef volatile union _FLC_REG_D1A_FLC_OFST_RB_
{
		volatile struct	/* 0x15024000 */
		{
				FIELD  FLC_OFST_B                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  FLC_OFST_R                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}FLC_REG_D1A_FLC_OFST_RB;	/* FLC_D1A_FLC_OFST_RB */

typedef volatile union _FLC_REG_D1A_FLC_OFST_G_
{
		volatile struct	/* 0x15024004 */
		{
				FIELD  FLC_OFST_G                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}FLC_REG_D1A_FLC_OFST_G;	/* FLC_D1A_FLC_OFST_G */

typedef volatile union _FLC_REG_D1A_FLC_GN_RB_
{
		volatile struct	/* 0x15024008 */
		{
				FIELD  FLC_GAIN_B                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  FLC_GAIN_R                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}FLC_REG_D1A_FLC_GN_RB;	/* FLC_D1A_FLC_GN_RB */

typedef volatile union _FLC_REG_D1A_FLC_GN_G_
{
		volatile struct	/* 0x1502400C */
		{
				FIELD  FLC_GAIN_G                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}FLC_REG_D1A_FLC_GN_G;	/* FLC_D1A_FLC_GN_G */

typedef volatile union _CCM_REG_D1A_CCM_CNV_1_
{
		volatile struct	/* 0x15024040 */
		{
				FIELD  CCM_CNV_00                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CCM_CNV_01                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D1A_CCM_CNV_1;	/* CCM_D1A_CCM_CNV_1 */

typedef volatile union _CCM_REG_D1A_CCM_CNV_2_
{
		volatile struct	/* 0x15024044 */
		{
				FIELD  CCM_CNV_02                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D1A_CCM_CNV_2;	/* CCM_D1A_CCM_CNV_2 */

typedef volatile union _CCM_REG_D1A_CCM_CNV_3_
{
		volatile struct	/* 0x15024048 */
		{
				FIELD  CCM_CNV_10                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CCM_CNV_11                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D1A_CCM_CNV_3;	/* CCM_D1A_CCM_CNV_3 */

typedef volatile union _CCM_REG_D1A_CCM_CNV_4_
{
		volatile struct	/* 0x1502404C */
		{
				FIELD  CCM_CNV_12                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D1A_CCM_CNV_4;	/* CCM_D1A_CCM_CNV_4 */

typedef volatile union _CCM_REG_D1A_CCM_CNV_5_
{
		volatile struct	/* 0x15024050 */
		{
				FIELD  CCM_CNV_20                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CCM_CNV_21                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D1A_CCM_CNV_5;	/* CCM_D1A_CCM_CNV_5 */

typedef volatile union _CCM_REG_D1A_CCM_CNV_6_
{
		volatile struct	/* 0x15024054 */
		{
				FIELD  CCM_CNV_22                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D1A_CCM_CNV_6;	/* CCM_D1A_CCM_CNV_6 */

typedef volatile union _CCM_REG_D1A_CCM_CTRL_
{
		volatile struct	/* 0x15024058 */
		{
				FIELD  CCM_ACC                                    :  4;		/*  0.. 3, 0x0000000F */
				FIELD  CCM_MOFST_R                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  CCM_POFST_R                                :  1;		/*  5.. 5, 0x00000020 */
				FIELD  CCM_CFC_EN                                 :  1;		/*  6.. 6, 0x00000040 */
				FIELD  CCM_IN_FMT                                 :  1;		/*  7.. 7, 0x00000080 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D1A_CCM_CTRL;	/* CCM_D1A_CCM_CTRL */

typedef volatile union _CCM_REG_D1A_CCM_CFC_CTRL1_
{
		volatile struct	/* 0x1502405C */
		{
				FIELD  CCM_L                                      : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CCM_H                                      : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D1A_CCM_CFC_CTRL1;	/* CCM_D1A_CCM_CFC_CTRL1 */

typedef volatile union _CCM_REG_D1A_CCM_CFC_CTRL2_
{
		volatile struct	/* 0x15024060 */
		{
				FIELD  CCM_LB                                     :  5;		/*  0.. 4, 0x0000001F */
				FIELD  CCM_HB                                     :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  CCM_LG                                     :  5;		/* 10..14, 0x00007C00 */
				FIELD  CCM_HG                                     :  5;		/* 15..19, 0x000F8000 */
				FIELD  CCM_LR                                     :  5;		/* 20..24, 0x01F00000 */
				FIELD  CCM_HR                                     :  5;		/* 25..29, 0x3E000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D1A_CCM_CFC_CTRL2;	/* CCM_D1A_CCM_CFC_CTRL2 */

typedef volatile union _CCM_REG_D2A_CCM_CNV_1_
{
		volatile struct	/* 0x15024080 */
		{
				FIELD  CCM_CNV_00                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CCM_CNV_01                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D2A_CCM_CNV_1;	/* CCM_D2A_CCM_CNV_1 */

typedef volatile union _CCM_REG_D2A_CCM_CNV_2_
{
		volatile struct	/* 0x15024084 */
		{
				FIELD  CCM_CNV_02                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D2A_CCM_CNV_2;	/* CCM_D2A_CCM_CNV_2 */

typedef volatile union _CCM_REG_D2A_CCM_CNV_3_
{
		volatile struct	/* 0x15024088 */
		{
				FIELD  CCM_CNV_10                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CCM_CNV_11                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D2A_CCM_CNV_3;	/* CCM_D2A_CCM_CNV_3 */

typedef volatile union _CCM_REG_D2A_CCM_CNV_4_
{
		volatile struct	/* 0x1502408C */
		{
				FIELD  CCM_CNV_12                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D2A_CCM_CNV_4;	/* CCM_D2A_CCM_CNV_4 */

typedef volatile union _CCM_REG_D2A_CCM_CNV_5_
{
		volatile struct	/* 0x15024090 */
		{
				FIELD  CCM_CNV_20                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CCM_CNV_21                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D2A_CCM_CNV_5;	/* CCM_D2A_CCM_CNV_5 */

typedef volatile union _CCM_REG_D2A_CCM_CNV_6_
{
		volatile struct	/* 0x15024094 */
		{
				FIELD  CCM_CNV_22                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D2A_CCM_CNV_6;	/* CCM_D2A_CCM_CNV_6 */

typedef volatile union _CCM_REG_D2A_CCM_CTRL_
{
		volatile struct	/* 0x15024098 */
		{
				FIELD  CCM_ACC                                    :  4;		/*  0.. 3, 0x0000000F */
				FIELD  CCM_MOFST_R                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  CCM_POFST_R                                :  1;		/*  5.. 5, 0x00000020 */
				FIELD  CCM_CFC_EN                                 :  1;		/*  6.. 6, 0x00000040 */
				FIELD  CCM_IN_FMT                                 :  1;		/*  7.. 7, 0x00000080 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D2A_CCM_CTRL;	/* CCM_D2A_CCM_CTRL */

typedef volatile union _CCM_REG_D2A_CCM_CFC_CTRL1_
{
		volatile struct	/* 0x1502409C */
		{
				FIELD  CCM_L                                      : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CCM_H                                      : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D2A_CCM_CFC_CTRL1;	/* CCM_D2A_CCM_CFC_CTRL1 */

typedef volatile union _CCM_REG_D2A_CCM_CFC_CTRL2_
{
		volatile struct	/* 0x150240A0 */
		{
				FIELD  CCM_LB                                     :  5;		/*  0.. 4, 0x0000001F */
				FIELD  CCM_HB                                     :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  CCM_LG                                     :  5;		/* 10..14, 0x00007C00 */
				FIELD  CCM_HG                                     :  5;		/* 15..19, 0x000F8000 */
				FIELD  CCM_LR                                     :  5;		/* 20..24, 0x01F00000 */
				FIELD  CCM_HR                                     :  5;		/* 25..29, 0x3E000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D2A_CCM_CFC_CTRL2;	/* CCM_D2A_CCM_CFC_CTRL2 */

typedef volatile union _GGM_REG_D1A_GGM_LUT_
{
		volatile struct	/* 0x150240C0 ~ 0x150243BF */
		{
				FIELD  GGM_R                                      : 10;		/*  0.. 9, 0x000003FF */
				FIELD  GGM_G                                      : 10;		/* 10..19, 0x000FFC00 */
				FIELD  GGM_B                                      : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}GGM_REG_D1A_GGM_LUT;	/* GGM_D1A_GGM_LUT */

typedef volatile union _GGM_REG_D1A_GGM_CTRL_
{
		volatile struct	/* 0x150243C0 */
		{
				FIELD  GGM_LNR                                    :  1;		/*  0.. 0, 0x00000001 */
				FIELD  GGM_END_VAR                                : 10;		/*  1..10, 0x000007FE */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  GGM_RMP_VAR                                :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}GGM_REG_D1A_GGM_CTRL;	/* GGM_D1A_GGM_CTRL */

typedef volatile union _GGM_REG_D1A_GGM_SRAM_PINGPONG_
{
		volatile struct	/* 0x150243C4 */
		{
				FIELD  GGM_SRAM_PINGPONG                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}GGM_REG_D1A_GGM_SRAM_PINGPONG;	/* GGM_D1A_GGM_SRAM_PINGPONG */

typedef volatile union _GGM_REG_D2A_GGM_LUT_
{
		volatile struct	/* 0x15024400 ~ 0x150246FF */
		{
				FIELD  GGM_R                                      : 10;		/*  0.. 9, 0x000003FF */
				FIELD  GGM_G                                      : 10;		/* 10..19, 0x000FFC00 */
				FIELD  GGM_B                                      : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}GGM_REG_D2A_GGM_LUT;	/* GGM_D2A_GGM_LUT */

typedef volatile union _GGM_REG_D2A_GGM_CTRL_
{
		volatile struct	/* 0x15024700 */
		{
				FIELD  GGM_LNR                                    :  1;		/*  0.. 0, 0x00000001 */
				FIELD  GGM_END_VAR                                : 10;		/*  1..10, 0x000007FE */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  GGM_RMP_VAR                                :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}GGM_REG_D2A_GGM_CTRL;	/* GGM_D2A_GGM_CTRL */

typedef volatile union _GGM_REG_D2A_GGM_SRAM_PINGPONG_
{
		volatile struct	/* 0x15024704 */
		{
				FIELD  GGM_SRAM_PINGPONG                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}GGM_REG_D2A_GGM_SRAM_PINGPONG;	/* GGM_D2A_GGM_SRAM_PINGPONG */

typedef volatile union _WSYNC_REG_D1A_WSYNC_SPARE0_
{
		volatile struct	/* 0x15024A80 */
		{
				FIELD  WSYNC_SPARE0                               : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}WSYNC_REG_D1A_WSYNC_SPARE0;	/* WSYNC_D1A_WSYNC_SPARE0 */

typedef volatile union _WSYNC_REG_D1A_WSYNC_SPARE1_
{
		volatile struct	/* 0x15024A84 */
		{
				FIELD  WSYNC_SPARE1                               : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}WSYNC_REG_D1A_WSYNC_SPARE1;	/* WSYNC_D1A_WSYNC_SPARE1 */

typedef volatile union _WSYNC_REG_D1A_WSYNC_SPARE2_
{
		volatile struct	/* 0x15024A88 */
		{
				FIELD  WSYNC_SPARE2                               : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}WSYNC_REG_D1A_WSYNC_SPARE2;	/* WSYNC_D1A_WSYNC_SPARE2 */

typedef volatile union _WSYNC_REG_D1A_WSYNC_SPARE3_
{
		volatile struct	/* 0x15024A8C */
		{
				FIELD  WSYNC_SPARE3                               : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}WSYNC_REG_D1A_WSYNC_SPARE3;	/* WSYNC_D1A_WSYNC_SPARE3 */

typedef volatile union _UNP_REG_D4A_UNP_OFST_
{
		volatile struct	/* 0x15024AC0 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D4A_UNP_OFST;	/* UNP_D4A_UNP_OFST */

typedef volatile union _UNP_REG_D4A_UNP_CONT_
{
		volatile struct	/* 0x15024AC4 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D4A_UNP_CONT;	/* UNP_D4A_UNP_CONT */

typedef volatile union _PAK_REG_D4A_PAK_CONT_
{
		volatile struct	/* 0x15024B00 */
		{
				FIELD  PAK_SWAP_ODR                               :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  PAK_UV_SIGN                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  PAK_YUV_BIT                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  PAK_YUV_DNG                                :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  PAK_OBIT                                   :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}PAK_REG_D4A_PAK_CONT;	/* PAK_D4A_PAK_CONT */

typedef volatile union _SMT_REG_D4A_SMT_CTL_
{
		volatile struct	/* 0x15024B40 */
		{
				FIELD  SMT_RIGH_DISABLE                           :  1;		/*  0.. 0, 0x00000001 */
				FIELD  SMT_LEFT_DISABLE                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  SMT_CRPOUT_EN                              :  1;		/*  2.. 2, 0x00000004 */
				FIELD  SMT_CRPINR_EN                              :  1;		/*  3.. 3, 0x00000008 */
				FIELD  SMT_CRPINL_EN                              :  1;		/*  4.. 4, 0x00000010 */
				FIELD  SMT_TRANS_UP_EN                            :  1;		/*  5.. 5, 0x00000020 */
				FIELD  SMT_TRANS_DOWN_EN                          :  1;		/*  6.. 6, 0x00000040 */
				FIELD  SMT_SMTO_SEL                               :  1;		/*  7.. 7, 0x00000080 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D4A_SMT_CTL;	/* SMT_D4A_SMT_CTL */

typedef volatile union _SMT_REG_D4A_SMT_TRANS_CON_
{
		volatile struct	/* 0x15024B44 */
		{
				FIELD  SMT_TRANS_PX_NUM                           : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMT_TRANS_LN_NUM                           : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D4A_SMT_TRANS_CON;	/* SMT_D4A_SMT_TRANS_CON */

typedef volatile union _SMT_REG_D4A_SMT_SPARE_
{
		volatile struct	/* 0x15024B48 */
		{
				FIELD  SMT_SPARE                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D4A_SMT_SPARE;	/* SMT_D4A_SMT_SPARE */

typedef volatile union _SMT_REG_D4A_SMT_CRPINL_CON1_
{
		volatile struct	/* 0x15024B4C */
		{
				FIELD  SMT_CRPINL_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINL_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D4A_SMT_CRPINL_CON1;	/* SMT_D4A_SMT_CRPINL_CON1 */

typedef volatile union _SMT_REG_D4A_SMT_CRPINL_CON2_
{
		volatile struct	/* 0x15024B50 */
		{
				FIELD  SMT_CRPINL_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINL_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D4A_SMT_CRPINL_CON2;	/* SMT_D4A_SMT_CRPINL_CON2 */

typedef volatile union _SMT_REG_D4A_SMT_CRPINR_CON1_
{
		volatile struct	/* 0x15024B54 */
		{
				FIELD  SMT_CRPINR_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINR_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D4A_SMT_CRPINR_CON1;	/* SMT_D4A_SMT_CRPINR_CON1 */

typedef volatile union _SMT_REG_D4A_SMT_CRPINR_CON2_
{
		volatile struct	/* 0x15024B58 */
		{
				FIELD  SMT_CRPINR_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINR_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D4A_SMT_CRPINR_CON2;	/* SMT_D4A_SMT_CRPINR_CON2 */

typedef volatile union _SMT_REG_D4A_SMT_CRPOUT_CON1_
{
		volatile struct	/* 0x15024B5C */
		{
				FIELD  SMT_CRPOUT_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPOUT_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D4A_SMT_CRPOUT_CON1;	/* SMT_D4A_SMT_CRPOUT_CON1 */

typedef volatile union _SMT_REG_D4A_SMT_CRPOUT_CON2_
{
		volatile struct	/* 0x15024B60 */
		{
				FIELD  SMT_CRPOUT_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPOUT_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D4A_SMT_CRPOUT_CON2;	/* SMT_D4A_SMT_CRPOUT_CON2 */

typedef volatile union _MCRP_REG_D2A_MCRP_X_
{
		volatile struct	/* 0x15024B80 */
		{
				FIELD  MCRP_STR_X                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  MCRP_END_X                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}MCRP_REG_D2A_MCRP_X;	/* MCRP_D2A_MCRP_X */

typedef volatile union _MCRP_REG_D2A_MCRP_Y_
{
		volatile struct	/* 0x15024B84 */
		{
				FIELD  MCRP_STR_Y                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  MCRP_END_Y                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}MCRP_REG_D2A_MCRP_Y;	/* MCRP_D2A_MCRP_Y */

typedef volatile union _UNP_REG_D6A_UNP_OFST_
{
		volatile struct	/* 0x15025080 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D6A_UNP_OFST;	/* UNP_D6A_UNP_OFST */

typedef volatile union _UNP_REG_D6A_UNP_CONT_
{
		volatile struct	/* 0x15025084 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D6A_UNP_CONT;	/* UNP_D6A_UNP_CONT */

typedef volatile union _UNP_REG_D7A_UNP_OFST_
{
		volatile struct	/* 0x150250C0 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D7A_UNP_OFST;	/* UNP_D7A_UNP_OFST */

typedef volatile union _UNP_REG_D7A_UNP_CONT_
{
		volatile struct	/* 0x150250C4 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D7A_UNP_CONT;	/* UNP_D7A_UNP_CONT */

typedef volatile union _UNP_REG_D8A_UNP_OFST_
{
		volatile struct	/* 0x15025100 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D8A_UNP_OFST;	/* UNP_D8A_UNP_OFST */

typedef volatile union _UNP_REG_D8A_UNP_CONT_
{
		volatile struct	/* 0x15025104 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D8A_UNP_CONT;	/* UNP_D8A_UNP_CONT */

typedef volatile union _C02_REG_D2A_C02_CON_
{
		volatile struct	/* 0x15025180 */
		{
				FIELD  C02_TPIPE_EDGE                             :  4;		/*  0.. 3, 0x0000000F */
				FIELD  C02_INTERP_MODE                            :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}C02_REG_D2A_C02_CON;	/* C02_D2A_C02_CON */

typedef volatile union _C02_REG_D2A_C02_CROP_CON1_
{
		volatile struct	/* 0x15025184 */
		{
				FIELD  C02_CROP_XSTART                            : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  C02_CROP_XEND                              : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}C02_REG_D2A_C02_CROP_CON1;	/* C02_D2A_C02_CROP_CON1 */

typedef volatile union _C02_REG_D2A_C02_CROP_CON2_
{
		volatile struct	/* 0x15025188 */
		{
				FIELD  C02_CROP_YSTART                            : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  C02_CROP_YEND                              : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}C02_REG_D2A_C02_CROP_CON2;	/* C02_D2A_C02_CROP_CON2 */

typedef volatile union _C24_REG_D1A_C24_TILE_EDGE_
{
		volatile struct	/* 0x150251C0 */
		{
				FIELD  C24_TILE_EDGE                              :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}C24_REG_D1A_C24_TILE_EDGE;	/* C24_D1A_C24_TILE_EDGE */

typedef volatile union _G2CX_REG_D1A_G2CX_CONV_0A_
{
		volatile struct	/* 0x15025200 */
		{
				FIELD  G2CX_CNV_00                                : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2CX_CNV_01                                : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_CONV_0A;	/* G2CX_D1A_G2CX_CONV_0A */

typedef volatile union _G2CX_REG_D1A_G2CX_CONV_0B_
{
		volatile struct	/* 0x15025204 */
		{
				FIELD  G2CX_CNV_02                                : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2CX_Y_OFST                                : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_CONV_0B;	/* G2CX_D1A_G2CX_CONV_0B */

typedef volatile union _G2CX_REG_D1A_G2CX_CONV_1A_
{
		volatile struct	/* 0x15025208 */
		{
				FIELD  G2CX_CNV_10                                : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2CX_CNV_11                                : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_CONV_1A;	/* G2CX_D1A_G2CX_CONV_1A */

typedef volatile union _G2CX_REG_D1A_G2CX_CONV_1B_
{
		volatile struct	/* 0x1502520C */
		{
				FIELD  G2CX_CNV_12                                : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2CX_U_OFST                                : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_CONV_1B;	/* G2CX_D1A_G2CX_CONV_1B */

typedef volatile union _G2CX_REG_D1A_G2CX_CONV_2A_
{
		volatile struct	/* 0x15025210 */
		{
				FIELD  G2CX_CNV_20                                : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2CX_CNV_21                                : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_CONV_2A;	/* G2CX_D1A_G2CX_CONV_2A */

typedef volatile union _G2CX_REG_D1A_G2CX_CONV_2B_
{
		volatile struct	/* 0x15025214 */
		{
				FIELD  G2CX_CNV_22                                : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2CX_V_OFST                                : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_CONV_2B;	/* G2CX_D1A_G2CX_CONV_2B */

typedef volatile union _G2CX_REG_D1A_G2CX_SHADE_CON_1_
{
		volatile struct	/* 0x15025218 */
		{
				FIELD  G2CX_SHADE_VAR                             : 18;		/*  0..17, 0x0003FFFF */
				FIELD  G2CX_SHADE_P0                              : 11;		/* 18..28, 0x1FFC0000 */
				FIELD  G2CX_SHADE_EN                              :  1;		/* 29..29, 0x20000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_SHADE_CON_1;	/* G2CX_D1A_G2CX_SHADE_CON_1 */

typedef volatile union _G2CX_REG_D1A_G2CX_SHADE_CON_2_
{
		volatile struct	/* 0x1502521C */
		{
				FIELD  G2CX_SHADE_P1                              : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  1;		/* 11..11, 0x00000800 */
				FIELD  G2CX_SHADE_P2                              : 11;		/* 12..22, 0x007FF000 */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_SHADE_CON_2;	/* G2CX_D1A_G2CX_SHADE_CON_2 */

typedef volatile union _G2CX_REG_D1A_G2CX_SHADE_CON_3_
{
		volatile struct	/* 0x15025220 */
		{
				FIELD  G2CX_SHADE_UB                              :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      : 23;		/*  9..31, 0xFFFFFE00 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_SHADE_CON_3;	/* G2CX_D1A_G2CX_SHADE_CON_3 */

typedef volatile union _G2CX_REG_D1A_G2CX_SHADE_TAR_
{
		volatile struct	/* 0x15025224 */
		{
				FIELD  G2CX_SHADE_XMID                            : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  G2CX_SHADE_YMID                            : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_SHADE_TAR;	/* G2CX_D1A_G2CX_SHADE_TAR */

typedef volatile union _G2CX_REG_D1A_G2CX_SHADE_SP_
{
		volatile struct	/* 0x15025228 */
		{
				FIELD  G2CX_SHADE_XSP                             : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  G2CX_SHADE_YSP                             : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_SHADE_SP;	/* G2CX_D1A_G2CX_SHADE_SP */

typedef volatile union _G2CX_REG_D1A_G2CX_CFC_CON_1_
{
		volatile struct	/* 0x1502522C */
		{
				FIELD  G2CX_CFC_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  G2CX_L                                     : 10;		/*  4..13, 0x00003FF0 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  G2CX_H                                     : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_CFC_CON_1;	/* G2CX_D1A_G2CX_CFC_CON_1 */

typedef volatile union _G2CX_REG_D1A_G2CX_CFC_CON_2_
{
		volatile struct	/* 0x15025230 */
		{
				FIELD  G2CX_HR                                    :  5;		/*  0.. 4, 0x0000001F */
				FIELD  G2CX_LR                                    :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  G2CX_HG                                    :  5;		/* 10..14, 0x00007C00 */
				FIELD  G2CX_LG                                    :  5;		/* 15..19, 0x000F8000 */
				FIELD  G2CX_HB                                    :  5;		/* 20..24, 0x01F00000 */
				FIELD  G2CX_LB                                    :  5;		/* 25..29, 0x3E000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}G2CX_REG_D1A_G2CX_CFC_CON_2;	/* G2CX_D1A_G2CX_CFC_CON_2 */

typedef volatile union _C42_REG_D1A_C42_CON_
{
		volatile struct	/* 0x15025240 */
		{
				FIELD  C42_FILT_DIS                               :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  C42_TDR_EDGE                               :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}C42_REG_D1A_C42_CON;	/* C42_D1A_C42_CON */

typedef volatile union _MIX_REG_D3A_MIX_CTRL0_
{
		volatile struct	/* 0x15025280 */
		{
				FIELD  MIX_WT_SEL                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  MIX_SLOPE_SEL                              :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  MIX_Y_EN                                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  MIX_Y_DEFAULT                              :  1;		/*  5.. 5, 0x00000020 */
				FIELD  MIX_UV_EN                                  :  1;		/*  6.. 6, 0x00000040 */
				FIELD  MIX_UV_DEFAULT                             :  1;		/*  7.. 7, 0x00000080 */
				FIELD  MIX_B0                                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  MIX_B1                                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  MIX_DT                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}MIX_REG_D3A_MIX_CTRL0;	/* MIX_D3A_MIX_CTRL0 */

typedef volatile union _MIX_REG_D3A_MIX_CTRL1_
{
		volatile struct	/* 0x15025284 */
		{
				FIELD  MIX_M0                                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  MIX_M1                                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}MIX_REG_D3A_MIX_CTRL1;	/* MIX_D3A_MIX_CTRL1 */

typedef volatile union _SLK_REG_D2A_SLK_CEN_
{
		volatile struct	/* 0x150252C0 */
		{
				FIELD  SLK_CENTR_X                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_CENTR_Y                                : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_CEN;	/* SLK_D2A_SLK_CEN */

typedef volatile union _SLK_REG_D2A_SLK_RR_CON0_
{
		volatile struct	/* 0x150252C4 */
		{
				FIELD  SLK_R_0                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_R_1                                    : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_RR_CON0;	/* SLK_D2A_SLK_RR_CON0 */

typedef volatile union _SLK_REG_D2A_SLK_RR_CON1_
{
		volatile struct	/* 0x150252C8 */
		{
				FIELD  SLK_R_2                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_GAIN_0                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_GAIN_1                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_RR_CON1;	/* SLK_D2A_SLK_RR_CON1 */

typedef volatile union _SLK_REG_D2A_SLK_GAIN_
{
		volatile struct	/* 0x150252CC */
		{
				FIELD  SLK_GAIN_2                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  SLK_GAIN_3                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  SLK_GAIN_4                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_SET_ZERO                               :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_GAIN;	/* SLK_D2A_SLK_GAIN */

typedef volatile union _SLK_REG_D2A_SLK_RZ_
{
		volatile struct	/* 0x150252D0 */
		{
				FIELD  SLK_HRZ_COMP                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_VRZ_COMP                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_RZ;	/* SLK_D2A_SLK_RZ */

typedef volatile union _SLK_REG_D2A_SLK_XOFF_
{
		volatile struct	/* 0x150252D4 */
		{
				FIELD  SLK_X_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_XOFF;	/* SLK_D2A_SLK_XOFF */

typedef volatile union _SLK_REG_D2A_SLK_YOFF_
{
		volatile struct	/* 0x150252D8 */
		{
				FIELD  SLK_Y_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_YOFF;	/* SLK_D2A_SLK_YOFF */

typedef volatile union _SLK_REG_D2A_SLK_SLP_CON0_
{
		volatile struct	/* 0x150252DC */
		{
				FIELD  SLK_SLP_1                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_SLP_CON0;	/* SLK_D2A_SLK_SLP_CON0 */

typedef volatile union _SLK_REG_D2A_SLK_SLP_CON1_
{
		volatile struct	/* 0x150252E0 */
		{
				FIELD  SLK_SLP_2                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_SLP_CON1;	/* SLK_D2A_SLK_SLP_CON1 */

typedef volatile union _SLK_REG_D2A_SLK_SLP_CON2_
{
		volatile struct	/* 0x150252E4 */
		{
				FIELD  SLK_SLP_3                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_SLP_CON2;	/* SLK_D2A_SLK_SLP_CON2 */

typedef volatile union _SLK_REG_D2A_SLK_SLP_CON3_
{
		volatile struct	/* 0x150252E8 */
		{
				FIELD  SLK_SLP_4                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_SLP_CON3;	/* SLK_D2A_SLK_SLP_CON3 */

typedef volatile union _SLK_REG_D2A_SLK_SIZE_
{
		volatile struct	/* 0x150252EC */
		{
				FIELD  SLK_TPIPE_WD                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_TPIPE_HT                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D2A_SLK_SIZE;	/* SLK_D2A_SLK_SIZE */

typedef volatile union _YNR_REG_D1A_YNR_TBL_
{
		volatile struct	/* 0x15025300 ~ 0x150256FF */
		{
				FIELD  YNR_TBL_Y0                                 :  5;		/*  0.. 4, 0x0000001F */
				FIELD  YNR_TBL_U0                                 :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  YNR_TBL_V0                                 :  5;		/* 10..14, 0x00007C00 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  YNR_TBL_Y1                                 :  5;		/* 16..20, 0x001F0000 */
				FIELD  YNR_TBL_U1                                 :  5;		/* 21..25, 0x03E00000 */
				FIELD  YNR_TBL_V1                                 :  5;		/* 26..30, 0x7C000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_TBL;	/* YNR_D1A_YNR_TBL */

typedef volatile union _YNR_REG_D1A_YNR_CON1_
{
		volatile struct	/* 0x15025700 */
		{
				FIELD  YNR_ENC                                    :  1;		/*  0.. 0, 0x00000001 */
				FIELD  YNR_ENY                                    :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  YNR_Y_FLT0_IDX                             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  1;		/*  5.. 5, 0x00000020 */
				FIELD  YNR_Y_FLT1_IDX                             :  1;		/*  6.. 6, 0x00000040 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  YNR_Y_FLT2_IDX                             :  2;		/*  8.. 9, 0x00000300 */
				FIELD  YNR_Y_FLT3_IDX                             :  3;		/* 10..12, 0x00001C00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_TILE_EDGE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  YNR_LCE_LINK                               :  1;		/* 20..20, 0x00100000 */
				FIELD  YNR_LCE_LUT_BYPASS                         :  1;		/* 21..21, 0x00200000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  YNR_SL2_LINK                               :  1;		/* 24..24, 0x01000000 */
				FIELD  YNR_VIDEO_MODE                             :  1;		/* 25..25, 0x02000000 */
				FIELD  YNR_LBIT_MODE                              :  1;		/* 26..26, 0x04000000 */
				FIELD  YNR_LP_MODE                                :  1;		/* 27..27, 0x08000000 */
				FIELD  YNR_TABLE_EN                               :  1;		/* 28..28, 0x10000000 */
				FIELD  YNR_TBL_PRC                                :  1;		/* 29..29, 0x20000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_CON1;	/* YNR_D1A_YNR_CON1 */

typedef volatile union _YNR_REG_D1A_YNR_CON2_
{
		volatile struct	/* 0x15025704 */
		{
				FIELD  YNR_IMPL_MODE                              :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  6;		/*  2.. 7, 0x000000FC */
				FIELD  YNR_C_SM_EDGE                              :  2;		/*  8.. 9, 0x00000300 */
				FIELD  rsv_10                                     :  2;		/* 10..11, 0x00000C00 */
				FIELD  YNR_FLT_C                                  :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     : 11;		/* 13..23, 0x00FFE000 */
				FIELD  YNR_C_SM_EDGE_TH                           :  3;		/* 24..26, 0x07000000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_CON2;	/* YNR_D1A_YNR_CON2 */

typedef volatile union _YNR_REG_D1A_YNR_YAD1_
{
		volatile struct	/* 0x15025708 */
		{
				FIELD  YNR_CEN_GAIN_LO_TH                         :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_CEN_GAIN_HI_TH                         :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_Y_SLOPE_V_TH                           :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_SLOPE_H_TH                           :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_YAD1;	/* YNR_D1A_YNR_YAD1 */

typedef volatile union _YNR_REG_D1A_YNR_YAD2_
{
		volatile struct	/* 0x1502570C */
		{
				FIELD  YNR_Y_VERT_ACT_TH                          :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_PTY_GAIN_TH                            :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_Y_VERT_SIGMA                           :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_GAIN_PRC                               :  3;		/* 24..26, 0x07000000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_YAD2;	/* YNR_D1A_YNR_YAD2 */

typedef volatile union _YNR_REG_D1A_YNR_Y4LUT1_
{
		volatile struct	/* 0x15025710 */
		{
				FIELD  YNR_Y_CPX1                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_CPX2                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_CPX3                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_CPX4                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_Y4LUT1;	/* YNR_D1A_YNR_Y4LUT1 */

typedef volatile union _YNR_REG_D1A_YNR_Y4LUT2_
{
		volatile struct	/* 0x15025714 */
		{
				FIELD  YNR_Y_SCALE_CPY0                           :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_Y_SCALE_CPY1                           :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_Y_SCALE_CPY2                           :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  YNR_Y_SCALE_CPY3                           :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_Y4LUT2;	/* YNR_D1A_YNR_Y4LUT2 */

typedef volatile union _YNR_REG_D1A_YNR_Y4LUT3_
{
		volatile struct	/* 0x15025718 */
		{
				FIELD  YNR_Y_SCALE_SP0                            :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_Y_SCALE_SP1                            :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_Y_SCALE_SP2                            :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  YNR_Y_SCALE_SP3                            :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_Y4LUT3;	/* YNR_D1A_YNR_Y4LUT3 */

typedef volatile union _YNR_REG_D1A_YNR_C4LUT1_
{
		volatile struct	/* 0x1502571C */
		{
				FIELD  YNR_C_CPX1                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_C_CPX2                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_C_CPX3                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_C4LUT1;	/* YNR_D1A_YNR_C4LUT1 */

typedef volatile union _YNR_REG_D1A_YNR_C4LUT2_
{
		volatile struct	/* 0x15025720 */
		{
				FIELD  YNR_C_SCALE_CPY0                           :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_C_SCALE_CPY1                           :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_C_SCALE_CPY2                           :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  YNR_C_SCALE_CPY3                           :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_C4LUT2;	/* YNR_D1A_YNR_C4LUT2 */

typedef volatile union _YNR_REG_D1A_YNR_C4LUT3_
{
		volatile struct	/* 0x15025724 */
		{
				FIELD  YNR_C_SCALE_SP0                            :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_C_SCALE_SP1                            :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_C_SCALE_SP2                            :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  YNR_C_SCALE_SP3                            :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_C4LUT3;	/* YNR_D1A_YNR_C4LUT3 */

typedef volatile union _YNR_REG_D1A_YNR_A4LUT2_
{
		volatile struct	/* 0x15025728 */
		{
				FIELD  YNR_Y_ACT_CPY0                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_ACT_CPY1                             :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_ACT_CPY2                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_ACT_CPY3                             :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_A4LUT2;	/* YNR_D1A_YNR_A4LUT2 */

typedef volatile union _YNR_REG_D1A_YNR_A4LUT3_
{
		volatile struct	/* 0x1502572C */
		{
				FIELD  YNR_Y_ACT_SP0                              :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  YNR_Y_ACT_SP1                              :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  YNR_Y_ACT_SP2                              :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  YNR_Y_ACT_SP3                              :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_A4LUT3;	/* YNR_D1A_YNR_A4LUT3 */

typedef volatile union _YNR_REG_D1A_YNR_L4LUT1_
{
		volatile struct	/* 0x15025730 */
		{
				FIELD  YNR_SL2_X1                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SL2_X2                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SL2_X3                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_L4LUT1;	/* YNR_D1A_YNR_L4LUT1 */

typedef volatile union _YNR_REG_D1A_YNR_L4LUT2_
{
		volatile struct	/* 0x15025734 */
		{
				FIELD  YNR_SL2_GAIN0                              :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  YNR_SL2_GAIN1                              :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  YNR_SL2_GAIN2                              :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  YNR_SL2_GAIN3                              :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_L4LUT2;	/* YNR_D1A_YNR_L4LUT2 */

typedef volatile union _YNR_REG_D1A_YNR_L4LUT3_
{
		volatile struct	/* 0x15025738 */
		{
				FIELD  YNR_SL2_SP0                                :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  YNR_SL2_SP1                                :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  YNR_SL2_SP2                                :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  YNR_SL2_SP3                                :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_L4LUT3;	/* YNR_D1A_YNR_L4LUT3 */

typedef volatile union _YNR_REG_D1A_YNR_PTY0V_
{
		volatile struct	/* 0x1502573C */
		{
				FIELD  YNR_Y_L0_V_RNG1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_L0_V_RNG2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_L0_V_RNG3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_L0_V_RNG4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTY0V;	/* YNR_D1A_YNR_PTY0V */

typedef volatile union _YNR_REG_D1A_YNR_CAD_
{
		volatile struct	/* 0x15025740 */
		{
				FIELD  rsv_0                                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_PTC_GAIN_TH                            :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_C_L_DIFF_TH                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_CAD;	/* YNR_D1A_YNR_CAD */

typedef volatile union _YNR_REG_D1A_YNR_PTY1V_
{
		volatile struct	/* 0x15025744 */
		{
				FIELD  YNR_Y_L1_V_RNG1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_L1_V_RNG2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_L1_V_RNG3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_L1_V_RNG4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTY1V;	/* YNR_D1A_YNR_PTY1V */

typedef volatile union _YNR_REG_D1A_YNR_SL2_
{
		volatile struct	/* 0x15025748 */
		{
				FIELD  YNR_SL2_C_GAIN                             :  4;		/*  0.. 3, 0x0000000F */
				FIELD  YNR_SL2_SCALE_GAIN                         :  3;		/*  4.. 6, 0x00000070 */
				FIELD  rsv_7                                      : 25;		/*  7..31, 0xFFFFFF80 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SL2;	/* YNR_D1A_YNR_SL2 */

typedef volatile union _YNR_REG_D1A_YNR_PTY2V_
{
		volatile struct	/* 0x1502574C */
		{
				FIELD  YNR_Y_L2_V_RNG1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_L2_V_RNG2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_L2_V_RNG3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_L2_V_RNG4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTY2V;	/* YNR_D1A_YNR_PTY2V */

typedef volatile union _YNR_REG_D1A_YNR_PTY3V_
{
		volatile struct	/* 0x15025750 */
		{
				FIELD  YNR_Y_L3_V_RNG1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_L3_V_RNG2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_L3_V_RNG3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_L3_V_RNG4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTY3V;	/* YNR_D1A_YNR_PTY3V */

typedef volatile union _YNR_REG_D1A_YNR_PTY0H_
{
		volatile struct	/* 0x15025754 */
		{
				FIELD  YNR_Y_L0_H_RNG1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_L0_H_RNG2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_L0_H_RNG3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_L0_H_RNG4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTY0H;	/* YNR_D1A_YNR_PTY0H */

typedef volatile union _YNR_REG_D1A_YNR_PTY1H_
{
		volatile struct	/* 0x15025758 */
		{
				FIELD  YNR_Y_L1_H_RNG1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_L1_H_RNG2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_L1_H_RNG3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_L1_H_RNG4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTY1H;	/* YNR_D1A_YNR_PTY1H */

typedef volatile union _YNR_REG_D1A_YNR_PTY2H_
{
		volatile struct	/* 0x1502575C */
		{
				FIELD  YNR_Y_L2_H_RNG1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_L2_H_RNG2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_L2_H_RNG3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_L2_H_RNG4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTY2H;	/* YNR_D1A_YNR_PTY2H */

typedef volatile union _YNR_REG_D1A_YNR_T4LUT1_
{
		volatile struct	/* 0x15025760 */
		{
				FIELD  YNR_TBL_CPX1                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_TBL_CPX2                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_TBL_CPX3                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_T4LUT1;	/* YNR_D1A_YNR_T4LUT1 */

typedef volatile union _YNR_REG_D1A_YNR_T4LUT2_
{
		volatile struct	/* 0x15025764 */
		{
				FIELD  YNR_TBL_GAIN_CPY0                          :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_TBL_GAIN_CPY1                          :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_TBL_GAIN_CPY2                          :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  YNR_TBL_GAIN_CPY3                          :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_T4LUT2;	/* YNR_D1A_YNR_T4LUT2 */

typedef volatile union _YNR_REG_D1A_YNR_T4LUT3_
{
		volatile struct	/* 0x15025768 */
		{
				FIELD  YNR_TBL_GAIN_SP0                           :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_TBL_GAIN_SP1                           :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_TBL_GAIN_SP2                           :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  YNR_TBL_GAIN_SP3                           :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_T4LUT3;	/* YNR_D1A_YNR_T4LUT3 */

typedef volatile union _YNR_REG_D1A_YNR_ACT1_
{
		volatile struct	/* 0x1502576C */
		{
				FIELD  YNR_ACT_SL2_GAIN                           :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  YNR_ACT_DIF_HI_TH                          :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  7;		/* 13..19, 0x000FE000 */
				FIELD  YNR_ACT_DIF_GAIN                           :  4;		/* 20..23, 0x00F00000 */
				FIELD  YNR_ACT_DIF_LO_TH                          :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_ACT1;	/* YNR_D1A_YNR_ACT1 */

typedef volatile union _YNR_REG_D1A_YNR_PTY3H_
{
		volatile struct	/* 0x15025770 */
		{
				FIELD  YNR_Y_L3_H_RNG1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_L3_H_RNG2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_L3_H_RNG3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_L3_H_RNG4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTY3H;	/* YNR_D1A_YNR_PTY3H */

typedef volatile union _YNR_REG_D1A_YNR_PTCV_
{
		volatile struct	/* 0x15025774 */
		{
				FIELD  YNR_C_V_RNG1                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_C_V_RNG2                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_C_V_RNG3                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_C_V_RNG4                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTCV;	/* YNR_D1A_YNR_PTCV */

typedef volatile union _YNR_REG_D1A_YNR_ACT4_
{
		volatile struct	/* 0x15025778 */
		{
				FIELD  YNR_Y_ACT_CEN_OFT                          :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  YNR_Y_ACT_CEN_GAIN                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  YNR_Y_ACT_CEN_TH                           :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     : 10;		/* 22..31, 0xFFC00000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_ACT4;	/* YNR_D1A_YNR_ACT4 */

typedef volatile union _YNR_REG_D1A_YNR_PTCH_
{
		volatile struct	/* 0x1502577C */
		{
				FIELD  YNR_C_H_RNG1                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_C_H_RNG2                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_C_H_RNG3                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_C_H_RNG4                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_PTCH;	/* YNR_D1A_YNR_PTCH */

typedef volatile union _YNR_REG_D1A_YNR_YLVL0_
{
		volatile struct	/* 0x15025780 */
		{
				FIELD  YNR_Y_L0_RNG_RAT_TH                        :  4;		/*  0.. 3, 0x0000000F */
				FIELD  YNR_Y_L1_RNG_RAT_TH                        :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  YNR_Y_L2_RNG_RAT_TH                        :  4;		/*  8..11, 0x00000F00 */
				FIELD  YNR_Y_L3_RNG_RAT_TH                        :  4;		/* 12..15, 0x0000F000 */
				FIELD  YNR_Y_L0_RNG_RAT_SL                        :  2;		/* 16..17, 0x00030000 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  YNR_Y_L1_RNG_RAT_SL                        :  2;		/* 20..21, 0x00300000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  YNR_Y_L2_RNG_RAT_SL                        :  2;		/* 24..25, 0x03000000 */
				FIELD  rsv_26                                     :  2;		/* 26..27, 0x0C000000 */
				FIELD  YNR_Y_L3_RNG_RAT_SL                        :  2;		/* 28..29, 0x30000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_YLVL0;	/* YNR_D1A_YNR_YLVL0 */

typedef volatile union _YNR_REG_D1A_YNR_YLVL1_
{
		volatile struct	/* 0x15025784 */
		{
				FIELD  YNR_Y_L0_HF_W                              :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  YNR_Y_L1_HF_W                              :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  YNR_Y_L2_HF_W                              :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  YNR_Y_L3_HF_W                              :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_YLVL1;	/* YNR_D1A_YNR_YLVL1 */

typedef volatile union _YNR_REG_D1A_YNR_HF_COR_
{
		volatile struct	/* 0x15025788 */
		{
				FIELD  YNR_Y_HF_CORE_TH                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_HF_CORE_SL                           :  2;		/*  8.. 9, 0x00000300 */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  YNR_Y_HF_CLIP                              :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_HF_BAL_MODE                          :  2;		/* 24..25, 0x03000000 */
				FIELD  YNR_Y_HF_BAL_STR                           :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_HF_COR;	/* YNR_D1A_YNR_HF_COR */

typedef volatile union _YNR_REG_D1A_YNR_HF_ACT0_
{
		volatile struct	/* 0x1502578C */
		{
				FIELD  YNR_Y_HF_ACT_X1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_HF_ACT_X2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_HF_ACT_X3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_HF_ACT_X4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_HF_ACT0;	/* YNR_D1A_YNR_HF_ACT0 */

typedef volatile union _YNR_REG_D1A_YNR_HF_ACT1_
{
		volatile struct	/* 0x15025790 */
		{
				FIELD  YNR_Y_HF_ACT_Y0                            :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  YNR_Y_HF_ACT_Y1                            :  7;		/*  8..14, 0x00007F00 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  YNR_Y_HF_ACT_Y2                            :  7;		/* 16..22, 0x007F0000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  YNR_Y_HF_ACT_Y3                            :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_HF_ACT1;	/* YNR_D1A_YNR_HF_ACT1 */

typedef volatile union _YNR_REG_D1A_YNR_ACTC_
{
		volatile struct	/* 0x15025794 */
		{
				FIELD  YNR_RSV                                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_ACT_BLD_BASE_C                         :  7;		/*  8..14, 0x00007F00 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  YNR_C_DITH_U                               :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  YNR_C_DITH_V                               :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_ACTC;	/* YNR_D1A_YNR_ACTC */

typedef volatile union _YNR_REG_D1A_YNR_YLAD_
{
		volatile struct	/* 0x15025798 */
		{
				FIELD  YNR_CEN_GAIN_LO_TH_LPF                     :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_CEN_GAIN_HI_TH_LPF                     :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_YLAD;	/* YNR_D1A_YNR_YLAD */

typedef volatile union _YNR_REG_D1A_YNR_HF_ACT2_
{
		volatile struct	/* 0x1502579C */
		{
				FIELD  YNR_Y_HF_ACT_Y4                            :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  YNR_Y_HF_ACT_SP4                           :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_HF_ACT2;	/* YNR_D1A_YNR_HF_ACT2 */

typedef volatile union _YNR_REG_D1A_YNR_HF_ACT3_
{
		volatile struct	/* 0x150257A0 */
		{
				FIELD  YNR_Y_HF_ACT_SP0                           :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  YNR_Y_HF_ACT_SP1                           :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  YNR_Y_HF_ACT_SP2                           :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  YNR_Y_HF_ACT_SP3                           :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_HF_ACT3;	/* YNR_D1A_YNR_HF_ACT3 */

typedef volatile union _YNR_REG_D1A_YNR_HF_LUMA0_
{
		volatile struct	/* 0x150257A4 */
		{
				FIELD  YNR_Y_HF_LUMA_X1                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_HF_LUMA_X2                           :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_HF_LUMA_Y0                           :  7;		/* 16..22, 0x007F0000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  YNR_Y_HF_LUMA_Y1                           :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_HF_LUMA0;	/* YNR_D1A_YNR_HF_LUMA0 */

typedef volatile union _YNR_REG_D1A_YNR_HF_LUMA1_
{
		volatile struct	/* 0x150257A8 */
		{
				FIELD  YNR_Y_HF_LUMA_Y2                           :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  YNR_Y_HF_LUMA_SP0                          :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  YNR_Y_HF_LUMA_SP1                          :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  YNR_Y_HF_LUMA_SP2                          :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_HF_LUMA1;	/* YNR_D1A_YNR_HF_LUMA1 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_GAIN1_
{
		volatile struct	/* 0x150257AC */
		{
				FIELD  YNR_LCE_GAIN_S0                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_LCE_GAIN_S1                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_LCE_GAIN_S2                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_LCE_GAIN_S3                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_GAIN1;	/* YNR_D1A_YNR_LCE_GAIN1 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_GAIN2_
{
		volatile struct	/* 0x150257B0 */
		{
				FIELD  YNR_LCE_GAIN_S4                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_LCE_GAIN_S5                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_LCE_GAIN_S6                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_GAIN2;	/* YNR_D1A_YNR_LCE_GAIN2 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_LUTP1_
{
		volatile struct	/* 0x150257B4 */
		{
				FIELD  YNR_LCE_P0_S4                              :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_LCE_P1_S4                              :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_LCE_P50_S4                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_LCE_P250_S4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_LUTP1;	/* YNR_D1A_YNR_LCE_LUTP1 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_LUTP2_
{
		volatile struct	/* 0x150257B8 */
		{
				FIELD  YNR_LCE_P500_S4                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_LCE_P750_S4                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_LCE_P950_S4                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_LCE_P999_S4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_LUTP2;	/* YNR_D1A_YNR_LCE_LUTP2 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_LUTO1_
{
		volatile struct	/* 0x150257BC */
		{
				FIELD  YNR_LCE_O0_S4                              :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_LCE_O1_S4                              :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_LCE_O50_S4                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_LCE_O250_S4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_LUTO1;	/* YNR_D1A_YNR_LCE_LUTO1 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_LUTO2_
{
		volatile struct	/* 0x150257C0 */
		{
				FIELD  YNR_LCE_O500_S4                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_LCE_O750_S4                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_LCE_O950_S4                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_LCE_O999_S4                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_LUTO2;	/* YNR_D1A_YNR_LCE_LUTO2 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_LUTS1_
{
		volatile struct	/* 0x150257C4 */
		{
				FIELD  YNR_LCE_SP0                                : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_LCE_SP1                                : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_LUTS1;	/* YNR_D1A_YNR_LCE_LUTS1 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_LUTS2_
{
		volatile struct	/* 0x150257C8 */
		{
				FIELD  YNR_LCE_SP2                                : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_LCE_SP3                                : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_LUTS2;	/* YNR_D1A_YNR_LCE_LUTS2 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_LUTS3_
{
		volatile struct	/* 0x150257CC */
		{
				FIELD  YNR_LCE_SP4                                : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_LCE_SP5                                : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_LUTS3;	/* YNR_D1A_YNR_LCE_LUTS3 */

typedef volatile union _YNR_REG_D1A_YNR_LCE_LUTS4_
{
		volatile struct	/* 0x150257D0 */
		{
				FIELD  YNR_LCE_SP6                                : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_LCE_LUTS4;	/* YNR_D1A_YNR_LCE_LUTS4 */

typedef volatile union _YNR_REG_D1A_YNR_Y4LUT4_
{
		volatile struct	/* 0x150257D4 */
		{
				FIELD  YNR_Y_CPX5                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_CPX6                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_CPX7                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  YNR_Y_CPX8                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_Y4LUT4;	/* YNR_D1A_YNR_Y4LUT4 */

typedef volatile union _YNR_REG_D1A_YNR_Y4LUT5_
{
		volatile struct	/* 0x150257D8 */
		{
				FIELD  YNR_Y_SCALE_CPY4                           :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_Y_SCALE_CPY5                           :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_Y_SCALE_CPY6                           :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  YNR_Y_SCALE_CPY7                           :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_Y4LUT5;	/* YNR_D1A_YNR_Y4LUT5 */

typedef volatile union _YNR_REG_D1A_YNR_Y4LUT6_
{
		volatile struct	/* 0x150257DC */
		{
				FIELD  YNR_Y_SCALE_SP4                            :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_Y_SCALE_SP5                            :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  YNR_Y_SCALE_SP6                            :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  YNR_Y_SCALE_SP7                            :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_Y4LUT6;	/* YNR_D1A_YNR_Y4LUT6 */

typedef volatile union _YNR_REG_D1A_YNR_Y4LUT7_
{
		volatile struct	/* 0x150257E0 */
		{
				FIELD  YNR_Y_SCALE_CPY8                           :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  YNR_Y_SCALE_SP8                            :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_Y4LUT7;	/* YNR_D1A_YNR_Y4LUT7 */

typedef volatile union _YNR_REG_D1A_YNR_A4LUT1_
{
		volatile struct	/* 0x150257E4 */
		{
				FIELD  YNR_Y_ACT_CPX1                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_Y_ACT_CPX2                             :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_Y_ACT_CPX3                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_A4LUT1;	/* YNR_D1A_YNR_A4LUT1 */

typedef volatile union _YNR_REG_D1A_YNR_SKIN_CON_
{
		volatile struct	/* 0x150257E8 */
		{
				FIELD  YNR_SKIN_LINK                              :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  7;		/*  1.. 7, 0x000000FE */
				FIELD  YNR_SKIN_GAIN_HI                           :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN_GAIN_LO                           :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN_CON;	/* YNR_D1A_YNR_SKIN_CON */

typedef volatile union _YNR_REG_D1A_YNR_SKIN1_Y_
{
		volatile struct	/* 0x150257EC */
		{
				FIELD  YNR_SKIN1_Y_THSL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SKIN1_Y_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN1_Y_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN1_Y;	/* YNR_D1A_YNR_SKIN1_Y */

typedef volatile union _YNR_REG_D1A_YNR_SKIN1_U_
{
		volatile struct	/* 0x150257F0 */
		{
				FIELD  YNR_SKIN1_U_THSL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SKIN1_U_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN1_U_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN1_U;	/* YNR_D1A_YNR_SKIN1_U */

typedef volatile union _YNR_REG_D1A_YNR_SKIN1_V_
{
		volatile struct	/* 0x150257F4 */
		{
				FIELD  YNR_SKIN1_V_THSL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SKIN1_V_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN1_V_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN1_V;	/* YNR_D1A_YNR_SKIN1_V */

typedef volatile union _YNR_REG_D1A_YNR_SKIN2_Y_
{
		volatile struct	/* 0x150257F8 */
		{
				FIELD  YNR_SKIN2_Y_THSL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SKIN2_Y_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN2_Y_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN2_Y;	/* YNR_D1A_YNR_SKIN2_Y */

typedef volatile union _YNR_REG_D1A_YNR_SKIN2_U_
{
		volatile struct	/* 0x150257FC */
		{
				FIELD  YNR_SKIN2_U_THSL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SKIN2_U_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN2_U_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN2_U;	/* YNR_D1A_YNR_SKIN2_U */

typedef volatile union _YNR_REG_D1A_YNR_SKIN2_V_
{
		volatile struct	/* 0x15025800 */
		{
				FIELD  YNR_SKIN2_V_THSL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SKIN2_V_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN2_V_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN2_V;	/* YNR_D1A_YNR_SKIN2_V */

typedef volatile union _YNR_REG_D1A_YNR_SKIN3_Y_
{
		volatile struct	/* 0x15025804 */
		{
				FIELD  YNR_SKIN3_Y_THSL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SKIN3_Y_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN3_Y_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN3_Y;	/* YNR_D1A_YNR_SKIN3_Y */

typedef volatile union _YNR_REG_D1A_YNR_SKIN3_U_
{
		volatile struct	/* 0x15025808 */
		{
				FIELD  YNR_SKIN3_U_THSL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SKIN3_U_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN3_U_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN3_U;	/* YNR_D1A_YNR_SKIN3_U */

typedef volatile union _YNR_REG_D1A_YNR_SKIN3_V_
{
		volatile struct	/* 0x1502580C */
		{
				FIELD  YNR_SKIN3_V_THSL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  YNR_SKIN3_V_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  YNR_SKIN3_V_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_SKIN3_V;	/* YNR_D1A_YNR_SKIN3_V */

typedef volatile union _YNR_REG_D1A_YNR_RSV1_
{
		volatile struct	/* 0x15025810 */
		{
				FIELD  YNR_RSV1                                   : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_RSV1;	/* YNR_D1A_YNR_RSV1 */

typedef volatile union _YNR_REG_D1A_YNR_DGLC_CTRL_
{
		volatile struct	/* 0x15025830 */
		{
				FIELD  YNR_DGLC_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_DGLC_CTRL;	/* YNR_D1A_YNR_DGLC_CTRL */

typedef volatile union _YNR_REG_D1A_YNR_DGLC_TH_
{
		volatile struct	/* 0x15025834 */
		{
				FIELD  YNR_DGLC_Y_TH                              : 10;		/*  0.. 9, 0x000003FF */
				FIELD  YNR_DGLC_U_TH                              : 10;		/* 10..19, 0x000FFC00 */
				FIELD  YNR_DGLC_V_TH                              : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_DGLC_TH;	/* YNR_D1A_YNR_DGLC_TH */

typedef volatile union _YNR_REG_D1A_YNR_DGLC_GAIN_Y_
{
		volatile struct	/* 0x15025838 */
		{
				FIELD  YNR_DGLC_Y_GAIN1                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  YNR_DGLC_Y_GAIN2                           : 14;		/* 14..27, 0x0FFFC000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_DGLC_GAIN_Y;	/* YNR_D1A_YNR_DGLC_GAIN_Y */

typedef volatile union _YNR_REG_D1A_YNR_DGLC_GAIN_U_
{
		volatile struct	/* 0x1502583C */
		{
				FIELD  YNR_DGLC_U_GAIN1                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  YNR_DGLC_U_GAIN2                           : 14;		/* 14..27, 0x0FFFC000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_DGLC_GAIN_U;	/* YNR_D1A_YNR_DGLC_GAIN_U */

typedef volatile union _YNR_REG_D1A_YNR_DGLC_GAIN_V_
{
		volatile struct	/* 0x15025840 */
		{
				FIELD  YNR_DGLC_V_GAIN1                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  YNR_DGLC_V_GAIN2                           : 14;		/* 14..27, 0x0FFFC000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_DGLC_GAIN_V;	/* YNR_D1A_YNR_DGLC_GAIN_V */

typedef volatile union _YNR_REG_D1A_YNR_DGLC_OFST_Y_
{
		volatile struct	/* 0x15025844 */
		{
				FIELD  YNR_DGLC_Y_OFFSET1                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  YNR_DGLC_Y_OFFSET2                         : 12;		/* 12..23, 0x00FFF000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_DGLC_OFST_Y;	/* YNR_D1A_YNR_DGLC_OFST_Y */

typedef volatile union _YNR_REG_D1A_YNR_DGLC_OFST_U_
{
		volatile struct	/* 0x15025848 */
		{
				FIELD  YNR_DGLC_U_OFFSET1                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  YNR_DGLC_U_OFFSET2                         : 12;		/* 12..23, 0x00FFF000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_DGLC_OFST_U;	/* YNR_D1A_YNR_DGLC_OFST_U */

typedef volatile union _YNR_REG_D1A_YNR_DGLC_OFST_V_
{
		volatile struct	/* 0x1502584C */
		{
				FIELD  YNR_DGLC_V_OFFSET1                         : 12;		/*  0..11, 0x00000FFF */
				FIELD  YNR_DGLC_V_OFFSET2                         : 12;		/* 12..23, 0x00FFF000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}YNR_REG_D1A_YNR_DGLC_OFST_V;	/* YNR_D1A_YNR_DGLC_OFST_V */

typedef volatile union _NDG_REG_D1A_NDG_RAN_0_
{
		volatile struct	/* 0x15025900 */
		{
				FIELD  NDG_NOISE_GSEED                            : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_NOISE_SEED0                            : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D1A_NDG_RAN_0;	/* NDG_D1A_NDG_RAN_0 */

typedef volatile union _NDG_REG_D1A_NDG_RAN_1_
{
		volatile struct	/* 0x15025904 */
		{
				FIELD  NDG_X_OFST                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_Y_OFST                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D1A_NDG_RAN_1;	/* NDG_D1A_NDG_RAN_1 */

typedef volatile union _NDG_REG_D1A_NDG_RAN_2_
{
		volatile struct	/* 0x15025908 */
		{
				FIELD  NDG_IMAGE_WD                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D1A_NDG_RAN_2;	/* NDG_D1A_NDG_RAN_2 */

typedef volatile union _NDG_REG_D1A_NDG_RAN_3_
{
		volatile struct	/* 0x1502590C */
		{
				FIELD  NDG_TILE_WD                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_TILE_HT                                : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D1A_NDG_RAN_3;	/* NDG_D1A_NDG_RAN_3 */

typedef volatile union _NDG_REG_D1A_NDG_CROP_X_
{
		volatile struct	/* 0x15025910 */
		{
				FIELD  NDG_CROP_XSTART                            : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_CROP_XEND                              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D1A_NDG_CROP_X;	/* NDG_D1A_NDG_CROP_X */

typedef volatile union _NDG_REG_D1A_NDG_CROP_Y_
{
		volatile struct	/* 0x15025914 */
		{
				FIELD  NDG_CROP_YSTART                            : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_CROP_YEND                              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D1A_NDG_CROP_Y;	/* NDG_D1A_NDG_CROP_Y */

typedef volatile union _SRZ_REG_D4A_SRZ_CONTROL_
{
		volatile struct	/* 0x15025940 */
		{
				FIELD  SRZ_HORI_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  SRZ_VERT_EN                                :  1;		/*  1.. 1, 0x00000002 */
				FIELD  SRZ_OUTPUT_WAIT_EN                         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  SRZ_VERT_FIRST                             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D4A_SRZ_CONTROL;	/* SRZ_D4A_SRZ_CONTROL */

typedef volatile union _SRZ_REG_D4A_SRZ_IN_IMG_
{
		volatile struct	/* 0x15025944 */
		{
				FIELD  SRZ_IN_WD                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SRZ_IN_HT                                  : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D4A_SRZ_IN_IMG;	/* SRZ_D4A_SRZ_IN_IMG */

typedef volatile union _SRZ_REG_D4A_SRZ_OUT_IMG_
{
		volatile struct	/* 0x15025948 */
		{
				FIELD  SRZ_OUT_WD                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SRZ_OUT_HT                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D4A_SRZ_OUT_IMG;	/* SRZ_D4A_SRZ_OUT_IMG */

typedef volatile union _SRZ_REG_D4A_SRZ_HORI_STEP_
{
		volatile struct	/* 0x1502594C */
		{
				FIELD  SRZ_HORI_STEP                              : 19;		/*  0..18, 0x0007FFFF */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D4A_SRZ_HORI_STEP;	/* SRZ_D4A_SRZ_HORI_STEP */

typedef volatile union _SRZ_REG_D4A_SRZ_VERT_STEP_
{
		volatile struct	/* 0x15025950 */
		{
				FIELD  SRZ_VERT_STEP                              : 19;		/*  0..18, 0x0007FFFF */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D4A_SRZ_VERT_STEP;	/* SRZ_D4A_SRZ_VERT_STEP */

typedef volatile union _SRZ_REG_D4A_SRZ_HORI_INT_OFST_
{
		volatile struct	/* 0x15025954 */
		{
				FIELD  SRZ_HORI_INT_OFST                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D4A_SRZ_HORI_INT_OFST;	/* SRZ_D4A_SRZ_HORI_INT_OFST */

typedef volatile union _SRZ_REG_D4A_SRZ_HORI_SUB_OFST_
{
		volatile struct	/* 0x15025958 */
		{
				FIELD  SRZ_HORI_SUB_OFST                          : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     : 17;		/* 15..31, 0xFFFF8000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D4A_SRZ_HORI_SUB_OFST;	/* SRZ_D4A_SRZ_HORI_SUB_OFST */

typedef volatile union _SRZ_REG_D4A_SRZ_VERT_INT_OFST_
{
		volatile struct	/* 0x1502595C */
		{
				FIELD  SRZ_VERT_INT_OFST                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D4A_SRZ_VERT_INT_OFST;	/* SRZ_D4A_SRZ_VERT_INT_OFST */

typedef volatile union _SRZ_REG_D4A_SRZ_VERT_SUB_OFST_
{
		volatile struct	/* 0x15025960 */
		{
				FIELD  SRZ_VERT_SUB_OFST                          : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     : 17;		/* 15..31, 0xFFFF8000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D4A_SRZ_VERT_SUB_OFST;	/* SRZ_D4A_SRZ_VERT_SUB_OFST */

typedef volatile union _C02_REG_D1A_C02_CON_
{
		volatile struct	/* 0x15025980 */
		{
				FIELD  C02_TPIPE_EDGE                             :  4;		/*  0.. 3, 0x0000000F */
				FIELD  C02_INTERP_MODE                            :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}C02_REG_D1A_C02_CON;	/* C02_D1A_C02_CON */

typedef volatile union _C02_REG_D1A_C02_CROP_CON1_
{
		volatile struct	/* 0x15025984 */
		{
				FIELD  C02_CROP_XSTART                            : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  C02_CROP_XEND                              : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}C02_REG_D1A_C02_CROP_CON1;	/* C02_D1A_C02_CROP_CON1 */

typedef volatile union _C02_REG_D1A_C02_CROP_CON2_
{
		volatile struct	/* 0x15025988 */
		{
				FIELD  C02_CROP_YSTART                            : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  C02_CROP_YEND                              : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}C02_REG_D1A_C02_CROP_CON2;	/* C02_D1A_C02_CROP_CON2 */

typedef volatile union _UNP_REG_D9A_UNP_OFST_
{
		volatile struct	/* 0x150259C0 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D9A_UNP_OFST;	/* UNP_D9A_UNP_OFST */

typedef volatile union _UNP_REG_D9A_UNP_CONT_
{
		volatile struct	/* 0x150259C4 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D9A_UNP_CONT;	/* UNP_D9A_UNP_CONT */

typedef volatile union _UNP_REG_D10A_UNP_OFST_
{
		volatile struct	/* 0x15025A00 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D10A_UNP_OFST;	/* UNP_D10A_UNP_OFST */

typedef volatile union _UNP_REG_D10A_UNP_CONT_
{
		volatile struct	/* 0x15025A04 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D10A_UNP_CONT;	/* UNP_D10A_UNP_CONT */

typedef volatile union _UNP_REG_D11A_UNP_OFST_
{
		volatile struct	/* 0x15025A40 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D11A_UNP_OFST;	/* UNP_D11A_UNP_OFST */

typedef volatile union _UNP_REG_D11A_UNP_CONT_
{
		volatile struct	/* 0x15025A44 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D11A_UNP_CONT;	/* UNP_D11A_UNP_CONT */

typedef volatile union _MIX_REG_D1A_MIX_CTRL0_
{
		volatile struct	/* 0x15026000 */
		{
				FIELD  MIX_WT_SEL                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  MIX_SLOPE_SEL                              :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  MIX_Y_EN                                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  MIX_Y_DEFAULT                              :  1;		/*  5.. 5, 0x00000020 */
				FIELD  MIX_UV_EN                                  :  1;		/*  6.. 6, 0x00000040 */
				FIELD  MIX_UV_DEFAULT                             :  1;		/*  7.. 7, 0x00000080 */
				FIELD  MIX_B0                                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  MIX_B1                                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  MIX_DT                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}MIX_REG_D1A_MIX_CTRL0;	/* MIX_D1A_MIX_CTRL0 */

typedef volatile union _MIX_REG_D1A_MIX_CTRL1_
{
		volatile struct	/* 0x15026004 */
		{
				FIELD  MIX_M0                                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  MIX_M1                                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}MIX_REG_D1A_MIX_CTRL1;	/* MIX_D1A_MIX_CTRL1 */

typedef volatile union _C24_REG_D3A_C24_TILE_EDGE_
{
		volatile struct	/* 0x15026040 */
		{
				FIELD  C24_TILE_EDGE                              :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}C24_REG_D3A_C24_TILE_EDGE;	/* C24_D3A_C24_TILE_EDGE */

typedef volatile union _C2G_REG_D1A_C2G_CONV_0A_
{
		volatile struct	/* 0x15026080 */
		{
				FIELD  C2G_CNV_00                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  C2G_CNV_01                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}C2G_REG_D1A_C2G_CONV_0A;	/* C2G_D1A_C2G_CONV_0A */

typedef volatile union _C2G_REG_D1A_C2G_CONV_0B_
{
		volatile struct	/* 0x15026084 */
		{
				FIELD  C2G_CNV_02                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  C2G_Y_OFST                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}C2G_REG_D1A_C2G_CONV_0B;	/* C2G_D1A_C2G_CONV_0B */

typedef volatile union _C2G_REG_D1A_C2G_CONV_1A_
{
		volatile struct	/* 0x15026088 */
		{
				FIELD  C2G_CNV_10                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  C2G_CNV_11                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}C2G_REG_D1A_C2G_CONV_1A;	/* C2G_D1A_C2G_CONV_1A */

typedef volatile union _C2G_REG_D1A_C2G_CONV_1B_
{
		volatile struct	/* 0x1502608C */
		{
				FIELD  C2G_CNV_12                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  C2G_U_OFST                                 : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}C2G_REG_D1A_C2G_CONV_1B;	/* C2G_D1A_C2G_CONV_1B */

typedef volatile union _C2G_REG_D1A_C2G_CONV_2A_
{
		volatile struct	/* 0x15026090 */
		{
				FIELD  C2G_CNV_20                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  C2G_CNV_21                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}C2G_REG_D1A_C2G_CONV_2A;	/* C2G_D1A_C2G_CONV_2A */

typedef volatile union _C2G_REG_D1A_C2G_CONV_2B_
{
		volatile struct	/* 0x15026094 */
		{
				FIELD  C2G_CNV_22                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  C2G_V_OFST                                 : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}C2G_REG_D1A_C2G_CONV_2B;	/* C2G_D1A_C2G_CONV_2B */

typedef volatile union _IGGM_REG_D1A_IGGM_LUT_RG_
{
		volatile struct	/* 0x150260C0 ~ 0x150263BF */
		{
				FIELD  IGGM_R                                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  IGGM_G                                     : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}IGGM_REG_D1A_IGGM_LUT_RG;	/* IGGM_D1A_IGGM_LUT_RG */

typedef volatile union _IGGM_REG_D1A_IGGM_LUT_B_
{
		volatile struct	/* 0x150264C0 ~ 0x150267BF */
		{
				FIELD  IGGM_B                                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}IGGM_REG_D1A_IGGM_LUT_B;	/* IGGM_D1A_IGGM_LUT_B */

typedef volatile union _IGGM_REG_D1A_IGGM_CTRL_
{
		volatile struct	/* 0x150268C0 */
		{
				FIELD  IGGM_LNR                                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  IGGM_END_VAR                               : 12;		/*  1..12, 0x00001FFE */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}IGGM_REG_D1A_IGGM_CTRL;	/* IGGM_D1A_IGGM_CTRL */

typedef volatile union _CCM_REG_D3A_CCM_CNV_1_
{
		volatile struct	/* 0x150269C0 */
		{
				FIELD  CCM_CNV_00                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CCM_CNV_01                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D3A_CCM_CNV_1;	/* CCM_D3A_CCM_CNV_1 */

typedef volatile union _CCM_REG_D3A_CCM_CNV_2_
{
		volatile struct	/* 0x150269C4 */
		{
				FIELD  CCM_CNV_02                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D3A_CCM_CNV_2;	/* CCM_D3A_CCM_CNV_2 */

typedef volatile union _CCM_REG_D3A_CCM_CNV_3_
{
		volatile struct	/* 0x150269C8 */
		{
				FIELD  CCM_CNV_10                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CCM_CNV_11                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D3A_CCM_CNV_3;	/* CCM_D3A_CCM_CNV_3 */

typedef volatile union _CCM_REG_D3A_CCM_CNV_4_
{
		volatile struct	/* 0x150269CC */
		{
				FIELD  CCM_CNV_12                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D3A_CCM_CNV_4;	/* CCM_D3A_CCM_CNV_4 */

typedef volatile union _CCM_REG_D3A_CCM_CNV_5_
{
		volatile struct	/* 0x150269D0 */
		{
				FIELD  CCM_CNV_20                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CCM_CNV_21                                 : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D3A_CCM_CNV_5;	/* CCM_D3A_CCM_CNV_5 */

typedef volatile union _CCM_REG_D3A_CCM_CNV_6_
{
		volatile struct	/* 0x150269D4 */
		{
				FIELD  CCM_CNV_22                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D3A_CCM_CNV_6;	/* CCM_D3A_CCM_CNV_6 */

typedef volatile union _CCM_REG_D3A_CCM_CTRL_
{
		volatile struct	/* 0x150269D8 */
		{
				FIELD  CCM_ACC                                    :  4;		/*  0.. 3, 0x0000000F */
				FIELD  CCM_MOFST_R                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  CCM_POFST_R                                :  1;		/*  5.. 5, 0x00000020 */
				FIELD  CCM_CFC_EN                                 :  1;		/*  6.. 6, 0x00000040 */
				FIELD  CCM_IN_FMT                                 :  1;		/*  7.. 7, 0x00000080 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D3A_CCM_CTRL;	/* CCM_D3A_CCM_CTRL */

typedef volatile union _CCM_REG_D3A_CCM_CFC_CTRL1_
{
		volatile struct	/* 0x150269DC */
		{
				FIELD  CCM_L                                      : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CCM_H                                      : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D3A_CCM_CFC_CTRL1;	/* CCM_D3A_CCM_CFC_CTRL1 */

typedef volatile union _CCM_REG_D3A_CCM_CFC_CTRL2_
{
		volatile struct	/* 0x150269E0 */
		{
				FIELD  CCM_LB                                     :  5;		/*  0.. 4, 0x0000001F */
				FIELD  CCM_HB                                     :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  CCM_LG                                     :  5;		/* 10..14, 0x00007C00 */
				FIELD  CCM_HG                                     :  5;		/* 15..19, 0x000F8000 */
				FIELD  CCM_LR                                     :  5;		/* 20..24, 0x01F00000 */
				FIELD  CCM_HR                                     :  5;		/* 25..29, 0x3E000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CCM_REG_D3A_CCM_CFC_CTRL2;	/* CCM_D3A_CCM_CFC_CTRL2 */

typedef volatile union _LCE_REG_D1A_LCE_CON_
{
		volatile struct	/* 0x15026A00 */
		{
				FIELD  LCE_GLOB                                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LCE_GLOB_VHALF                             :  7;		/*  1.. 7, 0x000000FE */
				FIELD  LCE_EDGE                                   :  4;		/*  8..11, 0x00000F00 */
				FIELD  rsv_12                                     : 16;		/* 12..27, 0x0FFFF000 */
				FIELD  LCE_RESERVED                               :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_CON;	/* LCE_D1A_LCE_CON */

typedef volatile union _LCE_REG_D1A_LCE_ZR_
{
		volatile struct	/* 0x15026A04 */
		{
				FIELD  LCE_BCMK_Y                                 : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  LCE_BCMK_X                                 : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_ZR;	/* LCE_D1A_LCE_ZR */

typedef volatile union _LCE_REG_D1A_LCE_SLM_SIZE_
{
		volatile struct	/* 0x15026A08 */
		{
				FIELD  LCE_SLM_HT                                 :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  LCE_SLM_WD                                 :  9;		/* 16..24, 0x01FF0000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_SLM_SIZE;	/* LCE_D1A_LCE_SLM_SIZE */

typedef volatile union _LCE_REG_D1A_LCE_OFST_
{
		volatile struct	/* 0x15026A0C */
		{
				FIELD  LCE_OFST_Y                                 : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  LCE_OFST_X                                 : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_OFST;	/* LCE_D1A_LCE_OFST */

typedef volatile union _LCE_REG_D1A_LCE_BIAS_
{
		volatile struct	/* 0x15026A10 */
		{
				FIELD  LCE_BIAS_Y                                 :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  6;		/*  9..14, 0x00007E00 */
				FIELD  LCE_BIAS_X                                 :  9;		/* 15..23, 0x00FF8000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_BIAS;	/* LCE_D1A_LCE_BIAS */

typedef volatile union _LCE_REG_D1A_LCE_IMAGE_SIZE_
{
		volatile struct	/* 0x15026A14 */
		{
				FIELD  LCE_IMAGE_HT                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  LCE_IMAGE_WD                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_IMAGE_SIZE;	/* LCE_D1A_LCE_IMAGE_SIZE */

typedef volatile union _LCE_REG_D1A_LCE_GLOBAL_
{
		volatile struct	/* 0x15026A18 */
		{
				FIELD  rsv_0                                      : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  LCE_GLOB_POS                               :  1;		/* 24..24, 0x01000000 */
				FIELD  LCE_GLOB_TONE                              :  1;		/* 25..25, 0x02000000 */
				FIELD  LCE_LC_TONE                                :  1;		/* 26..26, 0x04000000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_GLOBAL;	/* LCE_D1A_LCE_GLOBAL */

typedef volatile union _LCE_REG_D1A_LCE_CEN_PARA0_
{
		volatile struct	/* 0x15026A1C */
		{
				FIELD  LCE_CEN_END                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  LCE_CEN_BLD_WT                             :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_CORING_TH                              : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  3;		/* 28..30, 0x70000000 */
				FIELD  LCE_CEN_SLOPE_DEP_EN                       :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_CEN_PARA0;	/* LCE_D1A_LCE_CEN_PARA0 */

typedef volatile union _LCE_REG_D1A_LCE_CEN_PARA1_
{
		volatile struct	/* 0x15026A20 */
		{
				FIELD  LCE_CEN_MAX_SLOPE                          :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LCE_CEN_MIN_SLOPE                          :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_CEN_PARA1;	/* LCE_D1A_LCE_CEN_PARA1 */

typedef volatile union _LCE_REG_D1A_LCE_CEN_PARA2_
{
		volatile struct	/* 0x15026A24 */
		{
				FIELD  LCE_CEN_MAX_SLOPE_N                        :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LCE_CEN_MIN_SLOPE_N                        :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_CEN_PARA2;	/* LCE_D1A_LCE_CEN_PARA2 */

typedef volatile union _LCE_REG_D1A_LCE_BIL_TH0_
{
		volatile struct	/* 0x15026A28 */
		{
				FIELD  LCE_BIL_TH2                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_BIL_TH1                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_BIL_TH0;	/* LCE_D1A_LCE_BIL_TH0 */

typedef volatile union _LCE_REG_D1A_LCE_BIL_TH1_
{
		volatile struct	/* 0x15026A2C */
		{
				FIELD  LCE_BIL_TH4                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_BIL_TH3                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_BIL_TH1;	/* LCE_D1A_LCE_BIL_TH1 */

typedef volatile union _LCE_REG_D1A_LCE_TM_PARA0_
{
		volatile struct	/* 0x15026A30 */
		{
				FIELD  LCE_TC_P1                                  : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_TC_P0                                  : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TM_PARA0;	/* LCE_D1A_LCE_TM_PARA0 */

typedef volatile union _LCE_REG_D1A_LCE_TM_PARA1_
{
		volatile struct	/* 0x15026A34 */
		{
				FIELD  LCE_TC_P250                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_TC_P50                                 : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TM_PARA1;	/* LCE_D1A_LCE_TM_PARA1 */

typedef volatile union _LCE_REG_D1A_LCE_TM_PARA2_
{
		volatile struct	/* 0x15026A38 */
		{
				FIELD  LCE_TC_P750                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_TC_P500                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TM_PARA2;	/* LCE_D1A_LCE_TM_PARA2 */

typedef volatile union _LCE_REG_D1A_LCE_TM_PARA3_
{
		volatile struct	/* 0x15026A3C */
		{
				FIELD  LCE_TC_P999                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_TC_P950                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TM_PARA3;	/* LCE_D1A_LCE_TM_PARA3 */

typedef volatile union _LCE_REG_D1A_LCE_TM_PARA4_
{
		volatile struct	/* 0x15026A40 */
		{
				FIELD  LCE_TC_O1                                  : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_TC_O0                                  : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TM_PARA4;	/* LCE_D1A_LCE_TM_PARA4 */

typedef volatile union _LCE_REG_D1A_LCE_TM_PARA5_
{
		volatile struct	/* 0x15026A44 */
		{
				FIELD  LCE_TC_O250                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_TC_O50                                 : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TM_PARA5;	/* LCE_D1A_LCE_TM_PARA5 */

typedef volatile union _LCE_REG_D1A_LCE_TM_PARA6_
{
		volatile struct	/* 0x15026A48 */
		{
				FIELD  LCE_TC_O750                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_TC_O500                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TM_PARA6;	/* LCE_D1A_LCE_TM_PARA6 */

typedef volatile union _LCE_REG_D1A_LCE_TM_PARA7_
{
		volatile struct	/* 0x15026A4C */
		{
				FIELD  LCE_TC_O999                                : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_TC_O950                                : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TM_PARA7;	/* LCE_D1A_LCE_TM_PARA7 */

typedef volatile union _LCE_REG_D1A_LCE_HLR_PARA0_
{
		volatile struct	/* 0x15026A50 */
		{
				FIELD  LCE_HLR_TC_P1                              : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_HLR_TC_P0                              : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_HLR_PARA0;	/* LCE_D1A_LCE_HLR_PARA0 */

typedef volatile union _LCE_REG_D1A_LCE_HLR_PARA1_
{
		volatile struct	/* 0x15026A54 */
		{
				FIELD  LCE_HLR_TC_P250                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_HLR_TC_P50                             : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_HLR_PARA1;	/* LCE_D1A_LCE_HLR_PARA1 */

typedef volatile union _LCE_REG_D1A_LCE_HLR_PARA2_
{
		volatile struct	/* 0x15026A58 */
		{
				FIELD  LCE_HLR_TC_P750                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_HLR_TC_P500                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_HLR_PARA2;	/* LCE_D1A_LCE_HLR_PARA2 */

typedef volatile union _LCE_REG_D1A_LCE_HLR_PARA3_
{
		volatile struct	/* 0x15026A5C */
		{
				FIELD  LCE_HLR_TC_P999                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_HLR_TC_P950                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_HLR_PARA3;	/* LCE_D1A_LCE_HLR_PARA3 */

typedef volatile union _LCE_REG_D1A_LCE_HLR_PARA4_
{
		volatile struct	/* 0x15026A60 */
		{
				FIELD  LCE_HLR_TC_O1                              : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_HLR_TC_O0                              : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_HLR_PARA4;	/* LCE_D1A_LCE_HLR_PARA4 */

typedef volatile union _LCE_REG_D1A_LCE_HLR_PARA5_
{
		volatile struct	/* 0x15026A64 */
		{
				FIELD  LCE_HLR_TC_O250                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_HLR_TC_O50                             : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_HLR_PARA5;	/* LCE_D1A_LCE_HLR_PARA5 */

typedef volatile union _LCE_REG_D1A_LCE_HLR_PARA6_
{
		volatile struct	/* 0x15026A68 */
		{
				FIELD  LCE_HLR_TC_O750                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_HLR_TC_O500                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_HLR_PARA6;	/* LCE_D1A_LCE_HLR_PARA6 */

typedef volatile union _LCE_REG_D1A_LCE_HLR_PARA7_
{
		volatile struct	/* 0x15026A6C */
		{
				FIELD  LCE_HLR_TC_O999                            : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_HLR_TC_O950                            : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_HLR_PARA7;	/* LCE_D1A_LCE_HLR_PARA7 */

typedef volatile union _LCE_REG_D1A_LCE_TCHL_PARA0_
{
		volatile struct	/* 0x15026A70 */
		{
				FIELD  LCE_TCHL_DTH1                              :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LCE_TCHL_MTH                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LCE_TCHL_MGAIN                             :  4;		/* 24..27, 0x0F000000 */
				FIELD  rsv_28                                     :  3;		/* 28..30, 0x70000000 */
				FIELD  LCE_TCHL_EN                                :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TCHL_PARA0;	/* LCE_D1A_LCE_TCHL_PARA0 */

typedef volatile union _LCE_REG_D1A_LCE_TCHL_PARA1_
{
		volatile struct	/* 0x15026A74 */
		{
				FIELD  LCE_TCHL_BW2                               :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  LCE_TCHL_BW1                               :  4;		/*  8..11, 0x00000F00 */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  LCE_TCHL_DTH2                              : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TCHL_PARA1;	/* LCE_D1A_LCE_TCHL_PARA1 */

typedef volatile union _LCE_REG_D1A_LCE_DUM_
{
		volatile struct	/* 0x15026A78 */
		{
				FIELD  rsv_0                                      : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  LCE_CLR_BLDWD                              :  4;		/* 24..27, 0x0F000000 */
				FIELD  rsv_28                                     :  3;		/* 28..30, 0x70000000 */
				FIELD  LCE_HLR_LMP_EN                             :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_DUM;	/* LCE_D1A_LCE_DUM */

typedef volatile union _GGM_REG_D3A_GGM_LUT_
{
		volatile struct	/* 0x15026A80 ~ 0x15026D7F */
		{
				FIELD  GGM_R                                      : 10;		/*  0.. 9, 0x000003FF */
				FIELD  GGM_G                                      : 10;		/* 10..19, 0x000FFC00 */
				FIELD  GGM_B                                      : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}GGM_REG_D3A_GGM_LUT;	/* GGM_D3A_GGM_LUT */

typedef volatile union _GGM_REG_D3A_GGM_CTRL_
{
		volatile struct	/* 0x15026D80 */
		{
				FIELD  GGM_LNR                                    :  1;		/*  0.. 0, 0x00000001 */
				FIELD  GGM_END_VAR                                : 10;		/*  1..10, 0x000007FE */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  GGM_RMP_VAR                                :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}GGM_REG_D3A_GGM_CTRL;	/* GGM_D3A_GGM_CTRL */

typedef volatile union _GGM_REG_D3A_GGM_SRAM_PINGPONG_
{
		volatile struct	/* 0x15026D84 */
		{
				FIELD  GGM_SRAM_PINGPONG                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}GGM_REG_D3A_GGM_SRAM_PINGPONG;	/* GGM_D3A_GGM_SRAM_PINGPONG */

typedef volatile union _DCE_REG_D1A_DCE_TC_G1_
{
		volatile struct	/* 0x15027000 */
		{
				FIELD  DCE_TC_P1                                  : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P2                                  : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G1;	/* DCE_D1A_DCE_TC_G1 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G2_
{
		volatile struct	/* 0x15027004 */
		{
				FIELD  DCE_TC_P3                                  : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P4                                  : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G2;	/* DCE_D1A_DCE_TC_G2 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G3_
{
		volatile struct	/* 0x15027008 */
		{
				FIELD  DCE_TC_P5                                  : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P6                                  : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G3;	/* DCE_D1A_DCE_TC_G3 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G4_
{
		volatile struct	/* 0x1502700C */
		{
				FIELD  DCE_TC_P7                                  : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P8                                  : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G4;	/* DCE_D1A_DCE_TC_G4 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G5_
{
		volatile struct	/* 0x15027010 */
		{
				FIELD  DCE_TC_P9                                  : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P10                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G5;	/* DCE_D1A_DCE_TC_G5 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G6_
{
		volatile struct	/* 0x15027014 */
		{
				FIELD  DCE_TC_P11                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P12                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G6;	/* DCE_D1A_DCE_TC_G6 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G7_
{
		volatile struct	/* 0x15027018 */
		{
				FIELD  DCE_TC_P13                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P14                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G7;	/* DCE_D1A_DCE_TC_G7 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G8_
{
		volatile struct	/* 0x1502701C */
		{
				FIELD  DCE_TC_P15                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P16                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G8;	/* DCE_D1A_DCE_TC_G8 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G9_
{
		volatile struct	/* 0x15027020 */
		{
				FIELD  DCE_TC_P17                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P18                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G9;	/* DCE_D1A_DCE_TC_G9 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G10_
{
		volatile struct	/* 0x15027024 */
		{
				FIELD  DCE_TC_P19                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P20                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G10;	/* DCE_D1A_DCE_TC_G10 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G11_
{
		volatile struct	/* 0x15027028 */
		{
				FIELD  DCE_TC_P21                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P22                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G11;	/* DCE_D1A_DCE_TC_G11 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G12_
{
		volatile struct	/* 0x1502702C */
		{
				FIELD  DCE_TC_P23                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P24                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G12;	/* DCE_D1A_DCE_TC_G12 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G13_
{
		volatile struct	/* 0x15027030 */
		{
				FIELD  DCE_TC_P25                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P26                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G13;	/* DCE_D1A_DCE_TC_G13 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G14_
{
		volatile struct	/* 0x15027034 */
		{
				FIELD  DCE_TC_P27                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P28                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G14;	/* DCE_D1A_DCE_TC_G14 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G15_
{
		volatile struct	/* 0x15027038 */
		{
				FIELD  DCE_TC_P29                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P30                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G15;	/* DCE_D1A_DCE_TC_G15 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G16_
{
		volatile struct	/* 0x1502703C */
		{
				FIELD  DCE_TC_P31                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P32                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G16;	/* DCE_D1A_DCE_TC_G16 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G17_
{
		volatile struct	/* 0x15027040 */
		{
				FIELD  DCE_TC_P33                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P34                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G17;	/* DCE_D1A_DCE_TC_G17 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G18_
{
		volatile struct	/* 0x15027044 */
		{
				FIELD  DCE_TC_P35                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P36                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G18;	/* DCE_D1A_DCE_TC_G18 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G19_
{
		volatile struct	/* 0x15027048 */
		{
				FIELD  DCE_TC_P37                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P38                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G19;	/* DCE_D1A_DCE_TC_G19 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G20_
{
		volatile struct	/* 0x1502704C */
		{
				FIELD  DCE_TC_P39                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P40                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G20;	/* DCE_D1A_DCE_TC_G20 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G21_
{
		volatile struct	/* 0x15027050 */
		{
				FIELD  DCE_TC_P41                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P42                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G21;	/* DCE_D1A_DCE_TC_G21 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G22_
{
		volatile struct	/* 0x15027054 */
		{
				FIELD  DCE_TC_P43                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P44                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G22;	/* DCE_D1A_DCE_TC_G22 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G23_
{
		volatile struct	/* 0x15027058 */
		{
				FIELD  DCE_TC_P45                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P46                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G23;	/* DCE_D1A_DCE_TC_G23 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G24_
{
		volatile struct	/* 0x1502705C */
		{
				FIELD  DCE_TC_P47                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P48                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G24;	/* DCE_D1A_DCE_TC_G24 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G25_
{
		volatile struct	/* 0x15027060 */
		{
				FIELD  DCE_TC_P49                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P50                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G25;	/* DCE_D1A_DCE_TC_G25 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G26_
{
		volatile struct	/* 0x15027064 */
		{
				FIELD  DCE_TC_P51                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P52                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G26;	/* DCE_D1A_DCE_TC_G26 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G27_
{
		volatile struct	/* 0x15027068 */
		{
				FIELD  DCE_TC_P53                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P54                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G27;	/* DCE_D1A_DCE_TC_G27 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G28_
{
		volatile struct	/* 0x1502706C */
		{
				FIELD  DCE_TC_P55                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P56                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G28;	/* DCE_D1A_DCE_TC_G28 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G29_
{
		volatile struct	/* 0x15027070 */
		{
				FIELD  DCE_TC_P57                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P58                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G29;	/* DCE_D1A_DCE_TC_G29 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G30_
{
		volatile struct	/* 0x15027074 */
		{
				FIELD  DCE_TC_P59                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P60                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G30;	/* DCE_D1A_DCE_TC_G30 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G31_
{
		volatile struct	/* 0x15027078 */
		{
				FIELD  DCE_TC_P61                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P62                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G31;	/* DCE_D1A_DCE_TC_G31 */

typedef volatile union _DCE_REG_D1A_DCE_TC_G32_
{
		volatile struct	/* 0x1502707C */
		{
				FIELD  DCE_TC_P63                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_TC_P64                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_TC_G32;	/* DCE_D1A_DCE_TC_G32 */

typedef volatile union _DCE_REG_D1A_DCE_V_Y_CH_0_
{
		volatile struct	/* 0x15027080 */
		{
				FIELD  DCE_CNV_G                                  : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCE_CNV_R                                  : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_V_Y_CH_0;	/* DCE_D1A_DCE_V_Y_CH_0 */

typedef volatile union _DCE_REG_D1A_DCE_V_Y_CH_1_
{
		volatile struct	/* 0x15027084 */
		{
				FIELD  DCE_Y_OFST                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  DCE_CNV_B                                  : 11;		/* 11..21, 0x003FF800 */
				FIELD  rsv_22                                     :  4;		/* 22..25, 0x03C00000 */
				FIELD  DCE_VY_BLD_WT                              :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_V_Y_CH_1;	/* DCE_D1A_DCE_V_Y_CH_1 */

typedef volatile union _DCE_REG_D1A_DCE_DCE_CONF_
{
		volatile struct	/* 0x15027088 */
		{
				FIELD  DCE_relay_mode                             :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DCE_dce_engine_en                          :  1;		/*  1.. 1, 0x00000002 */
				FIELD  DCE_dce_reset                              :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      : 29;		/*  3..31, 0xFFFFFFF8 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_DCE_CONF;	/* DCE_D1A_DCE_DCE_CONF */

typedef volatile union _DCE_REG_D1A_DCE_SIZE_
{
		volatile struct	/* 0x1502708C */
		{
				FIELD  DCE_vsize                                  : 13;		/*  0..12, 0x00001FFF */
				FIELD  DCE_hsize                                  : 13;		/* 13..25, 0x03FFE000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_SIZE;	/* DCE_D1A_DCE_SIZE */

typedef volatile union _DCE_REG_D1A_DCE_ATPG_
{
		volatile struct	/* 0x15027090 */
		{
				FIELD  DCE_dce_atpg_ct                            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DCE_dce_atpg_ob                            :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DCE_REG_D1A_DCE_ATPG;	/* DCE_D1A_DCE_ATPG */

typedef volatile union _DCES_REG_D1A_DCES_DC_CTRL_
{
		volatile struct	/* 0x15027140 */
		{
				FIELD  DCES_CLEAR                                 :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  DCES_DC_MODE                               :  3;		/*  4.. 6, 0x00000070 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  DCES_DC_TH                                 : 10;		/*  8..17, 0x0003FF00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  DCES_DC_SLOPE                              :  6;		/* 20..25, 0x03F00000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}DCES_REG_D1A_DCES_DC_CTRL;	/* DCES_D1A_DCES_DC_CTRL */

typedef volatile union _DCES_REG_D1A_DCES_CROP_X_
{
		volatile struct	/* 0x15027144 */
		{
				FIELD  DCES_CROP_XSTART                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  DCES_CROP_XEND                             : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DCES_REG_D1A_DCES_CROP_X;	/* DCES_D1A_DCES_CROP_X */

typedef volatile union _DCES_REG_D1A_DCES_CROP_Y_
{
		volatile struct	/* 0x15027148 */
		{
				FIELD  DCES_CROP_YSTART                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  DCES_CROP_YEND                             : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DCES_REG_D1A_DCES_CROP_Y;	/* DCES_D1A_DCES_CROP_Y */

typedef volatile union _DCES_REG_D1A_DCES_V_Y_CH_0_
{
		volatile struct	/* 0x1502714C */
		{
				FIELD  DCES_CNV_G                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  DCES_CNV_R                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}DCES_REG_D1A_DCES_V_Y_CH_0;	/* DCES_D1A_DCES_V_Y_CH_0 */

typedef volatile union _DCES_REG_D1A_DCES_V_Y_CH_1_
{
		volatile struct	/* 0x15027150 */
		{
				FIELD  DCES_Y_OFST                                : 11;		/*  0..10, 0x000007FF */
				FIELD  DCES_CNV_B                                 : 11;		/* 11..21, 0x003FF800 */
				FIELD  rsv_22                                     :  4;		/* 22..25, 0x03C00000 */
				FIELD  DCES_VY_BLD_WT                             :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}DCES_REG_D1A_DCES_V_Y_CH_1;	/* DCES_D1A_DCES_V_Y_CH_1 */

typedef volatile union _DCES_REG_D1A_DCES_SIZE_
{
		volatile struct	/* 0x15027154 */
		{
				FIELD  DCES_hsize                                 : 13;		/*  0..12, 0x00001FFF */
				FIELD  DCES_vsize                                 : 13;		/* 13..25, 0x03FFE000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}DCES_REG_D1A_DCES_SIZE;	/* DCES_D1A_DCES_SIZE */

typedef volatile union _DCES_REG_D1A_DCES_ATPG_
{
		volatile struct	/* 0x15027158 */
		{
				FIELD  DCES_dces_atpg_ob                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  DCES_dces_atpg_ct                          :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}DCES_REG_D1A_DCES_ATPG;	/* DCES_D1A_DCES_ATPG */

typedef volatile union _G2C_REG_D1A_G2C_CONV_0A_
{
		volatile struct	/* 0x15027180 */
		{
				FIELD  G2C_CNV_00                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2C_CNV_01                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}G2C_REG_D1A_G2C_CONV_0A;	/* G2C_D1A_G2C_CONV_0A */

typedef volatile union _G2C_REG_D1A_G2C_CONV_0B_
{
		volatile struct	/* 0x15027184 */
		{
				FIELD  G2C_CNV_02                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2C_Y_OFST                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}G2C_REG_D1A_G2C_CONV_0B;	/* G2C_D1A_G2C_CONV_0B */

typedef volatile union _G2C_REG_D1A_G2C_CONV_1A_
{
		volatile struct	/* 0x15027188 */
		{
				FIELD  G2C_CNV_10                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2C_CNV_11                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}G2C_REG_D1A_G2C_CONV_1A;	/* G2C_D1A_G2C_CONV_1A */

typedef volatile union _G2C_REG_D1A_G2C_CONV_1B_
{
		volatile struct	/* 0x1502718C */
		{
				FIELD  G2C_CNV_12                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2C_U_OFST                                 : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}G2C_REG_D1A_G2C_CONV_1B;	/* G2C_D1A_G2C_CONV_1B */

typedef volatile union _G2C_REG_D1A_G2C_CONV_2A_
{
		volatile struct	/* 0x15027190 */
		{
				FIELD  G2C_CNV_20                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2C_CNV_21                                 : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}G2C_REG_D1A_G2C_CONV_2A;	/* G2C_D1A_G2C_CONV_2A */

typedef volatile union _G2C_REG_D1A_G2C_CONV_2B_
{
		volatile struct	/* 0x15027194 */
		{
				FIELD  G2C_CNV_22                                 : 11;		/*  0..10, 0x000007FF */
				FIELD  rsv_11                                     :  5;		/* 11..15, 0x0000F800 */
				FIELD  G2C_V_OFST                                 : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}G2C_REG_D1A_G2C_CONV_2B;	/* G2C_D1A_G2C_CONV_2B */

typedef volatile union _C42_REG_D2A_C42_CON_
{
		volatile struct	/* 0x150271C0 */
		{
				FIELD  C42_FILT_DIS                               :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  C42_TDR_EDGE                               :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}C42_REG_D2A_C42_CON;	/* C42_D2A_C42_CON */

typedef volatile union _EE_REG_D1A_EE_CTRL_
{
		volatile struct	/* 0x15027200 */
		{
				FIELD  EE_TILE_EDGE                               :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_CTRL;	/* EE_D1A_EE_CTRL */

typedef volatile union _EE_REG_D1A_EE_TOP_CTRL_
{
		volatile struct	/* 0x15027204 */
		{
				FIELD  EE_OUT_EDGE_SEL                            :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  6;		/*  2.. 7, 0x000000FC */
				FIELD  EE_VIDEO_MODE                              :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      : 23;		/*  9..31, 0xFFFFFE00 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_TOP_CTRL;	/* EE_D1A_EE_TOP_CTRL */

typedef volatile union _EE_REG_D1A_EE_BLND_CTRL_1_
{
		volatile struct	/* 0x15027208 */
		{
				FIELD  EE_H1_DI_BLND_OFST                         :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_H2_DI_BLND_OFST                         :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_H3_DI_BLND_OFST                         :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_BLND_CTRL_1;	/* EE_D1A_EE_BLND_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_BLND_CTRL_2_
{
		volatile struct	/* 0x1502720C */
		{
				FIELD  EE_H1_DI_BLND_SL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_H2_DI_BLND_SL                           :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_H3_DI_BLND_SL                           :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_HX_ISO_BLND_RAT                         :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_BLND_CTRL_2;	/* EE_D1A_EE_BLND_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_CORE_CTRL_
{
		volatile struct	/* 0x15027210 */
		{
				FIELD  EE_H1_FLT_CORE_TH                          :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_H2_FLT_CORE_TH                          :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_H3_FLT_CORE_TH                          :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_FLT_CORE_TH                             :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_CORE_CTRL;	/* EE_D1A_EE_CORE_CTRL */

typedef volatile union _EE_REG_D1A_EE_GN_CTRL_1_
{
		volatile struct	/* 0x15027214 */
		{
				FIELD  EE_H1_GN                                   :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  EE_H2_GN                                   :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  EE_H3_GN                                   :  5;		/* 16..20, 0x001F0000 */
				FIELD  EE_LUMA_MOD_Y6                             :  9;		/* 21..29, 0x3FE00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_GN_CTRL_1;	/* EE_D1A_EE_GN_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_LUMA_CTRL_1_
{
		volatile struct	/* 0x15027218 */
		{
				FIELD  EE_LUMA_MOD_Y0                             :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  EE_LUMA_MOD_Y1                             :  9;		/* 10..18, 0x0007FC00 */
				FIELD  rsv_19                                     :  1;		/* 19..19, 0x00080000 */
				FIELD  EE_LUMA_MOD_Y2                             :  9;		/* 20..28, 0x1FF00000 */
				FIELD  EE_LUMA_MOD_EN                             :  1;		/* 29..29, 0x20000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_LUMA_CTRL_1;	/* EE_D1A_EE_LUMA_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_LUMA_CTRL_2_
{
		volatile struct	/* 0x1502721C */
		{
				FIELD  EE_LUMA_MOD_Y3                             :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  EE_LUMA_MOD_Y4                             :  9;		/* 10..18, 0x0007FC00 */
				FIELD  rsv_19                                     :  1;		/* 19..19, 0x00080000 */
				FIELD  EE_LUMA_MOD_Y5                             :  9;		/* 20..28, 0x1FF00000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_LUMA_CTRL_2;	/* EE_D1A_EE_LUMA_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_LUMA_SLNK_CTRL_
{
		volatile struct	/* 0x15027220 */
		{
				FIELD  EE_SLNK_GN_Y0                              :  9;		/*  0.. 8, 0x000001FF */
				FIELD  EE_SLNK_GN_Y1                              :  9;		/*  9..17, 0x0003FE00 */
				FIELD  EE_SLNK_GN_Y2                              :  9;		/* 18..26, 0x07FC0000 */
				FIELD  EE_GLUT_LINK_EN                            :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_LUMA_SLNK_CTRL;	/* EE_D1A_EE_LUMA_SLNK_CTRL */

typedef volatile union _EE_REG_D1A_EE_GLUT_CTRL_1_
{
		volatile struct	/* 0x15027224 */
		{
				FIELD  EE_GLUT_S1                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_GLUT_X1                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_GLUT_Y1                                 : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_GLUT_CTRL_1;	/* EE_D1A_EE_GLUT_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_GLUT_CTRL_2_
{
		volatile struct	/* 0x15027228 */
		{
				FIELD  EE_GLUT_S2                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_GLUT_X2                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_GLUT_Y2                                 : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_GLUT_CTRL_2;	/* EE_D1A_EE_GLUT_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_GLUT_CTRL_3_
{
		volatile struct	/* 0x1502722C */
		{
				FIELD  EE_GLUT_S3                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_GLUT_X3                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_GLUT_Y3                                 : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_GLUT_CTRL_3;	/* EE_D1A_EE_GLUT_CTRL_3 */

typedef volatile union _EE_REG_D1A_EE_GLUT_CTRL_4_
{
		volatile struct	/* 0x15027230 */
		{
				FIELD  EE_GLUT_S4                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_GLUT_X4                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_GLUT_Y4                                 : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_GLUT_CTRL_4;	/* EE_D1A_EE_GLUT_CTRL_4 */

typedef volatile union _EE_REG_D1A_EE_GLUT_CTRL_5_
{
		volatile struct	/* 0x15027234 */
		{
				FIELD  EE_GLUT_S5                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_GLUT_SL_DEC_Y                           : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_GLUT_CTRL_5;	/* EE_D1A_EE_GLUT_CTRL_5 */

typedef volatile union _EE_REG_D1A_EE_GLUT_CTRL_6_
{
		volatile struct	/* 0x15027238 */
		{
				FIELD  EE_GLUT_TH_OVR                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_GLUT_TH_UND                             :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_GLUT_TH_MIN                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_GLUT_CTRL_6;	/* EE_D1A_EE_GLUT_CTRL_6 */

typedef volatile union _EE_REG_D1A_EE_ARTIFACT_CTRL_
{
		volatile struct	/* 0x1502723C */
		{
				FIELD  EE_RESP_SMO_STR                            :  3;		/*  0.. 2, 0x00000007 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  EE_OVRSH_CLIP_STR                          :  3;		/*  4.. 6, 0x00000070 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  EE_DOT_REDUC_AMNT                          :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_DOT_TH                                  :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_ARTIFACT_CTRL;	/* EE_D1A_EE_ARTIFACT_CTRL */

typedef volatile union _EE_REG_D1A_EE_CLIP_CTRL_
{
		volatile struct	/* 0x15027240 */
		{
				FIELD  EE_RESP_CLIP                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_RESP_CLIP_LUMA_SPC_TH                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_RESP_CLIP_LUMA_LWB                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_RESP_CLIP_LUMA_UPB                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_CLIP_CTRL;	/* EE_D1A_EE_CLIP_CTRL */

typedef volatile union _EE_REG_D1A_EE_GN_CTRL_2_
{
		volatile struct	/* 0x15027244 */
		{
				FIELD  EE_MASTER_GN_NEG                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_MASTER_GN_POS                           :  8;		/*  8..15, 0x0000FF00 */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_GN_CTRL_2;	/* EE_D1A_EE_GN_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_ST_CTRL_1_
{
		volatile struct	/* 0x15027248 */
		{
				FIELD  EE_ST_UB                                   :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_ST_LB                                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_ST_CTRL_1;	/* EE_D1A_EE_ST_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_ST_CTRL_2_
{
		volatile struct	/* 0x1502724C */
		{
				FIELD  EE_ST_SL_CE                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_ST_OFST_CE                              :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_ST_SL_RESP                              :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_ST_OFST_RESP                            :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_ST_CTRL_2;	/* EE_D1A_EE_ST_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_CE_CTRL_
{
		volatile struct	/* 0x15027250 */
		{
				FIELD  EE_LUMA_LMT_DIFF                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_LUMA_CNTST_LV                           :  3;		/*  8..10, 0x00000700 */
				FIELD  rsv_11                                     :  1;		/* 11..11, 0x00000800 */
				FIELD  EE_LUMA_MINI                               :  3;		/* 12..14, 0x00007000 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  EE_LUMA_MAXI                               :  3;		/* 16..18, 0x00070000 */
				FIELD  rsv_19                                     :  1;		/* 19..19, 0x00080000 */
				FIELD  EE_CHR_CNTST_LV                            :  3;		/* 20..22, 0x00700000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  EE_CHR_MINI                                :  2;		/* 24..25, 0x03000000 */
				FIELD  rsv_26                                     :  2;		/* 26..27, 0x0C000000 */
				FIELD  EE_CHR_MAXI                                :  2;		/* 28..29, 0x30000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_CE_CTRL;	/* EE_D1A_EE_CE_CTRL */

typedef volatile union _EE_REG_D1A_EE_CE_SL_CTRL_
{
		volatile struct	/* 0x15027254 */
		{
				FIELD  EE_CE_SLMOD_EN                             :  1;		/*  0.. 0, 0x00000001 */
				FIELD  EE_CE_SLMOD_Y1                             :  4;		/*  1.. 4, 0x0000001E */
				FIELD  EE_CE_SLMOD_Y2                             :  4;		/*  5.. 8, 0x000001E0 */
				FIELD  rsv_9                                      : 23;		/*  9..31, 0xFFFFFE00 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_CE_SL_CTRL;	/* EE_D1A_EE_CE_SL_CTRL */

typedef volatile union _EE_REG_D1A_EE_CBOOST_CTRL_1_
{
		volatile struct	/* 0x15027258 */
		{
				FIELD  EE_CBOOST_LMT_U                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_CBOOST_LMT_L                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_CBOOST_GAIN                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_CBOOST_EN                               :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_CBOOST_CTRL_1;	/* EE_D1A_EE_CBOOST_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_CBOOST_CTRL_2_
{
		volatile struct	/* 0x1502725C */
		{
				FIELD  EE_CBOOST_YCONST                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_CBOOST_YOFFSET                          :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_CBOOST_YOFFSET_SEL                      :  2;		/* 16..17, 0x00030000 */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_CBOOST_CTRL_2;	/* EE_D1A_EE_CBOOST_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_PBC1_CTRL_0_
{
		volatile struct	/* 0x15027260 */
		{
				FIELD  EE_PBC1_LUMA_THL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_PBC1_EDS_EN                             :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  EE_PBC1_EN                                 :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  EE_PBC_EDS_SL                              :  6;		/* 16..21, 0x003F0000 */
				FIELD  EE_PBC_EDS_TH                              :  8;		/* 22..29, 0x3FC00000 */
				FIELD  rsv_30                                     :  1;		/* 30..30, 0x40000000 */
				FIELD  EE_PBC_EN                                  :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC1_CTRL_0;	/* EE_D1A_EE_PBC1_CTRL_0 */

typedef volatile union _EE_REG_D1A_EE_PBC1_CTRL_1_
{
		volatile struct	/* 0x15027264 */
		{
				FIELD  EE_PBC1_HUE_THH                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_PBC1_HUE_THL                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_PBC1_LUMA_SL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_PBC1_LUMA_THH                           :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC1_CTRL_1;	/* EE_D1A_EE_PBC1_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_PBC1_CTRL_2_
{
		volatile struct	/* 0x15027268 */
		{
				FIELD  EE_PBC1_SAT_SL                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_PBC1_SAT_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_PBC1_SAT_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_PBC1_HUE_SL                             :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC1_CTRL_2;	/* EE_D1A_EE_PBC1_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_PBC1_CTRL_3_
{
		volatile struct	/* 0x1502726C */
		{
				FIELD  EE_PBC1_LPF_GAIN                           :  6;		/*  0.. 5, 0x0000003F */
				FIELD  EE_PBC1_LPF_EN                             :  1;		/*  6.. 6, 0x00000040 */
				FIELD  EE_PBC1_EDGE_EN                            :  1;		/*  7.. 7, 0x00000080 */
				FIELD  EE_PBC1_EDGE_SLOPE                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  EE_PBC1_EDGE_THR                           :  6;		/* 14..19, 0x000FC000 */
				FIELD  EE_PBC1_CONF_GAIN                          :  4;		/* 20..23, 0x00F00000 */
				FIELD  EE_PBC1_GAIN                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC1_CTRL_3;	/* EE_D1A_EE_PBC1_CTRL_3 */

typedef volatile union _EE_REG_D1A_EE_PBC2_CTRL_0_
{
		volatile struct	/* 0x15027270 */
		{
				FIELD  EE_PBC2_LUMA_THL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_PBC2_EDS_EN                             :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  EE_PBC2_EN                                 :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC2_CTRL_0;	/* EE_D1A_EE_PBC2_CTRL_0 */

typedef volatile union _EE_REG_D1A_EE_PBC2_CTRL_1_
{
		volatile struct	/* 0x15027274 */
		{
				FIELD  EE_PBC2_HUE_THH                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_PBC2_HUE_THL                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_PBC2_LUMA_SL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_PBC2_LUMA_THH                           :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC2_CTRL_1;	/* EE_D1A_EE_PBC2_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_PBC2_CTRL_2_
{
		volatile struct	/* 0x15027278 */
		{
				FIELD  EE_PBC2_SAT_SL                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_PBC2_SAT_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_PBC2_SAT_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_PBC2_HUE_SL                             :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC2_CTRL_2;	/* EE_D1A_EE_PBC2_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_PBC2_CTRL_3_
{
		volatile struct	/* 0x1502727C */
		{
				FIELD  EE_PBC2_LPF_GAIN                           :  6;		/*  0.. 5, 0x0000003F */
				FIELD  EE_PBC2_LPF_EN                             :  1;		/*  6.. 6, 0x00000040 */
				FIELD  EE_PBC2_EDGE_EN                            :  1;		/*  7.. 7, 0x00000080 */
				FIELD  EE_PBC2_EDGE_SLOPE                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  EE_PBC2_EDGE_THR                           :  6;		/* 14..19, 0x000FC000 */
				FIELD  EE_PBC2_CONF_GAIN                          :  4;		/* 20..23, 0x00F00000 */
				FIELD  EE_PBC2_GAIN                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC2_CTRL_3;	/* EE_D1A_EE_PBC2_CTRL_3 */

typedef volatile union _EE_REG_D1A_EE_PBC3_CTRL_0_
{
		volatile struct	/* 0x15027280 */
		{
				FIELD  EE_PBC3_LUMA_THL                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_PBC3_EDS_EN                             :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  EE_PBC3_EN                                 :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC3_CTRL_0;	/* EE_D1A_EE_PBC3_CTRL_0 */

typedef volatile union _EE_REG_D1A_EE_PBC3_CTRL_1_
{
		volatile struct	/* 0x15027284 */
		{
				FIELD  EE_PBC3_HUE_THH                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_PBC3_HUE_THL                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_PBC3_LUMA_SL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_PBC3_LUMA_THH                           :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC3_CTRL_1;	/* EE_D1A_EE_PBC3_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_PBC3_CTRL_2_
{
		volatile struct	/* 0x15027288 */
		{
				FIELD  EE_PBC3_SAT_SL                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  EE_PBC3_SAT_THH                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_PBC3_SAT_THL                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  EE_PBC3_HUE_SL                             :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC3_CTRL_2;	/* EE_D1A_EE_PBC3_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_PBC3_CTRL_3_
{
		volatile struct	/* 0x1502728C */
		{
				FIELD  EE_PBC3_LPF_GAIN                           :  6;		/*  0.. 5, 0x0000003F */
				FIELD  EE_PBC3_LPF_EN                             :  1;		/*  6.. 6, 0x00000040 */
				FIELD  EE_PBC3_EDGE_EN                            :  1;		/*  7.. 7, 0x00000080 */
				FIELD  EE_PBC3_EDGE_SLOPE                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  EE_PBC3_EDGE_THR                           :  6;		/* 14..19, 0x000FC000 */
				FIELD  EE_PBC3_CONF_GAIN                          :  4;		/* 20..23, 0x00F00000 */
				FIELD  EE_PBC3_GAIN                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_PBC3_CTRL_3;	/* EE_D1A_EE_PBC3_CTRL_3 */

typedef volatile union _EE_REG_D1A_EE_SE_Y_SPECL_CTRL_
{
		volatile struct	/* 0x15027290 */
		{
				FIELD  EE_SE_KNEE_SEL                             :  2;		/*  0.. 1, 0x00000003 */
				FIELD  EE_SE_SPECL_HALF_MODE                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  EE_SE_SPECL_GAIN                           :  2;		/*  4.. 5, 0x00000030 */
				FIELD  EE_SE_SPECL_INV                            :  1;		/*  6.. 6, 0x00000040 */
				FIELD  EE_SE_SPECL_ABS                            :  1;		/*  7.. 7, 0x00000080 */
				FIELD  EE_SE_CONST_Y_EN                           :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  5;		/*  9..13, 0x00003E00 */
				FIELD  EE_SE_CONST_Y_VAL                          : 10;		/* 14..23, 0x00FFC000 */
				FIELD  EE_SE_YOUT_QBIT                            :  4;		/* 24..27, 0x0F000000 */
				FIELD  EE_SE_COUT_QBIT                            :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_SE_Y_SPECL_CTRL;	/* EE_D1A_EE_SE_Y_SPECL_CTRL */

typedef volatile union _EE_REG_D1A_EE_SE_EDGE_CTRL_1_
{
		volatile struct	/* 0x15027294 */
		{
				FIELD  EE_SE_HORI_EDGE_SEL                        :  1;		/*  0.. 0, 0x00000001 */
				FIELD  EE_SE_HORI_EDGE_GAIN_A                     :  4;		/*  1.. 4, 0x0000001E */
				FIELD  EE_SE_HORI_EDGE_GAIN_B                     :  5;		/*  5.. 9, 0x000003E0 */
				FIELD  EE_SE_HORI_EDGE_GAIN_C                     :  5;		/* 10..14, 0x00007C00 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  EE_SE_VERT_EDGE_SEL                        :  1;		/* 16..16, 0x00010000 */
				FIELD  EE_SE_VERT_EDGE_GAIN_A                     :  4;		/* 17..20, 0x001E0000 */
				FIELD  EE_SE_VERT_EDGE_GAIN_B                     :  5;		/* 21..25, 0x03E00000 */
				FIELD  EE_SE_VERT_EDGE_GAIN_C                     :  5;		/* 26..30, 0x7C000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_SE_EDGE_CTRL_1;	/* EE_D1A_EE_SE_EDGE_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_SE_EDGE_CTRL_2_
{
		volatile struct	/* 0x15027298 */
		{
				FIELD  EE_SE_CONVT_CORE_TH                        :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  EE_SE_CONVT_E_TH                           :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_SE_CONVT_SLOPE_SEL                      :  1;		/* 16..16, 0x00010000 */
				FIELD  EE_SE_CONVT_FORCE_EN                       :  1;		/* 17..17, 0x00020000 */
				FIELD  EE_SE_EDGE_DET_GAIN                        :  5;		/* 18..22, 0x007C0000 */
				FIELD  EE_SE_OIL_EN                               :  1;		/* 23..23, 0x00800000 */
				FIELD  EE_SE_BOSS_GAIN_OFF                        :  1;		/* 24..24, 0x01000000 */
				FIELD  EE_SE_BOSS_IN_SEL                          :  1;		/* 25..25, 0x02000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_SE_EDGE_CTRL_2;	/* EE_D1A_EE_SE_EDGE_CTRL_2 */

typedef volatile union _EE_REG_D1A_EE_SE_CORE_CTRL_1_
{
		volatile struct	/* 0x1502729C */
		{
				FIELD  EE_SE_CORE_HORI_X0                         :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  EE_SE_CORE_HORI_X2                         :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_SE_CORE_HORI_Y5                         :  6;		/* 16..21, 0x003F0000 */
				FIELD  EE_SE_CORE_HORI_SUP                        :  2;		/* 22..23, 0x00C00000 */
				FIELD  EE_SE_CORE_HORI_SDN                        :  2;		/* 24..25, 0x03000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_SE_CORE_CTRL_1;	/* EE_D1A_EE_SE_CORE_CTRL_1 */

typedef volatile union _EE_REG_D1A_EE_SE_CORE_CTRL_2_
{
		volatile struct	/* 0x150272A0 */
		{
				FIELD  EE_SE_CORE_VERT_X0                         :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  EE_SE_CORE_VERT_X2                         :  8;		/*  8..15, 0x0000FF00 */
				FIELD  EE_SE_CORE_VERT_Y5                         :  6;		/* 16..21, 0x003F0000 */
				FIELD  EE_SE_CORE_VERT_SUP                        :  2;		/* 22..23, 0x00C00000 */
				FIELD  EE_SE_CORE_VERT_SDN                        :  2;		/* 24..25, 0x03000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}EE_REG_D1A_EE_SE_CORE_CTRL_2;	/* EE_D1A_EE_SE_CORE_CTRL_2 */

typedef volatile union _SLK_REG_D4A_SLK_CEN_
{
		volatile struct	/* 0x150272C0 */
		{
				FIELD  SLK_CENTR_X                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_CENTR_Y                                : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_CEN;	/* SLK_D4A_SLK_CEN */

typedef volatile union _SLK_REG_D4A_SLK_RR_CON0_
{
		volatile struct	/* 0x150272C4 */
		{
				FIELD  SLK_R_0                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_R_1                                    : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_RR_CON0;	/* SLK_D4A_SLK_RR_CON0 */

typedef volatile union _SLK_REG_D4A_SLK_RR_CON1_
{
		volatile struct	/* 0x150272C8 */
		{
				FIELD  SLK_R_2                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_GAIN_0                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_GAIN_1                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_RR_CON1;	/* SLK_D4A_SLK_RR_CON1 */

typedef volatile union _SLK_REG_D4A_SLK_GAIN_
{
		volatile struct	/* 0x150272CC */
		{
				FIELD  SLK_GAIN_2                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  SLK_GAIN_3                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  SLK_GAIN_4                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_SET_ZERO                               :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_GAIN;	/* SLK_D4A_SLK_GAIN */

typedef volatile union _SLK_REG_D4A_SLK_RZ_
{
		volatile struct	/* 0x150272D0 */
		{
				FIELD  SLK_HRZ_COMP                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_VRZ_COMP                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_RZ;	/* SLK_D4A_SLK_RZ */

typedef volatile union _SLK_REG_D4A_SLK_XOFF_
{
		volatile struct	/* 0x150272D4 */
		{
				FIELD  SLK_X_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_XOFF;	/* SLK_D4A_SLK_XOFF */

typedef volatile union _SLK_REG_D4A_SLK_YOFF_
{
		volatile struct	/* 0x150272D8 */
		{
				FIELD  SLK_Y_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_YOFF;	/* SLK_D4A_SLK_YOFF */

typedef volatile union _SLK_REG_D4A_SLK_SLP_CON0_
{
		volatile struct	/* 0x150272DC */
		{
				FIELD  SLK_SLP_1                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_SLP_CON0;	/* SLK_D4A_SLK_SLP_CON0 */

typedef volatile union _SLK_REG_D4A_SLK_SLP_CON1_
{
		volatile struct	/* 0x150272E0 */
		{
				FIELD  SLK_SLP_2                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_SLP_CON1;	/* SLK_D4A_SLK_SLP_CON1 */

typedef volatile union _SLK_REG_D4A_SLK_SLP_CON2_
{
		volatile struct	/* 0x150272E4 */
		{
				FIELD  SLK_SLP_3                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_SLP_CON2;	/* SLK_D4A_SLK_SLP_CON2 */

typedef volatile union _SLK_REG_D4A_SLK_SLP_CON3_
{
		volatile struct	/* 0x150272E8 */
		{
				FIELD  SLK_SLP_4                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_SLP_CON3;	/* SLK_D4A_SLK_SLP_CON3 */

typedef volatile union _SLK_REG_D4A_SLK_SIZE_
{
		volatile struct	/* 0x150272EC */
		{
				FIELD  SLK_TPIPE_WD                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_TPIPE_HT                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D4A_SLK_SIZE;	/* SLK_D4A_SLK_SIZE */

typedef volatile union _SMT_REG_D2A_SMT_CTL_
{
		volatile struct	/* 0x15027300 */
		{
				FIELD  SMT_RIGH_DISABLE                           :  1;		/*  0.. 0, 0x00000001 */
				FIELD  SMT_LEFT_DISABLE                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  SMT_CRPOUT_EN                              :  1;		/*  2.. 2, 0x00000004 */
				FIELD  SMT_CRPINR_EN                              :  1;		/*  3.. 3, 0x00000008 */
				FIELD  SMT_CRPINL_EN                              :  1;		/*  4.. 4, 0x00000010 */
				FIELD  SMT_TRANS_UP_EN                            :  1;		/*  5.. 5, 0x00000020 */
				FIELD  SMT_TRANS_DOWN_EN                          :  1;		/*  6.. 6, 0x00000040 */
				FIELD  SMT_SMTO_SEL                               :  1;		/*  7.. 7, 0x00000080 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D2A_SMT_CTL;	/* SMT_D2A_SMT_CTL */

typedef volatile union _SMT_REG_D2A_SMT_TRANS_CON_
{
		volatile struct	/* 0x15027304 */
		{
				FIELD  SMT_TRANS_PX_NUM                           : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMT_TRANS_LN_NUM                           : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D2A_SMT_TRANS_CON;	/* SMT_D2A_SMT_TRANS_CON */

typedef volatile union _SMT_REG_D2A_SMT_SPARE_
{
		volatile struct	/* 0x15027308 */
		{
				FIELD  SMT_SPARE                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D2A_SMT_SPARE;	/* SMT_D2A_SMT_SPARE */

typedef volatile union _SMT_REG_D2A_SMT_CRPINL_CON1_
{
		volatile struct	/* 0x1502730C */
		{
				FIELD  SMT_CRPINL_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINL_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D2A_SMT_CRPINL_CON1;	/* SMT_D2A_SMT_CRPINL_CON1 */

typedef volatile union _SMT_REG_D2A_SMT_CRPINL_CON2_
{
		volatile struct	/* 0x15027310 */
		{
				FIELD  SMT_CRPINL_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINL_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D2A_SMT_CRPINL_CON2;	/* SMT_D2A_SMT_CRPINL_CON2 */

typedef volatile union _SMT_REG_D2A_SMT_CRPINR_CON1_
{
		volatile struct	/* 0x15027314 */
		{
				FIELD  SMT_CRPINR_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINR_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D2A_SMT_CRPINR_CON1;	/* SMT_D2A_SMT_CRPINR_CON1 */

typedef volatile union _SMT_REG_D2A_SMT_CRPINR_CON2_
{
		volatile struct	/* 0x15027318 */
		{
				FIELD  SMT_CRPINR_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINR_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D2A_SMT_CRPINR_CON2;	/* SMT_D2A_SMT_CRPINR_CON2 */

typedef volatile union _SMT_REG_D2A_SMT_CRPOUT_CON1_
{
		volatile struct	/* 0x1502731C */
		{
				FIELD  SMT_CRPOUT_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPOUT_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D2A_SMT_CRPOUT_CON1;	/* SMT_D2A_SMT_CRPOUT_CON1 */

typedef volatile union _SMT_REG_D2A_SMT_CRPOUT_CON2_
{
		volatile struct	/* 0x15027320 */
		{
				FIELD  SMT_CRPOUT_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPOUT_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D2A_SMT_CRPOUT_CON2;	/* SMT_D2A_SMT_CRPOUT_CON2 */

typedef volatile union _UNP_REG_D2A_UNP_OFST_
{
		volatile struct	/* 0x15027340 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D2A_UNP_OFST;	/* UNP_D2A_UNP_OFST */

typedef volatile union _UNP_REG_D2A_UNP_CONT_
{
		volatile struct	/* 0x15027344 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D2A_UNP_CONT;	/* UNP_D2A_UNP_CONT */

typedef volatile union _PAK_REG_D2A_PAK_CONT_
{
		volatile struct	/* 0x15027380 */
		{
				FIELD  PAK_SWAP_ODR                               :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  PAK_UV_SIGN                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  PAK_YUV_BIT                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  PAK_YUV_DNG                                :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  PAK_OBIT                                   :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}PAK_REG_D2A_PAK_CONT;	/* PAK_D2A_PAK_CONT */

typedef volatile union _CNR_REG_D1A_CNR_CNR_CON1_
{
		volatile struct	/* 0x150273C0 */
		{
				FIELD  CNR_CNR_ENC                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  CNR_BPC_EN                                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  CNR_VIDEO_MODE                             :  1;		/*  2.. 2, 0x00000004 */
				FIELD  CNR_LBIT_MODE                              :  1;		/*  3.. 3, 0x00000008 */
				FIELD  CNR_CNR_SCALE_MODE                         :  2;		/*  4.. 5, 0x00000030 */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  CNR_CNR_VER_C_REF_Y                        :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  CNR_MODE                                   :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CNR_TILE_EDGE                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     :  4;		/* 20..23, 0x00F00000 */
				FIELD  CNR_CNR_SL2_LINK                           :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_CON1;	/* CNR_D1A_CNR_CNR_CON1 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_CON2_
{
		volatile struct	/* 0x150273C4 */
		{
				FIELD  rsv_0                                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CNR_C_SM_EDGE                          :  2;		/*  8.. 9, 0x00000300 */
				FIELD  rsv_10                                     :  2;		/* 10..11, 0x00000C00 */
				FIELD  CNR_CNR_FLT_C                              :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_CON2;	/* CNR_D1A_CNR_CNR_CON2 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_YAD1_
{
		volatile struct	/* 0x150273C8 */
		{
				FIELD  rsv_0                                      : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  CNR_CNR_K_TH_C                             :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_YAD1;	/* CNR_D1A_CNR_CNR_YAD1 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_Y4LUT1_
{
		volatile struct	/* 0x150273CC */
		{
				FIELD  CNR_CNR_Y_CPX1                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CNR_Y_CPX2                             :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CNR_Y_CPX3                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_Y4LUT1;	/* CNR_D1A_CNR_CNR_Y4LUT1 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_Y4LUT2_
{
		volatile struct	/* 0x150273D0 */
		{
				FIELD  CNR_CNR_Y_SCALE_CPY0                       :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  CNR_CNR_Y_SCALE_CPY1                       :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CNR_CNR_Y_SCALE_CPY2                       :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  CNR_CNR_Y_SCALE_CPY3                       :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_Y4LUT2;	/* CNR_D1A_CNR_CNR_Y4LUT2 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_Y4LUT3_
{
		volatile struct	/* 0x150273D4 */
		{
				FIELD  CNR_CNR_Y_SCALE_SP0                        :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  CNR_CNR_Y_SCALE_SP1                        :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CNR_CNR_Y_SCALE_SP2                        :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  CNR_CNR_Y_SCALE_SP3                        :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_Y4LUT3;	/* CNR_D1A_CNR_CNR_Y4LUT3 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_L4LUT1_
{
		volatile struct	/* 0x150273D8 */
		{
				FIELD  CNR_CNR_SL2_X1                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CNR_SL2_X2                             :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CNR_SL2_X3                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_L4LUT1;	/* CNR_D1A_CNR_CNR_L4LUT1 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_L4LUT2_
{
		volatile struct	/* 0x150273DC */
		{
				FIELD  CNR_CNR_SL2_GAIN0                          :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  CNR_CNR_SL2_GAIN1                          :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CNR_CNR_SL2_GAIN2                          :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  CNR_CNR_SL2_GAIN3                          :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_L4LUT2;	/* CNR_D1A_CNR_CNR_L4LUT2 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_L4LUT3_
{
		volatile struct	/* 0x150273E0 */
		{
				FIELD  CNR_CNR_SL2_SP0                            :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  CNR_CNR_SL2_SP1                            :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CNR_CNR_SL2_SP2                            :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  CNR_CNR_SL2_SP3                            :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_L4LUT3;	/* CNR_D1A_CNR_CNR_L4LUT3 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_CAD_
{
		volatile struct	/* 0x150273E4 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  CNR_CNR_C_GAIN                             :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  CNR_CNR_PTC_GAIN_TH                        :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CNR_CNR_C_L_DIFF_TH                        :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_CNR_C_MODE                             :  2;		/* 24..25, 0x03000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_CAD;	/* CNR_D1A_CNR_CNR_CAD */

typedef volatile union _CNR_REG_D1A_CNR_CNR_CB_VRNG_
{
		volatile struct	/* 0x150273E8 */
		{
				FIELD  CNR_CNR_CB_V_RNG1                          :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CNR_CB_V_RNG2                          :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CNR_CB_V_RNG3                          :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_CNR_CB_V_RNG4                          :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_CB_VRNG;	/* CNR_D1A_CNR_CNR_CB_VRNG */

typedef volatile union _CNR_REG_D1A_CNR_CNR_CB_HRNG_
{
		volatile struct	/* 0x150273EC */
		{
				FIELD  CNR_CNR_CB_H_RNG1                          :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CNR_CB_H_RNG2                          :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CNR_CB_H_RNG3                          :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_CNR_CB_H_RNG4                          :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_CB_HRNG;	/* CNR_D1A_CNR_CNR_CB_HRNG */

typedef volatile union _CNR_REG_D1A_CNR_CNR_CR_VRNG_
{
		volatile struct	/* 0x150273F0 */
		{
				FIELD  CNR_CNR_CR_V_RNG1                          :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CNR_CR_V_RNG2                          :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CNR_CR_V_RNG3                          :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_CNR_CR_V_RNG4                          :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_CR_VRNG;	/* CNR_D1A_CNR_CNR_CR_VRNG */

typedef volatile union _CNR_REG_D1A_CNR_CNR_CR_HRNG_
{
		volatile struct	/* 0x150273F4 */
		{
				FIELD  CNR_CNR_CR_H_RNG1                          :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CNR_CR_H_RNG2                          :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CNR_CR_H_RNG3                          :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_CNR_CR_H_RNG4                          :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_CR_HRNG;	/* CNR_D1A_CNR_CNR_CR_HRNG */

typedef volatile union _CNR_REG_D1A_CNR_CNR_SL2_
{
		volatile struct	/* 0x150273F8 */
		{
				FIELD  CNR_CNR_SL2_C_GAIN                         :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 12;		/*  4..15, 0x0000FFF0 */
				FIELD  CNR_BPC_LM_WT                              :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_SL2;	/* CNR_D1A_CNR_CNR_SL2 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED1_
{
		volatile struct	/* 0x150273FC */
		{
				FIELD  CNR_BPC_COR_TH                             :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  CNR_BPC_COR_SL                             :  3;		/*  8..10, 0x00000700 */
				FIELD  rsv_11                                     :  1;		/* 11..11, 0x00000800 */
				FIELD  CNR_BPC_MCD_TH                             :  5;		/* 12..16, 0x0001F000 */
				FIELD  rsv_17                                     :  3;		/* 17..19, 0x000E0000 */
				FIELD  CNR_BPC_MCD_SL                             :  3;		/* 20..22, 0x00700000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  CNR_BPC_LCL_TH                             :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED1;	/* CNR_D1A_CNR_CNR_MED1 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED2_
{
		volatile struct	/* 0x15027400 */
		{
				FIELD  CNR_BPC_LCL_SL                             :  3;		/*  0.. 2, 0x00000007 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  CNR_BPC_LCL_LV                             :  5;		/*  4.. 8, 0x000001F0 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  CNR_BPC_SCL_TH                             :  6;		/* 12..17, 0x0003F000 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  CNR_BPC_SCL_SL                             :  3;		/* 20..22, 0x00700000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  CNR_BPC_SCL_LV                             :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED2;	/* CNR_D1A_CNR_CNR_MED2 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED3_
{
		volatile struct	/* 0x15027404 */
		{
				FIELD  CNR_BPC_NCL_TH                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_BPC_NCL_SL                             :  3;		/*  8..10, 0x00000700 */
				FIELD  rsv_11                                     :  1;		/* 11..11, 0x00000800 */
				FIELD  CNR_BPC_NCL_LV                             :  5;		/* 12..16, 0x0001F000 */
				FIELD  rsv_17                                     :  3;		/* 17..19, 0x000E0000 */
				FIELD  CNR_BPC_VAR                                :  3;		/* 20..22, 0x00700000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  CNR_BPC_Y0                                 :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED3;	/* CNR_D1A_CNR_CNR_MED3 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED4_
{
		volatile struct	/* 0x15027408 */
		{
				FIELD  CNR_BPC_Y1                                 :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  CNR_BPC_Y2                                 :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CNR_BPC_Y3                                 :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  CNR_BPC_Y4                                 :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED4;	/* CNR_D1A_CNR_CNR_MED4 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED5_
{
		volatile struct	/* 0x1502740C */
		{
				FIELD  CNR_BPC_LCL_OFT                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_BPC_SCL_OFT                            :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CNR_BPC_NCL_OFT                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED5;	/* CNR_D1A_CNR_CNR_MED5 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_ACTC_
{
		volatile struct	/* 0x15027410 */
		{
				FIELD  CNR_CNR_RSV                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CNR_ACT_BLD_BASE_C                     :  7;		/*  8..14, 0x00007F00 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  CNR_CNR_C_DITH_U                           :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  CNR_CNR_C_DITH_V                           :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_ACTC;	/* CNR_D1A_CNR_CNR_ACTC */

typedef volatile union _CNR_REG_D1A_CNR_CNR_RSV1_
{
		volatile struct	/* 0x15027414 */
		{
				FIELD  CNR_CNR_RSV1                               : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_RSV1;	/* CNR_D1A_CNR_CNR_RSV1 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_RSV2_
{
		volatile struct	/* 0x15027418 */
		{
				FIELD  CNR_CNR_RSV2                               : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_RSV2;	/* CNR_D1A_CNR_CNR_RSV2 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED6_
{
		volatile struct	/* 0x1502741C */
		{
				FIELD  CNR_BPC_DK_Y1                              :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  CNR_BPC_DK_Y2                              :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CNR_BPC_DK_Y3                              :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  CNR_BPC_DK_Y4                              :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED6;	/* CNR_D1A_CNR_CNR_MED6 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED7_
{
		volatile struct	/* 0x15027420 */
		{
				FIELD  CNR_BPC_LCL_LV_CEN                         :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  CNR_BPC_SCL_LV_CEN                         :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CNR_BPC_NCL_LV_CEN                         :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  CNR_BPC_DK_Y0                              :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED7;	/* CNR_D1A_CNR_CNR_MED7 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED8_
{
		volatile struct	/* 0x15027424 */
		{
				FIELD  CNR_BPC_OUT_TH                             :  5;		/*  0.. 4, 0x0000001F */
				FIELD  CNR_BPC_BND_SL                             :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  CNR_BPC_BND_TH_LO                          :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_BPC_BND_TH_HI                          :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_BPC_BND_TH_EDGE                        :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED8;	/* CNR_D1A_CNR_CNR_MED8 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED9_
{
		volatile struct	/* 0x15027428 */
		{
				FIELD  CNR_BPC_EDG_TH                             :  5;		/*  0.. 4, 0x0000001F */
				FIELD  CNR_BPC_EDG_SL                             :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  CNR_BPC_LINE_X0                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_BPC_LINE_TH0                           :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_BPC_LINE_TH1                           :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED9;	/* CNR_D1A_CNR_CNR_MED9 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED10_
{
		volatile struct	/* 0x1502742C */
		{
				FIELD  CNR_BPC_LINE_SL0                           :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  CNR_BPC_LINE_TH_SL                         :  3;		/*  8..10, 0x00000700 */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED10;	/* CNR_D1A_CNR_CNR_MED10 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED11_
{
		volatile struct	/* 0x15027430 */
		{
				FIELD  CNR_BPC_SL2_LINK                           :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  7;		/*  1.. 7, 0x000000FE */
				FIELD  CNR_BPC_SL2_X1                             :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_BPC_SL2_X2                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_BPC_SL2_X3                             :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED11;	/* CNR_D1A_CNR_CNR_MED11 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED12_
{
		volatile struct	/* 0x15027434 */
		{
				FIELD  CNR_BPC_SL2_GAIN0                          :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  CNR_BPC_SL2_GAIN1                          :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  CNR_BPC_SL2_GAIN2                          :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     :  3;		/* 21..23, 0x00E00000 */
				FIELD  CNR_BPC_SL2_GAIN3                          :  5;		/* 24..28, 0x1F000000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED12;	/* CNR_D1A_CNR_CNR_MED12 */

typedef volatile union _CNR_REG_D1A_CNR_CNR_MED13_
{
		volatile struct	/* 0x15027438 */
		{
				FIELD  CNR_BPC_SL2_SP0                            :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  CNR_BPC_SL2_SP1                            :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CNR_BPC_SL2_SP2                            :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  CNR_BPC_SL2_SP3                            :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CNR_MED13;	/* CNR_D1A_CNR_CNR_MED13 */

typedef volatile union _CNR_REG_D1A_CNR_CCR_CON_
{
		volatile struct	/* 0x15027440 */
		{
				FIELD  CNR_CCR_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  CNR_CCR_SL2_LINK                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  CNR_CCR_SL2_MODE                           :  2;		/*  2.. 3, 0x0000000C */
				FIELD  rsv_4                                      :  1;		/*  4.. 4, 0x00000010 */
				FIELD  CNR_CCR_OR_MODE                            :  1;		/*  5.. 5, 0x00000020 */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  CNR_CCR_UV_GAIN_MODE                       :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  CNR_CCR_UV_GAIN2                           :  7;		/* 16..22, 0x007F0000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  CNR_CCR_Y_CPX3                             :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_CON;	/* CNR_D1A_CNR_CCR_CON */

typedef volatile union _CNR_REG_D1A_CNR_CCR_YLUT_
{
		volatile struct	/* 0x15027444 */
		{
				FIELD  CNR_CCR_Y_CPX1                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CCR_Y_CPX2                             :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CCR_Y_SP1                              :  7;		/* 16..22, 0x007F0000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  CNR_CCR_Y_CPY1                             :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_YLUT;	/* CNR_D1A_CNR_CCR_YLUT */

typedef volatile union _CNR_REG_D1A_CNR_CCR_UVLUT_
{
		volatile struct	/* 0x15027448 */
		{
				FIELD  CNR_CCR_UV_X1                              :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CCR_UV_X2                              :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CCR_UV_X3                              :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_CCR_UV_GAIN1                           :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_UVLUT;	/* CNR_D1A_CNR_CCR_UVLUT */

typedef volatile union _CNR_REG_D1A_CNR_CCR_YLUT2_
{
		volatile struct	/* 0x1502744C */
		{
				FIELD  CNR_CCR_Y_SP0                              :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  CNR_CCR_Y_SP2                              :  7;		/*  8..14, 0x00007F00 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  CNR_CCR_Y_CPY0                             :  7;		/* 16..22, 0x007F0000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  CNR_CCR_Y_CPY2                             :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_YLUT2;	/* CNR_D1A_CNR_CCR_YLUT2 */

typedef volatile union _CNR_REG_D1A_CNR_CCR_SAT_CTRL_
{
		volatile struct	/* 0x15027450 */
		{
				FIELD  CNR_CCR_MODE                               :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  3;		/*  1.. 3, 0x0000000E */
				FIELD  CNR_CCR_CEN_U                              :  6;		/*  4.. 9, 0x000003F0 */
				FIELD  rsv_10                                     :  2;		/* 10..11, 0x00000C00 */
				FIELD  CNR_CCR_CEN_V                              :  6;		/* 12..17, 0x0003F000 */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_SAT_CTRL;	/* CNR_D1A_CNR_CCR_SAT_CTRL */

typedef volatile union _CNR_REG_D1A_CNR_CCR_UVLUT_SP_
{
		volatile struct	/* 0x15027454 */
		{
				FIELD  CNR_CCR_UV_GAIN_SP1                        : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  CNR_CCR_UV_GAIN_SP2                        : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_UVLUT_SP;	/* CNR_D1A_CNR_CCR_UVLUT_SP */

typedef volatile union _CNR_REG_D1A_CNR_CCR_HUE1_
{
		volatile struct	/* 0x15027458 */
		{
				FIELD  CNR_CCR_HUE_X1                             :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  CNR_CCR_HUE_X2                             :  9;		/* 16..24, 0x01FF0000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_HUE1;	/* CNR_D1A_CNR_CCR_HUE1 */

typedef volatile union _CNR_REG_D1A_CNR_CCR_HUE2_
{
		volatile struct	/* 0x1502745C */
		{
				FIELD  CNR_CCR_HUE_X3                             :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  CNR_CCR_HUE_X4                             :  9;		/* 16..24, 0x01FF0000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_HUE2;	/* CNR_D1A_CNR_CCR_HUE2 */

typedef volatile union _CNR_REG_D1A_CNR_CCR_HUE3_
{
		volatile struct	/* 0x15027460 */
		{
				FIELD  CNR_CCR_HUE_SP1                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CCR_HUE_SP2                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CCR_HUE_GAIN1                          :  7;		/* 16..22, 0x007F0000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  CNR_CCR_HUE_GAIN2                          :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_HUE3;	/* CNR_D1A_CNR_CCR_HUE3 */

typedef volatile union _CNR_REG_D1A_CNR_CCR_L4LUT1_
{
		volatile struct	/* 0x15027464 */
		{
				FIELD  CNR_CCR_SL2_X1                             :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_CCR_SL2_X2                             :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_CCR_SL2_X3                             :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_L4LUT1;	/* CNR_D1A_CNR_CCR_L4LUT1 */

typedef volatile union _CNR_REG_D1A_CNR_CCR_L4LUT2_
{
		volatile struct	/* 0x15027468 */
		{
				FIELD  CNR_CCR_SL2_GAIN0                          :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  CNR_CCR_SL2_GAIN1                          :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CNR_CCR_SL2_GAIN2                          :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  CNR_CCR_SL2_GAIN3                          :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_L4LUT2;	/* CNR_D1A_CNR_CCR_L4LUT2 */

typedef volatile union _CNR_REG_D1A_CNR_CCR_L4LUT3_
{
		volatile struct	/* 0x1502746C */
		{
				FIELD  CNR_CCR_SL2_SP0                            :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  CNR_CCR_SL2_SP1                            :  6;		/*  8..13, 0x00003F00 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  CNR_CCR_SL2_SP2                            :  6;		/* 16..21, 0x003F0000 */
				FIELD  rsv_22                                     :  2;		/* 22..23, 0x00C00000 */
				FIELD  CNR_CCR_SL2_SP3                            :  6;		/* 24..29, 0x3F000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_CCR_L4LUT3;	/* CNR_D1A_CNR_CCR_L4LUT3 */

typedef volatile union _CNR_REG_D1A_CNR_ABF_CON1_
{
		volatile struct	/* 0x15027480 */
		{
				FIELD  CNR_ABF_EN                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  7;		/*  1.. 7, 0x000000FE */
				FIELD  CNR_ABF_BIL_IDX                            :  2;		/*  8.. 9, 0x00000300 */
				FIELD  CNR_ABF_NSR_IDX                            :  2;		/* 10..11, 0x00000C00 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_CON1;	/* CNR_D1A_CNR_ABF_CON1 */

typedef volatile union _CNR_REG_D1A_CNR_ABF_CON2_
{
		volatile struct	/* 0x15027484 */
		{
				FIELD  CNR_ABF_BF_U_OFST                          :  6;		/*  0.. 5, 0x0000003F */
				FIELD  rsv_6                                      : 26;		/*  6..31, 0xFFFFFFC0 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_CON2;	/* CNR_D1A_CNR_ABF_CON2 */

typedef volatile union _CNR_REG_D1A_CNR_ABF_RCON_
{
		volatile struct	/* 0x15027488 */
		{
				FIELD  CNR_ABF_R1                                 :  9;		/*  0.. 8, 0x000001FF */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  CNR_ABF_R2                                 :  9;		/* 16..24, 0x01FF0000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_RCON;	/* CNR_D1A_CNR_ABF_RCON */

typedef volatile union _CNR_REG_D1A_CNR_ABF_YLUT_
{
		volatile struct	/* 0x1502748C */
		{
				FIELD  CNR_ABF_Y0                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_ABF_Y1                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_ABF_Y2                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_ABF_Y3                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_YLUT;	/* CNR_D1A_CNR_ABF_YLUT */

typedef volatile union _CNR_REG_D1A_CNR_ABF_CXLUT_
{
		volatile struct	/* 0x15027490 */
		{
				FIELD  CNR_ABF_CX0                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_ABF_CX1                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_ABF_CX2                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_ABF_CX3                                :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_CXLUT;	/* CNR_D1A_CNR_ABF_CXLUT */

typedef volatile union _CNR_REG_D1A_CNR_ABF_CYLUT_
{
		volatile struct	/* 0x15027494 */
		{
				FIELD  CNR_ABF_CY0                                :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_ABF_CY1                                :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_ABF_CY2                                :  8;		/* 16..23, 0x00FF0000 */
				FIELD  CNR_ABF_CY3                                :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_CYLUT;	/* CNR_D1A_CNR_ABF_CYLUT */

typedef volatile union _CNR_REG_D1A_CNR_ABF_YSP_
{
		volatile struct	/* 0x15027498 */
		{
				FIELD  CNR_ABF_Y_SP0                              : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  CNR_ABF_Y_SP1                              : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_YSP;	/* CNR_D1A_CNR_ABF_YSP */

typedef volatile union _CNR_REG_D1A_CNR_ABF_CXSP_
{
		volatile struct	/* 0x1502749C */
		{
				FIELD  CNR_ABF_CX_SP0                             : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  CNR_ABF_CX_SP1                             : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_CXSP;	/* CNR_D1A_CNR_ABF_CXSP */

typedef volatile union _CNR_REG_D1A_CNR_ABF_CYSP_
{
		volatile struct	/* 0x150274A0 */
		{
				FIELD  CNR_ABF_CY_SP0                             : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  CNR_ABF_CY_SP1                             : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_CYSP;	/* CNR_D1A_CNR_ABF_CYSP */

typedef volatile union _CNR_REG_D1A_CNR_ABF_CLP_
{
		volatile struct	/* 0x150274A4 */
		{
				FIELD  CNR_ABF_STHRE_R                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  CNR_ABF_STHRE_G                            :  8;		/*  8..15, 0x0000FF00 */
				FIELD  CNR_ABF_STHRE_B                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_CLP;	/* CNR_D1A_CNR_ABF_CLP */

typedef volatile union _CNR_REG_D1A_CNR_ABF_RSV1_
{
		volatile struct	/* 0x150274A8 */
		{
				FIELD  CNR_ABF_RSV                                : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_ABF_RSV1;	/* CNR_D1A_CNR_ABF_RSV1 */

typedef volatile union _CNR_REG_D1A_CNR_BOK_TUN_
{
		volatile struct	/* 0x150274AC */
		{
				FIELD  CNR_BOK_BLUR_MUL                           :  6;		/*  0.. 5, 0x0000003F */
				FIELD  CNR_BOK_BLUR_SHIFT                         :  4;		/*  6.. 9, 0x000003C0 */
				FIELD  CNR_BOK_BLUR_OFFSET                        :  5;		/* 10..14, 0x00007C00 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  CNR_BOK_BLUR_MAX                           :  4;		/* 16..19, 0x000F0000 */
				FIELD  CNR_BOK_BLEND_START                        :  5;		/* 20..24, 0x01F00000 */
				FIELD  rsv_25                                     :  1;		/* 25..25, 0x02000000 */
				FIELD  CNR_BOK_BLEND_SLOPE                        :  5;		/* 26..30, 0x7C000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}CNR_REG_D1A_CNR_BOK_TUN;	/* CNR_D1A_CNR_BOK_TUN */

typedef volatile union _SLK_REG_D3A_SLK_CEN_
{
		volatile struct	/* 0x150274C0 */
		{
				FIELD  SLK_CENTR_X                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_CENTR_Y                                : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_CEN;	/* SLK_D3A_SLK_CEN */

typedef volatile union _SLK_REG_D3A_SLK_RR_CON0_
{
		volatile struct	/* 0x150274C4 */
		{
				FIELD  SLK_R_0                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_R_1                                    : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_RR_CON0;	/* SLK_D3A_SLK_RR_CON0 */

typedef volatile union _SLK_REG_D3A_SLK_RR_CON1_
{
		volatile struct	/* 0x150274C8 */
		{
				FIELD  SLK_R_2                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_GAIN_0                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_GAIN_1                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_RR_CON1;	/* SLK_D3A_SLK_RR_CON1 */

typedef volatile union _SLK_REG_D3A_SLK_GAIN_
{
		volatile struct	/* 0x150274CC */
		{
				FIELD  SLK_GAIN_2                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  SLK_GAIN_3                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  SLK_GAIN_4                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_SET_ZERO                               :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_GAIN;	/* SLK_D3A_SLK_GAIN */

typedef volatile union _SLK_REG_D3A_SLK_RZ_
{
		volatile struct	/* 0x150274D0 */
		{
				FIELD  SLK_HRZ_COMP                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_VRZ_COMP                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_RZ;	/* SLK_D3A_SLK_RZ */

typedef volatile union _SLK_REG_D3A_SLK_XOFF_
{
		volatile struct	/* 0x150274D4 */
		{
				FIELD  SLK_X_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_XOFF;	/* SLK_D3A_SLK_XOFF */

typedef volatile union _SLK_REG_D3A_SLK_YOFF_
{
		volatile struct	/* 0x150274D8 */
		{
				FIELD  SLK_Y_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_YOFF;	/* SLK_D3A_SLK_YOFF */

typedef volatile union _SLK_REG_D3A_SLK_SLP_CON0_
{
		volatile struct	/* 0x150274DC */
		{
				FIELD  SLK_SLP_1                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_SLP_CON0;	/* SLK_D3A_SLK_SLP_CON0 */

typedef volatile union _SLK_REG_D3A_SLK_SLP_CON1_
{
		volatile struct	/* 0x150274E0 */
		{
				FIELD  SLK_SLP_2                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_SLP_CON1;	/* SLK_D3A_SLK_SLP_CON1 */

typedef volatile union _SLK_REG_D3A_SLK_SLP_CON2_
{
		volatile struct	/* 0x150274E4 */
		{
				FIELD  SLK_SLP_3                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_SLP_CON2;	/* SLK_D3A_SLK_SLP_CON2 */

typedef volatile union _SLK_REG_D3A_SLK_SLP_CON3_
{
		volatile struct	/* 0x150274E8 */
		{
				FIELD  SLK_SLP_4                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_SLP_CON3;	/* SLK_D3A_SLK_SLP_CON3 */

typedef volatile union _SLK_REG_D3A_SLK_SIZE_
{
		volatile struct	/* 0x150274EC */
		{
				FIELD  SLK_TPIPE_WD                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_TPIPE_HT                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D3A_SLK_SIZE;	/* SLK_D3A_SLK_SIZE */

typedef volatile union _NDG_REG_D2A_NDG_RAN_0_
{
		volatile struct	/* 0x15027500 */
		{
				FIELD  NDG_NOISE_GSEED                            : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_NOISE_SEED0                            : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D2A_NDG_RAN_0;	/* NDG_D2A_NDG_RAN_0 */

typedef volatile union _NDG_REG_D2A_NDG_RAN_1_
{
		volatile struct	/* 0x15027504 */
		{
				FIELD  NDG_X_OFST                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_Y_OFST                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D2A_NDG_RAN_1;	/* NDG_D2A_NDG_RAN_1 */

typedef volatile union _NDG_REG_D2A_NDG_RAN_2_
{
		volatile struct	/* 0x15027508 */
		{
				FIELD  NDG_IMAGE_WD                               : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D2A_NDG_RAN_2;	/* NDG_D2A_NDG_RAN_2 */

typedef volatile union _NDG_REG_D2A_NDG_RAN_3_
{
		volatile struct	/* 0x1502750C */
		{
				FIELD  NDG_TILE_WD                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_TILE_HT                                : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D2A_NDG_RAN_3;	/* NDG_D2A_NDG_RAN_3 */

typedef volatile union _NDG_REG_D2A_NDG_CROP_X_
{
		volatile struct	/* 0x15027510 */
		{
				FIELD  NDG_CROP_XSTART                            : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_CROP_XEND                              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D2A_NDG_CROP_X;	/* NDG_D2A_NDG_CROP_X */

typedef volatile union _NDG_REG_D2A_NDG_CROP_Y_
{
		volatile struct	/* 0x15027514 */
		{
				FIELD  NDG_CROP_YSTART                            : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NDG_CROP_YEND                              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NDG_REG_D2A_NDG_CROP_Y;	/* NDG_D2A_NDG_CROP_Y */

typedef volatile union _SRZ_REG_D3A_SRZ_CONTROL_
{
		volatile struct	/* 0x15027540 */
		{
				FIELD  SRZ_HORI_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  SRZ_VERT_EN                                :  1;		/*  1.. 1, 0x00000002 */
				FIELD  SRZ_OUTPUT_WAIT_EN                         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  SRZ_VERT_FIRST                             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D3A_SRZ_CONTROL;	/* SRZ_D3A_SRZ_CONTROL */

typedef volatile union _SRZ_REG_D3A_SRZ_IN_IMG_
{
		volatile struct	/* 0x15027544 */
		{
				FIELD  SRZ_IN_WD                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SRZ_IN_HT                                  : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D3A_SRZ_IN_IMG;	/* SRZ_D3A_SRZ_IN_IMG */

typedef volatile union _SRZ_REG_D3A_SRZ_OUT_IMG_
{
		volatile struct	/* 0x15027548 */
		{
				FIELD  SRZ_OUT_WD                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SRZ_OUT_HT                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D3A_SRZ_OUT_IMG;	/* SRZ_D3A_SRZ_OUT_IMG */

typedef volatile union _SRZ_REG_D3A_SRZ_HORI_STEP_
{
		volatile struct	/* 0x1502754C */
		{
				FIELD  SRZ_HORI_STEP                              : 19;		/*  0..18, 0x0007FFFF */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D3A_SRZ_HORI_STEP;	/* SRZ_D3A_SRZ_HORI_STEP */

typedef volatile union _SRZ_REG_D3A_SRZ_VERT_STEP_
{
		volatile struct	/* 0x15027550 */
		{
				FIELD  SRZ_VERT_STEP                              : 19;		/*  0..18, 0x0007FFFF */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D3A_SRZ_VERT_STEP;	/* SRZ_D3A_SRZ_VERT_STEP */

typedef volatile union _SRZ_REG_D3A_SRZ_HORI_INT_OFST_
{
		volatile struct	/* 0x15027554 */
		{
				FIELD  SRZ_HORI_INT_OFST                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D3A_SRZ_HORI_INT_OFST;	/* SRZ_D3A_SRZ_HORI_INT_OFST */

typedef volatile union _SRZ_REG_D3A_SRZ_HORI_SUB_OFST_
{
		volatile struct	/* 0x15027558 */
		{
				FIELD  SRZ_HORI_SUB_OFST                          : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     : 17;		/* 15..31, 0xFFFF8000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D3A_SRZ_HORI_SUB_OFST;	/* SRZ_D3A_SRZ_HORI_SUB_OFST */

typedef volatile union _SRZ_REG_D3A_SRZ_VERT_INT_OFST_
{
		volatile struct	/* 0x1502755C */
		{
				FIELD  SRZ_VERT_INT_OFST                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D3A_SRZ_VERT_INT_OFST;	/* SRZ_D3A_SRZ_VERT_INT_OFST */

typedef volatile union _SRZ_REG_D3A_SRZ_VERT_SUB_OFST_
{
		volatile struct	/* 0x15027560 */
		{
				FIELD  SRZ_VERT_SUB_OFST                          : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     : 17;		/* 15..31, 0xFFFF8000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D3A_SRZ_VERT_SUB_OFST;	/* SRZ_D3A_SRZ_VERT_SUB_OFST */

typedef volatile union _SMT_REG_D3A_SMT_CTL_
{
		volatile struct	/* 0x15027580 */
		{
				FIELD  SMT_RIGH_DISABLE                           :  1;		/*  0.. 0, 0x00000001 */
				FIELD  SMT_LEFT_DISABLE                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  SMT_CRPOUT_EN                              :  1;		/*  2.. 2, 0x00000004 */
				FIELD  SMT_CRPINR_EN                              :  1;		/*  3.. 3, 0x00000008 */
				FIELD  SMT_CRPINL_EN                              :  1;		/*  4.. 4, 0x00000010 */
				FIELD  SMT_TRANS_UP_EN                            :  1;		/*  5.. 5, 0x00000020 */
				FIELD  SMT_TRANS_DOWN_EN                          :  1;		/*  6.. 6, 0x00000040 */
				FIELD  SMT_SMTO_SEL                               :  1;		/*  7.. 7, 0x00000080 */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D3A_SMT_CTL;	/* SMT_D3A_SMT_CTL */

typedef volatile union _SMT_REG_D3A_SMT_TRANS_CON_
{
		volatile struct	/* 0x15027584 */
		{
				FIELD  SMT_TRANS_PX_NUM                           : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SMT_TRANS_LN_NUM                           : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D3A_SMT_TRANS_CON;	/* SMT_D3A_SMT_TRANS_CON */

typedef volatile union _SMT_REG_D3A_SMT_SPARE_
{
		volatile struct	/* 0x15027588 */
		{
				FIELD  SMT_SPARE                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D3A_SMT_SPARE;	/* SMT_D3A_SMT_SPARE */

typedef volatile union _SMT_REG_D3A_SMT_CRPINL_CON1_
{
		volatile struct	/* 0x1502758C */
		{
				FIELD  SMT_CRPINL_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINL_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D3A_SMT_CRPINL_CON1;	/* SMT_D3A_SMT_CRPINL_CON1 */

typedef volatile union _SMT_REG_D3A_SMT_CRPINL_CON2_
{
		volatile struct	/* 0x15027590 */
		{
				FIELD  SMT_CRPINL_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINL_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D3A_SMT_CRPINL_CON2;	/* SMT_D3A_SMT_CRPINL_CON2 */

typedef volatile union _SMT_REG_D3A_SMT_CRPINR_CON1_
{
		volatile struct	/* 0x15027594 */
		{
				FIELD  SMT_CRPINR_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINR_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D3A_SMT_CRPINR_CON1;	/* SMT_D3A_SMT_CRPINR_CON1 */

typedef volatile union _SMT_REG_D3A_SMT_CRPINR_CON2_
{
		volatile struct	/* 0x15027598 */
		{
				FIELD  SMT_CRPINR_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPINR_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D3A_SMT_CRPINR_CON2;	/* SMT_D3A_SMT_CRPINR_CON2 */

typedef volatile union _SMT_REG_D3A_SMT_CRPOUT_CON1_
{
		volatile struct	/* 0x1502759C */
		{
				FIELD  SMT_CRPOUT_STR_X                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPOUT_END_X                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D3A_SMT_CRPOUT_CON1;	/* SMT_D3A_SMT_CRPOUT_CON1 */

typedef volatile union _SMT_REG_D3A_SMT_CRPOUT_CON2_
{
		volatile struct	/* 0x150275A0 */
		{
				FIELD  SMT_CRPOUT_STR_Y                           : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SMT_CRPOUT_END_Y                           : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SMT_REG_D3A_SMT_CRPOUT_CON2;	/* SMT_D3A_SMT_CRPOUT_CON2 */

typedef volatile union _UNP_REG_D3A_UNP_OFST_
{
		volatile struct	/* 0x150275C0 */
		{
				FIELD  UNP_OFST_STB                               :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_OFST_EDB                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D3A_UNP_OFST;	/* UNP_D3A_UNP_OFST */

typedef volatile union _UNP_REG_D3A_UNP_CONT_
{
		volatile struct	/* 0x150275C4 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  UNP_YUV_BIT                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  UNP_UV_SIGN                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  UNP_SWAP_ODR                               :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  UNP_YUV_DNG                                :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}UNP_REG_D3A_UNP_CONT;	/* UNP_D3A_UNP_CONT */

typedef volatile union _PAK_REG_D3A_PAK_CONT_
{
		volatile struct	/* 0x15027600 */
		{
				FIELD  PAK_SWAP_ODR                               :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  PAK_UV_SIGN                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  PAK_YUV_BIT                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  PAK_YUV_DNG                                :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  PAK_OBIT                                   :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}PAK_REG_D3A_PAK_CONT;	/* PAK_D3A_PAK_CONT */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CFG_MAIN_
{
		volatile struct	/* 0x15027640 */
		{
				FIELD  COLOR_c2p_bypass                           :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_p2c_bypass                           :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_yeng_bypass                          :  1;		/*  2.. 2, 0x00000004 */
				FIELD  COLOR_seng_bypass                          :  1;		/*  3.. 3, 0x00000008 */
				FIELD  COLOR_heng_bypass                          :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  2;		/*  5.. 6, 0x00000060 */
				FIELD  COLOR_all_bypass                           :  1;		/*  7.. 7, 0x00000080 */
				FIELD  COLOR_wide_gamut_en                        :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  4;		/*  9..12, 0x00001E00 */
				FIELD  COLOR_seq_sel                              :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_14                                     :  1;		/* 14..14, 0x00004000 */
				FIELD  COLOR_s_g_y_en                             :  1;		/* 15..15, 0x00008000 */
				FIELD  COLOR_c_pp_cm_dbg_sel                      :  4;		/* 16..19, 0x000F0000 */
				FIELD  COLOR_lsp_en                               :  1;		/* 20..20, 0x00100000 */
				FIELD  COLOR_lsp_sat_limit                        :  1;		/* 21..21, 0x00200000 */
				FIELD  COLOR_lsp_ink_en                           :  1;		/* 22..22, 0x00400000 */
				FIELD  COLOR_lsp_sat_src                          :  1;		/* 23..23, 0x00800000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CFG_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_CFG_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PXL_CNT_MAIN_
{
		volatile struct	/* 0x15027644 */
		{
				FIELD  COLOR_pic_h_cnt                            : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PXL_CNT_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_PXL_CNT_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_LINE_CNT_MAIN_
{
		volatile struct	/* 0x15027648 */
		{
				FIELD  COLOR_line_cnt                             : 16;		/*  0..15, 0x0000FFFF */
				FIELD  COLOR_pic_v_cnt                            : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_LINE_CNT_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_LINE_CNT_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_WIN_X_MAIN_
{
		volatile struct	/* 0x1502764C */
		{
				FIELD  COLOR_win_x_start                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  COLOR_win_x_end                            : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_WIN_X_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_WIN_X_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_WIN_Y_MAIN_
{
		volatile struct	/* 0x15027650 */
		{
				FIELD  COLOR_win_y_start                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  COLOR_win_y_end                            : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_WIN_Y_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_WIN_Y_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_0_
{
		volatile struct	/* 0x15027654 */
		{
				FIELD  COLOR_htotal_cnt                           : 16;		/*  0..15, 0x0000FFFF */
				FIELD  COLOR_vtotal_cnt                           : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_0;	/* COLOR_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_1_
{
		volatile struct	/* 0x15027658 */
		{
				FIELD  COLOR_hde_cnt                              : 16;		/*  0..15, 0x0000FFFF */
				FIELD  COLOR_vde_cnt                              : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_1;	/* COLOR_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_DBG_CFG_MAIN_
{
		volatile struct	/* 0x1502765C */
		{
				FIELD  COLOR_ink_en                               :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_cap_en                               :  1;		/*  2.. 2, 0x00000004 */
				FIELD  COLOR_split_en                             :  1;		/*  3.. 3, 0x00000008 */
				FIELD  COLOR_split_swap                           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  COLOR_y_ink                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  COLOR_u_ink                                :  1;		/*  9.. 9, 0x00000200 */
				FIELD  COLOR_v_ink                                :  1;		/* 10..10, 0x00000400 */
				FIELD  COLOR_w1_ink_en                            :  1;		/* 11..11, 0x00000800 */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  COLOR_y_ink_mode                           :  3;		/* 16..18, 0x00070000 */
				FIELD  COLOR_u_ink_mode                           :  3;		/* 19..21, 0x00380000 */
				FIELD  COLOR_v_ink_mode                           :  3;		/* 22..24, 0x01C00000 */
				FIELD  COLOR_y_ink_shift                          :  2;		/* 25..26, 0x06000000 */
				FIELD  COLOR_u_ink_shift                          :  2;		/* 27..28, 0x18000000 */
				FIELD  COLOR_v_ink_shift                          :  2;		/* 29..30, 0x60000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_DBG_CFG_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_DBG_CFG_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN_
{
		volatile struct	/* 0x15027660 */
		{
				FIELD  COLOR_c_boost_gain                         :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  5;		/*  8..12, 0x00001F00 */
				FIELD  COLOR_c_new_boost_en                       :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  COLOR_c_new_boost_lmt_l                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_c_new_boost_lmt_u                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN_2_
{
		volatile struct	/* 0x15027664 */
		{
				FIELD  COLOR_color_cboost_yoffset                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_color_cboost_yoffset_sel             :  2;		/* 16..17, 0x00030000 */
				FIELD  rsv_18                                     :  6;		/* 18..23, 0x00FC0000 */
				FIELD  COLOR_color_cboost_yconst                  :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN_2;	/* COLOR_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_LUMA_ADJ_
{
		volatile struct	/* 0x15027668 */
		{
				FIELD  COLOR_y_level_adj                          :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  COLOR_y_slope_lmt                          :  8;		/*  8..15, 0x0000FF00 */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_LUMA_ADJ;	/* COLOR_D1A_COLOR_DIP_COLOR_LUMA_ADJ */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_1_
{
		volatile struct	/* 0x1502766C */
		{
				FIELD  COLOR_g_contrast                           : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_g_brightness                         : 11;		/* 16..26, 0x07FF0000 */
				FIELD  rsv_27                                     :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_1;	/* COLOR_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_2_
{
		volatile struct	/* 0x15027670 */
		{
				FIELD  COLOR_g_saturation                         : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     : 22;		/* 10..31, 0xFFFFFC00 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_2;	/* COLOR_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_POS_MAIN_
{
		volatile struct	/* 0x15027674 */
		{
				FIELD  COLOR_pos_x                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  COLOR_pos_y                                : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_POS_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_POS_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN_
{
		volatile struct	/* 0x15027678 */
		{
				FIELD  COLOR_ink_data_y                           : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_ink_data_u                           : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN_CR_
{
		volatile struct	/* 0x1502767C */
		{
				FIELD  COLOR_ink_data_v                           : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     : 22;		/* 10..31, 0xFFFFFC00 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN_CR;	/* COLOR_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN_CR */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN_
{
		volatile struct	/* 0x15027680 */
		{
				FIELD  COLOR_cap_in_data_y                        : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cap_in_data_u                        : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN_CR_
{
		volatile struct	/* 0x15027684 */
		{
				FIELD  COLOR_cap_in_data_v                        : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     : 22;		/* 10..31, 0xFFFFFC00 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN_CR;	/* COLOR_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN_CR */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN_
{
		volatile struct	/* 0x15027688 */
		{
				FIELD  COLOR_cap_out_data_y                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cap_out_data_u                       : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN_CR_
{
		volatile struct	/* 0x1502768C */
		{
				FIELD  COLOR_cap_out_data_v                       : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     : 19;		/* 13..31, 0xFFFFE000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN_CR;	/* COLOR_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN_CR */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_1_0_MAIN_
{
		volatile struct	/* 0x15027690 */
		{
				FIELD  COLOR_y_slope_0                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_y_slope_1                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_1_0_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_1_0_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_3_2_MAIN_
{
		volatile struct	/* 0x15027694 */
		{
				FIELD  COLOR_y_slope_2                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_y_slope_3                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_3_2_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_3_2_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_5_4_MAIN_
{
		volatile struct	/* 0x15027698 */
		{
				FIELD  COLOR_y_slope_4                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_y_slope_5                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_5_4_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_5_4_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_7_6_MAIN_
{
		volatile struct	/* 0x1502769C */
		{
				FIELD  COLOR_y_slope_6                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_y_slope_7                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_7_6_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_7_6_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_9_8_MAIN_
{
		volatile struct	/* 0x150276A0 */
		{
				FIELD  COLOR_y_slope_8                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_y_slope_9                            :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_9_8_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_9_8_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_11_10_MAIN_
{
		volatile struct	/* 0x150276A4 */
		{
				FIELD  COLOR_y_slope_10                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_y_slope_11                           :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_11_10_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_11_10_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_13_12_MAIN_
{
		volatile struct	/* 0x150276A8 */
		{
				FIELD  COLOR_y_slope_12                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_y_slope_13                           :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_13_12_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_13_12_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_15_14_MAIN_
{
		volatile struct	/* 0x150276AC */
		{
				FIELD  COLOR_y_slope_14                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_y_slope_15                           :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_15_14_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_15_14_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_0_
{
		volatile struct	/* 0x150276B0 */
		{
				FIELD  COLOR_hue_to_hue_0                         :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_hue_to_hue_1                         :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_hue_to_hue_2                         :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_hue_to_hue_3                         :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_0;	/* COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_1_
{
		volatile struct	/* 0x150276B4 */
		{
				FIELD  COLOR_hue_to_hue_4                         :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_hue_to_hue_5                         :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_hue_to_hue_6                         :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_hue_to_hue_7                         :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_1;	/* COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_2_
{
		volatile struct	/* 0x150276B8 */
		{
				FIELD  COLOR_hue_to_hue_8                         :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_hue_to_hue_9                         :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_hue_to_hue_10                        :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_hue_to_hue_11                        :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_2;	/* COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_3_
{
		volatile struct	/* 0x150276BC */
		{
				FIELD  COLOR_hue_to_hue_12                        :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_hue_to_hue_13                        :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_hue_to_hue_14                        :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_hue_to_hue_15                        :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_3;	/* COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_4_
{
		volatile struct	/* 0x150276C0 */
		{
				FIELD  COLOR_hue_to_hue_16                        :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_hue_to_hue_17                        :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_hue_to_hue_18                        :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_hue_to_hue_19                        :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_4;	/* COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_TWO_D_WINDOW_1_
{
		volatile struct	/* 0x150276C4 */
		{
				FIELD  COLOR_w1_hue_lower                         :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_w1_hue_upper                         :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_w1_sat_lower                         :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_w1_sat_upper                         :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_TWO_D_WINDOW_1;	/* COLOR_D1A_COLOR_DIP_COLOR_TWO_D_WINDOW_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_TWO_D_W1_RESULT_
{
		volatile struct	/* 0x150276C8 */
		{
				FIELD  COLOR_w1_hit_outer                         : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_TWO_D_W1_RESULT;	/* COLOR_D1A_COLOR_DIP_COLOR_TWO_D_W1_RESULT */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_SAT_HIST_X_CFG_MAIN_
{
		volatile struct	/* 0x150276CC */
		{
				FIELD  COLOR_hist_x_start                         : 16;		/*  0..15, 0x0000FFFF */
				FIELD  COLOR_hist_x_end                           : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_SAT_HIST_X_CFG_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_SAT_HIST_X_CFG_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_SAT_HIST_Y_CFG_MAIN_
{
		volatile struct	/* 0x150276D0 */
		{
				FIELD  COLOR_hist_y_start                         : 16;		/*  0..15, 0x0000FFFF */
				FIELD  COLOR_hist_y_end                           : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_SAT_HIST_Y_CFG_MAIN;	/* COLOR_D1A_COLOR_DIP_COLOR_SAT_HIST_Y_CFG_MAIN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_BWS_2_
{
		volatile struct	/* 0x150276D4 */
		{
				FIELD  rsv_0                                      : 26;		/*  0..25, 0x03FFFFFF */
				FIELD  COLOR_color_atpg_ob                        :  1;		/* 26..26, 0x04000000 */
				FIELD  COLOR_color_atpg_ct                        :  1;		/* 27..27, 0x08000000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_BWS_2;	/* COLOR_D1A_COLOR_DIP_COLOR_BWS_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_0_
{
		volatile struct	/* 0x150276D8 */
		{
				FIELD  COLOR_crc_r_en                             :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_crc_l_en                             :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_c_crc_still_check_trig               :  1;		/*  2.. 2, 0x00000004 */
				FIELD  COLOR_crc_still_check_done                 :  1;		/*  3.. 3, 0x00000008 */
				FIELD  COLOR_crc_non_still_cnt                    :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  COLOR_crc_still_check_max                  :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_crc_src_sel                          :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CRC_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_1_
{
		volatile struct	/* 0x150276DC */
		{
				FIELD  COLOR_crc_clip_h_start                     : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  COLOR_crc_clip_h_end                       : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CRC_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_2_
{
		volatile struct	/* 0x150276E0 */
		{
				FIELD  COLOR_crc_clip_v_start                     : 12;		/*  0..11, 0x00000FFF */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  COLOR_crc_clip_v_end                       : 12;		/* 16..27, 0x0FFF0000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CRC_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_3_
{
		volatile struct	/* 0x150276E4 */
		{
				FIELD  COLOR_crc_v_mask                           : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_crc_c_mask                           : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_crc_y_mask                           : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CRC_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_4_
{
		volatile struct	/* 0x150276E8 */
		{
				FIELD  COLOR_crc_result                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CRC_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_0_
{
		volatile struct	/* 0x150276EC */
		{
				FIELD  COLOR_sat_gain1_hue_0                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain1_hue_1                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain1_hue_2                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain1_hue_3                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_0;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_1_
{
		volatile struct	/* 0x150276F0 */
		{
				FIELD  COLOR_sat_gain1_hue_4                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain1_hue_5                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain1_hue_6                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain1_hue_7                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_1;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_2_
{
		volatile struct	/* 0x150276F4 */
		{
				FIELD  COLOR_sat_gain1_hue_8                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain1_hue_9                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain1_hue_10                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain1_hue_11                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_2;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_3_
{
		volatile struct	/* 0x150276F8 */
		{
				FIELD  COLOR_sat_gain1_hue_12                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain1_hue_13                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain1_hue_14                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain1_hue_15                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_3;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_4_
{
		volatile struct	/* 0x150276FC */
		{
				FIELD  COLOR_sat_gain1_hue_16                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain1_hue_17                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain1_hue_18                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain1_hue_19                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_4;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_0_
{
		volatile struct	/* 0x15027700 */
		{
				FIELD  COLOR_sat_gain2_hue_0                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain2_hue_1                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain2_hue_2                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain2_hue_3                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_0;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_1_
{
		volatile struct	/* 0x15027704 */
		{
				FIELD  COLOR_sat_gain2_hue_4                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain2_hue_5                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain2_hue_6                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain2_hue_7                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_1;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_2_
{
		volatile struct	/* 0x15027708 */
		{
				FIELD  COLOR_sat_gain2_hue_8                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain2_hue_9                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain2_hue_10                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain2_hue_11                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_2;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_3_
{
		volatile struct	/* 0x1502770C */
		{
				FIELD  COLOR_sat_gain2_hue_12                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain2_hue_13                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain2_hue_14                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain2_hue_15                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_3;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_4_
{
		volatile struct	/* 0x15027710 */
		{
				FIELD  COLOR_sat_gain2_hue_16                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain2_hue_17                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain2_hue_18                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain2_hue_19                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_4;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_0_
{
		volatile struct	/* 0x15027714 */
		{
				FIELD  COLOR_sat_gain3_hue_0                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain3_hue_1                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain3_hue_2                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain3_hue_3                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_0;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_1_
{
		volatile struct	/* 0x15027718 */
		{
				FIELD  COLOR_sat_gain3_hue_4                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain3_hue_5                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain3_hue_6                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain3_hue_7                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_1;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_2_
{
		volatile struct	/* 0x1502771C */
		{
				FIELD  COLOR_sat_gain3_hue_8                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain3_hue_9                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain3_hue_10                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain3_hue_11                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_2;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_3_
{
		volatile struct	/* 0x15027720 */
		{
				FIELD  COLOR_sat_gain3_hue_12                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain3_hue_13                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain3_hue_14                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain3_hue_15                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_3;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_4_
{
		volatile struct	/* 0x15027724 */
		{
				FIELD  COLOR_sat_gain3_hue_16                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_gain3_hue_17                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_gain3_hue_18                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_gain3_hue_19                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_4;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_0_
{
		volatile struct	/* 0x15027728 */
		{
				FIELD  COLOR_sat_point1_hue_0                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point1_hue_1                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point1_hue_2                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point1_hue_3                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_0;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_1_
{
		volatile struct	/* 0x1502772C */
		{
				FIELD  COLOR_sat_point1_hue_4                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point1_hue_5                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point1_hue_6                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point1_hue_7                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_1;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_2_
{
		volatile struct	/* 0x15027730 */
		{
				FIELD  COLOR_sat_point1_hue_8                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point1_hue_9                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point1_hue_10                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point1_hue_11                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_2;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_3_
{
		volatile struct	/* 0x15027734 */
		{
				FIELD  COLOR_sat_point1_hue_12                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point1_hue_13                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point1_hue_14                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point1_hue_15                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_3;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_4_
{
		volatile struct	/* 0x15027738 */
		{
				FIELD  COLOR_sat_point1_hue_16                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point1_hue_17                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point1_hue_18                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point1_hue_19                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_4;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_0_
{
		volatile struct	/* 0x1502773C */
		{
				FIELD  COLOR_sat_point2_hue_0                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point2_hue_1                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point2_hue_2                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point2_hue_3                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_0;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_1_
{
		volatile struct	/* 0x15027740 */
		{
				FIELD  COLOR_sat_point2_hue_4                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point2_hue_5                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point2_hue_6                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point2_hue_7                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_1;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_2_
{
		volatile struct	/* 0x15027744 */
		{
				FIELD  COLOR_sat_point2_hue_8                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point2_hue_9                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point2_hue_10                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point2_hue_11                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_2;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_3_
{
		volatile struct	/* 0x15027748 */
		{
				FIELD  COLOR_sat_point2_hue_12                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point2_hue_13                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point2_hue_14                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point2_hue_15                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_3;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_4_
{
		volatile struct	/* 0x1502774C */
		{
				FIELD  COLOR_sat_point2_hue_16                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_sat_point2_hue_17                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_sat_point2_hue_18                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_sat_point2_hue_19                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_4;	/* COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_START_
{
		volatile struct	/* 0x15027750 */
		{
				FIELD  COLOR_disp_color_start                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_disp_color_out_sel                   :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_disp_color_wrap_mode                 :  1;		/*  2.. 2, 0x00000004 */
				FIELD  COLOR_disp_color_dbuf_vsync                :  1;		/*  3.. 3, 0x00000008 */
				FIELD  COLOR_direct_yuv_bit_sel                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  COLOR_stop_to_wdma                         :  1;		/*  5.. 5, 0x00000020 */
				FIELD  rsv_6                                      :  2;		/*  6.. 7, 0x000000C0 */
				FIELD  COLOR_disp_color_sw_rst_engine             :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  7;		/*  9..15, 0x0000FE00 */
				FIELD  COLOR_disp_color_dbg_sel                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_START;	/* COLOR_D1A_COLOR_DIP_COLOR_START */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_INTEN_
{
		volatile struct	/* 0x15027754 */
		{
				FIELD  COLOR_disp_color_inten_fr_complete         :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_disp_color_inten_fr_done             :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_disp_color_inten_fr_underrun         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      : 29;		/*  3..31, 0xFFFFFFF8 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_INTEN;	/* COLOR_D1A_COLOR_DIP_COLOR_INTEN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_INTSTA_
{
		volatile struct	/* 0x15027758 */
		{
				FIELD  COLOR_disp_color_intsta_fr_complete        :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_disp_color_intsta_fr_done            :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_disp_color_intsta_fr_underrun        :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      : 29;		/*  3..31, 0xFFFFFFF8 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_INTSTA;	/* COLOR_D1A_COLOR_DIP_COLOR_INTSTA */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_OUT_SEL_
{
		volatile struct	/* 0x1502775C */
		{
				FIELD  COLOR_reg_cha_sel                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_reg_cha_round                        :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_reg_cha_uv                           :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  COLOR_reg_chb_sel                          :  1;		/*  4.. 4, 0x00000010 */
				FIELD  COLOR_reg_chb_round                        :  1;		/*  5.. 5, 0x00000020 */
				FIELD  COLOR_reg_chb_uv                           :  1;		/*  6.. 6, 0x00000040 */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  COLOR_reg_chc_sel                          :  1;		/*  8.. 8, 0x00000100 */
				FIELD  COLOR_reg_chc_round                        :  1;		/*  9.. 9, 0x00000200 */
				FIELD  COLOR_reg_chc_uv                           :  1;		/* 10..10, 0x00000400 */
				FIELD  rsv_11                                     : 21;		/* 11..31, 0xFFFFF800 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_OUT_SEL;	/* COLOR_D1A_COLOR_DIP_COLOR_OUT_SEL */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_FRAME_DONE_DEL_
{
		volatile struct	/* 0x15027760 */
		{
				FIELD  COLOR_disp_color_frame_done_del            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      : 24;		/*  8..31, 0xFFFFFF00 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_FRAME_DONE_DEL;	/* COLOR_D1A_COLOR_DIP_COLOR_FRAME_DONE_DEL */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_
{
		volatile struct	/* 0x15027764 */
		{
				FIELD  COLOR_disp_color_crc_cen                   :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_disp_color_crc_start                 :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_disp_color_crc_clr                   :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      : 29;		/*  3..31, 0xFFFFFFF8 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CRC;	/* COLOR_D1A_COLOR_DIP_COLOR_CRC */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_SW_SCRATCH_
{
		volatile struct	/* 0x15027768 */
		{
				FIELD  COLOR_disp_color_sw_scratch                : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_SW_SCRATCH;	/* COLOR_D1A_COLOR_DIP_COLOR_SW_SCRATCH */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CK_ON_
{
		volatile struct	/* 0x1502776C */
		{
				FIELD  COLOR_disp_color_ck_on                     :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      : 31;		/*  1..31, 0xFFFFFFFE */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CK_ON;	/* COLOR_D1A_COLOR_DIP_COLOR_CK_ON */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_INTERNAL_IP_WIDTH_
{
		volatile struct	/* 0x15027770 */
		{
				FIELD  COLOR_disp_color_internal_ip_width         : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_INTERNAL_IP_WIDTH;	/* COLOR_D1A_COLOR_DIP_COLOR_INTERNAL_IP_WIDTH */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_INTERNAL_IP_HEIGHT_
{
		volatile struct	/* 0x15027774 */
		{
				FIELD  COLOR_disp_color_internal_ip_height        : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_INTERNAL_IP_HEIGHT;	/* COLOR_D1A_COLOR_DIP_COLOR_INTERNAL_IP_HEIGHT */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM1_EN_
{
		volatile struct	/* 0x15027778 */
		{
				FIELD  COLOR_disp_color_cm1_en                    :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_disp_color_cm1_clip_en               :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM1_EN;	/* COLOR_D1A_COLOR_DIP_COLOR_CM1_EN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM2_EN_
{
		volatile struct	/* 0x1502777C */
		{
				FIELD  COLOR_disp_color_cm2_en                    :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_disp_color_cm2_clip_sel              :  2;		/*  1.. 2, 0x00000006 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  COLOR_disp_color_cm2_round_off             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM2_EN;	/* COLOR_D1A_COLOR_DIP_COLOR_CM2_EN */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_SHADOW_CTRL_
{
		volatile struct	/* 0x15027780 */
		{
				FIELD  COLOR_bypass_shadow                        :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_force_commit                         :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_read_wrk_reg                         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      : 29;		/*  3..31, 0xFFFFFFF8 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_SHADOW_CTRL;	/* COLOR_D1A_COLOR_DIP_COLOR_SHADOW_CTRL */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_R0_CRC_
{
		volatile struct	/* 0x15027784 */
		{
				FIELD  COLOR_disp_color_crc_out_0                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  COLOR_disp_color_crc_rdy_0                 :  1;		/* 16..16, 0x00010000 */
				FIELD  COLOR_disp_color_engine_end                :  1;		/* 17..17, 0x00020000 */
				FIELD  rsv_18                                     : 14;		/* 18..31, 0xFFFC0000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_R0_CRC;	/* COLOR_D1A_COLOR_DIP_COLOR_R0_CRC */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_0_
{
		volatile struct	/* 0x15027788 */
		{
				FIELD  COLOR_s_gain_y0_hue_0                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y0_hue_1                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y0_hue_2                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y0_hue_3                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_0;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_1_
{
		volatile struct	/* 0x1502778C */
		{
				FIELD  COLOR_s_gain_y0_hue_4                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y0_hue_5                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y0_hue_6                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y0_hue_7                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_1;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_2_
{
		volatile struct	/* 0x15027790 */
		{
				FIELD  COLOR_s_gain_y0_hue_8                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y0_hue_9                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y0_hue_10                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y0_hue_11                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_2;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_3_
{
		volatile struct	/* 0x15027794 */
		{
				FIELD  COLOR_s_gain_y0_hue_12                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y0_hue_13                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y0_hue_14                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y0_hue_15                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_3;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_4_
{
		volatile struct	/* 0x15027798 */
		{
				FIELD  COLOR_s_gain_y0_hue_16                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y0_hue_17                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y0_hue_18                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y0_hue_19                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_4;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_0_
{
		volatile struct	/* 0x1502779C */
		{
				FIELD  COLOR_s_gain_y64_hue_0                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y64_hue_1                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y64_hue_2                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y64_hue_3                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_0;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_1_
{
		volatile struct	/* 0x150277A0 */
		{
				FIELD  COLOR_s_gain_y64_hue_4                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y64_hue_5                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y64_hue_6                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y64_hue_7                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_1;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_2_
{
		volatile struct	/* 0x150277A4 */
		{
				FIELD  COLOR_s_gain_y64_hue_8                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y64_hue_9                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y64_hue_10                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y64_hue_11                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_2;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_3_
{
		volatile struct	/* 0x150277A8 */
		{
				FIELD  COLOR_s_gain_y64_hue_12                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y64_hue_13                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y64_hue_14                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y64_hue_15                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_3;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_4_
{
		volatile struct	/* 0x150277AC */
		{
				FIELD  COLOR_s_gain_y64_hue_16                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y64_hue_17                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y64_hue_18                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y64_hue_19                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_4;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_0_
{
		volatile struct	/* 0x150277B0 */
		{
				FIELD  COLOR_s_gain_y128_hue_0                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y128_hue_1                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y128_hue_2                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y128_hue_3                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_0;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_1_
{
		volatile struct	/* 0x150277B4 */
		{
				FIELD  COLOR_s_gain_y128_hue_4                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y128_hue_5                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y128_hue_6                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y128_hue_7                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_1;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_2_
{
		volatile struct	/* 0x150277B8 */
		{
				FIELD  COLOR_s_gain_y128_hue_8                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y128_hue_9                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y128_hue_10                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y128_hue_11                   :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_2;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_3_
{
		volatile struct	/* 0x150277BC */
		{
				FIELD  COLOR_s_gain_y128_hue_12                   :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y128_hue_13                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y128_hue_14                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y128_hue_15                   :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_3;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_4_
{
		volatile struct	/* 0x150277C0 */
		{
				FIELD  COLOR_s_gain_y128_hue_16                   :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y128_hue_17                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y128_hue_18                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y128_hue_19                   :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_4;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_0_
{
		volatile struct	/* 0x150277C4 */
		{
				FIELD  COLOR_s_gain_y192_hue_0                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y192_hue_1                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y192_hue_2                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y192_hue_3                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_0;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_1_
{
		volatile struct	/* 0x150277C8 */
		{
				FIELD  COLOR_s_gain_y192_hue_4                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y192_hue_5                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y192_hue_6                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y192_hue_7                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_1;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_2_
{
		volatile struct	/* 0x150277CC */
		{
				FIELD  COLOR_s_gain_y192_hue_8                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y192_hue_9                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y192_hue_10                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y192_hue_11                   :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_2;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_3_
{
		volatile struct	/* 0x150277D0 */
		{
				FIELD  COLOR_s_gain_y192_hue_12                   :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y192_hue_13                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y192_hue_14                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y192_hue_15                   :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_3;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_4_
{
		volatile struct	/* 0x150277D4 */
		{
				FIELD  COLOR_s_gain_y192_hue_16                   :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y192_hue_17                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y192_hue_18                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y192_hue_19                   :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_4;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_0_
{
		volatile struct	/* 0x150277D8 */
		{
				FIELD  COLOR_s_gain_y256_hue_0                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y256_hue_1                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y256_hue_2                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y256_hue_3                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_0;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_1_
{
		volatile struct	/* 0x150277DC */
		{
				FIELD  COLOR_s_gain_y256_hue_4                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y256_hue_5                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y256_hue_6                    :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y256_hue_7                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_1;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_2_
{
		volatile struct	/* 0x150277E0 */
		{
				FIELD  COLOR_s_gain_y256_hue_8                    :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y256_hue_9                    :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y256_hue_10                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y256_hue_11                   :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_2;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_3_
{
		volatile struct	/* 0x150277E4 */
		{
				FIELD  COLOR_s_gain_y256_hue_12                   :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y256_hue_13                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y256_hue_14                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y256_hue_15                   :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_3;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_4_
{
		volatile struct	/* 0x150277E8 */
		{
				FIELD  COLOR_s_gain_y256_hue_16                   :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_s_gain_y256_hue_17                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_s_gain_y256_hue_18                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_s_gain_y256_hue_19                   :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_4;	/* COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_LSP_1_
{
		volatile struct	/* 0x150277EC */
		{
				FIELD  COLOR_lsp_lire_yslope                      :  7;		/*  0.. 6, 0x0000007F */
				FIELD  COLOR_lsp_lire_sslope                      :  7;		/*  7..13, 0x00003F80 */
				FIELD  COLOR_lsp_lire_yth                         :  8;		/* 14..21, 0x003FC000 */
				FIELD  COLOR_lsp_lire_sth                         :  7;		/* 22..28, 0x1FC00000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_LSP_1;	/* COLOR_D1A_COLOR_DIP_COLOR_LSP_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_LSP_2_
{
		volatile struct	/* 0x150277F0 */
		{
				FIELD  COLOR_lsp_lire_gain                        :  7;		/*  0.. 6, 0x0000007F */
				FIELD  rsv_7                                      :  1;		/*  7.. 7, 0x00000080 */
				FIELD  COLOR_lsp_lsat_gain                        :  7;		/*  8..14, 0x00007F00 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  COLOR_lsp_lsat_sth                         :  7;		/* 16..22, 0x007F0000 */
				FIELD  COLOR_lsp_lsat_sslope                      :  7;		/* 23..29, 0x3F800000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_LSP_2;	/* COLOR_D1A_COLOR_DIP_COLOR_LSP_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_CONTROL_
{
		volatile struct	/* 0x150277F4 */
		{
				FIELD  COLOR_cm_bypass                            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  COLOR_cm_w1_en                             :  1;		/*  1.. 1, 0x00000002 */
				FIELD  COLOR_cm_w1_wgt_en                         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  COLOR_cm_w1_ink_en                         :  1;		/*  3.. 3, 0x00000008 */
				FIELD  COLOR_cm_w2_en                             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  COLOR_cm_w2_wgt_en                         :  1;		/*  5.. 5, 0x00000020 */
				FIELD  COLOR_cm_w2_ink_en                         :  1;		/*  6.. 6, 0x00000040 */
				FIELD  COLOR_cm_w3_en                             :  1;		/*  7.. 7, 0x00000080 */
				FIELD  COLOR_cm_w3_wgt_en                         :  1;		/*  8.. 8, 0x00000100 */
				FIELD  COLOR_cm_w3_ink_en                         :  1;		/*  9.. 9, 0x00000200 */
				FIELD  COLOR_cm_ink_delta_mode                    :  1;		/* 10..10, 0x00000400 */
				FIELD  rsv_11                                     :  1;		/* 11..11, 0x00000800 */
				FIELD  COLOR_cm_ink_ch                            :  2;		/* 12..13, 0x00003000 */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_CONTROL;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_CONTROL */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_0_
{
		volatile struct	/* 0x150277F8 */
		{
				FIELD  COLOR_cm_h_w1_l                            : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_h_w1_u                            : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_h_w1_point0                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_1_
{
		volatile struct	/* 0x150277FC */
		{
				FIELD  COLOR_cm_h_w1_point1                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_h_w1_point2                       : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_h_w1_point3                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_2_
{
		volatile struct	/* 0x15027800 */
		{
				FIELD  COLOR_cm_h_w1_point4                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_h_w1_slope0                       :  8;		/* 10..17, 0x0003FC00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  COLOR_cm_h_w1_slope1                       :  8;		/* 20..27, 0x0FF00000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_3_
{
		volatile struct	/* 0x15027804 */
		{
				FIELD  COLOR_cm_h_w1_slope2                       :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_cm_h_w1_slope3                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_cm_h_w1_slope4                       :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_cm_h_w1_slope5                       :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_4_
{
		volatile struct	/* 0x15027808 */
		{
				FIELD  COLOR_cm_h_w1_wgt_lslope                   : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cm_h_w1_wgt_uslope                   : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_0_
{
		volatile struct	/* 0x1502780C */
		{
				FIELD  COLOR_cm_y_w1_l                            : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_y_w1_u                            : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_y_w1_point0                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_1_
{
		volatile struct	/* 0x15027810 */
		{
				FIELD  COLOR_cm_y_w1_point1                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_y_w1_point2                       : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_y_w1_point3                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_2_
{
		volatile struct	/* 0x15027814 */
		{
				FIELD  COLOR_cm_y_w1_point4                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_y_w1_slope0                       :  8;		/* 10..17, 0x0003FC00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  COLOR_cm_y_w1_slope1                       :  8;		/* 20..27, 0x0FF00000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_3_
{
		volatile struct	/* 0x15027818 */
		{
				FIELD  COLOR_cm_y_w1_slope2                       :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_cm_y_w1_slope3                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_cm_y_w1_slope4                       :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_cm_y_w1_slope5                       :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_4_
{
		volatile struct	/* 0x1502781C */
		{
				FIELD  COLOR_cm_y_w1_wgt_lslope                   : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cm_y_w1_wgt_uslope                   : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_0_
{
		volatile struct	/* 0x15027820 */
		{
				FIELD  COLOR_cm_s_w1_l                            : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_s_w1_u                            : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_s_w1_point0                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_1_
{
		volatile struct	/* 0x15027824 */
		{
				FIELD  COLOR_cm_s_w1_point1                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_s_w1_point2                       : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_s_w1_point3                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_2_
{
		volatile struct	/* 0x15027828 */
		{
				FIELD  COLOR_cm_s_w1_point4                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_s_w1_slope0                       :  8;		/* 10..17, 0x0003FC00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  COLOR_cm_s_w1_slope1                       :  8;		/* 20..27, 0x0FF00000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_3_
{
		volatile struct	/* 0x1502782C */
		{
				FIELD  COLOR_cm_s_w1_slope2                       :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_cm_s_w1_slope3                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_cm_s_w1_slope4                       :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_cm_s_w1_slope5                       :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_4_
{
		volatile struct	/* 0x15027830 */
		{
				FIELD  COLOR_cm_s_w1_wgt_lslope                   : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cm_s_w1_wgt_uslope                   : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_0_
{
		volatile struct	/* 0x15027834 */
		{
				FIELD  COLOR_cm_h_w2_l                            : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_h_w2_u                            : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_h_w2_point0                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_1_
{
		volatile struct	/* 0x15027838 */
		{
				FIELD  COLOR_cm_h_w2_point1                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_h_w2_point2                       : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_h_w2_point3                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_2_
{
		volatile struct	/* 0x1502783C */
		{
				FIELD  COLOR_cm_h_w2_point4                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_h_w2_slope0                       :  8;		/* 10..17, 0x0003FC00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  COLOR_cm_h_w2_slope1                       :  8;		/* 20..27, 0x0FF00000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_3_
{
		volatile struct	/* 0x15027840 */
		{
				FIELD  COLOR_cm_h_w2_slope2                       :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_cm_h_w2_slope3                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_cm_h_w2_slope4                       :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_cm_h_w2_slope5                       :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_4_
{
		volatile struct	/* 0x15027844 */
		{
				FIELD  COLOR_cm_h_w2_wgt_lslope                   : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cm_h_w2_wgt_uslope                   : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_0_
{
		volatile struct	/* 0x15027848 */
		{
				FIELD  COLOR_cm_y_w2_l                            : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_y_w2_u                            : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_y_w2_point0                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_1_
{
		volatile struct	/* 0x1502784C */
		{
				FIELD  COLOR_cm_y_w2_point1                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_y_w2_point2                       : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_y_w2_point3                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_2_
{
		volatile struct	/* 0x15027850 */
		{
				FIELD  COLOR_cm_y_w2_point4                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_y_w2_slope0                       :  8;		/* 10..17, 0x0003FC00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  COLOR_cm_y_w2_slope1                       :  8;		/* 20..27, 0x0FF00000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_3_
{
		volatile struct	/* 0x15027854 */
		{
				FIELD  COLOR_cm_y_w2_slope2                       :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_cm_y_w2_slope3                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_cm_y_w2_slope4                       :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_cm_y_w2_slope5                       :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_4_
{
		volatile struct	/* 0x15027858 */
		{
				FIELD  COLOR_cm_y_w2_wgt_lslope                   : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cm_y_w2_wgt_uslope                   : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_0_
{
		volatile struct	/* 0x1502785C */
		{
				FIELD  COLOR_cm_s_w2_l                            : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_s_w2_u                            : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_s_w2_point0                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_1_
{
		volatile struct	/* 0x15027860 */
		{
				FIELD  COLOR_cm_s_w2_point1                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_s_w2_point2                       : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_s_w2_point3                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_2_
{
		volatile struct	/* 0x15027864 */
		{
				FIELD  COLOR_cm_s_w2_point4                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_s_w2_slope0                       :  8;		/* 10..17, 0x0003FC00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  COLOR_cm_s_w2_slope1                       :  8;		/* 20..27, 0x0FF00000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_3_
{
		volatile struct	/* 0x15027868 */
		{
				FIELD  COLOR_cm_s_w2_slope2                       :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_cm_s_w2_slope3                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_cm_s_w2_slope4                       :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_cm_s_w2_slope5                       :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_4_
{
		volatile struct	/* 0x1502786C */
		{
				FIELD  COLOR_cm_s_w2_wgt_lslope                   : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cm_s_w2_wgt_uslope                   : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_0_
{
		volatile struct	/* 0x15027870 */
		{
				FIELD  COLOR_cm_h_w3_l                            : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_h_w3_u                            : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_h_w3_point0                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_1_
{
		volatile struct	/* 0x15027874 */
		{
				FIELD  COLOR_cm_h_w3_point1                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_h_w3_point2                       : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_h_w3_point3                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_2_
{
		volatile struct	/* 0x15027878 */
		{
				FIELD  COLOR_cm_h_w3_point4                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_h_w3_slope0                       :  8;		/* 10..17, 0x0003FC00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  COLOR_cm_h_w3_slope1                       :  8;		/* 20..27, 0x0FF00000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_3_
{
		volatile struct	/* 0x1502787C */
		{
				FIELD  COLOR_cm_h_w3_slope2                       :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_cm_h_w3_slope3                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_cm_h_w3_slope4                       :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_cm_h_w3_slope5                       :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_4_
{
		volatile struct	/* 0x15027880 */
		{
				FIELD  COLOR_cm_h_w3_wgt_lslope                   : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cm_h_w3_wgt_uslope                   : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_0_
{
		volatile struct	/* 0x15027884 */
		{
				FIELD  COLOR_cm_y_w3_l                            : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_y_w3_u                            : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_y_w3_point0                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_1_
{
		volatile struct	/* 0x15027888 */
		{
				FIELD  COLOR_cm_y_w3_point1                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_y_w3_point2                       : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_y_w3_point3                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_2_
{
		volatile struct	/* 0x1502788C */
		{
				FIELD  COLOR_cm_y_w3_point4                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_y_w3_slope0                       :  8;		/* 10..17, 0x0003FC00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  COLOR_cm_y_w3_slope1                       :  8;		/* 20..27, 0x0FF00000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_3_
{
		volatile struct	/* 0x15027890 */
		{
				FIELD  COLOR_cm_y_w3_slope2                       :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_cm_y_w3_slope3                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_cm_y_w3_slope4                       :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_cm_y_w3_slope5                       :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_4_
{
		volatile struct	/* 0x15027894 */
		{
				FIELD  COLOR_cm_y_w3_wgt_lslope                   : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cm_y_w3_wgt_uslope                   : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_0_
{
		volatile struct	/* 0x15027898 */
		{
				FIELD  COLOR_cm_s_w3_l                            : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_s_w3_u                            : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_s_w3_point0                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_0;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_0 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_1_
{
		volatile struct	/* 0x1502789C */
		{
				FIELD  COLOR_cm_s_w3_point1                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_s_w3_point2                       : 10;		/* 10..19, 0x000FFC00 */
				FIELD  COLOR_cm_s_w3_point3                       : 10;		/* 20..29, 0x3FF00000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_1;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_1 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_2_
{
		volatile struct	/* 0x150278A0 */
		{
				FIELD  COLOR_cm_s_w3_point4                       : 10;		/*  0.. 9, 0x000003FF */
				FIELD  COLOR_cm_s_w3_slope0                       :  8;		/* 10..17, 0x0003FC00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  COLOR_cm_s_w3_slope1                       :  8;		/* 20..27, 0x0FF00000 */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_2;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_2 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_3_
{
		volatile struct	/* 0x150278A4 */
		{
				FIELD  COLOR_cm_s_w3_slope2                       :  8;		/*  0.. 7, 0x000000FF */
				FIELD  COLOR_cm_s_w3_slope3                       :  8;		/*  8..15, 0x0000FF00 */
				FIELD  COLOR_cm_s_w3_slope4                       :  8;		/* 16..23, 0x00FF0000 */
				FIELD  COLOR_cm_s_w3_slope5                       :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_3;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_3 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_4_
{
		volatile struct	/* 0x150278A8 */
		{
				FIELD  COLOR_cm_s_w3_wgt_lslope                   : 10;		/*  0.. 9, 0x000003FF */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  COLOR_cm_s_w3_wgt_uslope                   : 10;		/* 16..25, 0x03FF0000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_4;	/* COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_4 */

typedef volatile union _COLOR_REG_D1A_COLOR_DIP_COLOR_TILE_
{
		volatile struct	/* 0x150278AC */
		{
				FIELD  COLOR_tile_edge                            :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  COLOR_crop_h                               :  4;		/*  8..11, 0x00000F00 */
				FIELD  rsv_12                                     :  4;		/* 12..15, 0x0000F000 */
				FIELD  COLOR_crop_v                               :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}COLOR_REG_D1A_COLOR_DIP_COLOR_TILE;	/* COLOR_D1A_COLOR_DIP_COLOR_TILE */

typedef volatile union _MIX_REG_D2A_MIX_CTRL0_
{
		volatile struct	/* 0x15027B40 */
		{
				FIELD  MIX_WT_SEL                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  MIX_SLOPE_SEL                              :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  MIX_Y_EN                                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  MIX_Y_DEFAULT                              :  1;		/*  5.. 5, 0x00000020 */
				FIELD  MIX_UV_EN                                  :  1;		/*  6.. 6, 0x00000040 */
				FIELD  MIX_UV_DEFAULT                             :  1;		/*  7.. 7, 0x00000080 */
				FIELD  MIX_B0                                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  MIX_B1                                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  MIX_DT                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}MIX_REG_D2A_MIX_CTRL0;	/* MIX_D2A_MIX_CTRL0 */

typedef volatile union _MIX_REG_D2A_MIX_CTRL1_
{
		volatile struct	/* 0x15027B44 */
		{
				FIELD  MIX_M0                                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  MIX_M1                                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}MIX_REG_D2A_MIX_CTRL1;	/* MIX_D2A_MIX_CTRL1 */

typedef volatile union _MIX_REG_D4A_MIX_CTRL0_
{
		volatile struct	/* 0x15027BC0 */
		{
				FIELD  MIX_WT_SEL                                 :  1;		/*  0.. 0, 0x00000001 */
				FIELD  MIX_SLOPE_SEL                              :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  MIX_Y_EN                                   :  1;		/*  4.. 4, 0x00000010 */
				FIELD  MIX_Y_DEFAULT                              :  1;		/*  5.. 5, 0x00000020 */
				FIELD  MIX_UV_EN                                  :  1;		/*  6.. 6, 0x00000040 */
				FIELD  MIX_UV_DEFAULT                             :  1;		/*  7.. 7, 0x00000080 */
				FIELD  MIX_B0                                     :  8;		/*  8..15, 0x0000FF00 */
				FIELD  MIX_B1                                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  MIX_DT                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}MIX_REG_D4A_MIX_CTRL0;	/* MIX_D4A_MIX_CTRL0 */

typedef volatile union _MIX_REG_D4A_MIX_CTRL1_
{
		volatile struct	/* 0x15027BC4 */
		{
				FIELD  MIX_M0                                     :  8;		/*  0.. 7, 0x000000FF */
				FIELD  rsv_8                                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  MIX_M1                                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}MIX_REG_D4A_MIX_CTRL1;	/* MIX_D4A_MIX_CTRL1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_ENG_CON_
{
		volatile struct	/* 0x15028000 */
		{
				FIELD  NR3D_yclnr_en                              :  1;		/*  0.. 0, 0x00000001 */
				FIELD  NR3D_nr3d_lbit_mode                        :  1;		/*  1.. 1, 0x00000002 */
				FIELD  NR3D_nr3d_dcm_dis                          :  1;		/*  2.. 2, 0x00000004 */
				FIELD  NR3D_nr3d_reset                            :  1;		/*  3.. 3, 0x00000008 */
				FIELD  NR3D_r2c_lbit_mode                         :  1;		/*  4.. 4, 0x00000010 */
				FIELD  NR3D_in_rnd_mode                           :  2;		/*  5.. 6, 0x00000060 */
				FIELD  rsv_7                                      :  5;		/*  7..11, 0x00000F80 */
				FIELD  NR3D_nr3d_uv_signed                        :  1;		/* 12..12, 0x00001000 */
				FIELD  NR3D_nr3d_skip_mode                        :  1;		/* 13..13, 0x00002000 */
				FIELD  NR3D_eot_seq_mode                          :  1;		/* 14..14, 0x00004000 */
				FIELD  NR3D_stat_sof_clr                          :  1;		/* 15..15, 0x00008000 */
				FIELD  NR3D_usr_tile_loss_en                      :  1;		/* 16..16, 0x00010000 */
				FIELD  rsv_17                                     : 15;		/* 17..31, 0xFFFE0000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_ENG_CON;	/* NR3D_D1A_NR3D_NR3D_ENG_CON */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SIZ_
{
		volatile struct	/* 0x15028004 */
		{
				FIELD  NR3D_nr3d_wd                               : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  NR3D_nr3d_ht                               : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SIZ;	/* NR3D_D1A_NR3D_NR3D_SIZ */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_TILE_XY_
{
		volatile struct	/* 0x15028008 */
		{
				FIELD  NR3D_nr3d_tile_x                           : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  NR3D_nr3d_tile_y                           : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_TILE_XY;	/* NR3D_D1A_NR3D_NR3D_TILE_XY */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_ON_CON_
{
		volatile struct	/* 0x1502800C */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_on_en                                 :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  NR3D_nr3d_tile_edge                        :  4;		/*  8..11, 0x00000F00 */
				FIELD  rsv_12                                     :  8;		/* 12..19, 0x000FF000 */
				FIELD  NR3D_sl2_off                               :  1;		/* 20..20, 0x00100000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_ON_CON;	/* NR3D_D1A_NR3D_NR3D_ON_CON */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_ON_OFF_
{
		volatile struct	/* 0x15028010 */
		{
				FIELD  NR3D_nr3d_on_ofst_x                        : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  NR3D_nr3d_on_ofst_y                        : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_ON_OFF;	/* NR3D_D1A_NR3D_NR3D_ON_OFF */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_ON_SIZ_
{
		volatile struct	/* 0x15028014 */
		{
				FIELD  NR3D_nr3d_on_wd                            : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  NR3D_nr3d_on_ht                            : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_ON_SIZ;	/* NR3D_D1A_NR3D_NR3D_ON_SIZ */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_TNR_ENABLE_
{
		volatile struct	/* 0x15028018 */
		{
				FIELD  rsv_0                                      : 30;		/*  0..29, 0x3FFFFFFF */
				FIELD  NR3D_tnr_c_en                              :  1;		/* 30..30, 0x40000000 */
				FIELD  NR3D_tnr_y_en                              :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_TNR_ENABLE;	/* NR3D_D1A_NR3D_NR3D_TNR_ENABLE */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_FLT_CONFIG_
{
		volatile struct	/* 0x1502801C */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_en_ccr                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  NR3D_en_cycr                               :  1;		/*  5.. 5, 0x00000020 */
				FIELD  NR3D_flt_str_max                           :  6;		/*  6..11, 0x00000FC0 */
				FIELD  NR3D_blend_ratio_mv                        :  5;		/* 12..16, 0x0001F000 */
				FIELD  NR3D_blend_ratio_txtr                      :  5;		/* 17..21, 0x003E0000 */
				FIELD  NR3D_blend_ratio_de                        :  5;		/* 22..26, 0x07C00000 */
				FIELD  NR3D_blend_ratio_blky                      :  5;		/* 27..31, 0xF8000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_FLT_CONFIG;	/* NR3D_D1A_NR3D_NR3D_FLT_CONFIG */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_FB_INFO1_
{
		volatile struct	/* 0x15028020 */
		{
				FIELD  rsv_0                                      : 20;		/*  0..19, 0x000FFFFF */
				FIELD  NR3D_q_sp                                  :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_nl                                  :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_FB_INFO1;	/* NR3D_D1A_NR3D_NR3D_FB_INFO1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_THR_1_
{
		volatile struct	/* 0x15028024 */
		{
				FIELD  rsv_0                                      : 10;		/*  0.. 9, 0x000003FF */
				FIELD  NR3D_small_sad_thr                         :  6;		/* 10..15, 0x0000FC00 */
				FIELD  NR3D_mv_pen_thr                            :  6;		/* 16..21, 0x003F0000 */
				FIELD  NR3D_mv_pen_w                              :  4;		/* 22..25, 0x03C00000 */
				FIELD  NR3D_bdi_thr                               :  4;		/* 26..29, 0x3C000000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_THR_1;	/* NR3D_D1A_NR3D_NR3D_THR_1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_1_
{
		volatile struct	/* 0x15028028 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_blky_y4                             :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_blky_y3                             :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_blky_y2                             :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_blky_y1                             :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_blky_y0                             :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_1;	/* NR3D_D1A_NR3D_NR3D_CURVE_1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_2_
{
		volatile struct	/* 0x1502802C */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_blkc_y1                             :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_blkc_y0                             :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_blky_y7                             :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_blky_y6                             :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_blky_y5                             :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_2;	/* NR3D_D1A_NR3D_NR3D_CURVE_2 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_3_
{
		volatile struct	/* 0x15028030 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_blkc_y6                             :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_blkc_y5                             :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_blkc_y4                             :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_blkc_y3                             :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_blkc_y2                             :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_3;	/* NR3D_D1A_NR3D_NR3D_CURVE_3 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_4_
{
		volatile struct	/* 0x15028034 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_detxtr_lvl_y3                       :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_detxtr_lvl_y2                       :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_detxtr_lvl_y1                       :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_detxtr_lvl_y0                       :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_blkc_y7                             :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_4;	/* NR3D_D1A_NR3D_NR3D_CURVE_4 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_5_
{
		volatile struct	/* 0x15028038 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_de1_base_y0                         :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_detxtr_lvl_y7                       :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_detxtr_lvl_y6                       :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_detxtr_lvl_y5                       :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_detxtr_lvl_y4                       :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_5;	/* NR3D_D1A_NR3D_NR3D_CURVE_5 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_6_
{
		volatile struct	/* 0x1502803C */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_de1_base_y5                         :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_de1_base_y4                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_de1_base_y3                         :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_de1_base_y2                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_de1_base_y1                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_6;	/* NR3D_D1A_NR3D_NR3D_CURVE_6 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_7_
{
		volatile struct	/* 0x15028040 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_de2txtr_base_y2                     :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_de2txtr_base_y1                     :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_de2txtr_base_y0                     :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_de1_base_y7                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_de1_base_y6                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_7;	/* NR3D_D1A_NR3D_NR3D_CURVE_7 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_8_
{
		volatile struct	/* 0x15028044 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_de2txtr_base_y7                     :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_de2txtr_base_y6                     :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_de2txtr_base_y5                     :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_de2txtr_base_y4                     :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_de2txtr_base_y3                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_8;	/* NR3D_D1A_NR3D_NR3D_CURVE_8 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_9_
{
		volatile struct	/* 0x15028048 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_mv_y4                               :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_mv_y3                               :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_mv_y2                               :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_mv_y1                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_mv_y0                               :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_9;	/* NR3D_D1A_NR3D_NR3D_CURVE_9 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_10_
{
		volatile struct	/* 0x1502804C */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_wvar_y1                             :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_wvar_y0                             :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_mv_y7                               :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_mv_y6                               :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_mv_y5                               :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_10;	/* NR3D_D1A_NR3D_NR3D_CURVE_10 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_11_
{
		volatile struct	/* 0x15028050 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_wvar_y6                             :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_wvar_y5                             :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_wvar_y4                             :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_wvar_y3                             :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_wvar_y2                             :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_11;	/* NR3D_D1A_NR3D_NR3D_CURVE_11 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_12_
{
		volatile struct	/* 0x15028054 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_wsm_y3                              :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_wsm_y2                              :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_wsm_y1                              :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_wsm_y0                              :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_wvar_y7                             :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_12;	/* NR3D_D1A_NR3D_NR3D_CURVE_12 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_13_
{
		volatile struct	/* 0x15028058 */
		{
				FIELD  rsv_0                                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  NR3D_q_wsm_y7                              :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_wsm_y6                              :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_wsm_y5                              :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_wsm_y4                              :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_13;	/* NR3D_D1A_NR3D_NR3D_CURVE_13 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_14_
{
		volatile struct	/* 0x1502805C */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_sdl_y4                              :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_sdl_y3                              :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_sdl_y2                              :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_sdl_y1                              :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_sdl_y0                              :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_14;	/* NR3D_D1A_NR3D_NR3D_CURVE_14 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_CURVE_15_
{
		volatile struct	/* 0x15028060 */
		{
				FIELD  rsv_0                                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  NR3D_q_sdl_y8                              :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_sdl_y7                              :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_sdl_y6                              :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_sdl_y5                              :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_CURVE_15;	/* NR3D_D1A_NR3D_NR3D_CURVE_15 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_R2C_1_
{
		volatile struct	/* 0x15028064 */
		{
				FIELD  NR3D_r2cenc                                :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_r2c_val4                              :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_r2c_val3                              :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_r2c_val2                              :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_r2c_val1                              :  6;		/* 20..25, 0x03F00000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_R2C_1;	/* NR3D_D1A_NR3D_NR3D_R2C_1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_R2C_2_
{
		volatile struct	/* 0x15028068 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_r2c_txtr_throff                       :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_r2c_txtr_thr4                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_r2c_txtr_thr3                         :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_r2c_txtr_thr2                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_r2c_txtr_thr1                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_R2C_2;	/* NR3D_D1A_NR3D_NR3D_R2C_2 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_R2C_3_
{
		volatile struct	/* 0x1502806C */
		{
				FIELD  rsv_0                                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  NR3D_r2cf_cnt4                             :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_r2cf_cnt3                             :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_r2cf_cnt2                             :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_r2cf_cnt1                             :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_R2C_3;	/* NR3D_D1A_NR3D_NR3D_R2C_3 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBG_6_
{
		volatile struct	/* 0x15028070 */
		{
				FIELD  NR3D_one_frame_mode                        :  1;		/*  0.. 0, 0x00000001 */
				FIELD  rsv_1                                      :  1;		/*  1.. 1, 0x00000002 */
				FIELD  NR3D_force_en                              :  1;		/*  2.. 2, 0x00000004 */
				FIELD  NR3D_ink_level_disp                        : 16;		/*  3..18, 0x0007FFF8 */
				FIELD  NR3D_ink_sel                               :  5;		/* 19..23, 0x00F80000 */
				FIELD  NR3D_ink_y_en                              :  1;		/* 24..24, 0x01000000 */
				FIELD  NR3D_ink_en                                :  1;		/* 25..25, 0x02000000 */
				FIELD  NR3D_force_flt_str                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBG_6;	/* NR3D_D1A_NR3D_NR3D_DBG_6 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBG_15_
{
		volatile struct	/* 0x15028074 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_osd_targv                             : 13;		/*  2..14, 0x00007FFC */
				FIELD  NR3D_osd_targh                             : 13;		/* 15..27, 0x0FFF8000 */
				FIELD  NR3D_osd_sel                               :  3;		/* 28..30, 0x70000000 */
				FIELD  NR3D_osd_en                                :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBG_15;	/* NR3D_D1A_NR3D_NR3D_DBG_15 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBG_16_
{
		volatile struct	/* 0x15028078 */
		{
				FIELD  rsv_0                                      :  3;		/*  0.. 2, 0x00000007 */
				FIELD  NR3D_osd_y_en                              :  1;		/*  3.. 3, 0x00000008 */
				FIELD  NR3D_osd_disp_scale                        :  2;		/*  4.. 5, 0x00000030 */
				FIELD  NR3D_osd_dispv                             : 13;		/*  6..18, 0x0007FFC0 */
				FIELD  NR3D_osd_disph                             : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBG_16;	/* NR3D_D1A_NR3D_NR3D_DBG_16 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DEMO_1_
{
		volatile struct	/* 0x1502807C */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_demo_bot                              : 13;		/*  4..16, 0x0001FFF0 */
				FIELD  NR3D_demo_top                              : 13;		/* 17..29, 0x3FFE0000 */
				FIELD  NR3D_demo_sel                              :  1;		/* 30..30, 0x40000000 */
				FIELD  NR3D_demo_en                               :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DEMO_1;	/* NR3D_D1A_NR3D_NR3D_DEMO_1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DEMO_2_
{
		volatile struct	/* 0x15028080 */
		{
				FIELD  rsv_0                                      :  6;		/*  0.. 5, 0x0000003F */
				FIELD  NR3D_demo_right                            : 13;		/*  6..18, 0x0007FFC0 */
				FIELD  NR3D_demo_left                             : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DEMO_2;	/* NR3D_D1A_NR3D_NR3D_DEMO_2 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_ATPG_
{
		volatile struct	/* 0x15028084 */
		{
				FIELD  NR3D_nr3d_atpg_ob                          :  1;		/*  0.. 0, 0x00000001 */
				FIELD  NR3D_nr3d_atpg_ct                          :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_ATPG;	/* NR3D_D1A_NR3D_NR3D_ATPG */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DMY_0_
{
		volatile struct	/* 0x15028088 */
		{
				FIELD  NR3D_tnr_dummy0                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DMY_0;	/* NR3D_D1A_NR3D_NR3D_DMY_0 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBG_17_
{
		volatile struct	/* 0x1502808C */
		{
				FIELD  NR3D_osd_info_y                            : 16;		/*  0..15, 0x0000FFFF */
				FIELD  NR3D_osd_info_c                            : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBG_17;	/* NR3D_D1A_NR3D_NR3D_DBG_17 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_INTERR_
{
		volatile struct	/* 0x150280BC */
		{
				FIELD  NR3D_int_if1_en                            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  NR3D_int_if2_en                            :  1;		/*  1.. 1, 0x00000002 */
				FIELD  NR3D_int_if3_en                            :  1;		/*  2.. 2, 0x00000004 */
				FIELD  NR3D_int_of_en                             :  1;		/*  3.. 3, 0x00000008 */
				FIELD  NR3D_int_rdma_en                           :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_INTERR;	/* NR3D_D1A_NR3D_NR3D_INTERR */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_FB_INFO2_
{
		volatile struct	/* 0x150280C4 */
		{
				FIELD  NR3D_q_nl_sum                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_FB_INFO2;	/* NR3D_D1A_NR3D_NR3D_FB_INFO2 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_FB_INFO3_
{
		volatile struct	/* 0x150280C8 */
		{
				FIELD  NR3D_q_sp_sum                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_FB_INFO3;	/* NR3D_D1A_NR3D_NR3D_FB_INFO3 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_FB_INFO4_
{
		volatile struct	/* 0x150280CC */
		{
				FIELD  NR3D_q_still_cnt                           : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_FB_INFO4;	/* NR3D_D1A_NR3D_NR3D_FB_INFO4 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBFISH_
{
		volatile struct	/* 0x150280D0 */
		{
				FIELD  rsv_0                                      : 29;		/*  0..28, 0x1FFFFFFF */
				FIELD  NR3D_read_working                          :  1;		/* 29..29, 0x20000000 */
				FIELD  NR3D_reg_protect                           :  1;		/* 30..30, 0x40000000 */
				FIELD  NR3D_dbuf_en                               :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBFISH;	/* NR3D_D1A_NR3D_NR3D_DBFISH */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBG_9_
{
		volatile struct	/* 0x150280D4 */
		{
				FIELD  NR3D_ink_color_y7                          :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_ink_color_y6                          :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  NR3D_ink_color_y5                          :  4;		/*  8..11, 0x00000F00 */
				FIELD  NR3D_ink_color_y4                          :  4;		/* 12..15, 0x0000F000 */
				FIELD  NR3D_ink_color_y3                          :  4;		/* 16..19, 0x000F0000 */
				FIELD  NR3D_ink_color_y2                          :  4;		/* 20..23, 0x00F00000 */
				FIELD  NR3D_ink_color_y1                          :  4;		/* 24..27, 0x0F000000 */
				FIELD  NR3D_ink_color_y0                          :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBG_9;	/* NR3D_D1A_NR3D_NR3D_DBG_9 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBG_10_
{
		volatile struct	/* 0x150280D8 */
		{
				FIELD  NR3D_ink_color_y15                         :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_ink_color_y14                         :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  NR3D_ink_color_y13                         :  4;		/*  8..11, 0x00000F00 */
				FIELD  NR3D_ink_color_y12                         :  4;		/* 12..15, 0x0000F000 */
				FIELD  NR3D_ink_color_y11                         :  4;		/* 16..19, 0x000F0000 */
				FIELD  NR3D_ink_color_y10                         :  4;		/* 20..23, 0x00F00000 */
				FIELD  NR3D_ink_color_y9                          :  4;		/* 24..27, 0x0F000000 */
				FIELD  NR3D_ink_color_y8                          :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBG_10;	/* NR3D_D1A_NR3D_NR3D_DBG_10 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBG_11_
{
		volatile struct	/* 0x150280DC */
		{
				FIELD  NR3D_ink_color_c7                          :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_ink_color_c6                          :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  NR3D_ink_color_c5                          :  4;		/*  8..11, 0x00000F00 */
				FIELD  NR3D_ink_color_c4                          :  4;		/* 12..15, 0x0000F000 */
				FIELD  NR3D_ink_color_c3                          :  4;		/* 16..19, 0x000F0000 */
				FIELD  NR3D_ink_color_c2                          :  4;		/* 20..23, 0x00F00000 */
				FIELD  NR3D_ink_color_c1                          :  4;		/* 24..27, 0x0F000000 */
				FIELD  NR3D_ink_color_c0                          :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBG_11;	/* NR3D_D1A_NR3D_NR3D_DBG_11 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBG_12_
{
		volatile struct	/* 0x150280E0 */
		{
				FIELD  NR3D_ink_color_c15                         :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_ink_color_c14                         :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  NR3D_ink_color_c13                         :  4;		/*  8..11, 0x00000F00 */
				FIELD  NR3D_ink_color_c12                         :  4;		/* 12..15, 0x0000F000 */
				FIELD  NR3D_ink_color_c11                         :  4;		/* 16..19, 0x000F0000 */
				FIELD  NR3D_ink_color_c10                         :  4;		/* 20..23, 0x00F00000 */
				FIELD  NR3D_ink_color_c9                          :  4;		/* 24..27, 0x0F000000 */
				FIELD  NR3D_ink_color_c8                          :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBG_12;	/* NR3D_D1A_NR3D_NR3D_DBG_12 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DBG_7_
{
		volatile struct	/* 0x150280EC */
		{
				FIELD  NR3D_osd_color_fg1_c                       :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_osd_color_fg1_y                       :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  rsv_8                                      :  4;		/*  8..11, 0x00000F00 */
				FIELD  NR3D_osd_color_fg0_c                       :  4;		/* 12..15, 0x0000F000 */
				FIELD  NR3D_osd_color_fg0_y                       :  4;		/* 16..19, 0x000F0000 */
				FIELD  rsv_20                                     :  4;		/* 20..23, 0x00F00000 */
				FIELD  NR3D_osd_color_bg_c                        :  4;		/* 24..27, 0x0F000000 */
				FIELD  NR3D_osd_color_bg_y                        :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DBG_7;	/* NR3D_D1A_NR3D_NR3D_DBG_7 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DMY_1_
{
		volatile struct	/* 0x15028104 */
		{
				FIELD  NR3D_tnr_dummy1                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DMY_1;	/* NR3D_D1A_NR3D_NR3D_DMY_1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_DMY_2_
{
		volatile struct	/* 0x15028108 */
		{
				FIELD  NR3D_tnr_dummy2                            : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_DMY_2;	/* NR3D_D1A_NR3D_NR3D_DMY_2 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SAVE_INFO1_
{
		volatile struct	/* 0x15028120 */
		{
				FIELD  rsv_0                                      :  6;		/*  0.. 5, 0x0000003F */
				FIELD  NR3D_hist_bot                              : 13;		/*  6..18, 0x0007FFC0 */
				FIELD  NR3D_hist_top                              : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SAVE_INFO1;	/* NR3D_D1A_NR3D_NR3D_SAVE_INFO1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SAVE_INFO2_
{
		volatile struct	/* 0x15028124 */
		{
				FIELD  rsv_0                                      :  6;		/*  0.. 5, 0x0000003F */
				FIELD  NR3D_hist_right                            : 13;		/*  6..18, 0x0007FFC0 */
				FIELD  NR3D_hist_left                             : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SAVE_INFO2;	/* NR3D_D1A_NR3D_NR3D_SAVE_INFO2 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_1_
{
		volatile struct	/* 0x150281CC */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_snr_tpre_y4                         :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_snr_tpre_y3                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_snr_tpre_y2                         :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_snr_tpre_y1                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_snr_tpre_y0                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_1;	/* NR3D_D1A_NR3D_NR3D_SNR_CURVE_1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_2_
{
		volatile struct	/* 0x150281D0 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_snr_txtr_y0                         :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_snr_tpre_y8                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_snr_tpre_y7                         :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_snr_tpre_y6                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_snr_tpre_y5                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_2;	/* NR3D_D1A_NR3D_NR3D_SNR_CURVE_2 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_3_
{
		volatile struct	/* 0x150281D4 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_snr_txtr_y5                         :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_snr_txtr_y4                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_snr_txtr_y3                         :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_snr_txtr_y2                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_snr_txtr_y1                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_3;	/* NR3D_D1A_NR3D_NR3D_SNR_CURVE_3 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_4_
{
		volatile struct	/* 0x150281D8 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_snr_luma_y2                         :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_snr_luma_y1                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_snr_luma_y0                         :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_snr_txtr_y7                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_snr_txtr_y6                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_4;	/* NR3D_D1A_NR3D_NR3D_SNR_CURVE_4 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_5_
{
		volatile struct	/* 0x150281DC */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_snr_luma_y7                         :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_snr_luma_y6                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_snr_luma_y5                         :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_snr_luma_y4                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_snr_luma_y3                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_5;	/* NR3D_D1A_NR3D_NR3D_SNR_CURVE_5 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_6_
{
		volatile struct	/* 0x150281E0 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_snr_tpst_y3                         :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_snr_tpst_y2                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_snr_tpst_y1                         :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_snr_tpst_y0                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_snr_luma_y8                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_6;	/* NR3D_D1A_NR3D_NR3D_SNR_CURVE_6 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_7_
{
		volatile struct	/* 0x150281E4 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_q_snr_tpst_y8                         :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_q_snr_tpst_y7                         :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_q_snr_tpst_y6                         :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_q_snr_tpst_y5                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_q_snr_tpst_y4                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_7;	/* NR3D_D1A_NR3D_NR3D_SNR_CURVE_7 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_CONTROL_1_
{
		volatile struct	/* 0x150281FC */
		{
				FIELD  rsv_0                                      : 17;		/*  0..16, 0x0001FFFF */
				FIELD  NR3D_snr_blend_maxmin                      :  1;		/* 17..17, 0x00020000 */
				FIELD  NR3D_snr_luma_en                           :  1;		/* 18..18, 0x00040000 */
				FIELD  rsv_19                                     :  1;		/* 19..19, 0x00080000 */
				FIELD  NR3D_snr_txtr_en                           :  1;		/* 20..20, 0x00100000 */
				FIELD  rsv_21                                     :  7;		/* 21..27, 0x0FE00000 */
				FIELD  NR3D_snr_tpre_en                           :  1;		/* 28..28, 0x10000000 */
				FIELD  NR3D_snr_post2d_en                         :  1;		/* 29..29, 0x20000000 */
				FIELD  NR3D_snr_pre2d_en                          :  1;		/* 30..30, 0x40000000 */
				FIELD  NR3D_snr_en                                :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_CONTROL_1;	/* NR3D_D1A_NR3D_NR3D_SNR_CONTROL_1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_THR_2_
{
		volatile struct	/* 0x1502820C */
		{
				FIELD  rsv_0                                      : 10;		/*  0.. 9, 0x000003FF */
				FIELD  NR3D_tolerance_clip                        :  6;		/* 10..15, 0x0000FC00 */
				FIELD  NR3D_centvar_tolerance                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  NR3D_blkvar_tolerance                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_THR_2;	/* NR3D_D1A_NR3D_NR3D_SNR_THR_2 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_THR_3_
{
		volatile struct	/* 0x15028210 */
		{
				FIELD  rsv_0                                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_cent_cand_wei                         :  6;		/*  4.. 9, 0x000003F0 */
				FIELD  NR3D_sad_invwei                            :  6;		/* 10..15, 0x0000FC00 */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_THR_3;	/* NR3D_D1A_NR3D_NR3D_SNR_THR_3 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_SNR_THR_4_
{
		volatile struct	/* 0x15028214 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_hfrr_post2d_mf_ratio                  :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_hfrr_post2d_hf_ratio                  :  6;		/*  8..13, 0x00003F00 */
				FIELD  NR3D_add_curr_ratio                        :  6;		/* 14..19, 0x000FC000 */
				FIELD  NR3D_hfrr_mf_ratio                         :  6;		/* 20..25, 0x03F00000 */
				FIELD  NR3D_hfrr_hf_ratio                         :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_SNR_THR_4;	/* NR3D_D1A_NR3D_NR3D_SNR_THR_4 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_IN1_CNT_
{
		volatile struct	/* 0x15028218 */
		{
				FIELD  NR3D_in1_pxl_cnt                           : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  NR3D_in1_line_cnt                          : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_IN1_CNT;	/* NR3D_D1A_NR3D_NR3D_IN1_CNT */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_IN2_CNT_
{
		volatile struct	/* 0x1502821C */
		{
				FIELD  NR3D_in2_pxl_cnt                           : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  NR3D_in2_line_cnt                          : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_IN2_CNT;	/* NR3D_D1A_NR3D_NR3D_IN2_CNT */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_IN3_CNT_
{
		volatile struct	/* 0x15028220 */
		{
				FIELD  NR3D_in3_pxl_cnt                           : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  NR3D_in3_line_cnt                          : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_IN3_CNT;	/* NR3D_D1A_NR3D_NR3D_IN3_CNT */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_OUT_CNT_
{
		volatile struct	/* 0x15028224 */
		{
				FIELD  NR3D_out_pxl_cnt                           : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  NR3D_out_line_cnt                          : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_OUT_CNT;	/* NR3D_D1A_NR3D_NR3D_OUT_CNT */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_STATUS_
{
		volatile struct	/* 0x15028228 */
		{
				FIELD  NR3D_if1_end                               :  1;		/*  0.. 0, 0x00000001 */
				FIELD  NR3D_if2_end                               :  1;		/*  1.. 1, 0x00000002 */
				FIELD  NR3D_if3_end                               :  1;		/*  2.. 2, 0x00000004 */
				FIELD  NR3D_of_end                                :  1;		/*  3.. 3, 0x00000008 */
				FIELD  NR3D_rdma_unf                              :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_STATUS;	/* NR3D_D1A_NR3D_NR3D_STATUS */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_TILE_LOSS_
{
		volatile struct	/* 0x1502822C */
		{
				FIELD  NR3D_usr_tile_loss_h                       : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  NR3D_usr_tile_loss_v                       : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_TILE_LOSS;	/* NR3D_D1A_NR3D_NR3D_TILE_LOSS */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT1_
{
		volatile struct	/* 0x15028230 */
		{
				FIELD  rsv_0                                      :  2;		/*  0.. 1, 0x00000003 */
				FIELD  NR3D_if_hd_f_dead_zone                     :  6;		/*  2.. 7, 0x000000FC */
				FIELD  NR3D_if_hd_h_m_dead_zone                   :  8;		/*  8..15, 0x0000FF00 */
				FIELD  NR3D_if_hd_h_dead_zone                     :  8;		/* 16..23, 0x00FF0000 */
				FIELD  NR3D_if_hd_h_mi_normaliz                   :  4;		/* 24..27, 0x0F000000 */
				FIELD  NR3D_if_hd_h_hi_normaliz                   :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT1;	/* NR3D_D1A_NR3D_NR3D_MCVP_STAT1 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT2_
{
		volatile struct	/* 0x15028234 */
		{
				FIELD  rsv_0                                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  NR3D_if_hd_field_hi_f_sum                  :  8;		/*  8..15, 0x0000FF00 */
				FIELD  NR3D_if_hd_hor_mid_f_sum                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  NR3D_if_hd_hor_hi_f_sum                    :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT2;	/* NR3D_D1A_NR3D_NR3D_MCVP_STAT2 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT3_
{
		volatile struct	/* 0x15028238 */
		{
				FIELD  rsv_0                                      :  9;		/*  0.. 8, 0x000001FF */
				FIELD  NR3D_if_hd_v_hi_normaliz                   :  4;		/*  9..12, 0x00001E00 */
				FIELD  NR3D_if_hd_field_hi_f_dbl                  :  1;		/* 13..13, 0x00002000 */
				FIELD  rsv_14                                     : 18;		/* 14..31, 0xFFFFC000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT3;	/* NR3D_D1A_NR3D_NR3D_MCVP_STAT3 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT4_
{
		volatile struct	/* 0x1502823C */
		{
				FIELD  NR3D_c_fd_quan_value4                      :  8;		/*  0.. 7, 0x000000FF */
				FIELD  NR3D_c_fd_quan_value3                      :  8;		/*  8..15, 0x0000FF00 */
				FIELD  NR3D_c_fd_quan_value2                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  NR3D_c_fd_quan_value1                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT4;	/* NR3D_D1A_NR3D_NR3D_MCVP_STAT4 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT5_
{
		volatile struct	/* 0x15028240 */
		{
				FIELD  NR3D_c_fd_quan_th2                         :  8;		/*  0.. 7, 0x000000FF */
				FIELD  NR3D_c_fd_quan_th1                         :  8;		/*  8..15, 0x0000FF00 */
				FIELD  NR3D_c_fd_quan_value6                      :  8;		/* 16..23, 0x00FF0000 */
				FIELD  NR3D_c_fd_quan_value5                      :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT5;	/* NR3D_D1A_NR3D_NR3D_MCVP_STAT5 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT6_
{
		volatile struct	/* 0x15028244 */
		{
				FIELD  NR3D_c_fd_mov_pxl_th1                      :  4;		/*  0.. 3, 0x0000000F */
				FIELD  NR3D_c_fd_mov_pxl_th2                      :  4;		/*  4.. 7, 0x000000F0 */
				FIELD  NR3D_c_fd_quan_th5                         :  8;		/*  8..15, 0x0000FF00 */
				FIELD  NR3D_c_fd_quan_th4                         :  8;		/* 16..23, 0x00FF0000 */
				FIELD  NR3D_c_fd_quan_th3                         :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT6;	/* NR3D_D1A_NR3D_NR3D_MCVP_STAT6 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT7_
{
		volatile struct	/* 0x15028248 */
		{
				FIELD  rsv_0                                      : 15;		/*  0..14, 0x00007FFF */
				FIELD  NR3D_c_fd_prv_frm_small                    :  1;		/* 15..15, 0x00008000 */
				FIELD  NR3D_c_fd_mov_max_thr                      : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT7;	/* NR3D_D1A_NR3D_NR3D_MCVP_STAT7 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT8_
{
		volatile struct	/* 0x1502824C */
		{
				FIELD  NR3D_sta_mov_frm_sum                       : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT8;	/* NR3D_D1A_NR3D_NR3D_MCVP_STAT8 */

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT9_
{
		volatile struct	/* 0x15028250 */
		{
				FIELD  NR3D_sta_mov_frm_sum_fix                   : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT9;	/* NR3D_D1A_NR3D_NR3D_MCVP_STAT9 */

typedef volatile union _SLK_REG_D5A_SLK_CEN_
{
		volatile struct	/* 0x15028600 */
		{
				FIELD  SLK_CENTR_X                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_CENTR_Y                                : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_CEN;	/* SLK_D5A_SLK_CEN */

typedef volatile union _SLK_REG_D5A_SLK_RR_CON0_
{
		volatile struct	/* 0x15028604 */
		{
				FIELD  SLK_R_0                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_R_1                                    : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_RR_CON0;	/* SLK_D5A_SLK_RR_CON0 */

typedef volatile union _SLK_REG_D5A_SLK_RR_CON1_
{
		volatile struct	/* 0x15028608 */
		{
				FIELD  SLK_R_2                                    : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_GAIN_0                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_GAIN_1                                 :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_RR_CON1;	/* SLK_D5A_SLK_RR_CON1 */

typedef volatile union _SLK_REG_D5A_SLK_GAIN_
{
		volatile struct	/* 0x1502860C */
		{
				FIELD  SLK_GAIN_2                                 :  8;		/*  0.. 7, 0x000000FF */
				FIELD  SLK_GAIN_3                                 :  8;		/*  8..15, 0x0000FF00 */
				FIELD  SLK_GAIN_4                                 :  8;		/* 16..23, 0x00FF0000 */
				FIELD  SLK_SET_ZERO                               :  1;		/* 24..24, 0x01000000 */
				FIELD  rsv_25                                     :  7;		/* 25..31, 0xFE000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_GAIN;	/* SLK_D5A_SLK_GAIN */

typedef volatile union _SLK_REG_D5A_SLK_RZ_
{
		volatile struct	/* 0x15028610 */
		{
				FIELD  SLK_HRZ_COMP                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_VRZ_COMP                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_RZ;	/* SLK_D5A_SLK_RZ */

typedef volatile union _SLK_REG_D5A_SLK_XOFF_
{
		volatile struct	/* 0x15028614 */
		{
				FIELD  SLK_X_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_XOFF;	/* SLK_D5A_SLK_XOFF */

typedef volatile union _SLK_REG_D5A_SLK_YOFF_
{
		volatile struct	/* 0x15028618 */
		{
				FIELD  SLK_Y_OFST                                 : 28;		/*  0..27, 0x0FFFFFFF */
				FIELD  rsv_28                                     :  4;		/* 28..31, 0xF0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_YOFF;	/* SLK_D5A_SLK_YOFF */

typedef volatile union _SLK_REG_D5A_SLK_SLP_CON0_
{
		volatile struct	/* 0x1502861C */
		{
				FIELD  SLK_SLP_1                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_SLP_CON0;	/* SLK_D5A_SLK_SLP_CON0 */

typedef volatile union _SLK_REG_D5A_SLK_SLP_CON1_
{
		volatile struct	/* 0x15028620 */
		{
				FIELD  SLK_SLP_2                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_SLP_CON1;	/* SLK_D5A_SLK_SLP_CON1 */

typedef volatile union _SLK_REG_D5A_SLK_SLP_CON2_
{
		volatile struct	/* 0x15028624 */
		{
				FIELD  SLK_SLP_3                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_SLP_CON2;	/* SLK_D5A_SLK_SLP_CON2 */

typedef volatile union _SLK_REG_D5A_SLK_SLP_CON3_
{
		volatile struct	/* 0x15028628 */
		{
				FIELD  SLK_SLP_4                                  : 24;		/*  0..23, 0x00FFFFFF */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_SLP_CON3;	/* SLK_D5A_SLK_SLP_CON3 */

typedef volatile union _SLK_REG_D5A_SLK_SIZE_
{
		volatile struct	/* 0x1502862C */
		{
				FIELD  SLK_TPIPE_WD                               : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  SLK_TPIPE_HT                               : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}SLK_REG_D5A_SLK_SIZE;	/* SLK_D5A_SLK_SIZE */

typedef volatile union _C24_REG_D2A_C24_TILE_EDGE_
{
		volatile struct	/* 0x15028640 */
		{
				FIELD  C24_TILE_EDGE                              :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}C24_REG_D2A_C24_TILE_EDGE;	/* C24_D2A_C24_TILE_EDGE */

typedef volatile union _CRSP_REG_D1A_CRSP_CTRL_
{
		volatile struct	/* 0x15028680 */
		{
				FIELD  CRSP_HORI_EN                               :  1;		/*  0.. 0, 0x00000001 */
				FIELD  CRSP_VERT_EN                               :  1;		/*  1.. 1, 0x00000002 */
				FIELD  CRSP_OUTPUT_WAIT_EN                        :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  CRSP_RSV_1                                 : 12;		/*  4..15, 0x0000FFF0 */
				FIELD  rsv_16                                     : 15;		/* 16..30, 0x7FFF0000 */
				FIELD  CRSP_CROP_EN                               :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}CRSP_REG_D1A_CRSP_CTRL;	/* CRSP_D1A_CRSP_CTRL */

typedef volatile union _CRSP_REG_D1A_CRSP_OUT_IMG_
{
		volatile struct	/* 0x15028684 */
		{
				FIELD  CRSP_WD                                    : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRSP_HT                                    : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRSP_REG_D1A_CRSP_OUT_IMG;	/* CRSP_D1A_CRSP_OUT_IMG */

typedef volatile union _CRSP_REG_D1A_CRSP_STEP_OFST_
{
		volatile struct	/* 0x15028688 */
		{
				FIELD  CRSP_STEP_X                                :  3;		/*  0.. 2, 0x00000007 */
				FIELD  rsv_3                                      :  5;		/*  3.. 7, 0x000000F8 */
				FIELD  CRSP_OFST_X                                :  2;		/*  8.. 9, 0x00000300 */
				FIELD  rsv_10                                     :  6;		/* 10..15, 0x0000FC00 */
				FIELD  CRSP_STEP_Y                                :  3;		/* 16..18, 0x00070000 */
				FIELD  rsv_19                                     :  5;		/* 19..23, 0x00F80000 */
				FIELD  CRSP_OFST_Y                                :  2;		/* 24..25, 0x03000000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}CRSP_REG_D1A_CRSP_STEP_OFST;	/* CRSP_D1A_CRSP_STEP_OFST */

typedef volatile union _CRSP_REG_D1A_CRSP_CROP_X_
{
		volatile struct	/* 0x1502868C */
		{
				FIELD  CRSP_CROP_XSTART                           : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRSP_CROP_XEND                             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRSP_REG_D1A_CRSP_CROP_X;	/* CRSP_D1A_CRSP_CROP_X */

typedef volatile union _CRSP_REG_D1A_CRSP_CROP_Y_
{
		volatile struct	/* 0x15028690 */
		{
				FIELD  CRSP_CROP_YSTART                           : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRSP_CROP_YEND                             : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRSP_REG_D1A_CRSP_CROP_Y;	/* CRSP_D1A_CRSP_CROP_Y */

typedef volatile union _MCRP_REG_D1A_MCRP_X_
{
		volatile struct	/* 0x150286C0 */
		{
				FIELD  MCRP_STR_X                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  MCRP_END_X                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}MCRP_REG_D1A_MCRP_X;	/* MCRP_D1A_MCRP_X */

typedef volatile union _MCRP_REG_D1A_MCRP_Y_
{
		volatile struct	/* 0x150286C4 */
		{
				FIELD  MCRP_STR_Y                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  MCRP_END_Y                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}MCRP_REG_D1A_MCRP_Y;	/* MCRP_D1A_MCRP_Y */

typedef volatile union _CRZ_REG_D1A_CRZ_CONTROL_
{
		volatile struct	/* 0x15028700 */
		{
				FIELD  CRZ_HORI_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  CRZ_VERT_EN                                :  1;		/*  1.. 1, 0x00000002 */
				FIELD  CRZ_OUTPUT_WAIT_EN                         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  CRZ_VERT_FIRST                             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  CRZ_HORI_ALGO                              :  2;		/*  5.. 6, 0x00000060 */
				FIELD  CRZ_VERT_ALGO                              :  2;		/*  7.. 8, 0x00000180 */
				FIELD  rsv_9                                      :  1;		/*  9.. 9, 0x00000200 */
				FIELD  CRZ_TRNC_HORI                              :  3;		/* 10..12, 0x00001C00 */
				FIELD  CRZ_TRNC_VERT                              :  3;		/* 13..15, 0x0000E000 */
				FIELD  CRZ_HORI_TBL_SEL                           :  5;		/* 16..20, 0x001F0000 */
				FIELD  CRZ_VERT_TBL_SEL                           :  5;		/* 21..25, 0x03E00000 */
				FIELD  rsv_26                                     :  6;		/* 26..31, 0xFC000000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_CONTROL;	/* CRZ_D1A_CRZ_CONTROL */

typedef volatile union _CRZ_REG_D1A_CRZ_IN_IMG_
{
		volatile struct	/* 0x15028704 */
		{
				FIELD  CRZ_IN_WD                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRZ_IN_HT                                  : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_IN_IMG;	/* CRZ_D1A_CRZ_IN_IMG */

typedef volatile union _CRZ_REG_D1A_CRZ_OUT_IMG_
{
		volatile struct	/* 0x15028708 */
		{
				FIELD  CRZ_OUT_WD                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRZ_OUT_HT                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_OUT_IMG;	/* CRZ_D1A_CRZ_OUT_IMG */

typedef volatile union _CRZ_REG_D1A_CRZ_HORI_STEP_
{
		volatile struct	/* 0x1502870C */
		{
				FIELD  CRZ_HORI_STEP                              : 23;		/*  0..22, 0x007FFFFF */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_HORI_STEP;	/* CRZ_D1A_CRZ_HORI_STEP */

typedef volatile union _CRZ_REG_D1A_CRZ_VERT_STEP_
{
		volatile struct	/* 0x15028710 */
		{
				FIELD  CRZ_VERT_STEP                              : 23;		/*  0..22, 0x007FFFFF */
				FIELD  rsv_23                                     :  9;		/* 23..31, 0xFF800000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_VERT_STEP;	/* CRZ_D1A_CRZ_VERT_STEP */

typedef volatile union _CRZ_REG_D1A_CRZ_LUMA_HORI_INT_OFST_
{
		volatile struct	/* 0x15028714 */
		{
				FIELD  CRZ_LUMA_HORI_INT_OFST                     : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_LUMA_HORI_INT_OFST;	/* CRZ_D1A_CRZ_LUMA_HORI_INT_OFST */

typedef volatile union _CRZ_REG_D1A_CRZ_LUMA_HORI_SUB_OFST_
{
		volatile struct	/* 0x15028718 */
		{
				FIELD  CRZ_LUMA_HORI_SUB_OFST                     : 21;		/*  0..20, 0x001FFFFF */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_LUMA_HORI_SUB_OFST;	/* CRZ_D1A_CRZ_LUMA_HORI_SUB_OFST */

typedef volatile union _CRZ_REG_D1A_CRZ_LUMA_VERT_INT_OFST_
{
		volatile struct	/* 0x1502871C */
		{
				FIELD  CRZ_LUMA_VERT_INT_OFST                     : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_LUMA_VERT_INT_OFST;	/* CRZ_D1A_CRZ_LUMA_VERT_INT_OFST */

typedef volatile union _CRZ_REG_D1A_CRZ_LUMA_VERT_SUB_OFST_
{
		volatile struct	/* 0x15028720 */
		{
				FIELD  CRZ_LUMA_VERT_SUB_OFST                     : 21;		/*  0..20, 0x001FFFFF */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_LUMA_VERT_SUB_OFST;	/* CRZ_D1A_CRZ_LUMA_VERT_SUB_OFST */

typedef volatile union _CRZ_REG_D1A_CRZ_CHRO_HORI_INT_OFST_
{
		volatile struct	/* 0x15028724 */
		{
				FIELD  CRZ_CHRO_HORI_INT_OFST                     : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_CHRO_HORI_INT_OFST;	/* CRZ_D1A_CRZ_CHRO_HORI_INT_OFST */

typedef volatile union _CRZ_REG_D1A_CRZ_CHRO_HORI_SUB_OFST_
{
		volatile struct	/* 0x15028728 */
		{
				FIELD  CRZ_CHRO_HORI_SUB_OFST                     : 21;		/*  0..20, 0x001FFFFF */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_CHRO_HORI_SUB_OFST;	/* CRZ_D1A_CRZ_CHRO_HORI_SUB_OFST */

typedef volatile union _CRZ_REG_D1A_CRZ_CHRO_VERT_INT_OFST_
{
		volatile struct	/* 0x1502872C */
		{
				FIELD  CRZ_CHRO_VERT_INT_OFST                     : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_CHRO_VERT_INT_OFST;	/* CRZ_D1A_CRZ_CHRO_VERT_INT_OFST */

typedef volatile union _CRZ_REG_D1A_CRZ_CHRO_VERT_SUB_OFST_
{
		volatile struct	/* 0x15028730 */
		{
				FIELD  CRZ_CHRO_VERT_SUB_OFST                     : 21;		/*  0..20, 0x001FFFFF */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_CHRO_VERT_SUB_OFST;	/* CRZ_D1A_CRZ_CHRO_VERT_SUB_OFST */

typedef volatile union _CRZ_REG_D1A_CRZ_SPARE_1_
{
		volatile struct	/* 0x15028734 */
		{
				FIELD  CRZ_SPARE_REG                              : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}CRZ_REG_D1A_CRZ_SPARE_1;	/* CRZ_D1A_CRZ_SPARE_1 */

typedef volatile union _SRZ_REG_D1A_SRZ_CONTROL_
{
		volatile struct	/* 0x150287C0 */
		{
				FIELD  SRZ_HORI_EN                                :  1;		/*  0.. 0, 0x00000001 */
				FIELD  SRZ_VERT_EN                                :  1;		/*  1.. 1, 0x00000002 */
				FIELD  SRZ_OUTPUT_WAIT_EN                         :  1;		/*  2.. 2, 0x00000004 */
				FIELD  rsv_3                                      :  1;		/*  3.. 3, 0x00000008 */
				FIELD  SRZ_VERT_FIRST                             :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      : 27;		/*  5..31, 0xFFFFFFE0 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D1A_SRZ_CONTROL;	/* SRZ_D1A_SRZ_CONTROL */

typedef volatile union _SRZ_REG_D1A_SRZ_IN_IMG_
{
		volatile struct	/* 0x150287C4 */
		{
				FIELD  SRZ_IN_WD                                  : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SRZ_IN_HT                                  : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D1A_SRZ_IN_IMG;	/* SRZ_D1A_SRZ_IN_IMG */

typedef volatile union _SRZ_REG_D1A_SRZ_OUT_IMG_
{
		volatile struct	/* 0x150287C8 */
		{
				FIELD  SRZ_OUT_WD                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  SRZ_OUT_HT                                 : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D1A_SRZ_OUT_IMG;	/* SRZ_D1A_SRZ_OUT_IMG */

typedef volatile union _SRZ_REG_D1A_SRZ_HORI_STEP_
{
		volatile struct	/* 0x150287CC */
		{
				FIELD  SRZ_HORI_STEP                              : 19;		/*  0..18, 0x0007FFFF */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D1A_SRZ_HORI_STEP;	/* SRZ_D1A_SRZ_HORI_STEP */

typedef volatile union _SRZ_REG_D1A_SRZ_VERT_STEP_
{
		volatile struct	/* 0x150287D0 */
		{
				FIELD  SRZ_VERT_STEP                              : 19;		/*  0..18, 0x0007FFFF */
				FIELD  rsv_19                                     : 13;		/* 19..31, 0xFFF80000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D1A_SRZ_VERT_STEP;	/* SRZ_D1A_SRZ_VERT_STEP */

typedef volatile union _SRZ_REG_D1A_SRZ_HORI_INT_OFST_
{
		volatile struct	/* 0x150287D4 */
		{
				FIELD  SRZ_HORI_INT_OFST                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D1A_SRZ_HORI_INT_OFST;	/* SRZ_D1A_SRZ_HORI_INT_OFST */

typedef volatile union _SRZ_REG_D1A_SRZ_HORI_SUB_OFST_
{
		volatile struct	/* 0x150287D8 */
		{
				FIELD  SRZ_HORI_SUB_OFST                          : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     : 17;		/* 15..31, 0xFFFF8000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D1A_SRZ_HORI_SUB_OFST;	/* SRZ_D1A_SRZ_HORI_SUB_OFST */

typedef volatile union _SRZ_REG_D1A_SRZ_VERT_INT_OFST_
{
		volatile struct	/* 0x150287DC */
		{
				FIELD  SRZ_VERT_INT_OFST                          : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D1A_SRZ_VERT_INT_OFST;	/* SRZ_D1A_SRZ_VERT_INT_OFST */

typedef volatile union _SRZ_REG_D1A_SRZ_VERT_SUB_OFST_
{
		volatile struct	/* 0x150287E0 */
		{
				FIELD  SRZ_VERT_SUB_OFST                          : 15;		/*  0..14, 0x00007FFF */
				FIELD  rsv_15                                     : 17;		/* 15..31, 0xFFFF8000 */
		} Bits;
		UINT32 Raw;
}SRZ_REG_D1A_SRZ_VERT_SUB_OFST;	/* SRZ_D1A_SRZ_VERT_SUB_OFST */

typedef volatile union _FM_REG_D1A_FM_SIZE_CTRL_
{
		volatile struct	/* 0x15028800 */
		{
				FIELD  FM_OFFSET_X                                :  5;		/*  0.. 4, 0x0000001F */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  FM_OFFSET_Y                                :  5;		/*  8..12, 0x00001F00 */
				FIELD  FM_SR_TYPE                                 :  1;		/* 13..13, 0x00002000 */
				FIELD  FM_DIS_TYPE                                :  1;		/* 14..14, 0x00004000 */
				FIELD  rsv_15                                     :  1;		/* 15..15, 0x00008000 */
				FIELD  FM_WIDTH                                   :  8;		/* 16..23, 0x00FF0000 */
				FIELD  FM_HEIGHT                                  :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}FM_REG_D1A_FM_SIZE_CTRL;	/* FM_D1A_FM_SIZE_CTRL */

typedef volatile union _FM_REG_D1A_FM_TH_CON0_CTRL_
{
		volatile struct	/* 0x15028804 */
		{
				FIELD  FM_MIN_RATIO                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  FM_DIS_TH                                  : 10;		/*  8..17, 0x0003FF00 */
				FIELD  rsv_18                                     :  2;		/* 18..19, 0x000C0000 */
				FIELD  FM_RES_TH                                  : 12;		/* 20..31, 0xFFF00000 */
		} Bits;
		UINT32 Raw;
}FM_REG_D1A_FM_TH_CON0_CTRL;	/* FM_D1A_FM_TH_CON0_CTRL */

typedef volatile union _FM_REG_D1A_FM_ACC_RES_CTRL_
{
		volatile struct	/* 0x15028808 */
		{
				FIELD  FM_ACC_RES                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}FM_REG_D1A_FM_ACC_RES_CTRL;	/* FM_D1A_FM_ACC_RES_CTRL */

typedef volatile union _LPCNR_REG_D1A_LPCNR_TOP_
{
		volatile struct	/* 0x15028840 */
		{
				FIELD  LPCNR_PASS_MODE                            :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LPCNR_LBIT_MODE                            :  1;		/*  1.. 1, 0x00000002 */
				FIELD  LPCNR_lpcnr_reset                          :  1;		/*  2.. 2, 0x00000004 */
				FIELD  LPCNR_lpcnr_dcm_dis                        :  1;		/*  3.. 3, 0x00000008 */
				FIELD  LPCNR_eot_seq_mode                         :  1;		/*  4.. 4, 0x00000010 */
				FIELD  LPCNR_stat_sof_clr                         :  1;		/*  5.. 5, 0x00000020 */
				FIELD  LPCNR_lpcnr_core_en                        :  1;		/*  6.. 6, 0x00000040 */
				FIELD  LPCNR_lpcnr_path_sel                       :  2;		/*  7.. 8, 0x00000180 */
				FIELD  rsv_9                                      : 23;		/*  9..31, 0xFFFFFE00 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_TOP;	/* LPCNR_D1A_LPCNR_TOP */

typedef volatile union _LPCNR_REG_D1A_LPCNR_ATPG_
{
		volatile struct	/* 0x15028844 */
		{
				FIELD  LPCNR_lpcnr_atpg_ct                        :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LPCNR_lpcnr_atpg_ob                        :  1;		/*  1.. 1, 0x00000002 */
				FIELD  rsv_2                                      : 30;		/*  2..31, 0xFFFFFFFC */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_ATPG;	/* LPCNR_D1A_LPCNR_ATPG */

typedef volatile union _LPCNR_REG_D1A_LPCNR_SIZE_
{
		volatile struct	/* 0x15028848 */
		{
				FIELD  LPCNR_IN_HSIZE                             : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LPCNR_IN_VSIZE                             : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_SIZE;	/* LPCNR_D1A_LPCNR_SIZE */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W1_
{
		volatile struct	/* 0x1502884C */
		{
				FIELD  LPCNR_NR_W00                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W01                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W02                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W03                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W1;	/* LPCNR_D1A_LPCNR_NR_W1 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W2_
{
		volatile struct	/* 0x15028850 */
		{
				FIELD  LPCNR_NR_W04                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W05                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W06                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W07                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W2;	/* LPCNR_D1A_LPCNR_NR_W2 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W3_
{
		volatile struct	/* 0x15028854 */
		{
				FIELD  LPCNR_NR_W08                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W09                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W10                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W11                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W3;	/* LPCNR_D1A_LPCNR_NR_W3 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W4_
{
		volatile struct	/* 0x15028858 */
		{
				FIELD  LPCNR_NR_W12                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W13                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W14                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W15                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W4;	/* LPCNR_D1A_LPCNR_NR_W4 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W5_
{
		volatile struct	/* 0x1502885C */
		{
				FIELD  LPCNR_NR_W16                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W17                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W18                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W19                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W5;	/* LPCNR_D1A_LPCNR_NR_W5 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W6_
{
		volatile struct	/* 0x15028860 */
		{
				FIELD  LPCNR_NR_W20                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W21                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W22                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W23                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W6;	/* LPCNR_D1A_LPCNR_NR_W6 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W7_
{
		volatile struct	/* 0x15028864 */
		{
				FIELD  LPCNR_NR_W24                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W25                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W26                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W27                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W7;	/* LPCNR_D1A_LPCNR_NR_W7 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W8_
{
		volatile struct	/* 0x15028868 */
		{
				FIELD  LPCNR_NR_W28                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W29                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W30                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W31                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W8;	/* LPCNR_D1A_LPCNR_NR_W8 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W9_
{
		volatile struct	/* 0x1502886C */
		{
				FIELD  LPCNR_NR_W32                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W33                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W34                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W35                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W9;	/* LPCNR_D1A_LPCNR_NR_W9 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W10_
{
		volatile struct	/* 0x15028870 */
		{
				FIELD  LPCNR_NR_W36                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W37                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W38                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W39                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W10;	/* LPCNR_D1A_LPCNR_NR_W10 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W11_
{
		volatile struct	/* 0x15028874 */
		{
				FIELD  LPCNR_NR_W40                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W41                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W42                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W43                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W11;	/* LPCNR_D1A_LPCNR_NR_W11 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W12_
{
		volatile struct	/* 0x15028878 */
		{
				FIELD  LPCNR_NR_W44                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W45                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W46                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W47                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W12;	/* LPCNR_D1A_LPCNR_NR_W12 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W13_
{
		volatile struct	/* 0x1502887C */
		{
				FIELD  LPCNR_NR_W48                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W49                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NR_W50                               :  8;		/* 16..23, 0x00FF0000 */
				FIELD  LPCNR_NR_W51                               :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W13;	/* LPCNR_D1A_LPCNR_NR_W13 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NR_W14_
{
		volatile struct	/* 0x15028880 */
		{
				FIELD  LPCNR_NR_W52                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NR_W53                               :  8;		/*  8..15, 0x0000FF00 */
				FIELD  rsv_16                                     : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NR_W14;	/* LPCNR_D1A_LPCNR_NR_W14 */

typedef volatile union _LPCNR_REG_D1A_LPCNR_SM_
{
		volatile struct	/* 0x15028884 */
		{
				FIELD  LPCNR_NR_SD                                : 16;		/*  0..15, 0x0000FFFF */
				FIELD  LPCNR_SM_TH                                :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_SM;	/* LPCNR_D1A_LPCNR_SM */

typedef volatile union _LPCNR_REG_D1A_LPCNR_BLD_
{
		volatile struct	/* 0x15028888 */
		{
				FIELD  LPCNR_BLD_TH                               :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_BLD_SP                               :  5;		/*  8..12, 0x00001F00 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LPCNR_BLD_W0                               :  7;		/* 16..22, 0x007F0000 */
				FIELD  rsv_23                                     :  1;		/* 23..23, 0x00800000 */
				FIELD  LPCNR_BLD_W1                               :  7;		/* 24..30, 0x7F000000 */
				FIELD  rsv_31                                     :  1;		/* 31..31, 0x80000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_BLD;	/* LPCNR_D1A_LPCNR_BLD */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NTRL_Y_
{
		volatile struct	/* 0x1502888C */
		{
				FIELD  LPCNR_NTRL_Y_TH0                           :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NTRL_Y_TH1                           :  8;		/*  8..15, 0x0000FF00 */
				FIELD  LPCNR_NTRL_Y_SP0                           :  4;		/* 16..19, 0x000F0000 */
				FIELD  LPCNR_NTRL_Y_SP1                           :  4;		/* 20..23, 0x00F00000 */
				FIELD  rsv_24                                     :  8;		/* 24..31, 0xFF000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NTRL_Y;	/* LPCNR_D1A_LPCNR_NTRL_Y */

typedef volatile union _LPCNR_REG_D1A_LPCNR_NTRL_C_
{
		volatile struct	/* 0x15028890 */
		{
				FIELD  LPCNR_NTRL_C_TH                            :  8;		/*  0.. 7, 0x000000FF */
				FIELD  LPCNR_NTRL_C_SP                            :  4;		/*  8..11, 0x00000F00 */
				FIELD  rsv_12                                     : 20;		/* 12..31, 0xFFFFF000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_NTRL_C;	/* LPCNR_D1A_LPCNR_NTRL_C */

typedef volatile union _LPCNR_REG_D1A_LPCNR_DUMMY_
{
		volatile struct	/* 0x15028894 */
		{
				FIELD  LPCNR_lpcnr_dummy                          : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_DUMMY;	/* LPCNR_D1A_LPCNR_DUMMY */

typedef volatile union _LPCNR_REG_D1A_LPCNR_IN1_CNT_
{
		volatile struct	/* 0x15028898 */
		{
				FIELD  LPCNR_in1_pxl_cnt                          : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LPCNR_in1_line_cnt                         : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_IN1_CNT;	/* LPCNR_D1A_LPCNR_IN1_CNT */

typedef volatile union _LPCNR_REG_D1A_LPCNR_IN2_CNT_
{
		volatile struct	/* 0x1502889C */
		{
				FIELD  LPCNR_in2_pxl_cnt                          : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LPCNR_in2_line_cnt                         : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_IN2_CNT;	/* LPCNR_D1A_LPCNR_IN2_CNT */

typedef volatile union _LPCNR_REG_D1A_LPCNR_IN3_CNT_
{
		volatile struct	/* 0x150288A0 */
		{
				FIELD  LPCNR_in3_pxl_cnt                          : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LPCNR_in3_line_cnt                         : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_IN3_CNT;	/* LPCNR_D1A_LPCNR_IN3_CNT */

typedef volatile union _LPCNR_REG_D1A_LPCNR_OUT_CNT_
{
		volatile struct	/* 0x150288A4 */
		{
				FIELD  LPCNR_out_pxl_cnt                          : 13;		/*  0..12, 0x00001FFF */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  LPCNR_out_line_cnt                         : 13;		/* 16..28, 0x1FFF0000 */
				FIELD  rsv_29                                     :  3;		/* 29..31, 0xE0000000 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_OUT_CNT;	/* LPCNR_D1A_LPCNR_OUT_CNT */

typedef volatile union _LPCNR_REG_D1A_LPCNR_STATUS_
{
		volatile struct	/* 0x150288A8 */
		{
				FIELD  LPCNR_if1_end                              :  1;		/*  0.. 0, 0x00000001 */
				FIELD  LPCNR_if2_end                              :  1;		/*  1.. 1, 0x00000002 */
				FIELD  LPCNR_if3_end                              :  1;		/*  2.. 2, 0x00000004 */
				FIELD  LPCNR_of_end                               :  1;		/*  3.. 3, 0x00000008 */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}LPCNR_REG_D1A_LPCNR_STATUS;	/* LPCNR_D1A_LPCNR_STATUS */

typedef volatile union _BS_REG_D1A_BS_SPARE0_
{
		volatile struct	/* 0x15028940 */
		{
				FIELD  BS_SPARE0                                  : 32;		/*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}BS_REG_D1A_BS_SPARE0;	/* BS_D1A_BS_SPARE0 */

typedef volatile union _PAK_REG_D6A_PAK_CONT_
{
		volatile struct	/* 0x15028980 */
		{
				FIELD  PAK_SWAP_ODR                               :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  PAK_UV_SIGN                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  PAK_YUV_BIT                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  PAK_YUV_DNG                                :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  PAK_OBIT                                   :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}PAK_REG_D6A_PAK_CONT;	/* PAK_D6A_PAK_CONT */

typedef volatile union _PAK_REG_D7A_PAK_CONT_
{
		volatile struct	/* 0x150289C0 */
		{
				FIELD  PAK_SWAP_ODR                               :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  PAK_UV_SIGN                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  PAK_YUV_BIT                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  PAK_YUV_DNG                                :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  PAK_OBIT                                   :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}PAK_REG_D7A_PAK_CONT;	/* PAK_D7A_PAK_CONT */

typedef volatile union _PAK_REG_D8A_PAK_CONT_
{
		volatile struct	/* 0x15028A00 */
		{
				FIELD  PAK_SWAP_ODR                               :  2;		/*  0.. 1, 0x00000003 */
				FIELD  rsv_2                                      :  2;		/*  2.. 3, 0x0000000C */
				FIELD  PAK_UV_SIGN                                :  1;		/*  4.. 4, 0x00000010 */
				FIELD  rsv_5                                      :  3;		/*  5.. 7, 0x000000E0 */
				FIELD  PAK_YUV_BIT                                :  1;		/*  8.. 8, 0x00000100 */
				FIELD  rsv_9                                      :  3;		/*  9..11, 0x00000E00 */
				FIELD  PAK_YUV_DNG                                :  1;		/* 12..12, 0x00001000 */
				FIELD  rsv_13                                     :  3;		/* 13..15, 0x0000E000 */
				FIELD  PAK_OBIT                                   :  5;		/* 16..20, 0x001F0000 */
				FIELD  rsv_21                                     : 11;		/* 21..31, 0xFFE00000 */
		} Bits;
		UINT32 Raw;
}PAK_REG_D8A_PAK_CONT;	/* PAK_D8A_PAK_CONT */

typedef volatile union _DFE_REG_D1A_DFE_FE_CTRL1_
{
		volatile struct	/* 0x15028A40 */
		{
				FIELD  DFE_MODE                                   :  2;		/*  0.. 1, 0x00000003 */
				FIELD  DFE_PARAM                                  :  7;		/*  2.. 8, 0x000001FC */
				FIELD  DFE_FLT_EN                                 :  1;		/*  9.. 9, 0x00000200 */
				FIELD  DFE_TH_G                                   :  8;		/* 10..17, 0x0003FC00 */
				FIELD  DFE_TH_C                                   : 12;		/* 18..29, 0x3FFC0000 */
				FIELD  DFE_DSCR_SBIT                              :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DFE_REG_D1A_DFE_FE_CTRL1;	/* DFE_D1A_DFE_FE_CTRL1 */

typedef volatile union _DFE_REG_D1A_DFE_FE_IDX_CTRL_
{
		volatile struct	/* 0x15028A44 */
		{
				FIELD  DFE_XIDX                                   : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  DFE_YIDX                                   : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DFE_REG_D1A_DFE_FE_IDX_CTRL;	/* DFE_D1A_DFE_FE_IDX_CTRL */

typedef volatile union _DFE_REG_D1A_DFE_FE_CROP_CTRL1_
{
		volatile struct	/* 0x15028A48 */
		{
				FIELD  DFE_START_X                                : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  DFE_START_Y                                : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DFE_REG_D1A_DFE_FE_CROP_CTRL1;	/* DFE_D1A_DFE_FE_CROP_CTRL1 */

typedef volatile union _DFE_REG_D1A_DFE_FE_CROP_CTRL2_
{
		volatile struct	/* 0x15028A4C */
		{
				FIELD  DFE_IN_WD                                  : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  DFE_IN_HT                                  : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}DFE_REG_D1A_DFE_FE_CROP_CTRL2;	/* DFE_D1A_DFE_FE_CROP_CTRL2 */

typedef volatile union _DFE_REG_D1A_DFE_FE_CTRL2_
{
		volatile struct	/* 0x15028A50 */
		{
				FIELD  DFE_TILE_EDGE                              :  4;		/*  0.. 3, 0x0000000F */
				FIELD  rsv_4                                      : 28;		/*  4..31, 0xFFFFFFF0 */
		} Bits;
		UINT32 Raw;
}DFE_REG_D1A_DFE_FE_CTRL2;	/* DFE_D1A_DFE_FE_CTRL2 */

typedef volatile union _CRP_REG_D1A_CRP_X_POS_
{
		volatile struct	/* 0x15028A80 */
		{
				FIELD  CRP_XSTART                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRP_XEND                                   : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRP_REG_D1A_CRP_X_POS;	/* CRP_D1A_CRP_X_POS */

typedef volatile union _CRP_REG_D1A_CRP_Y_POS_
{
		volatile struct	/* 0x15028A84 */
		{
				FIELD  CRP_YSTART                                 : 16;		/*  0..15, 0x0000FFFF */
				FIELD  CRP_YEND                                   : 16;		/* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}CRP_REG_D1A_CRP_Y_POS;	/* CRP_D1A_CRP_Y_POS */

typedef volatile union _LTMTC_REG_D1A_LTMTC_CURVE_
{
		volatile struct	/* 0x1502B000 ~ 0x1502CBD7 */
		{
				FIELD  LTMTC_TONECURVE_LUT_L                      : 14;		/*  0..13, 0x00003FFF */
				FIELD  rsv_14                                     :  2;		/* 14..15, 0x0000C000 */
				FIELD  LTMTC_TONECURVE_LUT_H                      : 14;		/* 16..29, 0x3FFF0000 */
				FIELD  rsv_30                                     :  2;		/* 30..31, 0xC0000000 */
		} Bits;
		UINT32 Raw;
}LTMTC_REG_D1A_LTMTC_CURVE;	/* LTMTC_D1A_LTMTC_CURVE */

typedef volatile union _ISO_REG_D1A_ISO_ADAP_
{
		volatile struct /* 0x1502CBD8 */
		{
				FIELD  ISO_ADAPTIVE                               : 32;      /*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}ISO_REG_D1A_ISO_ADAP;

typedef volatile union _LCE_REG_D1A_LCE_TPIPE_SLM_
{
		volatile struct /* 0x1502CBDC */
		{
				FIELD  LCE_TPIPE_SLM_WD                           : 16;      /*  0..15, 0x0000FFFF */
				FIELD  LCE_TPIPE_SLM_HT                           : 16;      /* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TPIPE_SLM;

typedef volatile union _LCE_REG_D1A_LCE_TPIPE_OFFSET_
{
		volatile struct /* 0x1502CBE0 */
		{
				FIELD  LCE_TPIPE_OFFSET_X                         : 16;      /*  0..15, 0x0000FFFF */
				FIELD  LCE_TPIPE_OFFSET_Y                         : 16;      /* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TPIPE_OFFSET;

typedef volatile union _LCE_REG_D1A_LCE_TPIPE_OUT_
{
		volatile struct /* 0x1502CBE4 */
		{
				FIELD  LCE_TPIPE_OUT_HT                           : 16;      /*  0..15, 0x0000FFFF */
				FIELD  rsv_16                                     : 16;      /* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}LCE_REG_D1A_LCE_TPIPE_OUT;

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_VIPI_SIZE_
{
		volatile struct /* 0x1502CBE8 */
		{
				FIELD  NR3D_VIPI_WIDTH                            : 16;      /*  0..15, 0x0000FFFF */
				FIELD  NR3D_VIPI_HEIGHT                           : 16;      /* 16..31, 0xFFFF0000 */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_VIPI_SIZE;

typedef volatile union _NR3D_REG_D1A_NR3D_NR3D_VIPI_OFFSET_
{
		volatile struct /* 0x1502CBEC */
		{
				FIELD  NR3D_VIPI_OFFSET                           : 32;      /*  0..31, 0xFFFFFFFF */
		} Bits;
		UINT32 Raw;
}NR3D_REG_D1A_NR3D_NR3D_VIPI_OFFSET;


typedef volatile struct _dip_x_reg_t_	/* 0x15021000..0x1502CFFF */
{
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_SOFT_RSTSTAT         DIPDMATOP_D1A_DIPDMATOP_DMA_SOFT_RSTSTAT;             /* 0000, 0x15021000 */
	DIPDMATOP_REG_D1A_DIPDMATOP_TDRI_BASE_ADDR           DIPDMATOP_D1A_DIPDMATOP_TDRI_BASE_ADDR;               /* 0004, 0x15021004 */
	DIPDMATOP_REG_D1A_DIPDMATOP_TDRI_OFST_ADDR           DIPDMATOP_D1A_DIPDMATOP_TDRI_OFST_ADDR;               /* 0008, 0x15021008 */
	DIPDMATOP_REG_D1A_DIPDMATOP_TDRI_XSIZE               DIPDMATOP_D1A_DIPDMATOP_TDRI_XSIZE;                   /* 000C, 0x1502100C */
	DIPDMATOP_REG_D1A_DIPDMATOP_VERTICAL_FLIP_EN         DIPDMATOP_D1A_DIPDMATOP_VERTICAL_FLIP_EN;             /* 0010, 0x15021010 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_SOFT_RESET           DIPDMATOP_D1A_DIPDMATOP_DMA_SOFT_RESET;               /* 0014, 0x15021014 */
	DIPDMATOP_REG_D1A_DIPDMATOP_LAST_ULTRA_EN            DIPDMATOP_D1A_DIPDMATOP_LAST_ULTRA_EN;                /* 0018, 0x15021018 */
	DIPDMATOP_REG_D1A_DIPDMATOP_SPECIAL_FUN_EN           DIPDMATOP_D1A_DIPDMATOP_SPECIAL_FUN_EN;               /* 001C, 0x1502101C */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_ERR_CTRL             DIPDMATOP_D1A_DIPDMATOP_DMA_ERR_CTRL;                 /* 0020, 0x15021020 */
	DIPDMATOP_REG_D1A_DIPDMATOP_IMGI_D1_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_IMGI_D1_ERR_STAT;             /* 0024, 0x15021024 */
	DIPDMATOP_REG_D1A_DIPDMATOP_UFDI_D1_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_UFDI_D1_ERR_STAT;             /* 0028, 0x15021028 */
	DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D1_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_SMTI_D1_ERR_STAT;             /* 002C, 0x1502102C */
	DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D1_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_SMTO_D1_ERR_STAT;             /* 0030, 0x15021030 */
	DIPDMATOP_REG_D1A_DIPDMATOP_IMGBI_D1_ERR_STAT        DIPDMATOP_D1A_DIPDMATOP_IMGBI_D1_ERR_STAT;            /* 0034, 0x15021034 */
	DIPDMATOP_REG_D1A_DIPDMATOP_IMGCI_D1_ERR_STAT        DIPDMATOP_D1A_DIPDMATOP_IMGCI_D1_ERR_STAT;            /* 0038, 0x15021038 */
	DIPDMATOP_REG_D1A_DIPDMATOP_TIMGO_D1_ERR_STAT        DIPDMATOP_D1A_DIPDMATOP_TIMGO_D1_ERR_STAT;            /* 003C, 0x1502103C */
	DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D4_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_SMTI_D4_ERR_STAT;             /* 0040, 0x15021040 */
	DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D4_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_SMTO_D4_ERR_STAT;             /* 0044, 0x15021044 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMGI_D1_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_DMGI_D1_ERR_STAT;             /* 0048, 0x15021048 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DEPI_D1_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_DEPI_D1_ERR_STAT;             /* 004C, 0x1502104C */
	DIPDMATOP_REG_D1A_DIPDMATOP_LCEI_D1_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_LCEI_D1_ERR_STAT;             /* 0050, 0x15021050 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DCESO_D1_ERR_STAT        DIPDMATOP_D1A_DIPDMATOP_DCESO_D1_ERR_STAT;            /* 0054, 0x15021054 */
	DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D2_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_SMTI_D2_ERR_STAT;             /* 0058, 0x15021058 */
	DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D2_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_SMTO_D2_ERR_STAT;             /* 005C, 0x1502105C */
	DIPDMATOP_REG_D1A_DIPDMATOP_SMTI_D3_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_SMTI_D3_ERR_STAT;             /* 0060, 0x15021060 */
	DIPDMATOP_REG_D1A_DIPDMATOP_SMTO_D3_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_SMTO_D3_ERR_STAT;             /* 0064, 0x15021064 */
	DIPDMATOP_REG_D1A_DIPDMATOP_CRZO_D1_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_CRZO_D1_ERR_STAT;             /* 0068, 0x15021068 */
	DIPDMATOP_REG_D1A_DIPDMATOP_CRZBO_D1_ERR_STAT        DIPDMATOP_D1A_DIPDMATOP_CRZBO_D1_ERR_STAT;            /* 006C, 0x1502106C */
	DIPDMATOP_REG_D1A_DIPDMATOP_FEO_D1_ERR_STAT          DIPDMATOP_D1A_DIPDMATOP_FEO_D1_ERR_STAT;              /* 0070, 0x15021070 */
	DIPDMATOP_REG_D1A_DIPDMATOP_VIPI_D1_ERR_STAT         DIPDMATOP_D1A_DIPDMATOP_VIPI_D1_ERR_STAT;             /* 0074, 0x15021074 */
	DIPDMATOP_REG_D1A_DIPDMATOP_VIPBI_D1_ERR_STAT        DIPDMATOP_D1A_DIPDMATOP_VIPBI_D1_ERR_STAT;            /* 0078, 0x15021078 */
	DIPDMATOP_REG_D1A_DIPDMATOP_VIPCI_D1_ERR_STAT        DIPDMATOP_D1A_DIPDMATOP_VIPCI_D1_ERR_STAT;            /* 007C, 0x1502107C */
	DIPDMATOP_REG_D1A_DIPDMATOP_IMG3O_D1_ERR_STAT        DIPDMATOP_D1A_DIPDMATOP_IMG3O_D1_ERR_STAT;            /* 0080, 0x15021080 */
	DIPDMATOP_REG_D1A_DIPDMATOP_IMG3BO_D1_ERR_STAT       DIPDMATOP_D1A_DIPDMATOP_IMG3BO_D1_ERR_STAT;           /* 0084, 0x15021084 */
	DIPDMATOP_REG_D1A_DIPDMATOP_IMG3CO_D1_ERR_STAT       DIPDMATOP_D1A_DIPDMATOP_IMG3CO_D1_ERR_STAT;           /* 0088, 0x15021088 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_DEBUG_ADDR           DIPDMATOP_D1A_DIPDMATOP_DMA_DEBUG_ADDR;               /* 008C, 0x1502108C */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV1                 DIPDMATOP_D1A_DIPDMATOP_DMA_RSV1;                     /* 0090, 0x15021090 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV2                 DIPDMATOP_D1A_DIPDMATOP_DMA_RSV2;                     /* 0094, 0x15021094 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV3                 DIPDMATOP_D1A_DIPDMATOP_DMA_RSV3;                     /* 0098, 0x15021098 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV4                 DIPDMATOP_D1A_DIPDMATOP_DMA_RSV4;                     /* 009C, 0x1502109C */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV5                 DIPDMATOP_D1A_DIPDMATOP_DMA_RSV5;                     /* 00A0, 0x150210A0 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_RSV6                 DIPDMATOP_D1A_DIPDMATOP_DMA_RSV6;                     /* 00A4, 0x150210A4 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_DEBUG_SEL            DIPDMATOP_D1A_DIPDMATOP_DMA_DEBUG_SEL;                /* 00A8, 0x150210A8 */
	DIPDMATOP_REG_D1A_DIPDMATOP_DMA_BW_SELF_TEST         DIPDMATOP_D1A_DIPDMATOP_DMA_BW_SELF_TEST;             /* 00AC, 0x150210AC */
	UINT32                                               rsv_00B0[20];                                         /* 00B0..00FF, 0x150210B0..150210FF */
	IMGI_REG_D1A_IMGI_BASE_ADDR                          IMGI_D1A_IMGI_BASE_ADDR;                              /* 0100, 0x15021100 */
	IMGI_REG_D1A_IMGI_OFST_ADDR                          IMGI_D1A_IMGI_OFST_ADDR;                              /* 0104, 0x15021104 */
	UINT32                                               rsv_0108;                                             /* 0108, 0x15021108 */
	IMGI_REG_D1A_IMGI_XSIZE                              IMGI_D1A_IMGI_XSIZE;                                  /* 010C, 0x1502110C */
	IMGI_REG_D1A_IMGI_YSIZE                              IMGI_D1A_IMGI_YSIZE;                                  /* 0110, 0x15021110 */
	IMGI_REG_D1A_IMGI_STRIDE                             IMGI_D1A_IMGI_STRIDE;                                 /* 0114, 0x15021114 */
	IMGI_REG_D1A_IMGI_CON                                IMGI_D1A_IMGI_CON;                                    /* 0118, 0x15021118 */
	IMGI_REG_D1A_IMGI_CON2                               IMGI_D1A_IMGI_CON2;                                   /* 011C, 0x1502111C */
	IMGI_REG_D1A_IMGI_CON3                               IMGI_D1A_IMGI_CON3;                                   /* 0120, 0x15021120 */
	UINT32                                               rsv_0124[3];                                          /* 0124..012F, 0x15021124..1502112F */
	UFDI_REG_D1A_UFDI_BASE_ADDR                          UFDI_D1A_UFDI_BASE_ADDR;                              /* 0130, 0x15021130 */
	UFDI_REG_D1A_UFDI_OFST_ADDR                          UFDI_D1A_UFDI_OFST_ADDR;                              /* 0134, 0x15021134 */
	UINT32                                               rsv_0138;                                             /* 0138, 0x15021138 */
	UFDI_REG_D1A_UFDI_XSIZE                              UFDI_D1A_UFDI_XSIZE;                                  /* 013C, 0x1502113C */
	UFDI_REG_D1A_UFDI_YSIZE                              UFDI_D1A_UFDI_YSIZE;                                  /* 0140, 0x15021140 */
	UFDI_REG_D1A_UFDI_STRIDE                             UFDI_D1A_UFDI_STRIDE;                                 /* 0144, 0x15021144 */
	UFDI_REG_D1A_UFDI_CON                                UFDI_D1A_UFDI_CON;                                    /* 0148, 0x15021148 */
	UFDI_REG_D1A_UFDI_CON2                               UFDI_D1A_UFDI_CON2;                                   /* 014C, 0x1502114C */
	UFDI_REG_D1A_UFDI_CON3                               UFDI_D1A_UFDI_CON3;                                   /* 0150, 0x15021150 */
	UINT32                                               rsv_0154[3];                                          /* 0154..015F, 0x15021154..1502115F */
	SMTI_REG_D1A_SMTI_BASE_ADDR                          SMTI_D1A_SMTI_BASE_ADDR;                              /* 0160, 0x15021160 */
	SMTI_REG_D1A_SMTI_OFST_ADDR                          SMTI_D1A_SMTI_OFST_ADDR;                              /* 0164, 0x15021164 */
	UINT32                                               rsv_0168;                                             /* 0168, 0x15021168 */
	SMTI_REG_D1A_SMTI_XSIZE                              SMTI_D1A_SMTI_XSIZE;                                  /* 016C, 0x1502116C */
	SMTI_REG_D1A_SMTI_YSIZE                              SMTI_D1A_SMTI_YSIZE;                                  /* 0170, 0x15021170 */
	SMTI_REG_D1A_SMTI_STRIDE                             SMTI_D1A_SMTI_STRIDE;                                 /* 0174, 0x15021174 */
	SMTI_REG_D1A_SMTI_CON                                SMTI_D1A_SMTI_CON;                                    /* 0178, 0x15021178 */
	SMTI_REG_D1A_SMTI_CON2                               SMTI_D1A_SMTI_CON2;                                   /* 017C, 0x1502117C */
	SMTI_REG_D1A_SMTI_CON3                               SMTI_D1A_SMTI_CON3;                                   /* 0180, 0x15021180 */
	UINT32                                               rsv_0184[3];                                          /* 0184..018F, 0x15021184..1502118F */
	SMTO_REG_D1A_SMTO_BASE_ADDR                          SMTO_D1A_SMTO_BASE_ADDR;                              /* 0190, 0x15021190 */
	SMTO_REG_D1A_SMTO_OFST_ADDR                          SMTO_D1A_SMTO_OFST_ADDR;                              /* 0194, 0x15021194 */
	UINT32                                               rsv_0198;                                             /* 0198, 0x15021198 */
	SMTO_REG_D1A_SMTO_XSIZE                              SMTO_D1A_SMTO_XSIZE;                                  /* 019C, 0x1502119C */
	SMTO_REG_D1A_SMTO_YSIZE                              SMTO_D1A_SMTO_YSIZE;                                  /* 01A0, 0x150211A0 */
	SMTO_REG_D1A_SMTO_STRIDE                             SMTO_D1A_SMTO_STRIDE;                                 /* 01A4, 0x150211A4 */
	SMTO_REG_D1A_SMTO_CON                                SMTO_D1A_SMTO_CON;                                    /* 01A8, 0x150211A8 */
	SMTO_REG_D1A_SMTO_CON2                               SMTO_D1A_SMTO_CON2;                                   /* 01AC, 0x150211AC */
	SMTO_REG_D1A_SMTO_CON3                               SMTO_D1A_SMTO_CON3;                                   /* 01B0, 0x150211B0 */
	SMTO_REG_D1A_SMTO_CROP                               SMTO_D1A_SMTO_CROP;                                   /* 01B4, 0x150211B4 */
	UINT32                                               rsv_01B8[18];                                         /* 01B8..01FF, 0x150211B8..150211FF */
	IMGBI_REG_D1A_IMGBI_BASE_ADDR                        IMGBI_D1A_IMGBI_BASE_ADDR;                            /* 0200, 0x15021200 */
	IMGBI_REG_D1A_IMGBI_OFST_ADDR                        IMGBI_D1A_IMGBI_OFST_ADDR;                            /* 0204, 0x15021204 */
	UINT32                                               rsv_0208;                                             /* 0208, 0x15021208 */
	IMGBI_REG_D1A_IMGBI_XSIZE                            IMGBI_D1A_IMGBI_XSIZE;                                /* 020C, 0x1502120C */
	IMGBI_REG_D1A_IMGBI_YSIZE                            IMGBI_D1A_IMGBI_YSIZE;                                /* 0210, 0x15021210 */
	IMGBI_REG_D1A_IMGBI_STRIDE                           IMGBI_D1A_IMGBI_STRIDE;                               /* 0214, 0x15021214 */
	IMGBI_REG_D1A_IMGBI_CON                              IMGBI_D1A_IMGBI_CON;                                  /* 0218, 0x15021218 */
	IMGBI_REG_D1A_IMGBI_CON2                             IMGBI_D1A_IMGBI_CON2;                                 /* 021C, 0x1502121C */
	IMGBI_REG_D1A_IMGBI_CON3                             IMGBI_D1A_IMGBI_CON3;                                 /* 0220, 0x15021220 */
	UINT32                                               rsv_0224[3];                                          /* 0224..022F, 0x15021224..1502122F */
	IMGCI_REG_D1A_IMGCI_BASE_ADDR                        IMGCI_D1A_IMGCI_BASE_ADDR;                            /* 0230, 0x15021230 */
	IMGCI_REG_D1A_IMGCI_OFST_ADDR                        IMGCI_D1A_IMGCI_OFST_ADDR;                            /* 0234, 0x15021234 */
	UINT32                                               rsv_0238;                                             /* 0238, 0x15021238 */
	IMGCI_REG_D1A_IMGCI_XSIZE                            IMGCI_D1A_IMGCI_XSIZE;                                /* 023C, 0x1502123C */
	IMGCI_REG_D1A_IMGCI_YSIZE                            IMGCI_D1A_IMGCI_YSIZE;                                /* 0240, 0x15021240 */
	IMGCI_REG_D1A_IMGCI_STRIDE                           IMGCI_D1A_IMGCI_STRIDE;                               /* 0244, 0x15021244 */
	IMGCI_REG_D1A_IMGCI_CON                              IMGCI_D1A_IMGCI_CON;                                  /* 0248, 0x15021248 */
	IMGCI_REG_D1A_IMGCI_CON2                             IMGCI_D1A_IMGCI_CON2;                                 /* 024C, 0x1502124C */
	IMGCI_REG_D1A_IMGCI_CON3                             IMGCI_D1A_IMGCI_CON3;                                 /* 0250, 0x15021250 */
	UINT32                                               rsv_0254[3];                                          /* 0254..025F, 0x15021254..1502125F */
	TIMGO_REG_D1A_TIMGO_BASE_ADDR                        TIMGO_D1A_TIMGO_BASE_ADDR;                            /* 0260, 0x15021260 */
	TIMGO_REG_D1A_TIMGO_OFST_ADDR                        TIMGO_D1A_TIMGO_OFST_ADDR;                            /* 0264, 0x15021264 */
	UINT32                                               rsv_0268;                                             /* 0268, 0x15021268 */
	TIMGO_REG_D1A_TIMGO_XSIZE                            TIMGO_D1A_TIMGO_XSIZE;                                /* 026C, 0x1502126C */
	TIMGO_REG_D1A_TIMGO_YSIZE                            TIMGO_D1A_TIMGO_YSIZE;                                /* 0270, 0x15021270 */
	TIMGO_REG_D1A_TIMGO_STRIDE                           TIMGO_D1A_TIMGO_STRIDE;                               /* 0274, 0x15021274 */
	TIMGO_REG_D1A_TIMGO_CON                              TIMGO_D1A_TIMGO_CON;                                  /* 0278, 0x15021278 */
	TIMGO_REG_D1A_TIMGO_CON2                             TIMGO_D1A_TIMGO_CON2;                                 /* 027C, 0x1502127C */
	TIMGO_REG_D1A_TIMGO_CON3                             TIMGO_D1A_TIMGO_CON3;                                 /* 0280, 0x15021280 */
	TIMGO_REG_D1A_TIMGO_CROP                             TIMGO_D1A_TIMGO_CROP;                                 /* 0284, 0x15021284 */
	UINT32                                               rsv_0288[18];                                         /* 0288..02CF, 0x15021288..150212CF */
	SMTI_REG_D4A_SMTI_BASE_ADDR                          SMTI_D4A_SMTI_BASE_ADDR;                              /* 02D0, 0x150212D0 */
	SMTI_REG_D4A_SMTI_OFST_ADDR                          SMTI_D4A_SMTI_OFST_ADDR;                              /* 02D4, 0x150212D4 */
	UINT32                                               rsv_02D8;                                             /* 02D8, 0x150212D8 */
	SMTI_REG_D4A_SMTI_XSIZE                              SMTI_D4A_SMTI_XSIZE;                                  /* 02DC, 0x150212DC */
	SMTI_REG_D4A_SMTI_YSIZE                              SMTI_D4A_SMTI_YSIZE;                                  /* 02E0, 0x150212E0 */
	SMTI_REG_D4A_SMTI_STRIDE                             SMTI_D4A_SMTI_STRIDE;                                 /* 02E4, 0x150212E4 */
	SMTI_REG_D4A_SMTI_CON                                SMTI_D4A_SMTI_CON;                                    /* 02E8, 0x150212E8 */
	SMTI_REG_D4A_SMTI_CON2                               SMTI_D4A_SMTI_CON2;                                   /* 02EC, 0x150212EC */
	SMTI_REG_D4A_SMTI_CON3                               SMTI_D4A_SMTI_CON3;                                   /* 02F0, 0x150212F0 */
	UINT32                                               rsv_02F4[3];                                          /* 02F4..02FF, 0x150212F4..150212FF */
	SMTO_REG_D4A_SMTO_BASE_ADDR                          SMTO_D4A_SMTO_BASE_ADDR;                              /* 0300, 0x15021300 */
	SMTO_REG_D4A_SMTO_OFST_ADDR                          SMTO_D4A_SMTO_OFST_ADDR;                              /* 0304, 0x15021304 */
	UINT32                                               rsv_0308;                                             /* 0308, 0x15021308 */
	SMTO_REG_D4A_SMTO_XSIZE                              SMTO_D4A_SMTO_XSIZE;                                  /* 030C, 0x1502130C */
	SMTO_REG_D4A_SMTO_YSIZE                              SMTO_D4A_SMTO_YSIZE;                                  /* 0310, 0x15021310 */
	SMTO_REG_D4A_SMTO_STRIDE                             SMTO_D4A_SMTO_STRIDE;                                 /* 0314, 0x15021314 */
	SMTO_REG_D4A_SMTO_CON                                SMTO_D4A_SMTO_CON;                                    /* 0318, 0x15021318 */
	SMTO_REG_D4A_SMTO_CON2                               SMTO_D4A_SMTO_CON2;                                   /* 031C, 0x1502131C */
	SMTO_REG_D4A_SMTO_CON3                               SMTO_D4A_SMTO_CON3;                                   /* 0320, 0x15021320 */
	SMTO_REG_D4A_SMTO_CROP                               SMTO_D4A_SMTO_CROP;                                   /* 0324, 0x15021324 */
	UINT32                                               rsv_0328[18];                                         /* 0328..036F, 0x15021328..1502136F */
	DMGI_REG_D1A_DMGI_BASE_ADDR                          DMGI_D1A_DMGI_BASE_ADDR;                              /* 0370, 0x15021370 */
	DMGI_REG_D1A_DMGI_OFST_ADDR                          DMGI_D1A_DMGI_OFST_ADDR;                              /* 0374, 0x15021374 */
	UINT32                                               rsv_0378;                                             /* 0378, 0x15021378 */
	DMGI_REG_D1A_DMGI_XSIZE                              DMGI_D1A_DMGI_XSIZE;                                  /* 037C, 0x1502137C */
	DMGI_REG_D1A_DMGI_YSIZE                              DMGI_D1A_DMGI_YSIZE;                                  /* 0380, 0x15021380 */
	DMGI_REG_D1A_DMGI_STRIDE                             DMGI_D1A_DMGI_STRIDE;                                 /* 0384, 0x15021384 */
	DMGI_REG_D1A_DMGI_CON                                DMGI_D1A_DMGI_CON;                                    /* 0388, 0x15021388 */
	DMGI_REG_D1A_DMGI_CON2                               DMGI_D1A_DMGI_CON2;                                   /* 038C, 0x1502138C */
	DMGI_REG_D1A_DMGI_CON3                               DMGI_D1A_DMGI_CON3;                                   /* 0390, 0x15021390 */
	UINT32                                               rsv_0394[3];                                          /* 0394..039F, 0x15021394..1502139F */
	DEPI_REG_D1A_DEPI_BASE_ADDR                          DEPI_D1A_DEPI_BASE_ADDR;                              /* 03A0, 0x150213A0 */
	DEPI_REG_D1A_DEPI_OFST_ADDR                          DEPI_D1A_DEPI_OFST_ADDR;                              /* 03A4, 0x150213A4 */
	UINT32                                               rsv_03A8;                                             /* 03A8, 0x150213A8 */
	DEPI_REG_D1A_DEPI_XSIZE                              DEPI_D1A_DEPI_XSIZE;                                  /* 03AC, 0x150213AC */
	DEPI_REG_D1A_DEPI_YSIZE                              DEPI_D1A_DEPI_YSIZE;                                  /* 03B0, 0x150213B0 */
	DEPI_REG_D1A_DEPI_STRIDE                             DEPI_D1A_DEPI_STRIDE;                                 /* 03B4, 0x150213B4 */
	DEPI_REG_D1A_DEPI_CON                                DEPI_D1A_DEPI_CON;                                    /* 03B8, 0x150213B8 */
	DEPI_REG_D1A_DEPI_CON2                               DEPI_D1A_DEPI_CON2;                                   /* 03BC, 0x150213BC */
	DEPI_REG_D1A_DEPI_CON3                               DEPI_D1A_DEPI_CON3;                                   /* 03C0, 0x150213C0 */
	UINT32                                               rsv_03C4[3];                                          /* 03C4..03CF, 0x150213C4..150213CF */
	LCEI_REG_D1A_LCEI_BASE_ADDR                          LCEI_D1A_LCEI_BASE_ADDR;                              /* 03D0, 0x150213D0 */
	LCEI_REG_D1A_LCEI_OFST_ADDR                          LCEI_D1A_LCEI_OFST_ADDR;                              /* 03D4, 0x150213D4 */
	UINT32                                               rsv_03D8;                                             /* 03D8, 0x150213D8 */
	LCEI_REG_D1A_LCEI_XSIZE                              LCEI_D1A_LCEI_XSIZE;                                  /* 03DC, 0x150213DC */
	LCEI_REG_D1A_LCEI_YSIZE                              LCEI_D1A_LCEI_YSIZE;                                  /* 03E0, 0x150213E0 */
	LCEI_REG_D1A_LCEI_STRIDE                             LCEI_D1A_LCEI_STRIDE;                                 /* 03E4, 0x150213E4 */
	LCEI_REG_D1A_LCEI_CON                                LCEI_D1A_LCEI_CON;                                    /* 03E8, 0x150213E8 */
	LCEI_REG_D1A_LCEI_CON2                               LCEI_D1A_LCEI_CON2;                                   /* 03EC, 0x150213EC */
	LCEI_REG_D1A_LCEI_CON3                               LCEI_D1A_LCEI_CON3;                                   /* 03F0, 0x150213F0 */
	UINT32                                               rsv_03F4[3];                                          /* 03F4..03FF, 0x150213F4..150213FF */
	DCESO_REG_D1A_DCESO_BASE_ADDR                        DCESO_D1A_DCESO_BASE_ADDR;                            /* 0400, 0x15021400 */
	DCESO_REG_D1A_DCESO_OFST_ADDR                        DCESO_D1A_DCESO_OFST_ADDR;                            /* 0404, 0x15021404 */
	UINT32                                               rsv_0408;                                             /* 0408, 0x15021408 */
	DCESO_REG_D1A_DCESO_XSIZE                            DCESO_D1A_DCESO_XSIZE;                                /* 040C, 0x1502140C */
	DCESO_REG_D1A_DCESO_YSIZE                            DCESO_D1A_DCESO_YSIZE;                                /* 0410, 0x15021410 */
	DCESO_REG_D1A_DCESO_STRIDE                           DCESO_D1A_DCESO_STRIDE;                               /* 0414, 0x15021414 */
	DCESO_REG_D1A_DCESO_CON                              DCESO_D1A_DCESO_CON;                                  /* 0418, 0x15021418 */
	DCESO_REG_D1A_DCESO_CON2                             DCESO_D1A_DCESO_CON2;                                 /* 041C, 0x1502141C */
	DCESO_REG_D1A_DCESO_CON3                             DCESO_D1A_DCESO_CON3;                                 /* 0420, 0x15021420 */
	UINT32                                               rsv_0424[19];                                         /* 0424..046F, 0x15021424..1502146F */
	SMTI_REG_D2A_SMTI_BASE_ADDR                          SMTI_D2A_SMTI_BASE_ADDR;                              /* 0470, 0x15021470 */
	SMTI_REG_D2A_SMTI_OFST_ADDR                          SMTI_D2A_SMTI_OFST_ADDR;                              /* 0474, 0x15021474 */
	UINT32                                               rsv_0478;                                             /* 0478, 0x15021478 */
	SMTI_REG_D2A_SMTI_XSIZE                              SMTI_D2A_SMTI_XSIZE;                                  /* 047C, 0x1502147C */
	SMTI_REG_D2A_SMTI_YSIZE                              SMTI_D2A_SMTI_YSIZE;                                  /* 0480, 0x15021480 */
	SMTI_REG_D2A_SMTI_STRIDE                             SMTI_D2A_SMTI_STRIDE;                                 /* 0484, 0x15021484 */
	SMTI_REG_D2A_SMTI_CON                                SMTI_D2A_SMTI_CON;                                    /* 0488, 0x15021488 */
	SMTI_REG_D2A_SMTI_CON2                               SMTI_D2A_SMTI_CON2;                                   /* 048C, 0x1502148C */
	SMTI_REG_D2A_SMTI_CON3                               SMTI_D2A_SMTI_CON3;                                   /* 0490, 0x15021490 */
	UINT32                                               rsv_0494[3];                                          /* 0494..049F, 0x15021494..1502149F */
	SMTO_REG_D2A_SMTO_BASE_ADDR                          SMTO_D2A_SMTO_BASE_ADDR;                              /* 04A0, 0x150214A0 */
	SMTO_REG_D2A_SMTO_OFST_ADDR                          SMTO_D2A_SMTO_OFST_ADDR;                              /* 04A4, 0x150214A4 */
	UINT32                                               rsv_04A8;                                             /* 04A8, 0x150214A8 */
	SMTO_REG_D2A_SMTO_XSIZE                              SMTO_D2A_SMTO_XSIZE;                                  /* 04AC, 0x150214AC */
	SMTO_REG_D2A_SMTO_YSIZE                              SMTO_D2A_SMTO_YSIZE;                                  /* 04B0, 0x150214B0 */
	SMTO_REG_D2A_SMTO_STRIDE                             SMTO_D2A_SMTO_STRIDE;                                 /* 04B4, 0x150214B4 */
	SMTO_REG_D2A_SMTO_CON                                SMTO_D2A_SMTO_CON;                                    /* 04B8, 0x150214B8 */
	SMTO_REG_D2A_SMTO_CON2                               SMTO_D2A_SMTO_CON2;                                   /* 04BC, 0x150214BC */
	SMTO_REG_D2A_SMTO_CON3                               SMTO_D2A_SMTO_CON3;                                   /* 04C0, 0x150214C0 */
	SMTO_REG_D2A_SMTO_CROP                               SMTO_D2A_SMTO_CROP;                                   /* 04C4, 0x150214C4 */
	UINT32                                               rsv_04C8[18];                                         /* 04C8..050F, 0x150214C8..1502150F */
	SMTI_REG_D3A_SMTI_BASE_ADDR                          SMTI_D3A_SMTI_BASE_ADDR;                              /* 0510, 0x15021510 */
	SMTI_REG_D3A_SMTI_OFST_ADDR                          SMTI_D3A_SMTI_OFST_ADDR;                              /* 0514, 0x15021514 */
	UINT32                                               rsv_0518;                                             /* 0518, 0x15021518 */
	SMTI_REG_D3A_SMTI_XSIZE                              SMTI_D3A_SMTI_XSIZE;                                  /* 051C, 0x1502151C */
	SMTI_REG_D3A_SMTI_YSIZE                              SMTI_D3A_SMTI_YSIZE;                                  /* 0520, 0x15021520 */
	SMTI_REG_D3A_SMTI_STRIDE                             SMTI_D3A_SMTI_STRIDE;                                 /* 0524, 0x15021524 */
	SMTI_REG_D3A_SMTI_CON                                SMTI_D3A_SMTI_CON;                                    /* 0528, 0x15021528 */
	SMTI_REG_D3A_SMTI_CON2                               SMTI_D3A_SMTI_CON2;                                   /* 052C, 0x1502152C */
	SMTI_REG_D3A_SMTI_CON3                               SMTI_D3A_SMTI_CON3;                                   /* 0530, 0x15021530 */
	UINT32                                               rsv_0534[3];                                          /* 0534..053F, 0x15021534..1502153F */
	SMTO_REG_D3A_SMTO_BASE_ADDR                          SMTO_D3A_SMTO_BASE_ADDR;                              /* 0540, 0x15021540 */
	SMTO_REG_D3A_SMTO_OFST_ADDR                          SMTO_D3A_SMTO_OFST_ADDR;                              /* 0544, 0x15021544 */
	UINT32                                               rsv_0548;                                             /* 0548, 0x15021548 */
	SMTO_REG_D3A_SMTO_XSIZE                              SMTO_D3A_SMTO_XSIZE;                                  /* 054C, 0x1502154C */
	SMTO_REG_D3A_SMTO_YSIZE                              SMTO_D3A_SMTO_YSIZE;                                  /* 0550, 0x15021550 */
	SMTO_REG_D3A_SMTO_STRIDE                             SMTO_D3A_SMTO_STRIDE;                                 /* 0554, 0x15021554 */
	SMTO_REG_D3A_SMTO_CON                                SMTO_D3A_SMTO_CON;                                    /* 0558, 0x15021558 */
	SMTO_REG_D3A_SMTO_CON2                               SMTO_D3A_SMTO_CON2;                                   /* 055C, 0x1502155C */
	SMTO_REG_D3A_SMTO_CON3                               SMTO_D3A_SMTO_CON3;                                   /* 0560, 0x15021560 */
	SMTO_REG_D3A_SMTO_CROP                               SMTO_D3A_SMTO_CROP;                                   /* 0564, 0x15021564 */
	UINT32                                               rsv_0568[18];                                         /* 0568..05AF, 0x15021568..150215AF */
	CRZO_REG_D1A_CRZO_BASE_ADDR                          CRZO_D1A_CRZO_BASE_ADDR;                              /* 05B0, 0x150215B0 */
	CRZO_REG_D1A_CRZO_OFST_ADDR                          CRZO_D1A_CRZO_OFST_ADDR;                              /* 05B4, 0x150215B4 */
	UINT32                                               rsv_05B8;                                             /* 05B8, 0x150215B8 */
	CRZO_REG_D1A_CRZO_XSIZE                              CRZO_D1A_CRZO_XSIZE;                                  /* 05BC, 0x150215BC */
	CRZO_REG_D1A_CRZO_YSIZE                              CRZO_D1A_CRZO_YSIZE;                                  /* 05C0, 0x150215C0 */
	CRZO_REG_D1A_CRZO_STRIDE                             CRZO_D1A_CRZO_STRIDE;                                 /* 05C4, 0x150215C4 */
	CRZO_REG_D1A_CRZO_CON                                CRZO_D1A_CRZO_CON;                                    /* 05C8, 0x150215C8 */
	CRZO_REG_D1A_CRZO_CON2                               CRZO_D1A_CRZO_CON2;                                   /* 05CC, 0x150215CC */
	CRZO_REG_D1A_CRZO_CON3                               CRZO_D1A_CRZO_CON3;                                   /* 05D0, 0x150215D0 */
	CRZO_REG_D1A_CRZO_CROP                               CRZO_D1A_CRZO_CROP;                                   /* 05D4, 0x150215D4 */
	UINT32                                               rsv_05D8[18];                                         /* 05D8..061F, 0x150215D8..1502161F */
	CRZBO_REG_D1A_CRZBO_BASE_ADDR                        CRZBO_D1A_CRZBO_BASE_ADDR;                            /* 0620, 0x15021620 */
	CRZBO_REG_D1A_CRZBO_OFST_ADDR                        CRZBO_D1A_CRZBO_OFST_ADDR;                            /* 0624, 0x15021624 */
	UINT32                                               rsv_0628;                                             /* 0628, 0x15021628 */
	CRZBO_REG_D1A_CRZBO_XSIZE                            CRZBO_D1A_CRZBO_XSIZE;                                /* 062C, 0x1502162C */
	CRZBO_REG_D1A_CRZBO_YSIZE                            CRZBO_D1A_CRZBO_YSIZE;                                /* 0630, 0x15021630 */
	CRZBO_REG_D1A_CRZBO_STRIDE                           CRZBO_D1A_CRZBO_STRIDE;                               /* 0634, 0x15021634 */
	CRZBO_REG_D1A_CRZBO_CON                              CRZBO_D1A_CRZBO_CON;                                  /* 0638, 0x15021638 */
	CRZBO_REG_D1A_CRZBO_CON2                             CRZBO_D1A_CRZBO_CON2;                                 /* 063C, 0x1502163C */
	CRZBO_REG_D1A_CRZBO_CON3                             CRZBO_D1A_CRZBO_CON3;                                 /* 0640, 0x15021640 */
	CRZBO_REG_D1A_CRZBO_CROP                             CRZBO_D1A_CRZBO_CROP;                                 /* 0644, 0x15021644 */
	UINT32                                               rsv_0648[18];                                         /* 0648..068F, 0x15021648..1502168F */
	FEO_REG_D1A_FEO_BASE_ADDR                            FEO_D1A_FEO_BASE_ADDR;                                /* 0690, 0x15021690 */
	FEO_REG_D1A_FEO_OFST_ADDR                            FEO_D1A_FEO_OFST_ADDR;                                /* 0694, 0x15021694 */
	UINT32                                               rsv_0698;                                             /* 0698, 0x15021698 */
	FEO_REG_D1A_FEO_XSIZE                                FEO_D1A_FEO_XSIZE;                                    /* 069C, 0x1502169C */
	FEO_REG_D1A_FEO_YSIZE                                FEO_D1A_FEO_YSIZE;                                    /* 06A0, 0x150216A0 */
	FEO_REG_D1A_FEO_STRIDE                               FEO_D1A_FEO_STRIDE;                                   /* 06A4, 0x150216A4 */
	FEO_REG_D1A_FEO_CON                                  FEO_D1A_FEO_CON;                                      /* 06A8, 0x150216A8 */
	FEO_REG_D1A_FEO_CON2                                 FEO_D1A_FEO_CON2;                                     /* 06AC, 0x150216AC */
	FEO_REG_D1A_FEO_CON3                                 FEO_D1A_FEO_CON3;                                     /* 06B0, 0x150216B0 */
	UINT32                                               rsv_06B4[19];                                         /* 06B4..06FF, 0x150216B4..150216FF */
	VIPI_REG_D1A_VIPI_BASE_ADDR                          VIPI_D1A_VIPI_BASE_ADDR;                              /* 0700, 0x15021700 */
	VIPI_REG_D1A_VIPI_OFST_ADDR                          VIPI_D1A_VIPI_OFST_ADDR;                              /* 0704, 0x15021704 */
	UINT32                                               rsv_0708;                                             /* 0708, 0x15021708 */
	VIPI_REG_D1A_VIPI_XSIZE                              VIPI_D1A_VIPI_XSIZE;                                  /* 070C, 0x1502170C */
	VIPI_REG_D1A_VIPI_YSIZE                              VIPI_D1A_VIPI_YSIZE;                                  /* 0710, 0x15021710 */
	VIPI_REG_D1A_VIPI_STRIDE                             VIPI_D1A_VIPI_STRIDE;                                 /* 0714, 0x15021714 */
	VIPI_REG_D1A_VIPI_CON                                VIPI_D1A_VIPI_CON;                                    /* 0718, 0x15021718 */
	VIPI_REG_D1A_VIPI_CON2                               VIPI_D1A_VIPI_CON2;                                   /* 071C, 0x1502171C */
	VIPI_REG_D1A_VIPI_CON3                               VIPI_D1A_VIPI_CON3;                                   /* 0720, 0x15021720 */
	UINT32                                               rsv_0724[3];                                          /* 0724..072F, 0x15021724..1502172F */
	VIPBI_REG_D1A_VIPBI_BASE_ADDR                        VIPBI_D1A_VIPBI_BASE_ADDR;                            /* 0730, 0x15021730 */
	VIPBI_REG_D1A_VIPBI_OFST_ADDR                        VIPBI_D1A_VIPBI_OFST_ADDR;                            /* 0734, 0x15021734 */
	UINT32                                               rsv_0738;                                             /* 0738, 0x15021738 */
	VIPBI_REG_D1A_VIPBI_XSIZE                            VIPBI_D1A_VIPBI_XSIZE;                                /* 073C, 0x1502173C */
	VIPBI_REG_D1A_VIPBI_YSIZE                            VIPBI_D1A_VIPBI_YSIZE;                                /* 0740, 0x15021740 */
	VIPBI_REG_D1A_VIPBI_STRIDE                           VIPBI_D1A_VIPBI_STRIDE;                               /* 0744, 0x15021744 */
	VIPBI_REG_D1A_VIPBI_CON                              VIPBI_D1A_VIPBI_CON;                                  /* 0748, 0x15021748 */
	VIPBI_REG_D1A_VIPBI_CON2                             VIPBI_D1A_VIPBI_CON2;                                 /* 074C, 0x1502174C */
	VIPBI_REG_D1A_VIPBI_CON3                             VIPBI_D1A_VIPBI_CON3;                                 /* 0750, 0x15021750 */
	UINT32                                               rsv_0754[3];                                          /* 0754..075F, 0x15021754..1502175F */
	VIPCI_REG_D1A_VIPCI_BASE_ADDR                        VIPCI_D1A_VIPCI_BASE_ADDR;                            /* 0760, 0x15021760 */
	VIPCI_REG_D1A_VIPCI_OFST_ADDR                        VIPCI_D1A_VIPCI_OFST_ADDR;                            /* 0764, 0x15021764 */
	UINT32                                               rsv_0768;                                             /* 0768, 0x15021768 */
	VIPCI_REG_D1A_VIPCI_XSIZE                            VIPCI_D1A_VIPCI_XSIZE;                                /* 076C, 0x1502176C */
	VIPCI_REG_D1A_VIPCI_YSIZE                            VIPCI_D1A_VIPCI_YSIZE;                                /* 0770, 0x15021770 */
	VIPCI_REG_D1A_VIPCI_STRIDE                           VIPCI_D1A_VIPCI_STRIDE;                               /* 0774, 0x15021774 */
	VIPCI_REG_D1A_VIPCI_CON                              VIPCI_D1A_VIPCI_CON;                                  /* 0778, 0x15021778 */
	VIPCI_REG_D1A_VIPCI_CON2                             VIPCI_D1A_VIPCI_CON2;                                 /* 077C, 0x1502177C */
	VIPCI_REG_D1A_VIPCI_CON3                             VIPCI_D1A_VIPCI_CON3;                                 /* 0780, 0x15021780 */
	UINT32                                               rsv_0784[3];                                          /* 0784..078F, 0x15021784..1502178F */
	IMG3O_REG_D1A_IMG3O_BASE_ADDR                        IMG3O_D1A_IMG3O_BASE_ADDR;                            /* 0790, 0x15021790 */
	IMG3O_REG_D1A_IMG3O_OFST_ADDR                        IMG3O_D1A_IMG3O_OFST_ADDR;                            /* 0794, 0x15021794 */
	UINT32                                               rsv_0798;                                             /* 0798, 0x15021798 */
	IMG3O_REG_D1A_IMG3O_XSIZE                            IMG3O_D1A_IMG3O_XSIZE;                                /* 079C, 0x1502179C */
	IMG3O_REG_D1A_IMG3O_YSIZE                            IMG3O_D1A_IMG3O_YSIZE;                                /* 07A0, 0x150217A0 */
	IMG3O_REG_D1A_IMG3O_STRIDE                           IMG3O_D1A_IMG3O_STRIDE;                               /* 07A4, 0x150217A4 */
	IMG3O_REG_D1A_IMG3O_CON                              IMG3O_D1A_IMG3O_CON;                                  /* 07A8, 0x150217A8 */
	IMG3O_REG_D1A_IMG3O_CON2                             IMG3O_D1A_IMG3O_CON2;                                 /* 07AC, 0x150217AC */
	IMG3O_REG_D1A_IMG3O_CON3                             IMG3O_D1A_IMG3O_CON3;                                 /* 07B0, 0x150217B0 */
	IMG3O_REG_D1A_IMG3O_CROP                             IMG3O_D1A_IMG3O_CROP;                                 /* 07B4, 0x150217B4 */
	UINT32                                               rsv_07B8[18];                                         /* 07B8..07FF, 0x150217B8..150217FF */
	IMG3BO_REG_D1A_IMG3BO_BASE_ADDR                      IMG3BO_D1A_IMG3BO_BASE_ADDR;                          /* 0800, 0x15021800 */
	IMG3BO_REG_D1A_IMG3BO_OFST_ADDR                      IMG3BO_D1A_IMG3BO_OFST_ADDR;                          /* 0804, 0x15021804 */
	UINT32                                               rsv_0808;                                             /* 0808, 0x15021808 */
	IMG3BO_REG_D1A_IMG3BO_XSIZE                          IMG3BO_D1A_IMG3BO_XSIZE;                              /* 080C, 0x1502180C */
	IMG3BO_REG_D1A_IMG3BO_YSIZE                          IMG3BO_D1A_IMG3BO_YSIZE;                              /* 0810, 0x15021810 */
	IMG3BO_REG_D1A_IMG3BO_STRIDE                         IMG3BO_D1A_IMG3BO_STRIDE;                             /* 0814, 0x15021814 */
	IMG3BO_REG_D1A_IMG3BO_CON                            IMG3BO_D1A_IMG3BO_CON;                                /* 0818, 0x15021818 */
	IMG3BO_REG_D1A_IMG3BO_CON2                           IMG3BO_D1A_IMG3BO_CON2;                               /* 081C, 0x1502181C */
	IMG3BO_REG_D1A_IMG3BO_CON3                           IMG3BO_D1A_IMG3BO_CON3;                               /* 0820, 0x15021820 */
	IMG3BO_REG_D1A_IMG3BO_CROP                           IMG3BO_D1A_IMG3BO_CROP;                               /* 0824, 0x15021824 */
	UINT32                                               rsv_0828[18];                                         /* 0828..086F, 0x15021828..1502186F */
	IMG3CO_REG_D1A_IMG3CO_BASE_ADDR                      IMG3CO_D1A_IMG3CO_BASE_ADDR;                          /* 0870, 0x15021870 */
	IMG3CO_REG_D1A_IMG3CO_OFST_ADDR                      IMG3CO_D1A_IMG3CO_OFST_ADDR;                          /* 0874, 0x15021874 */
	UINT32                                               rsv_0878;                                             /* 0878, 0x15021878 */
	IMG3CO_REG_D1A_IMG3CO_XSIZE                          IMG3CO_D1A_IMG3CO_XSIZE;                              /* 087C, 0x1502187C */
	IMG3CO_REG_D1A_IMG3CO_YSIZE                          IMG3CO_D1A_IMG3CO_YSIZE;                              /* 0880, 0x15021880 */
	IMG3CO_REG_D1A_IMG3CO_STRIDE                         IMG3CO_D1A_IMG3CO_STRIDE;                             /* 0884, 0x15021884 */
	IMG3CO_REG_D1A_IMG3CO_CON                            IMG3CO_D1A_IMG3CO_CON;                                /* 0888, 0x15021888 */
	IMG3CO_REG_D1A_IMG3CO_CON2                           IMG3CO_D1A_IMG3CO_CON2;                               /* 088C, 0x1502188C */
	IMG3CO_REG_D1A_IMG3CO_CON3                           IMG3CO_D1A_IMG3CO_CON3;                               /* 0890, 0x15021890 */
	IMG3CO_REG_D1A_IMG3CO_CROP                           IMG3CO_D1A_IMG3CO_CROP;                               /* 0894, 0x15021894 */
	UINT32                                               rsv_0898[474];                                        /* 0898..0FFF, 0x15021898..15021FFF */
	DIPCTL_REG_D1A_DIPCTL_START                          DIPCTL_D1A_DIPCTL_START;                              /* 1000, 0x15022000 */
	DIPCTL_REG_D1A_DIPCTL_SW_CTL                         DIPCTL_D1A_DIPCTL_SW_CTL;                             /* 1004, 0x15022004 */
	UINT32                                               rsv_1008[2];                                          /* 1008..100F, 0x15022008..1502200F */
	DIPCTL_REG_D1A_DIPCTL_RGB_EN1                        DIPCTL_D1A_DIPCTL_RGB_EN1;                            /* 1010, 0x15022010 */
	DIPCTL_REG_D1A_DIPCTL_RGB_EN2                        DIPCTL_D1A_DIPCTL_RGB_EN2;                            /* 1014, 0x15022014 */
	DIPCTL_REG_D1A_DIPCTL_YUV_EN1                        DIPCTL_D1A_DIPCTL_YUV_EN1;                            /* 1018, 0x15022018 */
	DIPCTL_REG_D1A_DIPCTL_YUV_EN2                        DIPCTL_D1A_DIPCTL_YUV_EN2;                            /* 101C, 0x1502201C */
	DIPCTL_REG_D1A_DIPCTL_DMA_EN1                        DIPCTL_D1A_DIPCTL_DMA_EN1;                            /* 1020, 0x15022020 */
	DIPCTL_REG_D1A_DIPCTL_DMA_EN2                        DIPCTL_D1A_DIPCTL_DMA_EN2;                            /* 1024, 0x15022024 */
	UINT32                                               rsv_1028[2];                                          /* 1028..102F, 0x15022028..1502202F */
	DIPCTL_REG_D1A_DIPCTL_DONE_SEL1                      DIPCTL_D1A_DIPCTL_DONE_SEL1;                          /* 1030, 0x15022030 */
	DIPCTL_REG_D1A_DIPCTL_DONE_SEL2                      DIPCTL_D1A_DIPCTL_DONE_SEL2;                          /* 1034, 0x15022034 */
	UINT32                                               rsv_1038[2];                                          /* 1038..103F, 0x15022038..1502203F */
	DIPCTL_REG_D1A_DIPCTL_MUX_SEL1                       DIPCTL_D1A_DIPCTL_MUX_SEL1;                           /* 1040, 0x15022040 */
	DIPCTL_REG_D1A_DIPCTL_MUX_SEL2                       DIPCTL_D1A_DIPCTL_MUX_SEL2;                           /* 1044, 0x15022044 */
	UINT32                                               rsv_1048[2];                                          /* 1048..104F, 0x15022048..1502204F */
	DIPCTL_REG_D1A_DIPCTL_FMT_SEL1                       DIPCTL_D1A_DIPCTL_FMT_SEL1;                           /* 1050, 0x15022050 */
	DIPCTL_REG_D1A_DIPCTL_FMT_SEL2                       DIPCTL_D1A_DIPCTL_FMT_SEL2;                           /* 1054, 0x15022054 */
	DIPCTL_REG_D1A_DIPCTL_MISC_SEL                       DIPCTL_D1A_DIPCTL_MISC_SEL;                           /* 1058, 0x15022058 */
	UINT32                                               rsv_105C;                                             /* 105C, 0x1502205C */
	DIPCTL_REG_D1A_DIPCTL_TDR_CTL                        DIPCTL_D1A_DIPCTL_TDR_CTL;                            /* 1060, 0x15022060 */
	DIPCTL_REG_D1A_DIPCTL_TDR_SEL                        DIPCTL_D1A_DIPCTL_TDR_SEL;                            /* 1064, 0x15022064 */
	DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN1                    DIPCTL_D1A_DIPCTL_TDR_TCM_EN1;                        /* 1068, 0x15022068 */
	DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN2                    DIPCTL_D1A_DIPCTL_TDR_TCM_EN2;                        /* 106C, 0x1502206C */
	DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN3                    DIPCTL_D1A_DIPCTL_TDR_TCM_EN3;                        /* 1070, 0x15022070 */
	DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN4                    DIPCTL_D1A_DIPCTL_TDR_TCM_EN4;                        /* 1074, 0x15022074 */
	DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN5                    DIPCTL_D1A_DIPCTL_TDR_TCM_EN5;                        /* 1078, 0x15022078 */
	DIPCTL_REG_D1A_DIPCTL_TDR_TCM_EN6                    DIPCTL_D1A_DIPCTL_TDR_TCM_EN6;                        /* 107C, 0x1502207C */
	DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS1               DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS1;                   /* 1080, 0x15022080 */
	DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS2               DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS2;                   /* 1084, 0x15022084 */
	DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS3               DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS3;                   /* 1088, 0x15022088 */
	DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS4               DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS4;                   /* 108C, 0x1502208C */
	DIPCTL_REG_D1A_DIPCTL_TDR_LOAD_STATUS5               DIPCTL_D1A_DIPCTL_TDR_LOAD_STATUS5;                   /* 1090, 0x15022090 */
	DIPCTL_REG_D1A_DIPCTL_TDR_DBG_STATUS                 DIPCTL_D1A_DIPCTL_TDR_DBG_STATUS;                     /* 1094, 0x15022094 */
	UINT32                                               rsv_1098[2];                                          /* 1098..109F, 0x15022098..1502209F */
	DIPCTL_REG_D1A_DIPCTL_INT1_EN                        DIPCTL_D1A_DIPCTL_INT1_EN;                            /* 10A0, 0x150220A0 */
	DIPCTL_REG_D1A_DIPCTL_INT1_STATUS                    DIPCTL_D1A_DIPCTL_INT1_STATUS;                        /* 10A4, 0x150220A4 */
	DIPCTL_REG_D1A_DIPCTL_INT1_STATUSX                   DIPCTL_D1A_DIPCTL_INT1_STATUSX;                       /* 10A8, 0x150220A8 */
	UINT32                                               rsv_10AC;                                             /* 10AC, 0x150220AC */
	DIPCTL_REG_D1A_DIPCTL_INT2_EN                        DIPCTL_D1A_DIPCTL_INT2_EN;                            /* 10B0, 0x150220B0 */
	DIPCTL_REG_D1A_DIPCTL_INT2_STATUS                    DIPCTL_D1A_DIPCTL_INT2_STATUS;                        /* 10B4, 0x150220B4 */
	DIPCTL_REG_D1A_DIPCTL_INT2_STATUSX                   DIPCTL_D1A_DIPCTL_INT2_STATUSX;                       /* 10B8, 0x150220B8 */
	UINT32                                               rsv_10BC;                                             /* 10BC, 0x150220BC */
	DIPCTL_REG_D1A_DIPCTL_INT3_EN                        DIPCTL_D1A_DIPCTL_INT3_EN;                            /* 10C0, 0x150220C0 */
	DIPCTL_REG_D1A_DIPCTL_INT3_STATUS                    DIPCTL_D1A_DIPCTL_INT3_STATUS;                        /* 10C4, 0x150220C4 */
	DIPCTL_REG_D1A_DIPCTL_INT3_STATUSX                   DIPCTL_D1A_DIPCTL_INT3_STATUSX;                       /* 10C8, 0x150220C8 */
	UINT32                                               rsv_10CC;                                             /* 10CC, 0x150220CC */
	DIPCTL_REG_D1A_DIPCTL_CQ_INT1_EN                     DIPCTL_D1A_DIPCTL_CQ_INT1_EN;                         /* 10D0, 0x150220D0 */
	DIPCTL_REG_D1A_DIPCTL_CQ_INT1_STATUS                 DIPCTL_D1A_DIPCTL_CQ_INT1_STATUS;                     /* 10D4, 0x150220D4 */
	DIPCTL_REG_D1A_DIPCTL_CQ_INT1_STATUSX                DIPCTL_D1A_DIPCTL_CQ_INT1_STATUSX;                    /* 10D8, 0x150220D8 */
	UINT32                                               rsv_10DC;                                             /* 10DC, 0x150220DC */
	DIPCTL_REG_D1A_DIPCTL_CQ_INT2_EN                     DIPCTL_D1A_DIPCTL_CQ_INT2_EN;                         /* 10E0, 0x150220E0 */
	DIPCTL_REG_D1A_DIPCTL_CQ_INT2_STATUS                 DIPCTL_D1A_DIPCTL_CQ_INT2_STATUS;                     /* 10E4, 0x150220E4 */
	DIPCTL_REG_D1A_DIPCTL_CQ_INT2_STATUSX                DIPCTL_D1A_DIPCTL_CQ_INT2_STATUSX;                    /* 10E8, 0x150220E8 */
	UINT32                                               rsv_10EC;                                             /* 10EC, 0x150220EC */
	DIPCTL_REG_D1A_DIPCTL_CQ_INT3_EN                     DIPCTL_D1A_DIPCTL_CQ_INT3_EN;                         /* 10F0, 0x150220F0 */
	DIPCTL_REG_D1A_DIPCTL_CQ_INT3_STATUS                 DIPCTL_D1A_DIPCTL_CQ_INT3_STATUS;                     /* 10F4, 0x150220F4 */
	DIPCTL_REG_D1A_DIPCTL_CQ_INT3_STATUSX                DIPCTL_D1A_DIPCTL_CQ_INT3_STATUSX;                    /* 10F8, 0x150220F8 */
	UINT32                                               rsv_10FC;                                             /* 10FC, 0x150220FC */
	DIPCTL_REG_D1A_DIPCTL_DATE_CODE                      DIPCTL_D1A_DIPCTL_DATE_CODE;                          /* 1100, 0x15022100 */
	DIPCTL_REG_D1A_DIPCTL_PROJ_CODE                      DIPCTL_D1A_DIPCTL_PROJ_CODE;                          /* 1104, 0x15022104 */
	UINT32                                               rsv_1108[2];                                          /* 1108..110F, 0x15022108..1502210F */
	DIPCTL_REG_D1A_DIPCTL_RGB_DCM_DIS1                   DIPCTL_D1A_DIPCTL_RGB_DCM_DIS1;                       /* 1110, 0x15022110 */
	DIPCTL_REG_D1A_DIPCTL_RGB_DCM_DIS2                   DIPCTL_D1A_DIPCTL_RGB_DCM_DIS2;                       /* 1114, 0x15022114 */
	DIPCTL_REG_D1A_DIPCTL_YUV_DCM_DIS1                   DIPCTL_D1A_DIPCTL_YUV_DCM_DIS1;                       /* 1118, 0x15022118 */
	DIPCTL_REG_D1A_DIPCTL_YUV_DCM_DIS2                   DIPCTL_D1A_DIPCTL_YUV_DCM_DIS2;                       /* 111C, 0x1502211C */
	DIPCTL_REG_D1A_DIPCTL_DMA_DCM_DIS1                   DIPCTL_D1A_DIPCTL_DMA_DCM_DIS1;                       /* 1120, 0x15022120 */
	DIPCTL_REG_D1A_DIPCTL_DMA_DCM_DIS2                   DIPCTL_D1A_DIPCTL_DMA_DCM_DIS2;                       /* 1124, 0x15022124 */
	DIPCTL_REG_D1A_DIPCTL_TOP_DCM_DIS                    DIPCTL_D1A_DIPCTL_TOP_DCM_DIS;                        /* 1128, 0x15022128 */
	UINT32                                               rsv_112C;                                             /* 112C, 0x1502212C */
	DIPCTL_REG_D1A_DIPCTL_RGB_DCM_STATUS1                DIPCTL_D1A_DIPCTL_RGB_DCM_STATUS1;                    /* 1130, 0x15022130 */
	DIPCTL_REG_D1A_DIPCTL_RGB_DCM_STATUS2                DIPCTL_D1A_DIPCTL_RGB_DCM_STATUS2;                    /* 1134, 0x15022134 */
	DIPCTL_REG_D1A_DIPCTL_YUV_DCM_STATUS1                DIPCTL_D1A_DIPCTL_YUV_DCM_STATUS1;                    /* 1138, 0x15022138 */
	DIPCTL_REG_D1A_DIPCTL_YUV_DCM_STATUS2                DIPCTL_D1A_DIPCTL_YUV_DCM_STATUS2;                    /* 113C, 0x1502213C */
	DIPCTL_REG_D1A_DIPCTL_DMA_DCM_STATUS1                DIPCTL_D1A_DIPCTL_DMA_DCM_STATUS1;                    /* 1140, 0x15022140 */
	DIPCTL_REG_D1A_DIPCTL_DMA_DCM_STATUS2                DIPCTL_D1A_DIPCTL_DMA_DCM_STATUS2;                    /* 1144, 0x15022144 */
	DIPCTL_REG_D1A_DIPCTL_TOP_DCM_STATUS                 DIPCTL_D1A_DIPCTL_TOP_DCM_STATUS;                     /* 1148, 0x15022148 */
	UINT32                                               rsv_114C;                                             /* 114C, 0x1502214C */
	DIPCTL_REG_D1A_DIPCTL_RGB_REQ_STATUS1                DIPCTL_D1A_DIPCTL_RGB_REQ_STATUS1;                    /* 1150, 0x15022150 */
	DIPCTL_REG_D1A_DIPCTL_RGB_REQ_STATUS2                DIPCTL_D1A_DIPCTL_RGB_REQ_STATUS2;                    /* 1154, 0x15022154 */
	DIPCTL_REG_D1A_DIPCTL_YUV_REQ_STATUS1                DIPCTL_D1A_DIPCTL_YUV_REQ_STATUS1;                    /* 1158, 0x15022158 */
	DIPCTL_REG_D1A_DIPCTL_YUV_REQ_STATUS2                DIPCTL_D1A_DIPCTL_YUV_REQ_STATUS2;                    /* 115C, 0x1502215C */
	DIPCTL_REG_D1A_DIPCTL_DMA_REQ_STATUS1                DIPCTL_D1A_DIPCTL_DMA_REQ_STATUS1;                    /* 1160, 0x15022160 */
	DIPCTL_REG_D1A_DIPCTL_DMA_REQ_STATUS2                DIPCTL_D1A_DIPCTL_DMA_REQ_STATUS2;                    /* 1164, 0x15022164 */
	UINT32                                               rsv_1168[2];                                          /* 1168..116F, 0x15022168..1502216F */
	DIPCTL_REG_D1A_DIPCTL_RGB_RDY_STATUS1                DIPCTL_D1A_DIPCTL_RGB_RDY_STATUS1;                    /* 1170, 0x15022170 */
	DIPCTL_REG_D1A_DIPCTL_RGB_RDY_STATUS2                DIPCTL_D1A_DIPCTL_RGB_RDY_STATUS2;                    /* 1174, 0x15022174 */
	DIPCTL_REG_D1A_DIPCTL_YUV_RDY_STATUS1                DIPCTL_D1A_DIPCTL_YUV_RDY_STATUS1;                    /* 1178, 0x15022178 */
	DIPCTL_REG_D1A_DIPCTL_YUV_RDY_STATUS2                DIPCTL_D1A_DIPCTL_YUV_RDY_STATUS2;                    /* 117C, 0x1502217C */
	DIPCTL_REG_D1A_DIPCTL_DMA_RDY_STATUS1                DIPCTL_D1A_DIPCTL_DMA_RDY_STATUS1;                    /* 1180, 0x15022180 */
	DIPCTL_REG_D1A_DIPCTL_DMA_RDY_STATUS2                DIPCTL_D1A_DIPCTL_DMA_RDY_STATUS2;                    /* 1184, 0x15022184 */
	UINT32                                               rsv_1188[2];                                          /* 1188..118F, 0x15022188..1502218F */
	DIPCTL_REG_D1A_DIPCTL_DBG_SEL                        DIPCTL_D1A_DIPCTL_DBG_SEL;                            /* 1190, 0x15022190 */
	DIPCTL_REG_D1A_DIPCTL_DBG_OUT                        DIPCTL_D1A_DIPCTL_DBG_OUT;                            /* 1194, 0x15022194 */
	UINT32                                               rsv_1198[2];                                          /* 1198..119F, 0x15022198..1502219F */
	DIPCTL_REG_D1A_DIPCTL_SPARE1                         DIPCTL_D1A_DIPCTL_SPARE1;                             /* 11A0, 0x150221A0 */
	DIPCTL_REG_D1A_DIPCTL_SPARE2                         DIPCTL_D1A_DIPCTL_SPARE2;                             /* 11A4, 0x150221A4 */
	DIPCTL_REG_D1A_DIPCTL_SPARE3                         DIPCTL_D1A_DIPCTL_SPARE3;                             /* 11A8, 0x150221A8 */
	UINT32                                               rsv_11AC[21];                                         /* 11AC..11FF, 0x150221AC..150221FF */
	CQ_REG_D1A_CQ_EN                                     CQ_D1A_CQ_EN;                                         /* 1200, 0x15022200 */
	CQ_REG_D1A_CQ_THR0_CTL                               CQ_D1A_CQ_THR0_CTL;                                   /* 1204, 0x15022204 */
	CQ_REG_D1A_CQ_THR0_BASEADDR                          CQ_D1A_CQ_THR0_BASEADDR;                              /* 1208, 0x15022208 */
	UINT32                                               rsv_120C;                                             /* 120C, 0x1502220C */
	CQ_REG_D1A_CQ_THR0_DESC_SIZE                         CQ_D1A_CQ_THR0_DESC_SIZE;                             /* 1210, 0x15022210 */
	UINT32                                               rsv_1214[2];                                          /* 1214..121B, 0x15022214..1502221B */
	CQ_REG_D1A_CQ_THR1_CTL                               CQ_D1A_CQ_THR1_CTL;                                   /* 121C, 0x1502221C */
	CQ_REG_D1A_CQ_THR1_BASEADDR                          CQ_D1A_CQ_THR1_BASEADDR;                              /* 1220, 0x15022220 */
	CQ_REG_D1A_CQ_THR1_DESC_SIZE                         CQ_D1A_CQ_THR1_DESC_SIZE;                             /* 1224, 0x15022224 */
	CQ_REG_D1A_CQ_THR2_CTL                               CQ_D1A_CQ_THR2_CTL;                                   /* 1228, 0x15022228 */
	CQ_REG_D1A_CQ_THR2_BASEADDR                          CQ_D1A_CQ_THR2_BASEADDR;                              /* 122C, 0x1502222C */
	CQ_REG_D1A_CQ_THR2_DESC_SIZE                         CQ_D1A_CQ_THR2_DESC_SIZE;                             /* 1230, 0x15022230 */
	CQ_REG_D1A_CQ_THR3_CTL                               CQ_D1A_CQ_THR3_CTL;                                   /* 1234, 0x15022234 */
	CQ_REG_D1A_CQ_THR3_BASEADDR                          CQ_D1A_CQ_THR3_BASEADDR;                              /* 1238, 0x15022238 */
	CQ_REG_D1A_CQ_THR3_DESC_SIZE                         CQ_D1A_CQ_THR3_DESC_SIZE;                             /* 123C, 0x1502223C */
	CQ_REG_D1A_CQ_THR4_CTL                               CQ_D1A_CQ_THR4_CTL;                                   /* 1240, 0x15022240 */
	CQ_REG_D1A_CQ_THR4_BASEADDR                          CQ_D1A_CQ_THR4_BASEADDR;                              /* 1244, 0x15022244 */
	CQ_REG_D1A_CQ_THR4_DESC_SIZE                         CQ_D1A_CQ_THR4_DESC_SIZE;                             /* 1248, 0x15022248 */
	CQ_REG_D1A_CQ_THR5_CTL                               CQ_D1A_CQ_THR5_CTL;                                   /* 124C, 0x1502224C */
	CQ_REG_D1A_CQ_THR5_BASEADDR                          CQ_D1A_CQ_THR5_BASEADDR;                              /* 1250, 0x15022250 */
	CQ_REG_D1A_CQ_THR5_DESC_SIZE                         CQ_D1A_CQ_THR5_DESC_SIZE;                             /* 1254, 0x15022254 */
	CQ_REG_D1A_CQ_THR6_CTL                               CQ_D1A_CQ_THR6_CTL;                                   /* 1258, 0x15022258 */
	CQ_REG_D1A_CQ_THR6_BASEADDR                          CQ_D1A_CQ_THR6_BASEADDR;                              /* 125C, 0x1502225C */
	CQ_REG_D1A_CQ_THR6_DESC_SIZE                         CQ_D1A_CQ_THR6_DESC_SIZE;                             /* 1260, 0x15022260 */
	CQ_REG_D1A_CQ_THR7_CTL                               CQ_D1A_CQ_THR7_CTL;                                   /* 1264, 0x15022264 */
	CQ_REG_D1A_CQ_THR7_BASEADDR                          CQ_D1A_CQ_THR7_BASEADDR;                              /* 1268, 0x15022268 */
	CQ_REG_D1A_CQ_THR7_DESC_SIZE                         CQ_D1A_CQ_THR7_DESC_SIZE;                             /* 126C, 0x1502226C */
	CQ_REG_D1A_CQ_THR8_CTL                               CQ_D1A_CQ_THR8_CTL;                                   /* 1270, 0x15022270 */
	CQ_REG_D1A_CQ_THR8_BASEADDR                          CQ_D1A_CQ_THR8_BASEADDR;                              /* 1274, 0x15022274 */
	CQ_REG_D1A_CQ_THR8_DESC_SIZE                         CQ_D1A_CQ_THR8_DESC_SIZE;                             /* 1278, 0x15022278 */
	CQ_REG_D1A_CQ_THR9_CTL                               CQ_D1A_CQ_THR9_CTL;                                   /* 127C, 0x1502227C */
	CQ_REG_D1A_CQ_THR9_BASEADDR                          CQ_D1A_CQ_THR9_BASEADDR;                              /* 1280, 0x15022280 */
	CQ_REG_D1A_CQ_THR9_DESC_SIZE                         CQ_D1A_CQ_THR9_DESC_SIZE;                             /* 1284, 0x15022284 */
	CQ_REG_D1A_CQ_THR10_CTL                              CQ_D1A_CQ_THR10_CTL;                                  /* 1288, 0x15022288 */
	CQ_REG_D1A_CQ_THR10_BASEADDR                         CQ_D1A_CQ_THR10_BASEADDR;                             /* 128C, 0x1502228C */
	CQ_REG_D1A_CQ_THR10_DESC_SIZE                        CQ_D1A_CQ_THR10_DESC_SIZE;                            /* 1290, 0x15022290 */
	CQ_REG_D1A_CQ_THR11_CTL                              CQ_D1A_CQ_THR11_CTL;                                  /* 1294, 0x15022294 */
	CQ_REG_D1A_CQ_THR11_BASEADDR                         CQ_D1A_CQ_THR11_BASEADDR;                             /* 1298, 0x15022298 */
	CQ_REG_D1A_CQ_THR11_DESC_SIZE                        CQ_D1A_CQ_THR11_DESC_SIZE;                            /* 129C, 0x1502229C */
	CQ_REG_D1A_CQ_THR12_CTL                              CQ_D1A_CQ_THR12_CTL;                                  /* 12A0, 0x150222A0 */
	CQ_REG_D1A_CQ_THR12_BASEADDR                         CQ_D1A_CQ_THR12_BASEADDR;                             /* 12A4, 0x150222A4 */
	CQ_REG_D1A_CQ_THR12_DESC_SIZE                        CQ_D1A_CQ_THR12_DESC_SIZE;                            /* 12A8, 0x150222A8 */
	CQ_REG_D1A_CQ_THR13_CTL                              CQ_D1A_CQ_THR13_CTL;                                  /* 12AC, 0x150222AC */
	CQ_REG_D1A_CQ_THR13_BASEADDR                         CQ_D1A_CQ_THR13_BASEADDR;                             /* 12B0, 0x150222B0 */
	CQ_REG_D1A_CQ_THR13_DESC_SIZE                        CQ_D1A_CQ_THR13_DESC_SIZE;                            /* 12B4, 0x150222B4 */
	CQ_REG_D1A_CQ_THR14_CTL                              CQ_D1A_CQ_THR14_CTL;                                  /* 12B8, 0x150222B8 */
	CQ_REG_D1A_CQ_THR14_BASEADDR                         CQ_D1A_CQ_THR14_BASEADDR;                             /* 12BC, 0x150222BC */
	CQ_REG_D1A_CQ_THR14_DESC_SIZE                        CQ_D1A_CQ_THR14_DESC_SIZE;                            /* 12C0, 0x150222C0 */
	CQ_REG_D1A_CQ_THR15_CTL                              CQ_D1A_CQ_THR15_CTL;                                  /* 12C4, 0x150222C4 */
	CQ_REG_D1A_CQ_THR15_BASEADDR                         CQ_D1A_CQ_THR15_BASEADDR;                             /* 12C8, 0x150222C8 */
	CQ_REG_D1A_CQ_THR15_DESC_SIZE                        CQ_D1A_CQ_THR15_DESC_SIZE;                            /* 12CC, 0x150222CC */
	CQ_REG_D1A_CQ_THR16_CTL                              CQ_D1A_CQ_THR16_CTL;                                  /* 12D0, 0x150222D0 */
	CQ_REG_D1A_CQ_THR16_BASEADDR                         CQ_D1A_CQ_THR16_BASEADDR;                             /* 12D4, 0x150222D4 */
	CQ_REG_D1A_CQ_THR16_DESC_SIZE                        CQ_D1A_CQ_THR16_DESC_SIZE;                            /* 12D8, 0x150222D8 */
	CQ_REG_D1A_CQ_THR17_CTL                              CQ_D1A_CQ_THR17_CTL;                                  /* 12DC, 0x150222DC */
	CQ_REG_D1A_CQ_THR17_BASEADDR                         CQ_D1A_CQ_THR17_BASEADDR;                             /* 12E0, 0x150222E0 */
	CQ_REG_D1A_CQ_THR17_DESC_SIZE                        CQ_D1A_CQ_THR17_DESC_SIZE;                            /* 12E4, 0x150222E4 */
	CQ_REG_D1A_CQ_THR18_CTL                              CQ_D1A_CQ_THR18_CTL;                                  /* 12E8, 0x150222E8 */
	CQ_REG_D1A_CQ_THR18_BASEADDR                         CQ_D1A_CQ_THR18_BASEADDR;                             /* 12EC, 0x150222EC */
	CQ_REG_D1A_CQ_THR18_DESC_SIZE                        CQ_D1A_CQ_THR18_DESC_SIZE;                            /* 12F0, 0x150222F0 */
	UINT32                                               rsv_12F4[67];                                         /* 12F4..13FF, 0x150222F4..150223FF */
	DIPAMD_REG_D1A_DIPAMD_DMA_SOFT_RSTSTAT               DIPAMD_D1A_DIPAMD_DMA_SOFT_RSTSTAT;                   /* 1400, 0x15022400 */
	DIPAMD_REG_D1A_DIPAMD_VERTICAL_FLIP_EN               DIPAMD_D1A_DIPAMD_VERTICAL_FLIP_EN;                   /* 1404, 0x15022404 */
	DIPAMD_REG_D1A_DIPAMD_DMA_SOFT_RESET                 DIPAMD_D1A_DIPAMD_DMA_SOFT_RESET;                     /* 1408, 0x15022408 */
	DIPAMD_REG_D1A_DIPAMD_LAST_ULTRA_EN                  DIPAMD_D1A_DIPAMD_LAST_ULTRA_EN;                      /* 140C, 0x1502240C */
	DIPAMD_REG_D1A_DIPAMD_SPECIAL_FUN_EN                 DIPAMD_D1A_DIPAMD_SPECIAL_FUN_EN;                     /* 1410, 0x15022410 */
	DIPAMD_REG_D1A_DIPAMD_IPUO_RING                      DIPAMD_D1A_DIPAMD_IPUO_RING;                          /* 1414, 0x15022414 */
	DIPAMD_REG_D1A_DIPAMD_IPUI_RING                      DIPAMD_D1A_DIPAMD_IPUI_RING;                          /* 1418, 0x15022418 */
	UINT32                                               rsv_141C[5];                                          /* 141C..142F, 0x1502241C..1502242F */
	DIPAMD_REG_D1A_DIPAMD_IPUO_BASE_ADDR                 DIPAMD_D1A_DIPAMD_IPUO_BASE_ADDR;                     /* 1430, 0x15022430 */
	DIPAMD_REG_D1A_DIPAMD_IPUO_BASE_ADDR_2               DIPAMD_D1A_DIPAMD_IPUO_BASE_ADDR_2;                   /* 1434, 0x15022434 */
	DIPAMD_REG_D1A_DIPAMD_IPUO_OFST_ADDR                 DIPAMD_D1A_DIPAMD_IPUO_OFST_ADDR;                     /* 1438, 0x15022438 */
	DIPAMD_REG_D1A_DIPAMD_IPUO_OFST_ADDR_2               DIPAMD_D1A_DIPAMD_IPUO_OFST_ADDR_2;                   /* 143C, 0x1502243C */
	DIPAMD_REG_D1A_DIPAMD_IPUO_XSIZE                     DIPAMD_D1A_DIPAMD_IPUO_XSIZE;                         /* 1440, 0x15022440 */
	DIPAMD_REG_D1A_DIPAMD_IPUO_YSIZE                     DIPAMD_D1A_DIPAMD_IPUO_YSIZE;                         /* 1444, 0x15022444 */
	DIPAMD_REG_D1A_DIPAMD_IPUO_STRIDE                    DIPAMD_D1A_DIPAMD_IPUO_STRIDE;                        /* 1448, 0x15022448 */
	DIPAMD_REG_D1A_DIPAMD_IPUO_CON                       DIPAMD_D1A_DIPAMD_IPUO_CON;                           /* 144C, 0x1502244C */
	DIPAMD_REG_D1A_DIPAMD_IPUO_CON2                      DIPAMD_D1A_DIPAMD_IPUO_CON2;                          /* 1450, 0x15022450 */
	DIPAMD_REG_D1A_DIPAMD_IPUO_CON3                      DIPAMD_D1A_DIPAMD_IPUO_CON3;                          /* 1454, 0x15022454 */
	UINT32                                               rsv_1458[14];                                         /* 1458..148F, 0x15022458..1502248F */
	DIPAMD_REG_D1A_DIPAMD_IPUI_BASE_ADDR                 DIPAMD_D1A_DIPAMD_IPUI_BASE_ADDR;                     /* 1490, 0x15022490 */
	DIPAMD_REG_D1A_DIPAMD_IPUI_BASE_ADDR_2               DIPAMD_D1A_DIPAMD_IPUI_BASE_ADDR_2;                   /* 1494, 0x15022494 */
	DIPAMD_REG_D1A_DIPAMD_IPUI_OFST_ADDR                 DIPAMD_D1A_DIPAMD_IPUI_OFST_ADDR;                     /* 1498, 0x15022498 */
	DIPAMD_REG_D1A_DIPAMD_IPUI_OFST_ADDR_2               DIPAMD_D1A_DIPAMD_IPUI_OFST_ADDR_2;                   /* 149C, 0x1502249C */
	DIPAMD_REG_D1A_DIPAMD_IPUI_XSIZE                     DIPAMD_D1A_DIPAMD_IPUI_XSIZE;                         /* 14A0, 0x150224A0 */
	DIPAMD_REG_D1A_DIPAMD_IPUI_YSIZE                     DIPAMD_D1A_DIPAMD_IPUI_YSIZE;                         /* 14A4, 0x150224A4 */
	DIPAMD_REG_D1A_DIPAMD_IPUI_STRIDE                    DIPAMD_D1A_DIPAMD_IPUI_STRIDE;                        /* 14A8, 0x150224A8 */
	DIPAMD_REG_D1A_DIPAMD_IPUI_CON                       DIPAMD_D1A_DIPAMD_IPUI_CON;                           /* 14AC, 0x150224AC */
	DIPAMD_REG_D1A_DIPAMD_IPUI_CON2                      DIPAMD_D1A_DIPAMD_IPUI_CON2;                          /* 14B0, 0x150224B0 */
	DIPAMD_REG_D1A_DIPAMD_IPUI_CON3                      DIPAMD_D1A_DIPAMD_IPUI_CON3;                          /* 14B4, 0x150224B4 */
	UINT32                                               rsv_14B8[18];                                         /* 14B8..14FF, 0x150224B8..150224FF */
	DIPAMD_REG_D1A_DIPAMD_DMA_ERR_CTRL                   DIPAMD_D1A_DIPAMD_DMA_ERR_CTRL;                       /* 1500, 0x15022500 */
	DIPAMD_REG_D1A_DIPAMD_IPUO_ERR_STAT                  DIPAMD_D1A_DIPAMD_IPUO_ERR_STAT;                      /* 1504, 0x15022504 */
	DIPAMD_REG_D1A_DIPAMD_IPUI_ERR_STAT                  DIPAMD_D1A_DIPAMD_IPUI_ERR_STAT;                      /* 1508, 0x15022508 */
	DIPAMD_REG_D1A_DIPAMD_DMA_DEBUG_ADDR                 DIPAMD_D1A_DIPAMD_DMA_DEBUG_ADDR;                     /* 150C, 0x1502250C */
	DIPAMD_REG_D1A_DIPAMD_DMA_RSV1                       DIPAMD_D1A_DIPAMD_DMA_RSV1;                           /* 1510, 0x15022510 */
	DIPAMD_REG_D1A_DIPAMD_DMA_RSV2                       DIPAMD_D1A_DIPAMD_DMA_RSV2;                           /* 1514, 0x15022514 */
	DIPAMD_REG_D1A_DIPAMD_DMA_RSV3                       DIPAMD_D1A_DIPAMD_DMA_RSV3;                           /* 1518, 0x15022518 */
	DIPAMD_REG_D1A_DIPAMD_DMA_RSV4                       DIPAMD_D1A_DIPAMD_DMA_RSV4;                           /* 151C, 0x1502251C */
	DIPAMD_REG_D1A_DIPAMD_DMA_RSV5                       DIPAMD_D1A_DIPAMD_DMA_RSV5;                           /* 1520, 0x15022520 */
	DIPAMD_REG_D1A_DIPAMD_DMA_RSV6                       DIPAMD_D1A_DIPAMD_DMA_RSV6;                           /* 1524, 0x15022524 */
	DIPAMD_REG_D1A_DIPAMD_DMA_DEBUG_SEL                  DIPAMD_D1A_DIPAMD_DMA_DEBUG_SEL;                      /* 1528, 0x15022528 */
	DIPAMD_REG_D1A_DIPAMD_DMA_BW_SELF_TEST               DIPAMD_D1A_DIPAMD_DMA_BW_SELF_TEST;                   /* 152C, 0x1502252C */
	UINT32                                               rsv_1530[52];                                         /* 1530..15FF, 0x15022530..150225FF */
	DIPAMD_REG_D1A_DIPAMD_AMD_RESET                      DIPAMD_D1A_DIPAMD_AMD_RESET;                          /* 1600, 0x15022600 */
	DIPAMD_REG_D1A_DIPAMD_AMD_TOP_CTL                    DIPAMD_D1A_DIPAMD_AMD_TOP_CTL;                        /* 1604, 0x15022604 */
	DIPAMD_REG_D1A_DIPAMD_AMD_INT_EN                     DIPAMD_D1A_DIPAMD_AMD_INT_EN;                         /* 1608, 0x15022608 */
	DIPAMD_REG_D1A_DIPAMD_AMD_INT_ST                     DIPAMD_D1A_DIPAMD_AMD_INT_ST;                         /* 160C, 0x1502260C */
	DIPAMD_REG_D1A_DIPAMD_AMD_C24_CTL                    DIPAMD_D1A_DIPAMD_AMD_C24_CTL;                        /* 1610, 0x15022610 */
	DIPAMD_REG_D1A_DIPAMD_AMD_CROP_CTL_0                 DIPAMD_D1A_DIPAMD_AMD_CROP_CTL_0;                     /* 1614, 0x15022614 */
	DIPAMD_REG_D1A_DIPAMD_AMD_CROP_CTL_1                 DIPAMD_D1A_DIPAMD_AMD_CROP_CTL_1;                     /* 1618, 0x15022618 */
	DIPAMD_REG_D1A_DIPAMD_AMD_CROP_CTL_2                 DIPAMD_D1A_DIPAMD_AMD_CROP_CTL_2;                     /* 161C, 0x1502261C */
	DIPAMD_REG_D1A_DIPAMD_AMD_DCM_DIS                    DIPAMD_D1A_DIPAMD_AMD_DCM_DIS;                        /* 1620, 0x15022620 */
	DIPAMD_REG_D1A_DIPAMD_AMD_DCM_ST                     DIPAMD_D1A_DIPAMD_AMD_DCM_ST;                         /* 1624, 0x15022624 */
	UINT32                                               rsv_1628[2];                                          /* 1628..162F, 0x15022628..1502262F */
	DIPAMD_REG_D1A_DIPAMD_AMD_DEBUG_SEL                  DIPAMD_D1A_DIPAMD_AMD_DEBUG_SEL;                      /* 1630, 0x15022630 */
	DIPAMD_REG_D1A_DIPAMD_AMD_C24_DEBUG                  DIPAMD_D1A_DIPAMD_AMD_C24_DEBUG;                      /* 1634, 0x15022634 */
	DIPAMD_REG_D1A_DIPAMD_AMD_CROP_DEBUG                 DIPAMD_D1A_DIPAMD_AMD_CROP_DEBUG;                     /* 1638, 0x15022638 */
	DIPAMD_REG_D1A_DIPAMD_AMD_ADL_DEBUG                  DIPAMD_D1A_DIPAMD_AMD_ADL_DEBUG;                      /* 163C, 0x1502263C */
	DIPAMD_REG_D1A_DIPAMD_AMD_SOF                        DIPAMD_D1A_DIPAMD_AMD_SOF;                            /* 1640, 0x15022640 */
	DIPAMD_REG_D1A_DIPAMD_AMD_REQ_ST                     DIPAMD_D1A_DIPAMD_AMD_REQ_ST;                         /* 1644, 0x15022644 */
	DIPAMD_REG_D1A_DIPAMD_AMD_RDY_ST                     DIPAMD_D1A_DIPAMD_AMD_RDY_ST;                         /* 1648, 0x15022648 */
	UINT32                                               rsv_164C[9];                                          /* 164C..166F, 0x1502264C..1502266F */
	DIPAMD_REG_D1A_DIPAMD_AMD_SPARE                      DIPAMD_D1A_DIPAMD_AMD_SPARE;                          /* 1670, 0x15022670 */
	UINT32                                               rsv_1674[35];                                         /* 1674..16FF, 0x15022674..150226FF */
	DIPAMD_REG_D1A_DIPAMD_ADL_RESET                      DIPAMD_D1A_DIPAMD_ADL_RESET;                          /* 1700, 0x15022700 */
	DIPAMD_REG_D1A_DIPAMD_ADL_CTL                        DIPAMD_D1A_DIPAMD_ADL_CTL;                            /* 1704, 0x15022704 */
	UINT32                                               rsv_1708[10];                                         /* 1708..172F, 0x15022708..1502272F */
	DIPAMD_REG_D1A_DIPAMD_ADL_CROP_IN_START              DIPAMD_D1A_DIPAMD_ADL_CROP_IN_START;                  /* 1730, 0x15022730 */
	DIPAMD_REG_D1A_DIPAMD_ADL_CROP_IN_END                DIPAMD_D1A_DIPAMD_ADL_CROP_IN_END;                    /* 1734, 0x15022734 */
	DIPAMD_REG_D1A_DIPAMD_ADL_CROP_OUT_START             DIPAMD_D1A_DIPAMD_ADL_CROP_OUT_START;                 /* 1738, 0x15022738 */
	DIPAMD_REG_D1A_DIPAMD_ADL_CROP_OUT_END               DIPAMD_D1A_DIPAMD_ADL_CROP_OUT_END;                   /* 173C, 0x1502273C */
	DIPAMD_REG_D1A_DIPAMD_ADL_DMA_ST                     DIPAMD_D1A_DIPAMD_ADL_DMA_ST;                         /* 1740, 0x15022740 */
	DIPAMD_REG_D1A_DIPAMD_ADL_DCM_DIS                    DIPAMD_D1A_DIPAMD_ADL_DCM_DIS;                        /* 1744, 0x15022744 */
	DIPAMD_REG_D1A_DIPAMD_ADL_DCM_ST                     DIPAMD_D1A_DIPAMD_ADL_DCM_ST;                         /* 1748, 0x15022748 */
	DIPAMD_REG_D1A_DIPAMD_ADL_DMA_ERR_ST                 DIPAMD_D1A_DIPAMD_ADL_DMA_ERR_ST;                     /* 174C, 0x1502274C */
	DIPAMD_REG_D1A_DIPAMD_ADL_DMA_0_DEBUG                DIPAMD_D1A_DIPAMD_ADL_DMA_0_DEBUG;                    /* 1750, 0x15022750 */
	DIPAMD_REG_D1A_DIPAMD_ADL_DMA_1_DEBUG                DIPAMD_D1A_DIPAMD_ADL_DMA_1_DEBUG;                    /* 1754, 0x15022754 */
	UINT32                                               rsv_1758[6];                                          /* 1758..176F, 0x15022758..1502276F */
	DIPAMD_REG_D1A_DIPAMD_ADL_SPARE                      DIPAMD_D1A_DIPAMD_ADL_SPARE;                          /* 1770, 0x15022770 */
	UINT32                                               rsv_1774[3];                                          /* 1774..177F, 0x15022774..1502277F */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO00                     DIPAMD_D1A_DIPAMD_ADL_INFO00;                         /* 1780, 0x15022780 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO01                     DIPAMD_D1A_DIPAMD_ADL_INFO01;                         /* 1784, 0x15022784 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO02                     DIPAMD_D1A_DIPAMD_ADL_INFO02;                         /* 1788, 0x15022788 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO03                     DIPAMD_D1A_DIPAMD_ADL_INFO03;                         /* 178C, 0x1502278C */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO04                     DIPAMD_D1A_DIPAMD_ADL_INFO04;                         /* 1790, 0x15022790 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO05                     DIPAMD_D1A_DIPAMD_ADL_INFO05;                         /* 1794, 0x15022794 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO06                     DIPAMD_D1A_DIPAMD_ADL_INFO06;                         /* 1798, 0x15022798 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO07                     DIPAMD_D1A_DIPAMD_ADL_INFO07;                         /* 179C, 0x1502279C */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO08                     DIPAMD_D1A_DIPAMD_ADL_INFO08;                         /* 17A0, 0x150227A0 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO09                     DIPAMD_D1A_DIPAMD_ADL_INFO09;                         /* 17A4, 0x150227A4 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO10                     DIPAMD_D1A_DIPAMD_ADL_INFO10;                         /* 17A8, 0x150227A8 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO11                     DIPAMD_D1A_DIPAMD_ADL_INFO11;                         /* 17AC, 0x150227AC */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO12                     DIPAMD_D1A_DIPAMD_ADL_INFO12;                         /* 17B0, 0x150227B0 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO13                     DIPAMD_D1A_DIPAMD_ADL_INFO13;                         /* 17B4, 0x150227B4 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO14                     DIPAMD_D1A_DIPAMD_ADL_INFO14;                         /* 17B8, 0x150227B8 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO15                     DIPAMD_D1A_DIPAMD_ADL_INFO15;                         /* 17BC, 0x150227BC */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO16                     DIPAMD_D1A_DIPAMD_ADL_INFO16;                         /* 17C0, 0x150227C0 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO17                     DIPAMD_D1A_DIPAMD_ADL_INFO17;                         /* 17C4, 0x150227C4 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO18                     DIPAMD_D1A_DIPAMD_ADL_INFO18;                         /* 17C8, 0x150227C8 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO19                     DIPAMD_D1A_DIPAMD_ADL_INFO19;                         /* 17CC, 0x150227CC */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO20                     DIPAMD_D1A_DIPAMD_ADL_INFO20;                         /* 17D0, 0x150227D0 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO21                     DIPAMD_D1A_DIPAMD_ADL_INFO21;                         /* 17D4, 0x150227D4 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO22                     DIPAMD_D1A_DIPAMD_ADL_INFO22;                         /* 17D8, 0x150227D8 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO23                     DIPAMD_D1A_DIPAMD_ADL_INFO23;                         /* 17DC, 0x150227DC */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO24                     DIPAMD_D1A_DIPAMD_ADL_INFO24;                         /* 17E0, 0x150227E0 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO25                     DIPAMD_D1A_DIPAMD_ADL_INFO25;                         /* 17E4, 0x150227E4 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO26                     DIPAMD_D1A_DIPAMD_ADL_INFO26;                         /* 17E8, 0x150227E8 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO27                     DIPAMD_D1A_DIPAMD_ADL_INFO27;                         /* 17EC, 0x150227EC */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO28                     DIPAMD_D1A_DIPAMD_ADL_INFO28;                         /* 17F0, 0x150227F0 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO29                     DIPAMD_D1A_DIPAMD_ADL_INFO29;                         /* 17F4, 0x150227F4 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO30                     DIPAMD_D1A_DIPAMD_ADL_INFO30;                         /* 17F8, 0x150227F8 */
	DIPAMD_REG_D1A_DIPAMD_ADL_INFO31                     DIPAMD_D1A_DIPAMD_ADL_INFO31;                         /* 17FC, 0x150227FC */
	UINT32                                               rsv_1800[512];                                        /* 1800..1FFF, 0x15022800..15022FFF */
	UNP_REG_D1A_UNP_OFST                                 UNP_D1A_UNP_OFST;                                     /* 2000, 0x15023000 */
	UNP_REG_D1A_UNP_CONT                                 UNP_D1A_UNP_CONT;                                     /* 2004, 0x15023004 */
	UINT32                                               rsv_2008[14];                                         /* 2008..203F, 0x15023008..1502303F */
	UFD_REG_D1A_UFD_CON                                  UFD_D1A_UFD_CON;                                      /* 2040, 0x15023040 */
	UFD_REG_D1A_UFD_SIZE_CON                             UFD_D1A_UFD_SIZE_CON;                                 /* 2044, 0x15023044 */
	UFD_REG_D1A_UFD_AU_CON                               UFD_D1A_UFD_AU_CON;                                   /* 2048, 0x15023048 */
	UFD_REG_D1A_UFD_CROP_CON1                            UFD_D1A_UFD_CROP_CON1;                                /* 204C, 0x1502304C */
	UFD_REG_D1A_UFD_CROP_CON2                            UFD_D1A_UFD_CROP_CON2;                                /* 2050, 0x15023050 */
	UFD_REG_D1A_UFD_AU2_CON                              UFD_D1A_UFD_AU2_CON;                                  /* 2054, 0x15023054 */
	UFD_REG_D1A_UFD_ADDRESS_CON1                         UFD_D1A_UFD_ADDRESS_CON1;                             /* 2058, 0x15023058 */
	UFD_REG_D1A_UFD_BS2_AU_CON                           UFD_D1A_UFD_BS2_AU_CON;                               /* 205C, 0x1502305C */
	UFD_REG_D1A_UFD_AU3_CON                              UFD_D1A_UFD_AU3_CON;                                  /* 2060, 0x15023060 */
	UFD_REG_D1A_UFD_ADDRESS_CON2                         UFD_D1A_UFD_ADDRESS_CON2;                             /* 2064, 0x15023064 */
	UFD_REG_D1A_UFD_BS3_AU_CON                           UFD_D1A_UFD_BS3_AU_CON;                               /* 2068, 0x15023068 */
	UFD_REG_D1A_UFD_AU4_CON                              UFD_D1A_UFD_AU4_CON;                                  /* 206C, 0x1502306C */
	UFD_REG_D1A_UFD_ADDRESS_CON3                         UFD_D1A_UFD_ADDRESS_CON3;                             /* 2070, 0x15023070 */
	UFD_REG_D1A_UFD_BS4_AU_CON                           UFD_D1A_UFD_BS4_AU_CON;                               /* 2074, 0x15023074 */
	UINT32                                               rsv_2078[2];                                          /* 2078..207F, 0x15023078..1502307F */
	SMT_REG_D1A_SMT_CTL                                  SMT_D1A_SMT_CTL;                                      /* 2080, 0x15023080 */
	SMT_REG_D1A_SMT_TRANS_CON                            SMT_D1A_SMT_TRANS_CON;                                /* 2084, 0x15023084 */
	SMT_REG_D1A_SMT_SPARE                                SMT_D1A_SMT_SPARE;                                    /* 2088, 0x15023088 */
	SMT_REG_D1A_SMT_CRPINL_CON1                          SMT_D1A_SMT_CRPINL_CON1;                              /* 208C, 0x1502308C */
	SMT_REG_D1A_SMT_CRPINL_CON2                          SMT_D1A_SMT_CRPINL_CON2;                              /* 2090, 0x15023090 */
	SMT_REG_D1A_SMT_CRPINR_CON1                          SMT_D1A_SMT_CRPINR_CON1;                              /* 2094, 0x15023094 */
	SMT_REG_D1A_SMT_CRPINR_CON2                          SMT_D1A_SMT_CRPINR_CON2;                              /* 2098, 0x15023098 */
	SMT_REG_D1A_SMT_CRPOUT_CON1                          SMT_D1A_SMT_CRPOUT_CON1;                              /* 209C, 0x1502309C */
	SMT_REG_D1A_SMT_CRPOUT_CON2                          SMT_D1A_SMT_CRPOUT_CON2;                              /* 20A0, 0x150230A0 */
	UINT32                                               rsv_20A4[23];                                         /* 20A4..20FF, 0x150230A4..150230FF */
	BPC_REG_D1A_BPC_BPC_CON                              BPC_D1A_BPC_BPC_CON;                                  /* 2100, 0x15023100 */
	BPC_REG_D1A_BPC_BPC_BLD                              BPC_D1A_BPC_BPC_BLD;                                  /* 2104, 0x15023104 */
	BPC_REG_D1A_BPC_BPC_TH1                              BPC_D1A_BPC_BPC_TH1;                                  /* 2108, 0x15023108 */
	BPC_REG_D1A_BPC_BPC_TH2                              BPC_D1A_BPC_BPC_TH2;                                  /* 210C, 0x1502310C */
	BPC_REG_D1A_BPC_BPC_TH3                              BPC_D1A_BPC_BPC_TH3;                                  /* 2110, 0x15023110 */
	BPC_REG_D1A_BPC_BPC_TH4                              BPC_D1A_BPC_BPC_TH4;                                  /* 2114, 0x15023114 */
	BPC_REG_D1A_BPC_BPC_TH5                              BPC_D1A_BPC_BPC_TH5;                                  /* 2118, 0x15023118 */
	BPC_REG_D1A_BPC_BPC_TH6                              BPC_D1A_BPC_BPC_TH6;                                  /* 211C, 0x1502311C */
	BPC_REG_D1A_BPC_BPC_DTC                              BPC_D1A_BPC_BPC_DTC;                                  /* 2120, 0x15023120 */
	BPC_REG_D1A_BPC_BPC_COR                              BPC_D1A_BPC_BPC_COR;                                  /* 2124, 0x15023124 */
	BPC_REG_D1A_BPC_BPC_RANK                             BPC_D1A_BPC_BPC_RANK;                                 /* 2128, 0x15023128 */
	BPC_REG_D1A_BPC_BPC_TBLI1                            BPC_D1A_BPC_BPC_TBLI1;                                /* 212C, 0x1502312C */
	BPC_REG_D1A_BPC_BPC_TBLI2                            BPC_D1A_BPC_BPC_TBLI2;                                /* 2130, 0x15023130 */
	BPC_REG_D1A_BPC_BPC_TH1_C                            BPC_D1A_BPC_BPC_TH1_C;                                /* 2134, 0x15023134 */
	BPC_REG_D1A_BPC_BPC_TH2_C                            BPC_D1A_BPC_BPC_TH2_C;                                /* 2138, 0x15023138 */
	BPC_REG_D1A_BPC_BPC_TH3_C                            BPC_D1A_BPC_BPC_TH3_C;                                /* 213C, 0x1502313C */
	BPC_REG_D1A_BPC_BPC_LL                               BPC_D1A_BPC_BPC_LL;                                   /* 2140, 0x15023140 */
	UINT32                                               rsv_2144[2];                                          /* 2144..214B, 0x15023144..1502314B */
	BPC_REG_D1A_BPC_CT_CON1                              BPC_D1A_BPC_CT_CON1;                                  /* 214C, 0x1502314C */
	BPC_REG_D1A_BPC_CT_CON2                              BPC_D1A_BPC_CT_CON2;                                  /* 2150, 0x15023150 */
	BPC_REG_D1A_BPC_CT_BLD1                              BPC_D1A_BPC_CT_BLD1;                                  /* 2154, 0x15023154 */
	BPC_REG_D1A_BPC_CT_BLD2                              BPC_D1A_BPC_CT_BLD2;                                  /* 2158, 0x15023158 */
	BPC_REG_D1A_BPC_PDC_CON                              BPC_D1A_BPC_PDC_CON;                                  /* 215C, 0x1502315C */
	BPC_REG_D1A_BPC_PDC_GAIN_L0                          BPC_D1A_BPC_PDC_GAIN_L0;                              /* 2160, 0x15023160 */
	BPC_REG_D1A_BPC_PDC_GAIN_L1                          BPC_D1A_BPC_PDC_GAIN_L1;                              /* 2164, 0x15023164 */
	BPC_REG_D1A_BPC_PDC_GAIN_L2                          BPC_D1A_BPC_PDC_GAIN_L2;                              /* 2168, 0x15023168 */
	BPC_REG_D1A_BPC_PDC_GAIN_L3                          BPC_D1A_BPC_PDC_GAIN_L3;                              /* 216C, 0x1502316C */
	BPC_REG_D1A_BPC_PDC_GAIN_L4                          BPC_D1A_BPC_PDC_GAIN_L4;                              /* 2170, 0x15023170 */
	BPC_REG_D1A_BPC_PDC_GAIN_R0                          BPC_D1A_BPC_PDC_GAIN_R0;                              /* 2174, 0x15023174 */
	BPC_REG_D1A_BPC_PDC_GAIN_R1                          BPC_D1A_BPC_PDC_GAIN_R1;                              /* 2178, 0x15023178 */
	BPC_REG_D1A_BPC_PDC_GAIN_R2                          BPC_D1A_BPC_PDC_GAIN_R2;                              /* 217C, 0x1502317C */
	BPC_REG_D1A_BPC_PDC_GAIN_R3                          BPC_D1A_BPC_PDC_GAIN_R3;                              /* 2180, 0x15023180 */
	BPC_REG_D1A_BPC_PDC_GAIN_R4                          BPC_D1A_BPC_PDC_GAIN_R4;                              /* 2184, 0x15023184 */
	BPC_REG_D1A_BPC_PDC_TH_GB                            BPC_D1A_BPC_PDC_TH_GB;                                /* 2188, 0x15023188 */
	BPC_REG_D1A_BPC_PDC_TH_IA                            BPC_D1A_BPC_PDC_TH_IA;                                /* 218C, 0x1502318C */
	BPC_REG_D1A_BPC_PDC_TH_HD                            BPC_D1A_BPC_PDC_TH_HD;                                /* 2190, 0x15023190 */
	BPC_REG_D1A_BPC_PDC_SL                               BPC_D1A_BPC_PDC_SL;                                   /* 2194, 0x15023194 */
	BPC_REG_D1A_BPC_PDC_POS                              BPC_D1A_BPC_PDC_POS;                                  /* 2198, 0x15023198 */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_GR1                      BPC_D1A_BPC_PDC_DIFF_TH_GR1;                          /* 219C, 0x1502319C */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_GR2                      BPC_D1A_BPC_PDC_DIFF_TH_GR2;                          /* 21A0, 0x150231A0 */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_GR3                      BPC_D1A_BPC_PDC_DIFF_TH_GR3;                          /* 21A4, 0x150231A4 */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_GB1                      BPC_D1A_BPC_PDC_DIFF_TH_GB1;                          /* 21A8, 0x150231A8 */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_GB2                      BPC_D1A_BPC_PDC_DIFF_TH_GB2;                          /* 21AC, 0x150231AC */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_GB3                      BPC_D1A_BPC_PDC_DIFF_TH_GB3;                          /* 21B0, 0x150231B0 */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_R1                       BPC_D1A_BPC_PDC_DIFF_TH_R1;                           /* 21B4, 0x150231B4 */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_R2                       BPC_D1A_BPC_PDC_DIFF_TH_R2;                           /* 21B8, 0x150231B8 */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_R3                       BPC_D1A_BPC_PDC_DIFF_TH_R3;                           /* 21BC, 0x150231BC */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_B1                       BPC_D1A_BPC_PDC_DIFF_TH_B1;                           /* 21C0, 0x150231C0 */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_B2                       BPC_D1A_BPC_PDC_DIFF_TH_B2;                           /* 21C4, 0x150231C4 */
	BPC_REG_D1A_BPC_PDC_DIFF_TH_B3                       BPC_D1A_BPC_PDC_DIFF_TH_B3;                           /* 21C8, 0x150231C8 */
	BPC_REG_D1A_BPC_PDC_GAIN1                            BPC_D1A_BPC_PDC_GAIN1;                                /* 21CC, 0x150231CC */
	BPC_REG_D1A_BPC_PDC_GAIN2                            BPC_D1A_BPC_PDC_GAIN2;                                /* 21D0, 0x150231D0 */
	BPC_REG_D1A_BPC_PD_MODE                              BPC_D1A_BPC_PD_MODE;                                  /* 21D4, 0x150231D4 */
	BPC_REG_D1A_BPC_RCCC_CT_CON                          BPC_D1A_BPC_RCCC_CT_CON;                              /* 21D8, 0x150231D8 */
	BPC_REG_D1A_BPC_ZHDR_CON                             BPC_D1A_BPC_ZHDR_CON;                                 /* 21DC, 0x150231DC */
	BPC_REG_D1A_BPC_ZHDR_RMG                             BPC_D1A_BPC_ZHDR_RMG;                                 /* 21E0, 0x150231E0 */
	BPC_REG_D1A_BPC_PSEUDO                               BPC_D1A_BPC_PSEUDO;                                   /* 21E4, 0x150231E4 */
	UINT32                                               rsv_21E8[6];                                          /* 21E8..21FF, 0x150231E8..150231FF */
	OBC_REG_D1A_OBC_CTL                                  OBC_D1A_OBC_CTL;                                      /* 2200, 0x15023200 */
	OBC_REG_D1A_OBC_DBS                                  OBC_D1A_OBC_DBS;                                      /* 2204, 0x15023204 */
	OBC_REG_D1A_OBC_GRAY_BLD_0                           OBC_D1A_OBC_GRAY_BLD_0;                               /* 2208, 0x15023208 */
	OBC_REG_D1A_OBC_GRAY_BLD_1                           OBC_D1A_OBC_GRAY_BLD_1;                               /* 220C, 0x1502320C */
	OBC_REG_D1A_OBC_GRAY_BLD_2                           OBC_D1A_OBC_GRAY_BLD_2;                               /* 2210, 0x15023210 */
	OBC_REG_D1A_OBC_BIAS_LUT_R0                          OBC_D1A_OBC_BIAS_LUT_R0;                              /* 2214, 0x15023214 */
	OBC_REG_D1A_OBC_BIAS_LUT_R1                          OBC_D1A_OBC_BIAS_LUT_R1;                              /* 2218, 0x15023218 */
	OBC_REG_D1A_OBC_BIAS_LUT_R2                          OBC_D1A_OBC_BIAS_LUT_R2;                              /* 221C, 0x1502321C */
	OBC_REG_D1A_OBC_BIAS_LUT_R3                          OBC_D1A_OBC_BIAS_LUT_R3;                              /* 2220, 0x15023220 */
	OBC_REG_D1A_OBC_BIAS_LUT_G0                          OBC_D1A_OBC_BIAS_LUT_G0;                              /* 2224, 0x15023224 */
	OBC_REG_D1A_OBC_BIAS_LUT_G1                          OBC_D1A_OBC_BIAS_LUT_G1;                              /* 2228, 0x15023228 */
	OBC_REG_D1A_OBC_BIAS_LUT_G2                          OBC_D1A_OBC_BIAS_LUT_G2;                              /* 222C, 0x1502322C */
	OBC_REG_D1A_OBC_BIAS_LUT_G3                          OBC_D1A_OBC_BIAS_LUT_G3;                              /* 2230, 0x15023230 */
	OBC_REG_D1A_OBC_BIAS_LUT_B0                          OBC_D1A_OBC_BIAS_LUT_B0;                              /* 2234, 0x15023234 */
	OBC_REG_D1A_OBC_BIAS_LUT_B1                          OBC_D1A_OBC_BIAS_LUT_B1;                              /* 2238, 0x15023238 */
	OBC_REG_D1A_OBC_BIAS_LUT_B2                          OBC_D1A_OBC_BIAS_LUT_B2;                              /* 223C, 0x1502323C */
	OBC_REG_D1A_OBC_BIAS_LUT_B3                          OBC_D1A_OBC_BIAS_LUT_B3;                              /* 2240, 0x15023240 */
	OBC_REG_D1A_OBC_WBG_RB                               OBC_D1A_OBC_WBG_RB;                                   /* 2244, 0x15023244 */
	OBC_REG_D1A_OBC_WBG_G                                OBC_D1A_OBC_WBG_G;                                    /* 2248, 0x15023248 */
	OBC_REG_D1A_OBC_WBIG_RB                              OBC_D1A_OBC_WBIG_RB;                                  /* 224C, 0x1502324C */
	OBC_REG_D1A_OBC_WBIG_G                               OBC_D1A_OBC_WBIG_G;                                   /* 2250, 0x15023250 */
	OBC_REG_D1A_OBC_OBG_RB                               OBC_D1A_OBC_OBG_RB;                                   /* 2254, 0x15023254 */
	OBC_REG_D1A_OBC_OBG_G                                OBC_D1A_OBC_OBG_G;                                    /* 2258, 0x15023258 */
	OBC_REG_D1A_OBC_OFFSET_R                             OBC_D1A_OBC_OFFSET_R;                                 /* 225C, 0x1502325C */
	OBC_REG_D1A_OBC_OFFSET_GR                            OBC_D1A_OBC_OFFSET_GR;                                /* 2260, 0x15023260 */
	OBC_REG_D1A_OBC_OFFSET_GB                            OBC_D1A_OBC_OFFSET_GB;                                /* 2264, 0x15023264 */
	OBC_REG_D1A_OBC_OFFSET_B                             OBC_D1A_OBC_OFFSET_B;                                 /* 2268, 0x15023268 */
	OBC_REG_D1A_OBC_HDR                                  OBC_D1A_OBC_HDR;                                      /* 226C, 0x1502326C */
	UINT32                                               rsv_2270[4];                                          /* 2270..227F, 0x15023270..1502327F */
	ZFUS_REG_D1A_ZFUS_OSC                                ZFUS_D1A_ZFUS_OSC;                                    /* 2280, 0x15023280 */
	ZFUS_REG_D1A_ZFUS_MC                                 ZFUS_D1A_ZFUS_MC;                                     /* 2284, 0x15023284 */
	ZFUS_REG_D1A_ZFUS_MA                                 ZFUS_D1A_ZFUS_MA;                                     /* 2288, 0x15023288 */
	ZFUS_REG_D1A_ZFUS_TUNE                               ZFUS_D1A_ZFUS_TUNE;                                   /* 228C, 0x1502328C */
	ZFUS_REG_D1A_ZFUS_HDRCFG                             ZFUS_D1A_ZFUS_HDRCFG;                                 /* 2290, 0x15023290 */
	UINT32                                               rsv_2294[27];                                         /* 2294..22FF, 0x15023294..150232FF */
	DGN_REG_D1A_DGN_GN0                                  DGN_D1A_DGN_GN0;                                      /* 2300, 0x15023300 */
	DGN_REG_D1A_DGN_GN1                                  DGN_D1A_DGN_GN1;                                      /* 2304, 0x15023304 */
	DGN_REG_D1A_DGN_GN2                                  DGN_D1A_DGN_GN2;                                      /* 2308, 0x15023308 */
	DGN_REG_D1A_DGN_GN3                                  DGN_D1A_DGN_GN3;                                      /* 230C, 0x1502330C */
	DGN_REG_D1A_DGN_LINK                                 DGN_D1A_DGN_LINK;                                     /* 2310, 0x15023310 */
	UINT32                                               rsv_2314[11];                                         /* 2314..233F, 0x15023314..1502333F */
	LSC_REG_D1A_LSC_CTL1                                 LSC_D1A_LSC_CTL1;                                     /* 2340, 0x15023340 */
	LSC_REG_D1A_LSC_CTL2                                 LSC_D1A_LSC_CTL2;                                     /* 2344, 0x15023344 */
	LSC_REG_D1A_LSC_CTL3                                 LSC_D1A_LSC_CTL3;                                     /* 2348, 0x15023348 */
	LSC_REG_D1A_LSC_LBLOCK                               LSC_D1A_LSC_LBLOCK;                                   /* 234C, 0x1502334C */
	LSC_REG_D1A_LSC_RATIO_0                              LSC_D1A_LSC_RATIO_0;                                  /* 2350, 0x15023350 */
	LSC_REG_D1A_LSC_TPIPE_OFST                           LSC_D1A_LSC_TPIPE_OFST;                               /* 2354, 0x15023354 */
	LSC_REG_D1A_LSC_TPIPE_SIZE                           LSC_D1A_LSC_TPIPE_SIZE;                               /* 2358, 0x15023358 */
	LSC_REG_D1A_LSC_GAIN_TH                              LSC_D1A_LSC_GAIN_TH;                                  /* 235C, 0x1502335C */
	LSC_REG_D1A_LSC_RATIO_1                              LSC_D1A_LSC_RATIO_1;                                  /* 2360, 0x15023360 */
	LSC_REG_D1A_LSC_UPB_B_GB                             LSC_D1A_LSC_UPB_B_GB;                                 /* 2364, 0x15023364 */
	LSC_REG_D1A_LSC_UPB_GR_R                             LSC_D1A_LSC_UPB_GR_R;                                 /* 2368, 0x15023368 */
	UINT32                                               rsv_236C[5];                                          /* 236C..237F, 0x1502336C..1502337F */
	WB_REG_D1A_WB_GAIN_1                                 WB_D1A_WB_GAIN_1;                                     /* 2380, 0x15023380 */
	WB_REG_D1A_WB_GAIN_2                                 WB_D1A_WB_GAIN_2;                                     /* 2384, 0x15023384 */
	WB_REG_D1A_WB_HLC                                    WB_D1A_WB_HLC;                                        /* 2388, 0x15023388 */
	UINT32                                               rsv_238C[13];                                         /* 238C..23BF, 0x1502338C..150233BF */
	HLR_REG_D1A_HLR_EST_Y0                               HLR_D1A_HLR_EST_Y0;                                   /* 23C0, 0x150233C0 */
	HLR_REG_D1A_HLR_EST_Y1                               HLR_D1A_HLR_EST_Y1;                                   /* 23C4, 0x150233C4 */
	HLR_REG_D1A_HLR_EST_Y2                               HLR_D1A_HLR_EST_Y2;                                   /* 23C8, 0x150233C8 */
	HLR_REG_D1A_HLR_EST_Y3                               HLR_D1A_HLR_EST_Y3;                                   /* 23CC, 0x150233CC */
	HLR_REG_D1A_HLR_EST_X0                               HLR_D1A_HLR_EST_X0;                                   /* 23D0, 0x150233D0 */
	HLR_REG_D1A_HLR_EST_X1                               HLR_D1A_HLR_EST_X1;                                   /* 23D4, 0x150233D4 */
	HLR_REG_D1A_HLR_EST_X2                               HLR_D1A_HLR_EST_X2;                                   /* 23D8, 0x150233D8 */
	HLR_REG_D1A_HLR_EST_X3                               HLR_D1A_HLR_EST_X3;                                   /* 23DC, 0x150233DC */
	HLR_REG_D1A_HLR_EST_S0                               HLR_D1A_HLR_EST_S0;                                   /* 23E0, 0x150233E0 */
	HLR_REG_D1A_HLR_EST_S1                               HLR_D1A_HLR_EST_S1;                                   /* 23E4, 0x150233E4 */
	HLR_REG_D1A_HLR_EST_S2                               HLR_D1A_HLR_EST_S2;                                   /* 23E8, 0x150233E8 */
	HLR_REG_D1A_HLR_LMG                                  HLR_D1A_HLR_LMG;                                      /* 23EC, 0x150233EC */
	HLR_REG_D1A_HLR_PRT                                  HLR_D1A_HLR_PRT;                                      /* 23F0, 0x150233F0 */
	HLR_REG_D1A_HLR_CLP                                  HLR_D1A_HLR_CLP;                                      /* 23F4, 0x150233F4 */
	HLR_REG_D1A_HLR_EFCT                                 HLR_D1A_HLR_EFCT;                                     /* 23F8, 0x150233F8 */
	HLR_REG_D1A_HLR_CTL                                  HLR_D1A_HLR_CTL;                                      /* 23FC, 0x150233FC */
	HLR_REG_D1A_HLR_CTL2                                 HLR_D1A_HLR_CTL2;                                     /* 2400, 0x15023400 */
	UINT32                                               rsv_2404[15];                                         /* 2404..243F, 0x15023404..1502343F */
	LTM_REG_D1A_LTM_CTRL                                 LTM_D1A_LTM_CTRL;                                     /* 2440, 0x15023440 */
	LTM_REG_D1A_LTM_BLK_NUM                              LTM_D1A_LTM_BLK_NUM;                                  /* 2444, 0x15023444 */
	LTM_REG_D1A_LTM_BLK_SZ                               LTM_D1A_LTM_BLK_SZ;                                   /* 2448, 0x15023448 */
	LTM_REG_D1A_LTM_BLK_DIVX                             LTM_D1A_LTM_BLK_DIVX;                                 /* 244C, 0x1502344C */
	LTM_REG_D1A_LTM_BLK_DIVY                             LTM_D1A_LTM_BLK_DIVY;                                 /* 2450, 0x15023450 */
	LTM_REG_D1A_LTM_MAX_DIV                              LTM_D1A_LTM_MAX_DIV;                                  /* 2454, 0x15023454 */
	UINT32                                               rsv_2458;                                             /* 2458, 0x15023458 */
	LTM_REG_D1A_LTM_CLIP                                 LTM_D1A_LTM_CLIP;                                     /* 245C, 0x1502345C */
	LTM_REG_D1A_LTM_TILE_NUM                             LTM_D1A_LTM_TILE_NUM;                                 /* 2460, 0x15023460 */
	LTM_REG_D1A_LTM_TILE_CNTX                            LTM_D1A_LTM_TILE_CNTX;                                /* 2464, 0x15023464 */
	LTM_REG_D1A_LTM_TILE_CNTY                            LTM_D1A_LTM_TILE_CNTY;                                /* 2468, 0x15023468 */
	UINT32                                               rsv_246C[2];                                          /* 246C..2473, 0x1502346C..15023473 */
	LTM_REG_D1A_LTM_CFG                                  LTM_D1A_LTM_CFG;                                      /* 2474, 0x15023474 */
	UINT32                                               rsv_2478[6];                                          /* 2478..248F, 0x15023478..1502348F */
	LTM_REG_D1A_LTM_RESET                                LTM_D1A_LTM_RESET;                                    /* 2490, 0x15023490 */
	LTM_REG_D1A_LTM_INTEN                                LTM_D1A_LTM_INTEN;                                    /* 2494, 0x15023494 */
	LTM_REG_D1A_LTM_INTSTA                               LTM_D1A_LTM_INTSTA;                                   /* 2498, 0x15023498 */
	LTM_REG_D1A_LTM_STATUS                               LTM_D1A_LTM_STATUS;                                   /* 249C, 0x1502349C */
	LTM_REG_D1A_LTM_INPUT_COUNT                          LTM_D1A_LTM_INPUT_COUNT;                              /* 24A0, 0x150234A0 */
	LTM_REG_D1A_LTM_OUTPUT_COUNT                         LTM_D1A_LTM_OUTPUT_COUNT;                             /* 24A4, 0x150234A4 */
	LTM_REG_D1A_LTM_CHKSUM                               LTM_D1A_LTM_CHKSUM;                                   /* 24A8, 0x150234A8 */
	LTM_REG_D1A_LTM_TILE_SIZE                            LTM_D1A_LTM_TILE_SIZE;                                /* 24AC, 0x150234AC */
	LTM_REG_D1A_LTM_TILE_EDGE                            LTM_D1A_LTM_TILE_EDGE;                                /* 24B0, 0x150234B0 */
	LTM_REG_D1A_LTM_TILE_CROP                            LTM_D1A_LTM_TILE_CROP;                                /* 24B4, 0x150234B4 */
	LTM_REG_D1A_LTM_DUMMY_REG                            LTM_D1A_LTM_DUMMY_REG;                                /* 24B8, 0x150234B8 */
	LTM_REG_D1A_LTM_SRAM_CFG                             LTM_D1A_LTM_SRAM_CFG;                                 /* 24BC, 0x150234BC */
	LTM_REG_D1A_LTM_SRAM_STATUS                          LTM_D1A_LTM_SRAM_STATUS;                              /* 24C0, 0x150234C0 */
	UINT32                                               rsv_24C4[4];                                          /* 24C4..24D3, 0x150234C4..150234D3 */
	LTM_REG_D1A_LTM_ATPG                                 LTM_D1A_LTM_ATPG;                                     /* 24D4, 0x150234D4 */
	LTM_REG_D1A_LTM_SHADOW_CTRL                          LTM_D1A_LTM_SHADOW_CTRL;                              /* 24D8, 0x150234D8 */
	LTM_REG_D1A_LTM_SELRGB_GRAD0                         LTM_D1A_LTM_SELRGB_GRAD0;                             /* 24DC, 0x150234DC */
	LTM_REG_D1A_LTM_SELRGB_GRAD1                         LTM_D1A_LTM_SELRGB_GRAD1;                             /* 24E0, 0x150234E0 */
	LTM_REG_D1A_LTM_SELRGB_GRAD2                         LTM_D1A_LTM_SELRGB_GRAD2;                             /* 24E4, 0x150234E4 */
	LTM_REG_D1A_LTM_SELRGB_GRAD3                         LTM_D1A_LTM_SELRGB_GRAD3;                             /* 24E8, 0x150234E8 */
	LTM_REG_D1A_LTM_SELRGB_TH0                           LTM_D1A_LTM_SELRGB_TH0;                               /* 24EC, 0x150234EC */
	LTM_REG_D1A_LTM_SELRGB_TH1                           LTM_D1A_LTM_SELRGB_TH1;                               /* 24F0, 0x150234F0 */
	LTM_REG_D1A_LTM_SELRGB_TH2                           LTM_D1A_LTM_SELRGB_TH2;                               /* 24F4, 0x150234F4 */
	LTM_REG_D1A_LTM_SELRGB_TH3                           LTM_D1A_LTM_SELRGB_TH3;                               /* 24F8, 0x150234F8 */
	LTM_REG_D1A_LTM_SELRGB_SLP0                          LTM_D1A_LTM_SELRGB_SLP0;                              /* 24FC, 0x150234FC */
	LTM_REG_D1A_LTM_SELRGB_SLP1                          LTM_D1A_LTM_SELRGB_SLP1;                              /* 2500, 0x15023500 */
	LTM_REG_D1A_LTM_SELRGB_SLP2                          LTM_D1A_LTM_SELRGB_SLP2;                              /* 2504, 0x15023504 */
	LTM_REG_D1A_LTM_SELRGB_SLP3                          LTM_D1A_LTM_SELRGB_SLP3;                              /* 2508, 0x15023508 */
	LTM_REG_D1A_LTM_SELRGB_SLP4                          LTM_D1A_LTM_SELRGB_SLP4;                              /* 250C, 0x1502350C */
	LTM_REG_D1A_LTM_SELRGB_SLP5                          LTM_D1A_LTM_SELRGB_SLP5;                              /* 2510, 0x15023510 */
	LTM_REG_D1A_LTM_SELRGB_SLP6                          LTM_D1A_LTM_SELRGB_SLP6;                              /* 2514, 0x15023514 */
	LTM_REG_D1A_LTM_OUT_STR                              LTM_D1A_LTM_OUT_STR;                                  /* 2518, 0x15023518 */
	LTM_REG_D1A_LTM_SRAM_PINGPONG                        LTM_D1A_LTM_SRAM_PINGPONG;                            /* 251C, 0x1502351C */
	UINT32                                               rsv_2520[8];                                          /* 2520..253F, 0x15023520..1502353F */
	CRP_REG_D2A_CRP_X_POS                                CRP_D2A_CRP_X_POS;                                    /* 2540, 0x15023540 */
	CRP_REG_D2A_CRP_Y_POS                                CRP_D2A_CRP_Y_POS;                                    /* 2544, 0x15023544 */
	UINT32                                               rsv_2548[14];                                         /* 2548..257F, 0x15023548..1502357F */
	PAK_REG_D1A_PAK_CONT                                 PAK_D1A_PAK_CONT;                                     /* 2580, 0x15023580 */
	UINT32                                               rsv_2584[31];                                         /* 2584..25FF, 0x15023584..150235FF */
	DM_REG_D1A_DM_INTP_CRS                               DM_D1A_DM_INTP_CRS;                                   /* 2600, 0x15023600 */
	DM_REG_D1A_DM_INTP_NAT                               DM_D1A_DM_INTP_NAT;                                   /* 2604, 0x15023604 */
	DM_REG_D1A_DM_INTP_AUG                               DM_D1A_DM_INTP_AUG;                                   /* 2608, 0x15023608 */
	DM_REG_D1A_DM_LUMA_LUT1                              DM_D1A_DM_LUMA_LUT1;                                  /* 260C, 0x1502360C */
	DM_REG_D1A_DM_LUMA_LUT2                              DM_D1A_DM_LUMA_LUT2;                                  /* 2610, 0x15023610 */
	DM_REG_D1A_DM_SL_CTL                                 DM_D1A_DM_SL_CTL;                                     /* 2614, 0x15023614 */
	DM_REG_D1A_DM_HFTD_CTL                               DM_D1A_DM_HFTD_CTL;                                   /* 2618, 0x15023618 */
	DM_REG_D1A_DM_NR_STR                                 DM_D1A_DM_NR_STR;                                     /* 261C, 0x1502361C */
	DM_REG_D1A_DM_NR_ACT                                 DM_D1A_DM_NR_ACT;                                     /* 2620, 0x15023620 */
	DM_REG_D1A_DM_HF_STR                                 DM_D1A_DM_HF_STR;                                     /* 2624, 0x15023624 */
	DM_REG_D1A_DM_HF_ACT1                                DM_D1A_DM_HF_ACT1;                                    /* 2628, 0x15023628 */
	DM_REG_D1A_DM_HF_ACT2                                DM_D1A_DM_HF_ACT2;                                    /* 262C, 0x1502362C */
	DM_REG_D1A_DM_CLIP                                   DM_D1A_DM_CLIP;                                       /* 2630, 0x15023630 */
	DM_REG_D1A_DM_DSB                                    DM_D1A_DM_DSB;                                        /* 2634, 0x15023634 */
	DM_REG_D1A_DM_TILE_EDGE                              DM_D1A_DM_TILE_EDGE;                                  /* 2638, 0x15023638 */
	DM_REG_D1A_DM_P1_ACT                                 DM_D1A_DM_P1_ACT;                                     /* 263C, 0x1502363C */
	DM_REG_D1A_DM_LR_RAT                                 DM_D1A_DM_LR_RAT;                                     /* 2640, 0x15023640 */
	DM_REG_D1A_DM_HFTD_CTL2                              DM_D1A_DM_HFTD_CTL2;                                  /* 2644, 0x15023644 */
	DM_REG_D1A_DM_EST_CTL                                DM_D1A_DM_EST_CTL;                                    /* 2648, 0x15023648 */
	DM_REG_D1A_DM_SPARE_2                                DM_D1A_DM_SPARE_2;                                    /* 264C, 0x1502364C */
	DM_REG_D1A_DM_SPARE_3                                DM_D1A_DM_SPARE_3;                                    /* 2650, 0x15023650 */
	DM_REG_D1A_DM_INT_CTL                                DM_D1A_DM_INT_CTL;                                    /* 2654, 0x15023654 */
	DM_REG_D1A_DM_EE                                     DM_D1A_DM_EE;                                         /* 2658, 0x15023658 */
	UINT32                                               rsv_265C;                                             /* 265C, 0x1502365C */
	DM_REG_D1A_DM_LMT                                    DM_D1A_DM_LMT;                                        /* 2660, 0x15023660 */
	DM_REG_D1A_DM_RCCC                                   DM_D1A_DM_RCCC;                                       /* 2664, 0x15023664 */
	UINT32                                               rsv_2668[6];                                          /* 2668..267F, 0x15023668..1502367F */
	SLK_REG_D1A_SLK_CEN                                  SLK_D1A_SLK_CEN;                                      /* 2680, 0x15023680 */
	SLK_REG_D1A_SLK_RR_CON0                              SLK_D1A_SLK_RR_CON0;                                  /* 2684, 0x15023684 */
	SLK_REG_D1A_SLK_RR_CON1                              SLK_D1A_SLK_RR_CON1;                                  /* 2688, 0x15023688 */
	SLK_REG_D1A_SLK_GAIN                                 SLK_D1A_SLK_GAIN;                                     /* 268C, 0x1502368C */
	SLK_REG_D1A_SLK_RZ                                   SLK_D1A_SLK_RZ;                                       /* 2690, 0x15023690 */
	SLK_REG_D1A_SLK_XOFF                                 SLK_D1A_SLK_XOFF;                                     /* 2694, 0x15023694 */
	SLK_REG_D1A_SLK_YOFF                                 SLK_D1A_SLK_YOFF;                                     /* 2698, 0x15023698 */
	SLK_REG_D1A_SLK_SLP_CON0                             SLK_D1A_SLK_SLP_CON0;                                 /* 269C, 0x1502369C */
	SLK_REG_D1A_SLK_SLP_CON1                             SLK_D1A_SLK_SLP_CON1;                                 /* 26A0, 0x150236A0 */
	SLK_REG_D1A_SLK_SLP_CON2                             SLK_D1A_SLK_SLP_CON2;                                 /* 26A4, 0x150236A4 */
	SLK_REG_D1A_SLK_SLP_CON3                             SLK_D1A_SLK_SLP_CON3;                                 /* 26A8, 0x150236A8 */
	SLK_REG_D1A_SLK_SIZE                                 SLK_D1A_SLK_SIZE;                                     /* 26AC, 0x150236AC */
	UINT32                                               rsv_26B0[4];                                          /* 26B0..26BF, 0x150236B0..150236BF */
	LDNR_REG_D1A_LDNR_CON1                               LDNR_D1A_LDNR_CON1;                                   /* 26C0, 0x150236C0 */
	LDNR_REG_D1A_LDNR_EE_CON1                            LDNR_D1A_LDNR_EE_CON1;                                /* 26C4, 0x150236C4 */
	LDNR_REG_D1A_LDNR_EE_LM_Y012                         LDNR_D1A_LDNR_EE_LM_Y012;                             /* 26C8, 0x150236C8 */
	LDNR_REG_D1A_LDNR_EE_LM_Y345                         LDNR_D1A_LDNR_EE_LM_Y345;                             /* 26CC, 0x150236CC */
	LDNR_REG_D1A_LDNR_EE_SL                              LDNR_D1A_LDNR_EE_SL;                                  /* 26D0, 0x150236D0 */
	LDNR_REG_D1A_LDNR_EE_LWB                             LDNR_D1A_LDNR_EE_LWB;                                 /* 26D4, 0x150236D4 */
	LDNR_REG_D1A_LDNR_EE_UPB                             LDNR_D1A_LDNR_EE_UPB;                                 /* 26D8, 0x150236D8 */
	LDNR_REG_D1A_LDNR_RNG                                LDNR_D1A_LDNR_RNG;                                    /* 26DC, 0x150236DC */
	LDNR_REG_D1A_LDNR_CON2                               LDNR_D1A_LDNR_CON2;                                   /* 26E0, 0x150236E0 */
	UINT32                                               rsv_26E4;                                             /* 26E4, 0x150236E4 */
	LDNR_REG_D1A_LDNR_SL                                 LDNR_D1A_LDNR_SL;                                     /* 26E8, 0x150236E8 */
	LDNR_REG_D1A_LDNR_SSL_STH                            LDNR_D1A_LDNR_SSL_STH;                                /* 26EC, 0x150236EC */
	LDNR_REG_D1A_LDNR_TILE_EDGE                          LDNR_D1A_LDNR_TILE_EDGE;                              /* 26F0, 0x150236F0 */
	LDNR_REG_D1A_LDNR_EE_CON2                            LDNR_D1A_LDNR_EE_CON2;                                /* 26F4, 0x150236F4 */
	LDNR_REG_D1A_LDNR_EE_TH                              LDNR_D1A_LDNR_EE_TH;                                  /* 26F8, 0x150236F8 */
	LDNR_REG_D1A_LDNR_EE_HGN                             LDNR_D1A_LDNR_EE_HGN;                                 /* 26FC, 0x150236FC */
	UINT32                                               rsv_2700[2];                                          /* 2700..2707, 0x15023700..15023707 */
	LDNR_REG_D1A_LDNR_CNV_00_01                          LDNR_D1A_LDNR_CNV_00_01;                              /* 2708, 0x15023708 */
	LDNR_REG_D1A_LDNR_CNV_02                             LDNR_D1A_LDNR_CNV_02;                                 /* 270C, 0x1502370C */
	LDNR_REG_D1A_LDNR_CNV_10_11                          LDNR_D1A_LDNR_CNV_10_11;                              /* 2710, 0x15023710 */
	LDNR_REG_D1A_LDNR_CNV_12                             LDNR_D1A_LDNR_CNV_12;                                 /* 2714, 0x15023714 */
	LDNR_REG_D1A_LDNR_CNV_20_21                          LDNR_D1A_LDNR_CNV_20_21;                              /* 2718, 0x15023718 */
	LDNR_REG_D1A_LDNR_CNV_22                             LDNR_D1A_LDNR_CNV_22;                                 /* 271C, 0x1502371C */
	LDNR_REG_D1A_LDNR_ICNV_00_01                         LDNR_D1A_LDNR_ICNV_00_01;                             /* 2720, 0x15023720 */
	LDNR_REG_D1A_LDNR_ICNV_02                            LDNR_D1A_LDNR_ICNV_02;                                /* 2724, 0x15023724 */
	LDNR_REG_D1A_LDNR_ICNV_10_11                         LDNR_D1A_LDNR_ICNV_10_11;                             /* 2728, 0x15023728 */
	LDNR_REG_D1A_LDNR_ICNV_12                            LDNR_D1A_LDNR_ICNV_12;                                /* 272C, 0x1502372C */
	LDNR_REG_D1A_LDNR_ICNV_20_21                         LDNR_D1A_LDNR_ICNV_20_21;                             /* 2730, 0x15023730 */
	LDNR_REG_D1A_LDNR_ICNV_22                            LDNR_D1A_LDNR_ICNV_22;                                /* 2734, 0x15023734 */
	LDNR_REG_D1A_LDNR_COEF_C1                            LDNR_D1A_LDNR_COEF_C1;                                /* 2738, 0x15023738 */
	LDNR_REG_D1A_LDNR_COEF_C2                            LDNR_D1A_LDNR_COEF_C2;                                /* 273C, 0x1502373C */
	LDNR_REG_D1A_LDNR_NM_B                               LDNR_D1A_LDNR_NM_B;                                   /* 2740, 0x15023740 */
	LDNR_REG_D1A_LDNR_NM_G                               LDNR_D1A_LDNR_NM_G;                                   /* 2744, 0x15023744 */
	UINT32                                               rsv_2748;                                             /* 2748, 0x15023748 */
	LDNR_REG_D1A_LDNR_NM_R                               LDNR_D1A_LDNR_NM_R;                                   /* 274C, 0x1502374C */
	UINT32                                               rsv_2750[12];                                         /* 2750..277F, 0x15023750..1502377F */
	SLK_REG_D6A_SLK_CEN                                  SLK_D6A_SLK_CEN;                                      /* 2780, 0x15023780 */
	SLK_REG_D6A_SLK_RR_CON0                              SLK_D6A_SLK_RR_CON0;                                  /* 2784, 0x15023784 */
	SLK_REG_D6A_SLK_RR_CON1                              SLK_D6A_SLK_RR_CON1;                                  /* 2788, 0x15023788 */
	SLK_REG_D6A_SLK_GAIN                                 SLK_D6A_SLK_GAIN;                                     /* 278C, 0x1502378C */
	SLK_REG_D6A_SLK_RZ                                   SLK_D6A_SLK_RZ;                                       /* 2790, 0x15023790 */
	SLK_REG_D6A_SLK_XOFF                                 SLK_D6A_SLK_XOFF;                                     /* 2794, 0x15023794 */
	SLK_REG_D6A_SLK_YOFF                                 SLK_D6A_SLK_YOFF;                                     /* 2798, 0x15023798 */
	SLK_REG_D6A_SLK_SLP_CON0                             SLK_D6A_SLK_SLP_CON0;                                 /* 279C, 0x1502379C */
	SLK_REG_D6A_SLK_SLP_CON1                             SLK_D6A_SLK_SLP_CON1;                                 /* 27A0, 0x150237A0 */
	SLK_REG_D6A_SLK_SLP_CON2                             SLK_D6A_SLK_SLP_CON2;                                 /* 27A4, 0x150237A4 */
	SLK_REG_D6A_SLK_SLP_CON3                             SLK_D6A_SLK_SLP_CON3;                                 /* 27A8, 0x150237A8 */
	SLK_REG_D6A_SLK_SIZE                                 SLK_D6A_SLK_SIZE;                                     /* 27AC, 0x150237AC */
	UINT32                                               rsv_27B0[532];                                        /* 27B0..2FFF, 0x150237B0..15023FFF */
	FLC_REG_D1A_FLC_OFST_RB                              FLC_D1A_FLC_OFST_RB;                                  /* 3000, 0x15024000 */
	FLC_REG_D1A_FLC_OFST_G                               FLC_D1A_FLC_OFST_G;                                   /* 3004, 0x15024004 */
	FLC_REG_D1A_FLC_GN_RB                                FLC_D1A_FLC_GN_RB;                                    /* 3008, 0x15024008 */
	FLC_REG_D1A_FLC_GN_G                                 FLC_D1A_FLC_GN_G;                                     /* 300C, 0x1502400C */
	UINT32                                               rsv_3010[12];                                         /* 3010..303F, 0x15024010..1502403F */
	CCM_REG_D1A_CCM_CNV_1                                CCM_D1A_CCM_CNV_1;                                    /* 3040, 0x15024040 */
	CCM_REG_D1A_CCM_CNV_2                                CCM_D1A_CCM_CNV_2;                                    /* 3044, 0x15024044 */
	CCM_REG_D1A_CCM_CNV_3                                CCM_D1A_CCM_CNV_3;                                    /* 3048, 0x15024048 */
	CCM_REG_D1A_CCM_CNV_4                                CCM_D1A_CCM_CNV_4;                                    /* 304C, 0x1502404C */
	CCM_REG_D1A_CCM_CNV_5                                CCM_D1A_CCM_CNV_5;                                    /* 3050, 0x15024050 */
	CCM_REG_D1A_CCM_CNV_6                                CCM_D1A_CCM_CNV_6;                                    /* 3054, 0x15024054 */
	CCM_REG_D1A_CCM_CTRL                                 CCM_D1A_CCM_CTRL;                                     /* 3058, 0x15024058 */
	CCM_REG_D1A_CCM_CFC_CTRL1                            CCM_D1A_CCM_CFC_CTRL1;                                /* 305C, 0x1502405C */
	CCM_REG_D1A_CCM_CFC_CTRL2                            CCM_D1A_CCM_CFC_CTRL2;                                /* 3060, 0x15024060 */
	UINT32                                               rsv_3064[7];                                          /* 3064..307F, 0x15024064..1502407F */
	CCM_REG_D2A_CCM_CNV_1                                CCM_D2A_CCM_CNV_1;                                    /* 3080, 0x15024080 */
	CCM_REG_D2A_CCM_CNV_2                                CCM_D2A_CCM_CNV_2;                                    /* 3084, 0x15024084 */
	CCM_REG_D2A_CCM_CNV_3                                CCM_D2A_CCM_CNV_3;                                    /* 3088, 0x15024088 */
	CCM_REG_D2A_CCM_CNV_4                                CCM_D2A_CCM_CNV_4;                                    /* 308C, 0x1502408C */
	CCM_REG_D2A_CCM_CNV_5                                CCM_D2A_CCM_CNV_5;                                    /* 3090, 0x15024090 */
	CCM_REG_D2A_CCM_CNV_6                                CCM_D2A_CCM_CNV_6;                                    /* 3094, 0x15024094 */
	CCM_REG_D2A_CCM_CTRL                                 CCM_D2A_CCM_CTRL;                                     /* 3098, 0x15024098 */
	CCM_REG_D2A_CCM_CFC_CTRL1                            CCM_D2A_CCM_CFC_CTRL1;                                /* 309C, 0x1502409C */
	CCM_REG_D2A_CCM_CFC_CTRL2                            CCM_D2A_CCM_CFC_CTRL2;                                /* 30A0, 0x150240A0 */
	UINT32                                               rsv_30A4[7];                                          /* 30A4..30BF, 0x150240A4..150240BF */
	GGM_REG_D1A_GGM_LUT                                  GGM_D1A_GGM_LUT[192];                                 /* 30C0..33BF, 0x150240C0..150243BF */
	GGM_REG_D1A_GGM_CTRL                                 GGM_D1A_GGM_CTRL;                                     /* 33C0, 0x150243C0 */
	GGM_REG_D1A_GGM_SRAM_PINGPONG                        GGM_D1A_GGM_SRAM_PINGPONG;                            /* 33C4, 0x150243C4 */
	UINT32                                               rsv_33C8[14];                                         /* 33C8..33FF, 0x150243C8..150243FF */
	GGM_REG_D2A_GGM_LUT                                  GGM_D2A_GGM_LUT[192];                                 /* 3400..36FF, 0x15024400..150246FF */
	GGM_REG_D2A_GGM_CTRL                                 GGM_D2A_GGM_CTRL;                                     /* 3700, 0x15024700 */
	GGM_REG_D2A_GGM_SRAM_PINGPONG                        GGM_D2A_GGM_SRAM_PINGPONG;                            /* 3704, 0x15024704 */
	UINT32                                               rsv_3708[222];                                        /* 3708..3A7F, 0x15024708..15024A7F */
	WSYNC_REG_D1A_WSYNC_SPARE0                           WSYNC_D1A_WSYNC_SPARE0;                               /* 3A80, 0x15024A80 */
	WSYNC_REG_D1A_WSYNC_SPARE1                           WSYNC_D1A_WSYNC_SPARE1;                               /* 3A84, 0x15024A84 */
	WSYNC_REG_D1A_WSYNC_SPARE2                           WSYNC_D1A_WSYNC_SPARE2;                               /* 3A88, 0x15024A88 */
	WSYNC_REG_D1A_WSYNC_SPARE3                           WSYNC_D1A_WSYNC_SPARE3;                               /* 3A8C, 0x15024A8C */
	UINT32                                               rsv_3A90[12];                                         /* 3A90..3ABF, 0x15024A90..15024ABF */
	UNP_REG_D4A_UNP_OFST                                 UNP_D4A_UNP_OFST;                                     /* 3AC0, 0x15024AC0 */
	UNP_REG_D4A_UNP_CONT                                 UNP_D4A_UNP_CONT;                                     /* 3AC4, 0x15024AC4 */
	UINT32                                               rsv_3AC8[14];                                         /* 3AC8..3AFF, 0x15024AC8..15024AFF */
	PAK_REG_D4A_PAK_CONT                                 PAK_D4A_PAK_CONT;                                     /* 3B00, 0x15024B00 */
	UINT32                                               rsv_3B04[15];                                         /* 3B04..3B3F, 0x15024B04..15024B3F */
	SMT_REG_D4A_SMT_CTL                                  SMT_D4A_SMT_CTL;                                      /* 3B40, 0x15024B40 */
	SMT_REG_D4A_SMT_TRANS_CON                            SMT_D4A_SMT_TRANS_CON;                                /* 3B44, 0x15024B44 */
	SMT_REG_D4A_SMT_SPARE                                SMT_D4A_SMT_SPARE;                                    /* 3B48, 0x15024B48 */
	SMT_REG_D4A_SMT_CRPINL_CON1                          SMT_D4A_SMT_CRPINL_CON1;                              /* 3B4C, 0x15024B4C */
	SMT_REG_D4A_SMT_CRPINL_CON2                          SMT_D4A_SMT_CRPINL_CON2;                              /* 3B50, 0x15024B50 */
	SMT_REG_D4A_SMT_CRPINR_CON1                          SMT_D4A_SMT_CRPINR_CON1;                              /* 3B54, 0x15024B54 */
	SMT_REG_D4A_SMT_CRPINR_CON2                          SMT_D4A_SMT_CRPINR_CON2;                              /* 3B58, 0x15024B58 */
	SMT_REG_D4A_SMT_CRPOUT_CON1                          SMT_D4A_SMT_CRPOUT_CON1;                              /* 3B5C, 0x15024B5C */
	SMT_REG_D4A_SMT_CRPOUT_CON2                          SMT_D4A_SMT_CRPOUT_CON2;                              /* 3B60, 0x15024B60 */
	UINT32                                               rsv_3B64[7];                                          /* 3B64..3B7F, 0x15024B64..15024B7F */
	MCRP_REG_D2A_MCRP_X                                  MCRP_D2A_MCRP_X;                                      /* 3B80, 0x15024B80 */
	MCRP_REG_D2A_MCRP_Y                                  MCRP_D2A_MCRP_Y;                                      /* 3B84, 0x15024B84 */
	UINT32                                               rsv_3B88[318];                                        /* 3B88..407F, 0x15024B88..1502507F */
	UNP_REG_D6A_UNP_OFST                                 UNP_D6A_UNP_OFST;                                     /* 4080, 0x15025080 */
	UNP_REG_D6A_UNP_CONT                                 UNP_D6A_UNP_CONT;                                     /* 4084, 0x15025084 */
	UINT32                                               rsv_4088[14];                                         /* 4088..40BF, 0x15025088..150250BF */
	UNP_REG_D7A_UNP_OFST                                 UNP_D7A_UNP_OFST;                                     /* 40C0, 0x150250C0 */
	UNP_REG_D7A_UNP_CONT                                 UNP_D7A_UNP_CONT;                                     /* 40C4, 0x150250C4 */
	UINT32                                               rsv_40C8[14];                                         /* 40C8..40FF, 0x150250C8..150250FF */
	UNP_REG_D8A_UNP_OFST                                 UNP_D8A_UNP_OFST;                                     /* 4100, 0x15025100 */
	UNP_REG_D8A_UNP_CONT                                 UNP_D8A_UNP_CONT;                                     /* 4104, 0x15025104 */
	UINT32                                               rsv_4108[30];                                         /* 4108..417F, 0x15025108..1502517F */
	C02_REG_D2A_C02_CON                                  C02_D2A_C02_CON;                                      /* 4180, 0x15025180 */
	C02_REG_D2A_C02_CROP_CON1                            C02_D2A_C02_CROP_CON1;                                /* 4184, 0x15025184 */
	C02_REG_D2A_C02_CROP_CON2                            C02_D2A_C02_CROP_CON2;                                /* 4188, 0x15025188 */
	UINT32                                               rsv_418C[13];                                         /* 418C..41BF, 0x1502518C..150251BF */
	C24_REG_D1A_C24_TILE_EDGE                            C24_D1A_C24_TILE_EDGE;                                /* 41C0, 0x150251C0 */
	UINT32                                               rsv_41C4[15];                                         /* 41C4..41FF, 0x150251C4..150251FF */
	G2CX_REG_D1A_G2CX_CONV_0A                            G2CX_D1A_G2CX_CONV_0A;                                /* 4200, 0x15025200 */
	G2CX_REG_D1A_G2CX_CONV_0B                            G2CX_D1A_G2CX_CONV_0B;                                /* 4204, 0x15025204 */
	G2CX_REG_D1A_G2CX_CONV_1A                            G2CX_D1A_G2CX_CONV_1A;                                /* 4208, 0x15025208 */
	G2CX_REG_D1A_G2CX_CONV_1B                            G2CX_D1A_G2CX_CONV_1B;                                /* 420C, 0x1502520C */
	G2CX_REG_D1A_G2CX_CONV_2A                            G2CX_D1A_G2CX_CONV_2A;                                /* 4210, 0x15025210 */
	G2CX_REG_D1A_G2CX_CONV_2B                            G2CX_D1A_G2CX_CONV_2B;                                /* 4214, 0x15025214 */
	G2CX_REG_D1A_G2CX_SHADE_CON_1                        G2CX_D1A_G2CX_SHADE_CON_1;                            /* 4218, 0x15025218 */
	G2CX_REG_D1A_G2CX_SHADE_CON_2                        G2CX_D1A_G2CX_SHADE_CON_2;                            /* 421C, 0x1502521C */
	G2CX_REG_D1A_G2CX_SHADE_CON_3                        G2CX_D1A_G2CX_SHADE_CON_3;                            /* 4220, 0x15025220 */
	G2CX_REG_D1A_G2CX_SHADE_TAR                          G2CX_D1A_G2CX_SHADE_TAR;                              /* 4224, 0x15025224 */
	G2CX_REG_D1A_G2CX_SHADE_SP                           G2CX_D1A_G2CX_SHADE_SP;                               /* 4228, 0x15025228 */
	G2CX_REG_D1A_G2CX_CFC_CON_1                          G2CX_D1A_G2CX_CFC_CON_1;                              /* 422C, 0x1502522C */
	G2CX_REG_D1A_G2CX_CFC_CON_2                          G2CX_D1A_G2CX_CFC_CON_2;                              /* 4230, 0x15025230 */
	UINT32                                               rsv_4234[3];                                          /* 4234..423F, 0x15025234..1502523F */
	C42_REG_D1A_C42_CON                                  C42_D1A_C42_CON;                                      /* 4240, 0x15025240 */
	UINT32                                               rsv_4244[15];                                         /* 4244..427F, 0x15025244..1502527F */
	MIX_REG_D3A_MIX_CTRL0                                MIX_D3A_MIX_CTRL0;                                    /* 4280, 0x15025280 */
	MIX_REG_D3A_MIX_CTRL1                                MIX_D3A_MIX_CTRL1;                                    /* 4284, 0x15025284 */
	UINT32                                               rsv_4288[14];                                         /* 4288..42BF, 0x15025288..150252BF */
	SLK_REG_D2A_SLK_CEN                                  SLK_D2A_SLK_CEN;                                      /* 42C0, 0x150252C0 */
	SLK_REG_D2A_SLK_RR_CON0                              SLK_D2A_SLK_RR_CON0;                                  /* 42C4, 0x150252C4 */
	SLK_REG_D2A_SLK_RR_CON1                              SLK_D2A_SLK_RR_CON1;                                  /* 42C8, 0x150252C8 */
	SLK_REG_D2A_SLK_GAIN                                 SLK_D2A_SLK_GAIN;                                     /* 42CC, 0x150252CC */
	SLK_REG_D2A_SLK_RZ                                   SLK_D2A_SLK_RZ;                                       /* 42D0, 0x150252D0 */
	SLK_REG_D2A_SLK_XOFF                                 SLK_D2A_SLK_XOFF;                                     /* 42D4, 0x150252D4 */
	SLK_REG_D2A_SLK_YOFF                                 SLK_D2A_SLK_YOFF;                                     /* 42D8, 0x150252D8 */
	SLK_REG_D2A_SLK_SLP_CON0                             SLK_D2A_SLK_SLP_CON0;                                 /* 42DC, 0x150252DC */
	SLK_REG_D2A_SLK_SLP_CON1                             SLK_D2A_SLK_SLP_CON1;                                 /* 42E0, 0x150252E0 */
	SLK_REG_D2A_SLK_SLP_CON2                             SLK_D2A_SLK_SLP_CON2;                                 /* 42E4, 0x150252E4 */
	SLK_REG_D2A_SLK_SLP_CON3                             SLK_D2A_SLK_SLP_CON3;                                 /* 42E8, 0x150252E8 */
	SLK_REG_D2A_SLK_SIZE                                 SLK_D2A_SLK_SIZE;                                     /* 42EC, 0x150252EC */
	UINT32                                               rsv_42F0[4];                                          /* 42F0..42FF, 0x150252F0..150252FF */
	YNR_REG_D1A_YNR_TBL                                  YNR_D1A_YNR_TBL[256];                                 /* 4300..46FF, 0x15025300..150256FF */
	YNR_REG_D1A_YNR_CON1                                 YNR_D1A_YNR_CON1;                                     /* 4700, 0x15025700 */
	YNR_REG_D1A_YNR_CON2                                 YNR_D1A_YNR_CON2;                                     /* 4704, 0x15025704 */
	YNR_REG_D1A_YNR_YAD1                                 YNR_D1A_YNR_YAD1;                                     /* 4708, 0x15025708 */
	YNR_REG_D1A_YNR_YAD2                                 YNR_D1A_YNR_YAD2;                                     /* 470C, 0x1502570C */
	YNR_REG_D1A_YNR_Y4LUT1                               YNR_D1A_YNR_Y4LUT1;                                   /* 4710, 0x15025710 */
	YNR_REG_D1A_YNR_Y4LUT2                               YNR_D1A_YNR_Y4LUT2;                                   /* 4714, 0x15025714 */
	YNR_REG_D1A_YNR_Y4LUT3                               YNR_D1A_YNR_Y4LUT3;                                   /* 4718, 0x15025718 */
	YNR_REG_D1A_YNR_C4LUT1                               YNR_D1A_YNR_C4LUT1;                                   /* 471C, 0x1502571C */
	YNR_REG_D1A_YNR_C4LUT2                               YNR_D1A_YNR_C4LUT2;                                   /* 4720, 0x15025720 */
	YNR_REG_D1A_YNR_C4LUT3                               YNR_D1A_YNR_C4LUT3;                                   /* 4724, 0x15025724 */
	YNR_REG_D1A_YNR_A4LUT2                               YNR_D1A_YNR_A4LUT2;                                   /* 4728, 0x15025728 */
	YNR_REG_D1A_YNR_A4LUT3                               YNR_D1A_YNR_A4LUT3;                                   /* 472C, 0x1502572C */
	YNR_REG_D1A_YNR_L4LUT1                               YNR_D1A_YNR_L4LUT1;                                   /* 4730, 0x15025730 */
	YNR_REG_D1A_YNR_L4LUT2                               YNR_D1A_YNR_L4LUT2;                                   /* 4734, 0x15025734 */
	YNR_REG_D1A_YNR_L4LUT3                               YNR_D1A_YNR_L4LUT3;                                   /* 4738, 0x15025738 */
	YNR_REG_D1A_YNR_PTY0V                                YNR_D1A_YNR_PTY0V;                                    /* 473C, 0x1502573C */
	YNR_REG_D1A_YNR_CAD                                  YNR_D1A_YNR_CAD;                                      /* 4740, 0x15025740 */
	YNR_REG_D1A_YNR_PTY1V                                YNR_D1A_YNR_PTY1V;                                    /* 4744, 0x15025744 */
	YNR_REG_D1A_YNR_SL2                                  YNR_D1A_YNR_SL2;                                      /* 4748, 0x15025748 */
	YNR_REG_D1A_YNR_PTY2V                                YNR_D1A_YNR_PTY2V;                                    /* 474C, 0x1502574C */
	YNR_REG_D1A_YNR_PTY3V                                YNR_D1A_YNR_PTY3V;                                    /* 4750, 0x15025750 */
	YNR_REG_D1A_YNR_PTY0H                                YNR_D1A_YNR_PTY0H;                                    /* 4754, 0x15025754 */
	YNR_REG_D1A_YNR_PTY1H                                YNR_D1A_YNR_PTY1H;                                    /* 4758, 0x15025758 */
	YNR_REG_D1A_YNR_PTY2H                                YNR_D1A_YNR_PTY2H;                                    /* 475C, 0x1502575C */
	YNR_REG_D1A_YNR_T4LUT1                               YNR_D1A_YNR_T4LUT1;                                   /* 4760, 0x15025760 */
	YNR_REG_D1A_YNR_T4LUT2                               YNR_D1A_YNR_T4LUT2;                                   /* 4764, 0x15025764 */
	YNR_REG_D1A_YNR_T4LUT3                               YNR_D1A_YNR_T4LUT3;                                   /* 4768, 0x15025768 */
	YNR_REG_D1A_YNR_ACT1                                 YNR_D1A_YNR_ACT1;                                     /* 476C, 0x1502576C */
	YNR_REG_D1A_YNR_PTY3H                                YNR_D1A_YNR_PTY3H;                                    /* 4770, 0x15025770 */
	YNR_REG_D1A_YNR_PTCV                                 YNR_D1A_YNR_PTCV;                                     /* 4774, 0x15025774 */
	YNR_REG_D1A_YNR_ACT4                                 YNR_D1A_YNR_ACT4;                                     /* 4778, 0x15025778 */
	YNR_REG_D1A_YNR_PTCH                                 YNR_D1A_YNR_PTCH;                                     /* 477C, 0x1502577C */
	YNR_REG_D1A_YNR_YLVL0                                YNR_D1A_YNR_YLVL0;                                    /* 4780, 0x15025780 */
	YNR_REG_D1A_YNR_YLVL1                                YNR_D1A_YNR_YLVL1;                                    /* 4784, 0x15025784 */
	YNR_REG_D1A_YNR_HF_COR                               YNR_D1A_YNR_HF_COR;                                   /* 4788, 0x15025788 */
	YNR_REG_D1A_YNR_HF_ACT0                              YNR_D1A_YNR_HF_ACT0;                                  /* 478C, 0x1502578C */
	YNR_REG_D1A_YNR_HF_ACT1                              YNR_D1A_YNR_HF_ACT1;                                  /* 4790, 0x15025790 */
	YNR_REG_D1A_YNR_ACTC                                 YNR_D1A_YNR_ACTC;                                     /* 4794, 0x15025794 */
	YNR_REG_D1A_YNR_YLAD                                 YNR_D1A_YNR_YLAD;                                     /* 4798, 0x15025798 */
	YNR_REG_D1A_YNR_HF_ACT2                              YNR_D1A_YNR_HF_ACT2;                                  /* 479C, 0x1502579C */
	YNR_REG_D1A_YNR_HF_ACT3                              YNR_D1A_YNR_HF_ACT3;                                  /* 47A0, 0x150257A0 */
	YNR_REG_D1A_YNR_HF_LUMA0                             YNR_D1A_YNR_HF_LUMA0;                                 /* 47A4, 0x150257A4 */
	YNR_REG_D1A_YNR_HF_LUMA1                             YNR_D1A_YNR_HF_LUMA1;                                 /* 47A8, 0x150257A8 */
	YNR_REG_D1A_YNR_LCE_GAIN1                            YNR_D1A_YNR_LCE_GAIN1;                                /* 47AC, 0x150257AC */
	YNR_REG_D1A_YNR_LCE_GAIN2                            YNR_D1A_YNR_LCE_GAIN2;                                /* 47B0, 0x150257B0 */
	YNR_REG_D1A_YNR_LCE_LUTP1                            YNR_D1A_YNR_LCE_LUTP1;                                /* 47B4, 0x150257B4 */
	YNR_REG_D1A_YNR_LCE_LUTP2                            YNR_D1A_YNR_LCE_LUTP2;                                /* 47B8, 0x150257B8 */
	YNR_REG_D1A_YNR_LCE_LUTO1                            YNR_D1A_YNR_LCE_LUTO1;                                /* 47BC, 0x150257BC */
	YNR_REG_D1A_YNR_LCE_LUTO2                            YNR_D1A_YNR_LCE_LUTO2;                                /* 47C0, 0x150257C0 */
	YNR_REG_D1A_YNR_LCE_LUTS1                            YNR_D1A_YNR_LCE_LUTS1;                                /* 47C4, 0x150257C4 */
	YNR_REG_D1A_YNR_LCE_LUTS2                            YNR_D1A_YNR_LCE_LUTS2;                                /* 47C8, 0x150257C8 */
	YNR_REG_D1A_YNR_LCE_LUTS3                            YNR_D1A_YNR_LCE_LUTS3;                                /* 47CC, 0x150257CC */
	YNR_REG_D1A_YNR_LCE_LUTS4                            YNR_D1A_YNR_LCE_LUTS4;                                /* 47D0, 0x150257D0 */
	YNR_REG_D1A_YNR_Y4LUT4                               YNR_D1A_YNR_Y4LUT4;                                   /* 47D4, 0x150257D4 */
	YNR_REG_D1A_YNR_Y4LUT5                               YNR_D1A_YNR_Y4LUT5;                                   /* 47D8, 0x150257D8 */
	YNR_REG_D1A_YNR_Y4LUT6                               YNR_D1A_YNR_Y4LUT6;                                   /* 47DC, 0x150257DC */
	YNR_REG_D1A_YNR_Y4LUT7                               YNR_D1A_YNR_Y4LUT7;                                   /* 47E0, 0x150257E0 */
	YNR_REG_D1A_YNR_A4LUT1                               YNR_D1A_YNR_A4LUT1;                                   /* 47E4, 0x150257E4 */
	YNR_REG_D1A_YNR_SKIN_CON                             YNR_D1A_YNR_SKIN_CON;                                 /* 47E8, 0x150257E8 */
	YNR_REG_D1A_YNR_SKIN1_Y                              YNR_D1A_YNR_SKIN1_Y;                                  /* 47EC, 0x150257EC */
	YNR_REG_D1A_YNR_SKIN1_U                              YNR_D1A_YNR_SKIN1_U;                                  /* 47F0, 0x150257F0 */
	YNR_REG_D1A_YNR_SKIN1_V                              YNR_D1A_YNR_SKIN1_V;                                  /* 47F4, 0x150257F4 */
	YNR_REG_D1A_YNR_SKIN2_Y                              YNR_D1A_YNR_SKIN2_Y;                                  /* 47F8, 0x150257F8 */
	YNR_REG_D1A_YNR_SKIN2_U                              YNR_D1A_YNR_SKIN2_U;                                  /* 47FC, 0x150257FC */
	YNR_REG_D1A_YNR_SKIN2_V                              YNR_D1A_YNR_SKIN2_V;                                  /* 4800, 0x15025800 */
	YNR_REG_D1A_YNR_SKIN3_Y                              YNR_D1A_YNR_SKIN3_Y;                                  /* 4804, 0x15025804 */
	YNR_REG_D1A_YNR_SKIN3_U                              YNR_D1A_YNR_SKIN3_U;                                  /* 4808, 0x15025808 */
	YNR_REG_D1A_YNR_SKIN3_V                              YNR_D1A_YNR_SKIN3_V;                                  /* 480C, 0x1502580C */
	YNR_REG_D1A_YNR_RSV1                                 YNR_D1A_YNR_RSV1;                                     /* 4810, 0x15025810 */
	UINT32                                               rsv_4814[7];                                          /* 4814..482F, 0x15025814..1502582F */
	YNR_REG_D1A_YNR_DGLC_CTRL                            YNR_D1A_YNR_DGLC_CTRL;                                /* 4830, 0x15025830 */
	YNR_REG_D1A_YNR_DGLC_TH                              YNR_D1A_YNR_DGLC_TH;                                  /* 4834, 0x15025834 */
	YNR_REG_D1A_YNR_DGLC_GAIN_Y                          YNR_D1A_YNR_DGLC_GAIN_Y;                              /* 4838, 0x15025838 */
	YNR_REG_D1A_YNR_DGLC_GAIN_U                          YNR_D1A_YNR_DGLC_GAIN_U;                              /* 483C, 0x1502583C */
	YNR_REG_D1A_YNR_DGLC_GAIN_V                          YNR_D1A_YNR_DGLC_GAIN_V;                              /* 4840, 0x15025840 */
	YNR_REG_D1A_YNR_DGLC_OFST_Y                          YNR_D1A_YNR_DGLC_OFST_Y;                              /* 4844, 0x15025844 */
	YNR_REG_D1A_YNR_DGLC_OFST_U                          YNR_D1A_YNR_DGLC_OFST_U;                              /* 4848, 0x15025848 */
	YNR_REG_D1A_YNR_DGLC_OFST_V                          YNR_D1A_YNR_DGLC_OFST_V;                              /* 484C, 0x1502584C */
	UINT32                                               rsv_4850[44];                                         /* 4850..48FF, 0x15025850..150258FF */
	NDG_REG_D1A_NDG_RAN_0                                NDG_D1A_NDG_RAN_0;                                    /* 4900, 0x15025900 */
	NDG_REG_D1A_NDG_RAN_1                                NDG_D1A_NDG_RAN_1;                                    /* 4904, 0x15025904 */
	NDG_REG_D1A_NDG_RAN_2                                NDG_D1A_NDG_RAN_2;                                    /* 4908, 0x15025908 */
	NDG_REG_D1A_NDG_RAN_3                                NDG_D1A_NDG_RAN_3;                                    /* 490C, 0x1502590C */
	NDG_REG_D1A_NDG_CROP_X                               NDG_D1A_NDG_CROP_X;                                   /* 4910, 0x15025910 */
	NDG_REG_D1A_NDG_CROP_Y                               NDG_D1A_NDG_CROP_Y;                                   /* 4914, 0x15025914 */
	UINT32                                               rsv_4918[10];                                         /* 4918..493F, 0x15025918..1502593F */
	SRZ_REG_D4A_SRZ_CONTROL                              SRZ_D4A_SRZ_CONTROL;                                  /* 4940, 0x15025940 */
	SRZ_REG_D4A_SRZ_IN_IMG                               SRZ_D4A_SRZ_IN_IMG;                                   /* 4944, 0x15025944 */
	SRZ_REG_D4A_SRZ_OUT_IMG                              SRZ_D4A_SRZ_OUT_IMG;                                  /* 4948, 0x15025948 */
	SRZ_REG_D4A_SRZ_HORI_STEP                            SRZ_D4A_SRZ_HORI_STEP;                                /* 494C, 0x1502594C */
	SRZ_REG_D4A_SRZ_VERT_STEP                            SRZ_D4A_SRZ_VERT_STEP;                                /* 4950, 0x15025950 */
	SRZ_REG_D4A_SRZ_HORI_INT_OFST                        SRZ_D4A_SRZ_HORI_INT_OFST;                            /* 4954, 0x15025954 */
	SRZ_REG_D4A_SRZ_HORI_SUB_OFST                        SRZ_D4A_SRZ_HORI_SUB_OFST;                            /* 4958, 0x15025958 */
	SRZ_REG_D4A_SRZ_VERT_INT_OFST                        SRZ_D4A_SRZ_VERT_INT_OFST;                            /* 495C, 0x1502595C */
	SRZ_REG_D4A_SRZ_VERT_SUB_OFST                        SRZ_D4A_SRZ_VERT_SUB_OFST;                            /* 4960, 0x15025960 */
	UINT32                                               rsv_4964[7];                                          /* 4964..497F, 0x15025964..1502597F */
	C02_REG_D1A_C02_CON                                  C02_D1A_C02_CON;                                      /* 4980, 0x15025980 */
	C02_REG_D1A_C02_CROP_CON1                            C02_D1A_C02_CROP_CON1;                                /* 4984, 0x15025984 */
	C02_REG_D1A_C02_CROP_CON2                            C02_D1A_C02_CROP_CON2;                                /* 4988, 0x15025988 */
	UINT32                                               rsv_498C[13];                                         /* 498C..49BF, 0x1502598C..150259BF */
	UNP_REG_D9A_UNP_OFST                                 UNP_D9A_UNP_OFST;                                     /* 49C0, 0x150259C0 */
	UNP_REG_D9A_UNP_CONT                                 UNP_D9A_UNP_CONT;                                     /* 49C4, 0x150259C4 */
	UINT32                                               rsv_49C8[14];                                         /* 49C8..49FF, 0x150259C8..150259FF */
	UNP_REG_D10A_UNP_OFST                                UNP_D10A_UNP_OFST;                                    /* 4A00, 0x15025A00 */
	UNP_REG_D10A_UNP_CONT                                UNP_D10A_UNP_CONT;                                    /* 4A04, 0x15025A04 */
	UINT32                                               rsv_4A08[14];                                         /* 4A08..4A3F, 0x15025A08..15025A3F */
	UNP_REG_D11A_UNP_OFST                                UNP_D11A_UNP_OFST;                                    /* 4A40, 0x15025A40 */
	UNP_REG_D11A_UNP_CONT                                UNP_D11A_UNP_CONT;                                    /* 4A44, 0x15025A44 */
	UINT32                                               rsv_4A48[366];                                        /* 4A48..4FFF, 0x15025A48..15025FFF */
	MIX_REG_D1A_MIX_CTRL0                                MIX_D1A_MIX_CTRL0;                                    /* 5000, 0x15026000 */
	MIX_REG_D1A_MIX_CTRL1                                MIX_D1A_MIX_CTRL1;                                    /* 5004, 0x15026004 */
	UINT32                                               rsv_5008[14];                                         /* 5008..503F, 0x15026008..1502603F */
	C24_REG_D3A_C24_TILE_EDGE                            C24_D3A_C24_TILE_EDGE;                                /* 5040, 0x15026040 */
	UINT32                                               rsv_5044[15];                                         /* 5044..507F, 0x15026044..1502607F */
	C2G_REG_D1A_C2G_CONV_0A                              C2G_D1A_C2G_CONV_0A;                                  /* 5080, 0x15026080 */
	C2G_REG_D1A_C2G_CONV_0B                              C2G_D1A_C2G_CONV_0B;                                  /* 5084, 0x15026084 */
	C2G_REG_D1A_C2G_CONV_1A                              C2G_D1A_C2G_CONV_1A;                                  /* 5088, 0x15026088 */
	C2G_REG_D1A_C2G_CONV_1B                              C2G_D1A_C2G_CONV_1B;                                  /* 508C, 0x1502608C */
	C2G_REG_D1A_C2G_CONV_2A                              C2G_D1A_C2G_CONV_2A;                                  /* 5090, 0x15026090 */
	C2G_REG_D1A_C2G_CONV_2B                              C2G_D1A_C2G_CONV_2B;                                  /* 5094, 0x15026094 */
	UINT32                                               rsv_5098[10];                                         /* 5098..50BF, 0x15026098..150260BF */
	IGGM_REG_D1A_IGGM_LUT_RG                             IGGM_D1A_IGGM_LUT_RG[192];                            /* 50C0..53BF, 0x150260C0..150263BF */
	UINT32                                               rsv_53C0[64];                                         /* 53C0..54BF, 0x150263C0..150264BF */
	IGGM_REG_D1A_IGGM_LUT_B                              IGGM_D1A_IGGM_LUT_B[192];                             /* 54C0..57BF, 0x150264C0..150267BF */
	UINT32                                               rsv_57C0[64];                                         /* 57C0..58BF, 0x150267C0..150268BF */
	IGGM_REG_D1A_IGGM_CTRL                               IGGM_D1A_IGGM_CTRL;                                   /* 58C0, 0x150268C0 */
	UINT32                                               rsv_58C4[63];                                         /* 58C4..59BF, 0x150268C4..150269BF */
	CCM_REG_D3A_CCM_CNV_1                                CCM_D3A_CCM_CNV_1;                                    /* 59C0, 0x150269C0 */
	CCM_REG_D3A_CCM_CNV_2                                CCM_D3A_CCM_CNV_2;                                    /* 59C4, 0x150269C4 */
	CCM_REG_D3A_CCM_CNV_3                                CCM_D3A_CCM_CNV_3;                                    /* 59C8, 0x150269C8 */
	CCM_REG_D3A_CCM_CNV_4                                CCM_D3A_CCM_CNV_4;                                    /* 59CC, 0x150269CC */
	CCM_REG_D3A_CCM_CNV_5                                CCM_D3A_CCM_CNV_5;                                    /* 59D0, 0x150269D0 */
	CCM_REG_D3A_CCM_CNV_6                                CCM_D3A_CCM_CNV_6;                                    /* 59D4, 0x150269D4 */
	CCM_REG_D3A_CCM_CTRL                                 CCM_D3A_CCM_CTRL;                                     /* 59D8, 0x150269D8 */
	CCM_REG_D3A_CCM_CFC_CTRL1                            CCM_D3A_CCM_CFC_CTRL1;                                /* 59DC, 0x150269DC */
	CCM_REG_D3A_CCM_CFC_CTRL2                            CCM_D3A_CCM_CFC_CTRL2;                                /* 59E0, 0x150269E0 */
	UINT32                                               rsv_59E4[7];                                          /* 59E4..59FF, 0x150269E4..150269FF */
	LCE_REG_D1A_LCE_CON                                  LCE_D1A_LCE_CON;                                      /* 5A00, 0x15026A00 */
	LCE_REG_D1A_LCE_ZR                                   LCE_D1A_LCE_ZR;                                       /* 5A04, 0x15026A04 */
	LCE_REG_D1A_LCE_SLM_SIZE                             LCE_D1A_LCE_SLM_SIZE;                                 /* 5A08, 0x15026A08 */
	LCE_REG_D1A_LCE_OFST                                 LCE_D1A_LCE_OFST;                                     /* 5A0C, 0x15026A0C */
	LCE_REG_D1A_LCE_BIAS                                 LCE_D1A_LCE_BIAS;                                     /* 5A10, 0x15026A10 */
	LCE_REG_D1A_LCE_IMAGE_SIZE                           LCE_D1A_LCE_IMAGE_SIZE;                               /* 5A14, 0x15026A14 */
	LCE_REG_D1A_LCE_GLOBAL                               LCE_D1A_LCE_GLOBAL;                                   /* 5A18, 0x15026A18 */
	LCE_REG_D1A_LCE_CEN_PARA0                            LCE_D1A_LCE_CEN_PARA0;                                /* 5A1C, 0x15026A1C */
	LCE_REG_D1A_LCE_CEN_PARA1                            LCE_D1A_LCE_CEN_PARA1;                                /* 5A20, 0x15026A20 */
	LCE_REG_D1A_LCE_CEN_PARA2                            LCE_D1A_LCE_CEN_PARA2;                                /* 5A24, 0x15026A24 */
	LCE_REG_D1A_LCE_BIL_TH0                              LCE_D1A_LCE_BIL_TH0;                                  /* 5A28, 0x15026A28 */
	LCE_REG_D1A_LCE_BIL_TH1                              LCE_D1A_LCE_BIL_TH1;                                  /* 5A2C, 0x15026A2C */
	LCE_REG_D1A_LCE_TM_PARA0                             LCE_D1A_LCE_TM_PARA0;                                 /* 5A30, 0x15026A30 */
	LCE_REG_D1A_LCE_TM_PARA1                             LCE_D1A_LCE_TM_PARA1;                                 /* 5A34, 0x15026A34 */
	LCE_REG_D1A_LCE_TM_PARA2                             LCE_D1A_LCE_TM_PARA2;                                 /* 5A38, 0x15026A38 */
	LCE_REG_D1A_LCE_TM_PARA3                             LCE_D1A_LCE_TM_PARA3;                                 /* 5A3C, 0x15026A3C */
	LCE_REG_D1A_LCE_TM_PARA4                             LCE_D1A_LCE_TM_PARA4;                                 /* 5A40, 0x15026A40 */
	LCE_REG_D1A_LCE_TM_PARA5                             LCE_D1A_LCE_TM_PARA5;                                 /* 5A44, 0x15026A44 */
	LCE_REG_D1A_LCE_TM_PARA6                             LCE_D1A_LCE_TM_PARA6;                                 /* 5A48, 0x15026A48 */
	LCE_REG_D1A_LCE_TM_PARA7                             LCE_D1A_LCE_TM_PARA7;                                 /* 5A4C, 0x15026A4C */
	LCE_REG_D1A_LCE_HLR_PARA0                            LCE_D1A_LCE_HLR_PARA0;                                /* 5A50, 0x15026A50 */
	LCE_REG_D1A_LCE_HLR_PARA1                            LCE_D1A_LCE_HLR_PARA1;                                /* 5A54, 0x15026A54 */
	LCE_REG_D1A_LCE_HLR_PARA2                            LCE_D1A_LCE_HLR_PARA2;                                /* 5A58, 0x15026A58 */
	LCE_REG_D1A_LCE_HLR_PARA3                            LCE_D1A_LCE_HLR_PARA3;                                /* 5A5C, 0x15026A5C */
	LCE_REG_D1A_LCE_HLR_PARA4                            LCE_D1A_LCE_HLR_PARA4;                                /* 5A60, 0x15026A60 */
	LCE_REG_D1A_LCE_HLR_PARA5                            LCE_D1A_LCE_HLR_PARA5;                                /* 5A64, 0x15026A64 */
	LCE_REG_D1A_LCE_HLR_PARA6                            LCE_D1A_LCE_HLR_PARA6;                                /* 5A68, 0x15026A68 */
	LCE_REG_D1A_LCE_HLR_PARA7                            LCE_D1A_LCE_HLR_PARA7;                                /* 5A6C, 0x15026A6C */
	LCE_REG_D1A_LCE_TCHL_PARA0                           LCE_D1A_LCE_TCHL_PARA0;                               /* 5A70, 0x15026A70 */
	LCE_REG_D1A_LCE_TCHL_PARA1                           LCE_D1A_LCE_TCHL_PARA1;                               /* 5A74, 0x15026A74 */
	LCE_REG_D1A_LCE_DUM                                  LCE_D1A_LCE_DUM;                                      /* 5A78, 0x15026A78 */
	UINT32                                               rsv_5A7C;                                             /* 5A7C, 0x15026A7C */
	GGM_REG_D3A_GGM_LUT                                  GGM_D3A_GGM_LUT[192];                                 /* 5A80..5D7F, 0x15026A80..15026D7F */
	GGM_REG_D3A_GGM_CTRL                                 GGM_D3A_GGM_CTRL;                                     /* 5D80, 0x15026D80 */
	GGM_REG_D3A_GGM_SRAM_PINGPONG                        GGM_D3A_GGM_SRAM_PINGPONG;                            /* 5D84, 0x15026D84 */
	UINT32                                               rsv_5D88[158];                                        /* 5D88..5FFF, 0x15026D88..15026FFF */
	DCE_REG_D1A_DCE_TC_G1                                DCE_D1A_DCE_TC_G1;                                    /* 6000, 0x15027000 */
	DCE_REG_D1A_DCE_TC_G2                                DCE_D1A_DCE_TC_G2;                                    /* 6004, 0x15027004 */
	DCE_REG_D1A_DCE_TC_G3                                DCE_D1A_DCE_TC_G3;                                    /* 6008, 0x15027008 */
	DCE_REG_D1A_DCE_TC_G4                                DCE_D1A_DCE_TC_G4;                                    /* 600C, 0x1502700C */
	DCE_REG_D1A_DCE_TC_G5                                DCE_D1A_DCE_TC_G5;                                    /* 6010, 0x15027010 */
	DCE_REG_D1A_DCE_TC_G6                                DCE_D1A_DCE_TC_G6;                                    /* 6014, 0x15027014 */
	DCE_REG_D1A_DCE_TC_G7                                DCE_D1A_DCE_TC_G7;                                    /* 6018, 0x15027018 */
	DCE_REG_D1A_DCE_TC_G8                                DCE_D1A_DCE_TC_G8;                                    /* 601C, 0x1502701C */
	DCE_REG_D1A_DCE_TC_G9                                DCE_D1A_DCE_TC_G9;                                    /* 6020, 0x15027020 */
	DCE_REG_D1A_DCE_TC_G10                               DCE_D1A_DCE_TC_G10;                                   /* 6024, 0x15027024 */
	DCE_REG_D1A_DCE_TC_G11                               DCE_D1A_DCE_TC_G11;                                   /* 6028, 0x15027028 */
	DCE_REG_D1A_DCE_TC_G12                               DCE_D1A_DCE_TC_G12;                                   /* 602C, 0x1502702C */
	DCE_REG_D1A_DCE_TC_G13                               DCE_D1A_DCE_TC_G13;                                   /* 6030, 0x15027030 */
	DCE_REG_D1A_DCE_TC_G14                               DCE_D1A_DCE_TC_G14;                                   /* 6034, 0x15027034 */
	DCE_REG_D1A_DCE_TC_G15                               DCE_D1A_DCE_TC_G15;                                   /* 6038, 0x15027038 */
	DCE_REG_D1A_DCE_TC_G16                               DCE_D1A_DCE_TC_G16;                                   /* 603C, 0x1502703C */
	DCE_REG_D1A_DCE_TC_G17                               DCE_D1A_DCE_TC_G17;                                   /* 6040, 0x15027040 */
	DCE_REG_D1A_DCE_TC_G18                               DCE_D1A_DCE_TC_G18;                                   /* 6044, 0x15027044 */
	DCE_REG_D1A_DCE_TC_G19                               DCE_D1A_DCE_TC_G19;                                   /* 6048, 0x15027048 */
	DCE_REG_D1A_DCE_TC_G20                               DCE_D1A_DCE_TC_G20;                                   /* 604C, 0x1502704C */
	DCE_REG_D1A_DCE_TC_G21                               DCE_D1A_DCE_TC_G21;                                   /* 6050, 0x15027050 */
	DCE_REG_D1A_DCE_TC_G22                               DCE_D1A_DCE_TC_G22;                                   /* 6054, 0x15027054 */
	DCE_REG_D1A_DCE_TC_G23                               DCE_D1A_DCE_TC_G23;                                   /* 6058, 0x15027058 */
	DCE_REG_D1A_DCE_TC_G24                               DCE_D1A_DCE_TC_G24;                                   /* 605C, 0x1502705C */
	DCE_REG_D1A_DCE_TC_G25                               DCE_D1A_DCE_TC_G25;                                   /* 6060, 0x15027060 */
	DCE_REG_D1A_DCE_TC_G26                               DCE_D1A_DCE_TC_G26;                                   /* 6064, 0x15027064 */
	DCE_REG_D1A_DCE_TC_G27                               DCE_D1A_DCE_TC_G27;                                   /* 6068, 0x15027068 */
	DCE_REG_D1A_DCE_TC_G28                               DCE_D1A_DCE_TC_G28;                                   /* 606C, 0x1502706C */
	DCE_REG_D1A_DCE_TC_G29                               DCE_D1A_DCE_TC_G29;                                   /* 6070, 0x15027070 */
	DCE_REG_D1A_DCE_TC_G30                               DCE_D1A_DCE_TC_G30;                                   /* 6074, 0x15027074 */
	DCE_REG_D1A_DCE_TC_G31                               DCE_D1A_DCE_TC_G31;                                   /* 6078, 0x15027078 */
	DCE_REG_D1A_DCE_TC_G32                               DCE_D1A_DCE_TC_G32;                                   /* 607C, 0x1502707C */
	DCE_REG_D1A_DCE_V_Y_CH_0                             DCE_D1A_DCE_V_Y_CH_0;                                 /* 6080, 0x15027080 */
	DCE_REG_D1A_DCE_V_Y_CH_1                             DCE_D1A_DCE_V_Y_CH_1;                                 /* 6084, 0x15027084 */
	DCE_REG_D1A_DCE_DCE_CONF                             DCE_D1A_DCE_DCE_CONF;                                 /* 6088, 0x15027088 */
	DCE_REG_D1A_DCE_SIZE                                 DCE_D1A_DCE_SIZE;                                     /* 608C, 0x1502708C */
	DCE_REG_D1A_DCE_ATPG                                 DCE_D1A_DCE_ATPG;                                     /* 6090, 0x15027090 */
	UINT32                                               rsv_6094[43];                                         /* 6094..613F, 0x15027094..1502713F */
	DCES_REG_D1A_DCES_DC_CTRL                            DCES_D1A_DCES_DC_CTRL;                                /* 6140, 0x15027140 */
	DCES_REG_D1A_DCES_CROP_X                             DCES_D1A_DCES_CROP_X;                                 /* 6144, 0x15027144 */
	DCES_REG_D1A_DCES_CROP_Y                             DCES_D1A_DCES_CROP_Y;                                 /* 6148, 0x15027148 */
	DCES_REG_D1A_DCES_V_Y_CH_0                           DCES_D1A_DCES_V_Y_CH_0;                               /* 614C, 0x1502714C */
	DCES_REG_D1A_DCES_V_Y_CH_1                           DCES_D1A_DCES_V_Y_CH_1;                               /* 6150, 0x15027150 */
	DCES_REG_D1A_DCES_SIZE                               DCES_D1A_DCES_SIZE;                                   /* 6154, 0x15027154 */
	DCES_REG_D1A_DCES_ATPG                               DCES_D1A_DCES_ATPG;                                   /* 6158, 0x15027158 */
	UINT32                                               rsv_615C[9];                                          /* 615C..617F, 0x1502715C..1502717F */
	G2C_REG_D1A_G2C_CONV_0A                              G2C_D1A_G2C_CONV_0A;                                  /* 6180, 0x15027180 */
	G2C_REG_D1A_G2C_CONV_0B                              G2C_D1A_G2C_CONV_0B;                                  /* 6184, 0x15027184 */
	G2C_REG_D1A_G2C_CONV_1A                              G2C_D1A_G2C_CONV_1A;                                  /* 6188, 0x15027188 */
	G2C_REG_D1A_G2C_CONV_1B                              G2C_D1A_G2C_CONV_1B;                                  /* 618C, 0x1502718C */
	G2C_REG_D1A_G2C_CONV_2A                              G2C_D1A_G2C_CONV_2A;                                  /* 6190, 0x15027190 */
	G2C_REG_D1A_G2C_CONV_2B                              G2C_D1A_G2C_CONV_2B;                                  /* 6194, 0x15027194 */
	UINT32                                               rsv_6198[10];                                         /* 6198..61BF, 0x15027198..150271BF */
	C42_REG_D2A_C42_CON                                  C42_D2A_C42_CON;                                      /* 61C0, 0x150271C0 */
	UINT32                                               rsv_61C4[15];                                         /* 61C4..61FF, 0x150271C4..150271FF */
	EE_REG_D1A_EE_CTRL                                   EE_D1A_EE_CTRL;                                       /* 6200, 0x15027200 */
	EE_REG_D1A_EE_TOP_CTRL                               EE_D1A_EE_TOP_CTRL;                                   /* 6204, 0x15027204 */
	EE_REG_D1A_EE_BLND_CTRL_1                            EE_D1A_EE_BLND_CTRL_1;                                /* 6208, 0x15027208 */
	EE_REG_D1A_EE_BLND_CTRL_2                            EE_D1A_EE_BLND_CTRL_2;                                /* 620C, 0x1502720C */
	EE_REG_D1A_EE_CORE_CTRL                              EE_D1A_EE_CORE_CTRL;                                  /* 6210, 0x15027210 */
	EE_REG_D1A_EE_GN_CTRL_1                              EE_D1A_EE_GN_CTRL_1;                                  /* 6214, 0x15027214 */
	EE_REG_D1A_EE_LUMA_CTRL_1                            EE_D1A_EE_LUMA_CTRL_1;                                /* 6218, 0x15027218 */
	EE_REG_D1A_EE_LUMA_CTRL_2                            EE_D1A_EE_LUMA_CTRL_2;                                /* 621C, 0x1502721C */
	EE_REG_D1A_EE_LUMA_SLNK_CTRL                         EE_D1A_EE_LUMA_SLNK_CTRL;                             /* 6220, 0x15027220 */
	EE_REG_D1A_EE_GLUT_CTRL_1                            EE_D1A_EE_GLUT_CTRL_1;                                /* 6224, 0x15027224 */
	EE_REG_D1A_EE_GLUT_CTRL_2                            EE_D1A_EE_GLUT_CTRL_2;                                /* 6228, 0x15027228 */
	EE_REG_D1A_EE_GLUT_CTRL_3                            EE_D1A_EE_GLUT_CTRL_3;                                /* 622C, 0x1502722C */
	EE_REG_D1A_EE_GLUT_CTRL_4                            EE_D1A_EE_GLUT_CTRL_4;                                /* 6230, 0x15027230 */
	EE_REG_D1A_EE_GLUT_CTRL_5                            EE_D1A_EE_GLUT_CTRL_5;                                /* 6234, 0x15027234 */
	EE_REG_D1A_EE_GLUT_CTRL_6                            EE_D1A_EE_GLUT_CTRL_6;                                /* 6238, 0x15027238 */
	EE_REG_D1A_EE_ARTIFACT_CTRL                          EE_D1A_EE_ARTIFACT_CTRL;                              /* 623C, 0x1502723C */
	EE_REG_D1A_EE_CLIP_CTRL                              EE_D1A_EE_CLIP_CTRL;                                  /* 6240, 0x15027240 */
	EE_REG_D1A_EE_GN_CTRL_2                              EE_D1A_EE_GN_CTRL_2;                                  /* 6244, 0x15027244 */
	EE_REG_D1A_EE_ST_CTRL_1                              EE_D1A_EE_ST_CTRL_1;                                  /* 6248, 0x15027248 */
	EE_REG_D1A_EE_ST_CTRL_2                              EE_D1A_EE_ST_CTRL_2;                                  /* 624C, 0x1502724C */
	EE_REG_D1A_EE_CE_CTRL                                EE_D1A_EE_CE_CTRL;                                    /* 6250, 0x15027250 */
	EE_REG_D1A_EE_CE_SL_CTRL                             EE_D1A_EE_CE_SL_CTRL;                                 /* 6254, 0x15027254 */
	EE_REG_D1A_EE_CBOOST_CTRL_1                          EE_D1A_EE_CBOOST_CTRL_1;                              /* 6258, 0x15027258 */
	EE_REG_D1A_EE_CBOOST_CTRL_2                          EE_D1A_EE_CBOOST_CTRL_2;                              /* 625C, 0x1502725C */
	EE_REG_D1A_EE_PBC1_CTRL_0                            EE_D1A_EE_PBC1_CTRL_0;                                /* 6260, 0x15027260 */
	EE_REG_D1A_EE_PBC1_CTRL_1                            EE_D1A_EE_PBC1_CTRL_1;                                /* 6264, 0x15027264 */
	EE_REG_D1A_EE_PBC1_CTRL_2                            EE_D1A_EE_PBC1_CTRL_2;                                /* 6268, 0x15027268 */
	EE_REG_D1A_EE_PBC1_CTRL_3                            EE_D1A_EE_PBC1_CTRL_3;                                /* 626C, 0x1502726C */
	EE_REG_D1A_EE_PBC2_CTRL_0                            EE_D1A_EE_PBC2_CTRL_0;                                /* 6270, 0x15027270 */
	EE_REG_D1A_EE_PBC2_CTRL_1                            EE_D1A_EE_PBC2_CTRL_1;                                /* 6274, 0x15027274 */
	EE_REG_D1A_EE_PBC2_CTRL_2                            EE_D1A_EE_PBC2_CTRL_2;                                /* 6278, 0x15027278 */
	EE_REG_D1A_EE_PBC2_CTRL_3                            EE_D1A_EE_PBC2_CTRL_3;                                /* 627C, 0x1502727C */
	EE_REG_D1A_EE_PBC3_CTRL_0                            EE_D1A_EE_PBC3_CTRL_0;                                /* 6280, 0x15027280 */
	EE_REG_D1A_EE_PBC3_CTRL_1                            EE_D1A_EE_PBC3_CTRL_1;                                /* 6284, 0x15027284 */
	EE_REG_D1A_EE_PBC3_CTRL_2                            EE_D1A_EE_PBC3_CTRL_2;                                /* 6288, 0x15027288 */
	EE_REG_D1A_EE_PBC3_CTRL_3                            EE_D1A_EE_PBC3_CTRL_3;                                /* 628C, 0x1502728C */
	EE_REG_D1A_EE_SE_Y_SPECL_CTRL                        EE_D1A_EE_SE_Y_SPECL_CTRL;                            /* 6290, 0x15027290 */
	EE_REG_D1A_EE_SE_EDGE_CTRL_1                         EE_D1A_EE_SE_EDGE_CTRL_1;                             /* 6294, 0x15027294 */
	EE_REG_D1A_EE_SE_EDGE_CTRL_2                         EE_D1A_EE_SE_EDGE_CTRL_2;                             /* 6298, 0x15027298 */
	EE_REG_D1A_EE_SE_CORE_CTRL_1                         EE_D1A_EE_SE_CORE_CTRL_1;                             /* 629C, 0x1502729C */
	EE_REG_D1A_EE_SE_CORE_CTRL_2                         EE_D1A_EE_SE_CORE_CTRL_2;                             /* 62A0, 0x150272A0 */
	UINT32                                               rsv_62A4[7];                                          /* 62A4..62BF, 0x150272A4..150272BF */
	SLK_REG_D4A_SLK_CEN                                  SLK_D4A_SLK_CEN;                                      /* 62C0, 0x150272C0 */
	SLK_REG_D4A_SLK_RR_CON0                              SLK_D4A_SLK_RR_CON0;                                  /* 62C4, 0x150272C4 */
	SLK_REG_D4A_SLK_RR_CON1                              SLK_D4A_SLK_RR_CON1;                                  /* 62C8, 0x150272C8 */
	SLK_REG_D4A_SLK_GAIN                                 SLK_D4A_SLK_GAIN;                                     /* 62CC, 0x150272CC */
	SLK_REG_D4A_SLK_RZ                                   SLK_D4A_SLK_RZ;                                       /* 62D0, 0x150272D0 */
	SLK_REG_D4A_SLK_XOFF                                 SLK_D4A_SLK_XOFF;                                     /* 62D4, 0x150272D4 */
	SLK_REG_D4A_SLK_YOFF                                 SLK_D4A_SLK_YOFF;                                     /* 62D8, 0x150272D8 */
	SLK_REG_D4A_SLK_SLP_CON0                             SLK_D4A_SLK_SLP_CON0;                                 /* 62DC, 0x150272DC */
	SLK_REG_D4A_SLK_SLP_CON1                             SLK_D4A_SLK_SLP_CON1;                                 /* 62E0, 0x150272E0 */
	SLK_REG_D4A_SLK_SLP_CON2                             SLK_D4A_SLK_SLP_CON2;                                 /* 62E4, 0x150272E4 */
	SLK_REG_D4A_SLK_SLP_CON3                             SLK_D4A_SLK_SLP_CON3;                                 /* 62E8, 0x150272E8 */
	SLK_REG_D4A_SLK_SIZE                                 SLK_D4A_SLK_SIZE;                                     /* 62EC, 0x150272EC */
	UINT32                                               rsv_62F0[4];                                          /* 62F0..62FF, 0x150272F0..150272FF */
	SMT_REG_D2A_SMT_CTL                                  SMT_D2A_SMT_CTL;                                      /* 6300, 0x15027300 */
	SMT_REG_D2A_SMT_TRANS_CON                            SMT_D2A_SMT_TRANS_CON;                                /* 6304, 0x15027304 */
	SMT_REG_D2A_SMT_SPARE                                SMT_D2A_SMT_SPARE;                                    /* 6308, 0x15027308 */
	SMT_REG_D2A_SMT_CRPINL_CON1                          SMT_D2A_SMT_CRPINL_CON1;                              /* 630C, 0x1502730C */
	SMT_REG_D2A_SMT_CRPINL_CON2                          SMT_D2A_SMT_CRPINL_CON2;                              /* 6310, 0x15027310 */
	SMT_REG_D2A_SMT_CRPINR_CON1                          SMT_D2A_SMT_CRPINR_CON1;                              /* 6314, 0x15027314 */
	SMT_REG_D2A_SMT_CRPINR_CON2                          SMT_D2A_SMT_CRPINR_CON2;                              /* 6318, 0x15027318 */
	SMT_REG_D2A_SMT_CRPOUT_CON1                          SMT_D2A_SMT_CRPOUT_CON1;                              /* 631C, 0x1502731C */
	SMT_REG_D2A_SMT_CRPOUT_CON2                          SMT_D2A_SMT_CRPOUT_CON2;                              /* 6320, 0x15027320 */
	UINT32                                               rsv_6324[7];                                          /* 6324..633F, 0x15027324..1502733F */
	UNP_REG_D2A_UNP_OFST                                 UNP_D2A_UNP_OFST;                                     /* 6340, 0x15027340 */
	UNP_REG_D2A_UNP_CONT                                 UNP_D2A_UNP_CONT;                                     /* 6344, 0x15027344 */
	UINT32                                               rsv_6348[14];                                         /* 6348..637F, 0x15027348..1502737F */
	PAK_REG_D2A_PAK_CONT                                 PAK_D2A_PAK_CONT;                                     /* 6380, 0x15027380 */
	UINT32                                               rsv_6384[15];                                         /* 6384..63BF, 0x15027384..150273BF */
	CNR_REG_D1A_CNR_CNR_CON1                             CNR_D1A_CNR_CNR_CON1;                                 /* 63C0, 0x150273C0 */
	CNR_REG_D1A_CNR_CNR_CON2                             CNR_D1A_CNR_CNR_CON2;                                 /* 63C4, 0x150273C4 */
	CNR_REG_D1A_CNR_CNR_YAD1                             CNR_D1A_CNR_CNR_YAD1;                                 /* 63C8, 0x150273C8 */
	CNR_REG_D1A_CNR_CNR_Y4LUT1                           CNR_D1A_CNR_CNR_Y4LUT1;                               /* 63CC, 0x150273CC */
	CNR_REG_D1A_CNR_CNR_Y4LUT2                           CNR_D1A_CNR_CNR_Y4LUT2;                               /* 63D0, 0x150273D0 */
	CNR_REG_D1A_CNR_CNR_Y4LUT3                           CNR_D1A_CNR_CNR_Y4LUT3;                               /* 63D4, 0x150273D4 */
	CNR_REG_D1A_CNR_CNR_L4LUT1                           CNR_D1A_CNR_CNR_L4LUT1;                               /* 63D8, 0x150273D8 */
	CNR_REG_D1A_CNR_CNR_L4LUT2                           CNR_D1A_CNR_CNR_L4LUT2;                               /* 63DC, 0x150273DC */
	CNR_REG_D1A_CNR_CNR_L4LUT3                           CNR_D1A_CNR_CNR_L4LUT3;                               /* 63E0, 0x150273E0 */
	CNR_REG_D1A_CNR_CNR_CAD                              CNR_D1A_CNR_CNR_CAD;                                  /* 63E4, 0x150273E4 */
	CNR_REG_D1A_CNR_CNR_CB_VRNG                          CNR_D1A_CNR_CNR_CB_VRNG;                              /* 63E8, 0x150273E8 */
	CNR_REG_D1A_CNR_CNR_CB_HRNG                          CNR_D1A_CNR_CNR_CB_HRNG;                              /* 63EC, 0x150273EC */
	CNR_REG_D1A_CNR_CNR_CR_VRNG                          CNR_D1A_CNR_CNR_CR_VRNG;                              /* 63F0, 0x150273F0 */
	CNR_REG_D1A_CNR_CNR_CR_HRNG                          CNR_D1A_CNR_CNR_CR_HRNG;                              /* 63F4, 0x150273F4 */
	CNR_REG_D1A_CNR_CNR_SL2                              CNR_D1A_CNR_CNR_SL2;                                  /* 63F8, 0x150273F8 */
	CNR_REG_D1A_CNR_CNR_MED1                             CNR_D1A_CNR_CNR_MED1;                                 /* 63FC, 0x150273FC */
	CNR_REG_D1A_CNR_CNR_MED2                             CNR_D1A_CNR_CNR_MED2;                                 /* 6400, 0x15027400 */
	CNR_REG_D1A_CNR_CNR_MED3                             CNR_D1A_CNR_CNR_MED3;                                 /* 6404, 0x15027404 */
	CNR_REG_D1A_CNR_CNR_MED4                             CNR_D1A_CNR_CNR_MED4;                                 /* 6408, 0x15027408 */
	CNR_REG_D1A_CNR_CNR_MED5                             CNR_D1A_CNR_CNR_MED5;                                 /* 640C, 0x1502740C */
	CNR_REG_D1A_CNR_CNR_ACTC                             CNR_D1A_CNR_CNR_ACTC;                                 /* 6410, 0x15027410 */
	CNR_REG_D1A_CNR_CNR_RSV1                             CNR_D1A_CNR_CNR_RSV1;                                 /* 6414, 0x15027414 */
	CNR_REG_D1A_CNR_CNR_RSV2                             CNR_D1A_CNR_CNR_RSV2;                                 /* 6418, 0x15027418 */
	CNR_REG_D1A_CNR_CNR_MED6                             CNR_D1A_CNR_CNR_MED6;                                 /* 641C, 0x1502741C */
	CNR_REG_D1A_CNR_CNR_MED7                             CNR_D1A_CNR_CNR_MED7;                                 /* 6420, 0x15027420 */
	CNR_REG_D1A_CNR_CNR_MED8                             CNR_D1A_CNR_CNR_MED8;                                 /* 6424, 0x15027424 */
	CNR_REG_D1A_CNR_CNR_MED9                             CNR_D1A_CNR_CNR_MED9;                                 /* 6428, 0x15027428 */
	CNR_REG_D1A_CNR_CNR_MED10                            CNR_D1A_CNR_CNR_MED10;                                /* 642C, 0x1502742C */
	CNR_REG_D1A_CNR_CNR_MED11                            CNR_D1A_CNR_CNR_MED11;                                /* 6430, 0x15027430 */
	CNR_REG_D1A_CNR_CNR_MED12                            CNR_D1A_CNR_CNR_MED12;                                /* 6434, 0x15027434 */
	CNR_REG_D1A_CNR_CNR_MED13                            CNR_D1A_CNR_CNR_MED13;                                /* 6438, 0x15027438 */
	UINT32                                               rsv_643C;                                             /* 643C, 0x1502743C */
	CNR_REG_D1A_CNR_CCR_CON                              CNR_D1A_CNR_CCR_CON;                                  /* 6440, 0x15027440 */
	CNR_REG_D1A_CNR_CCR_YLUT                             CNR_D1A_CNR_CCR_YLUT;                                 /* 6444, 0x15027444 */
	CNR_REG_D1A_CNR_CCR_UVLUT                            CNR_D1A_CNR_CCR_UVLUT;                                /* 6448, 0x15027448 */
	CNR_REG_D1A_CNR_CCR_YLUT2                            CNR_D1A_CNR_CCR_YLUT2;                                /* 644C, 0x1502744C */
	CNR_REG_D1A_CNR_CCR_SAT_CTRL                         CNR_D1A_CNR_CCR_SAT_CTRL;                             /* 6450, 0x15027450 */
	CNR_REG_D1A_CNR_CCR_UVLUT_SP                         CNR_D1A_CNR_CCR_UVLUT_SP;                             /* 6454, 0x15027454 */
	CNR_REG_D1A_CNR_CCR_HUE1                             CNR_D1A_CNR_CCR_HUE1;                                 /* 6458, 0x15027458 */
	CNR_REG_D1A_CNR_CCR_HUE2                             CNR_D1A_CNR_CCR_HUE2;                                 /* 645C, 0x1502745C */
	CNR_REG_D1A_CNR_CCR_HUE3                             CNR_D1A_CNR_CCR_HUE3;                                 /* 6460, 0x15027460 */
	CNR_REG_D1A_CNR_CCR_L4LUT1                           CNR_D1A_CNR_CCR_L4LUT1;                               /* 6464, 0x15027464 */
	CNR_REG_D1A_CNR_CCR_L4LUT2                           CNR_D1A_CNR_CCR_L4LUT2;                               /* 6468, 0x15027468 */
	CNR_REG_D1A_CNR_CCR_L4LUT3                           CNR_D1A_CNR_CCR_L4LUT3;                               /* 646C, 0x1502746C */
	UINT32                                               rsv_6470[4];                                          /* 6470..647F, 0x15027470..1502747F */
	CNR_REG_D1A_CNR_ABF_CON1                             CNR_D1A_CNR_ABF_CON1;                                 /* 6480, 0x15027480 */
	CNR_REG_D1A_CNR_ABF_CON2                             CNR_D1A_CNR_ABF_CON2;                                 /* 6484, 0x15027484 */
	CNR_REG_D1A_CNR_ABF_RCON                             CNR_D1A_CNR_ABF_RCON;                                 /* 6488, 0x15027488 */
	CNR_REG_D1A_CNR_ABF_YLUT                             CNR_D1A_CNR_ABF_YLUT;                                 /* 648C, 0x1502748C */
	CNR_REG_D1A_CNR_ABF_CXLUT                            CNR_D1A_CNR_ABF_CXLUT;                                /* 6490, 0x15027490 */
	CNR_REG_D1A_CNR_ABF_CYLUT                            CNR_D1A_CNR_ABF_CYLUT;                                /* 6494, 0x15027494 */
	CNR_REG_D1A_CNR_ABF_YSP                              CNR_D1A_CNR_ABF_YSP;                                  /* 6498, 0x15027498 */
	CNR_REG_D1A_CNR_ABF_CXSP                             CNR_D1A_CNR_ABF_CXSP;                                 /* 649C, 0x1502749C */
	CNR_REG_D1A_CNR_ABF_CYSP                             CNR_D1A_CNR_ABF_CYSP;                                 /* 64A0, 0x150274A0 */
	CNR_REG_D1A_CNR_ABF_CLP                              CNR_D1A_CNR_ABF_CLP;                                  /* 64A4, 0x150274A4 */
	CNR_REG_D1A_CNR_ABF_RSV1                             CNR_D1A_CNR_ABF_RSV1;                                 /* 64A8, 0x150274A8 */
	CNR_REG_D1A_CNR_BOK_TUN                              CNR_D1A_CNR_BOK_TUN;                                  /* 64AC, 0x150274AC */
	UINT32                                               rsv_64B0[4];                                          /* 64B0..64BF, 0x150274B0..150274BF */
	SLK_REG_D3A_SLK_CEN                                  SLK_D3A_SLK_CEN;                                      /* 64C0, 0x150274C0 */
	SLK_REG_D3A_SLK_RR_CON0                              SLK_D3A_SLK_RR_CON0;                                  /* 64C4, 0x150274C4 */
	SLK_REG_D3A_SLK_RR_CON1                              SLK_D3A_SLK_RR_CON1;                                  /* 64C8, 0x150274C8 */
	SLK_REG_D3A_SLK_GAIN                                 SLK_D3A_SLK_GAIN;                                     /* 64CC, 0x150274CC */
	SLK_REG_D3A_SLK_RZ                                   SLK_D3A_SLK_RZ;                                       /* 64D0, 0x150274D0 */
	SLK_REG_D3A_SLK_XOFF                                 SLK_D3A_SLK_XOFF;                                     /* 64D4, 0x150274D4 */
	SLK_REG_D3A_SLK_YOFF                                 SLK_D3A_SLK_YOFF;                                     /* 64D8, 0x150274D8 */
	SLK_REG_D3A_SLK_SLP_CON0                             SLK_D3A_SLK_SLP_CON0;                                 /* 64DC, 0x150274DC */
	SLK_REG_D3A_SLK_SLP_CON1                             SLK_D3A_SLK_SLP_CON1;                                 /* 64E0, 0x150274E0 */
	SLK_REG_D3A_SLK_SLP_CON2                             SLK_D3A_SLK_SLP_CON2;                                 /* 64E4, 0x150274E4 */
	SLK_REG_D3A_SLK_SLP_CON3                             SLK_D3A_SLK_SLP_CON3;                                 /* 64E8, 0x150274E8 */
	SLK_REG_D3A_SLK_SIZE                                 SLK_D3A_SLK_SIZE;                                     /* 64EC, 0x150274EC */
	UINT32                                               rsv_64F0[4];                                          /* 64F0..64FF, 0x150274F0..150274FF */
	NDG_REG_D2A_NDG_RAN_0                                NDG_D2A_NDG_RAN_0;                                    /* 6500, 0x15027500 */
	NDG_REG_D2A_NDG_RAN_1                                NDG_D2A_NDG_RAN_1;                                    /* 6504, 0x15027504 */
	NDG_REG_D2A_NDG_RAN_2                                NDG_D2A_NDG_RAN_2;                                    /* 6508, 0x15027508 */
	NDG_REG_D2A_NDG_RAN_3                                NDG_D2A_NDG_RAN_3;                                    /* 650C, 0x1502750C */
	NDG_REG_D2A_NDG_CROP_X                               NDG_D2A_NDG_CROP_X;                                   /* 6510, 0x15027510 */
	NDG_REG_D2A_NDG_CROP_Y                               NDG_D2A_NDG_CROP_Y;                                   /* 6514, 0x15027514 */
	UINT32                                               rsv_6518[10];                                         /* 6518..653F, 0x15027518..1502753F */
	SRZ_REG_D3A_SRZ_CONTROL                              SRZ_D3A_SRZ_CONTROL;                                  /* 6540, 0x15027540 */
	SRZ_REG_D3A_SRZ_IN_IMG                               SRZ_D3A_SRZ_IN_IMG;                                   /* 6544, 0x15027544 */
	SRZ_REG_D3A_SRZ_OUT_IMG                              SRZ_D3A_SRZ_OUT_IMG;                                  /* 6548, 0x15027548 */
	SRZ_REG_D3A_SRZ_HORI_STEP                            SRZ_D3A_SRZ_HORI_STEP;                                /* 654C, 0x1502754C */
	SRZ_REG_D3A_SRZ_VERT_STEP                            SRZ_D3A_SRZ_VERT_STEP;                                /* 6550, 0x15027550 */
	SRZ_REG_D3A_SRZ_HORI_INT_OFST                        SRZ_D3A_SRZ_HORI_INT_OFST;                            /* 6554, 0x15027554 */
	SRZ_REG_D3A_SRZ_HORI_SUB_OFST                        SRZ_D3A_SRZ_HORI_SUB_OFST;                            /* 6558, 0x15027558 */
	SRZ_REG_D3A_SRZ_VERT_INT_OFST                        SRZ_D3A_SRZ_VERT_INT_OFST;                            /* 655C, 0x1502755C */
	SRZ_REG_D3A_SRZ_VERT_SUB_OFST                        SRZ_D3A_SRZ_VERT_SUB_OFST;                            /* 6560, 0x15027560 */
	UINT32                                               rsv_6564[7];                                          /* 6564..657F, 0x15027564..1502757F */
	SMT_REG_D3A_SMT_CTL                                  SMT_D3A_SMT_CTL;                                      /* 6580, 0x15027580 */
	SMT_REG_D3A_SMT_TRANS_CON                            SMT_D3A_SMT_TRANS_CON;                                /* 6584, 0x15027584 */
	SMT_REG_D3A_SMT_SPARE                                SMT_D3A_SMT_SPARE;                                    /* 6588, 0x15027588 */
	SMT_REG_D3A_SMT_CRPINL_CON1                          SMT_D3A_SMT_CRPINL_CON1;                              /* 658C, 0x1502758C */
	SMT_REG_D3A_SMT_CRPINL_CON2                          SMT_D3A_SMT_CRPINL_CON2;                              /* 6590, 0x15027590 */
	SMT_REG_D3A_SMT_CRPINR_CON1                          SMT_D3A_SMT_CRPINR_CON1;                              /* 6594, 0x15027594 */
	SMT_REG_D3A_SMT_CRPINR_CON2                          SMT_D3A_SMT_CRPINR_CON2;                              /* 6598, 0x15027598 */
	SMT_REG_D3A_SMT_CRPOUT_CON1                          SMT_D3A_SMT_CRPOUT_CON1;                              /* 659C, 0x1502759C */
	SMT_REG_D3A_SMT_CRPOUT_CON2                          SMT_D3A_SMT_CRPOUT_CON2;                              /* 65A0, 0x150275A0 */
	UINT32                                               rsv_65A4[7];                                          /* 65A4..65BF, 0x150275A4..150275BF */
	UNP_REG_D3A_UNP_OFST                                 UNP_D3A_UNP_OFST;                                     /* 65C0, 0x150275C0 */
	UNP_REG_D3A_UNP_CONT                                 UNP_D3A_UNP_CONT;                                     /* 65C4, 0x150275C4 */
	UINT32                                               rsv_65C8[14];                                         /* 65C8..65FF, 0x150275C8..150275FF */
	PAK_REG_D3A_PAK_CONT                                 PAK_D3A_PAK_CONT;                                     /* 6600, 0x15027600 */
	UINT32                                               rsv_6604[15];                                         /* 6604..663F, 0x15027604..1502763F */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CFG_MAIN               COLOR_D1A_COLOR_DIP_COLOR_CFG_MAIN;                   /* 6640, 0x15027640 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PXL_CNT_MAIN           COLOR_D1A_COLOR_DIP_COLOR_PXL_CNT_MAIN;               /* 6644, 0x15027644 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_LINE_CNT_MAIN          COLOR_D1A_COLOR_DIP_COLOR_LINE_CNT_MAIN;              /* 6648, 0x15027648 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_WIN_X_MAIN             COLOR_D1A_COLOR_DIP_COLOR_WIN_X_MAIN;                 /* 664C, 0x1502764C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_WIN_Y_MAIN             COLOR_D1A_COLOR_DIP_COLOR_WIN_Y_MAIN;                 /* 6650, 0x15027650 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_0     COLOR_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_0;         /* 6654, 0x15027654 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_1     COLOR_D1A_COLOR_DIP_COLOR_TIMING_DETECTION_1;         /* 6658, 0x15027658 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_DBG_CFG_MAIN           COLOR_D1A_COLOR_DIP_COLOR_DBG_CFG_MAIN;               /* 665C, 0x1502765C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN           COLOR_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN;               /* 6660, 0x15027660 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN_2         COLOR_D1A_COLOR_DIP_COLOR_C_BOOST_MAIN_2;             /* 6664, 0x15027664 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_LUMA_ADJ               COLOR_D1A_COLOR_DIP_COLOR_LUMA_ADJ;                   /* 6668, 0x15027668 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_1       COLOR_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_1;           /* 666C, 0x1502766C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_2       COLOR_D1A_COLOR_DIP_COLOR_G_PIC_ADJ_MAIN_2;           /* 6670, 0x15027670 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_POS_MAIN               COLOR_D1A_COLOR_DIP_COLOR_POS_MAIN;                   /* 6674, 0x15027674 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN          COLOR_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN;              /* 6678, 0x15027678 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN_CR       COLOR_D1A_COLOR_DIP_COLOR_INK_DATA_MAIN_CR;           /* 667C, 0x1502767C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN       COLOR_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN;           /* 6680, 0x15027680 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN_CR    COLOR_D1A_COLOR_DIP_COLOR_CAP_IN_DATA_MAIN_CR;        /* 6684, 0x15027684 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN      COLOR_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN;          /* 6688, 0x15027688 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN_CR   COLOR_D1A_COLOR_DIP_COLOR_CAP_OUT_DATA_MAIN_CR;       /* 668C, 0x1502768C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_1_0_MAIN       COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_1_0_MAIN;           /* 6690, 0x15027690 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_3_2_MAIN       COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_3_2_MAIN;           /* 6694, 0x15027694 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_5_4_MAIN       COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_5_4_MAIN;           /* 6698, 0x15027698 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_7_6_MAIN       COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_7_6_MAIN;           /* 669C, 0x1502769C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_9_8_MAIN       COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_9_8_MAIN;           /* 66A0, 0x150276A0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_11_10_MAIN     COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_11_10_MAIN;         /* 66A4, 0x150276A4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_13_12_MAIN     COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_13_12_MAIN;         /* 66A8, 0x150276A8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_Y_SLOPE_15_14_MAIN     COLOR_D1A_COLOR_DIP_COLOR_Y_SLOPE_15_14_MAIN;         /* 66AC, 0x150276AC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_0         COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_0;             /* 66B0, 0x150276B0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_1         COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_1;             /* 66B4, 0x150276B4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_2         COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_2;             /* 66B8, 0x150276B8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_3         COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_3;             /* 66BC, 0x150276BC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_4         COLOR_D1A_COLOR_DIP_COLOR_LOCAL_HUE_CD_4;             /* 66C0, 0x150276C0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_TWO_D_WINDOW_1         COLOR_D1A_COLOR_DIP_COLOR_TWO_D_WINDOW_1;             /* 66C4, 0x150276C4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_TWO_D_W1_RESULT        COLOR_D1A_COLOR_DIP_COLOR_TWO_D_W1_RESULT;            /* 66C8, 0x150276C8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_SAT_HIST_X_CFG_MAIN    COLOR_D1A_COLOR_DIP_COLOR_SAT_HIST_X_CFG_MAIN;        /* 66CC, 0x150276CC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_SAT_HIST_Y_CFG_MAIN    COLOR_D1A_COLOR_DIP_COLOR_SAT_HIST_Y_CFG_MAIN;        /* 66D0, 0x150276D0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_BWS_2                  COLOR_D1A_COLOR_DIP_COLOR_BWS_2;                      /* 66D4, 0x150276D4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_0                  COLOR_D1A_COLOR_DIP_COLOR_CRC_0;                      /* 66D8, 0x150276D8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_1                  COLOR_D1A_COLOR_DIP_COLOR_CRC_1;                      /* 66DC, 0x150276DC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_2                  COLOR_D1A_COLOR_DIP_COLOR_CRC_2;                      /* 66E0, 0x150276E0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_3                  COLOR_D1A_COLOR_DIP_COLOR_CRC_3;                      /* 66E4, 0x150276E4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CRC_4                  COLOR_D1A_COLOR_DIP_COLOR_CRC_4;                      /* 66E8, 0x150276E8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_0    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_0;        /* 66EC, 0x150276EC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_1    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_1;        /* 66F0, 0x150276F0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_2    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_2;        /* 66F4, 0x150276F4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_3    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_3;        /* 66F8, 0x150276F8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_4    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN1_4;        /* 66FC, 0x150276FC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_0    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_0;        /* 6700, 0x15027700 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_1    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_1;        /* 6704, 0x15027704 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_2    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_2;        /* 6708, 0x15027708 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_3    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_3;        /* 670C, 0x1502770C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_4    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN2_4;        /* 6710, 0x15027710 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_0    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_0;        /* 6714, 0x15027714 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_1    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_1;        /* 6718, 0x15027718 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_2    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_2;        /* 671C, 0x1502771C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_3    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_3;        /* 6720, 0x15027720 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_4    COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_GAIN3_4;        /* 6724, 0x15027724 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_0   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_0;       /* 6728, 0x15027728 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_1   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_1;       /* 672C, 0x1502772C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_2   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_2;       /* 6730, 0x15027730 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_3   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_3;       /* 6734, 0x15027734 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_4   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT1_4;       /* 6738, 0x15027738 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_0   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_0;       /* 673C, 0x1502773C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_1   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_1;       /* 6740, 0x15027740 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_2   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_2;       /* 6744, 0x15027744 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_3   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_3;       /* 6748, 0x15027748 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_4   COLOR_D1A_COLOR_DIP_COLOR_PARTIAL_SAT_POINT2_4;       /* 674C, 0x1502774C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_START                  COLOR_D1A_COLOR_DIP_COLOR_START;                      /* 6750, 0x15027750 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_INTEN                  COLOR_D1A_COLOR_DIP_COLOR_INTEN;                      /* 6754, 0x15027754 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_INTSTA                 COLOR_D1A_COLOR_DIP_COLOR_INTSTA;                     /* 6758, 0x15027758 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_OUT_SEL                COLOR_D1A_COLOR_DIP_COLOR_OUT_SEL;                    /* 675C, 0x1502775C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_FRAME_DONE_DEL         COLOR_D1A_COLOR_DIP_COLOR_FRAME_DONE_DEL;             /* 6760, 0x15027760 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CRC                    COLOR_D1A_COLOR_DIP_COLOR_CRC;                        /* 6764, 0x15027764 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_SW_SCRATCH             COLOR_D1A_COLOR_DIP_COLOR_SW_SCRATCH;                 /* 6768, 0x15027768 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CK_ON                  COLOR_D1A_COLOR_DIP_COLOR_CK_ON;                      /* 676C, 0x1502776C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_INTERNAL_IP_WIDTH      COLOR_D1A_COLOR_DIP_COLOR_INTERNAL_IP_WIDTH;          /* 6770, 0x15027770 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_INTERNAL_IP_HEIGHT     COLOR_D1A_COLOR_DIP_COLOR_INTERNAL_IP_HEIGHT;         /* 6774, 0x15027774 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM1_EN                 COLOR_D1A_COLOR_DIP_COLOR_CM1_EN;                     /* 6778, 0x15027778 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM2_EN                 COLOR_D1A_COLOR_DIP_COLOR_CM2_EN;                     /* 677C, 0x1502777C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_SHADOW_CTRL            COLOR_D1A_COLOR_DIP_COLOR_SHADOW_CTRL;                /* 6780, 0x15027780 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_R0_CRC                 COLOR_D1A_COLOR_DIP_COLOR_R0_CRC;                     /* 6784, 0x15027784 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_0         COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_0;             /* 6788, 0x15027788 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_1         COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_1;             /* 678C, 0x1502778C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_2         COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_2;             /* 6790, 0x15027790 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_3         COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_3;             /* 6794, 0x15027794 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_4         COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y0_4;             /* 6798, 0x15027798 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_0        COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_0;            /* 679C, 0x1502779C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_1        COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_1;            /* 67A0, 0x150277A0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_2        COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_2;            /* 67A4, 0x150277A4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_3        COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_3;            /* 67A8, 0x150277A8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_4        COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y64_4;            /* 67AC, 0x150277AC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_0       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_0;           /* 67B0, 0x150277B0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_1       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_1;           /* 67B4, 0x150277B4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_2       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_2;           /* 67B8, 0x150277B8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_3       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_3;           /* 67BC, 0x150277BC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_4       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y128_4;           /* 67C0, 0x150277C0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_0       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_0;           /* 67C4, 0x150277C4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_1       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_1;           /* 67C8, 0x150277C8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_2       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_2;           /* 67CC, 0x150277CC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_3       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_3;           /* 67D0, 0x150277D0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_4       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y192_4;           /* 67D4, 0x150277D4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_0       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_0;           /* 67D8, 0x150277D8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_1       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_1;           /* 67DC, 0x150277DC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_2       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_2;           /* 67E0, 0x150277E0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_3       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_3;           /* 67E4, 0x150277E4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_4       COLOR_D1A_COLOR_DIP_COLOR_S_GAIN_BY_Y256_4;           /* 67E8, 0x150277E8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_LSP_1                  COLOR_D1A_COLOR_DIP_COLOR_LSP_1;                      /* 67EC, 0x150277EC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_LSP_2                  COLOR_D1A_COLOR_DIP_COLOR_LSP_2;                      /* 67F0, 0x150277F0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_CONTROL             COLOR_D1A_COLOR_DIP_COLOR_CM_CONTROL;                 /* 67F4, 0x150277F4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_0            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_0;                /* 67F8, 0x150277F8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_1            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_1;                /* 67FC, 0x150277FC */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_2            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_2;                /* 6800, 0x15027800 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_3            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_3;                /* 6804, 0x15027804 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_HUE_4            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_HUE_4;                /* 6808, 0x15027808 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_0           COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_0;               /* 680C, 0x1502780C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_1           COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_1;               /* 6810, 0x15027810 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_2           COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_2;               /* 6814, 0x15027814 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_3           COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_3;               /* 6818, 0x15027818 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_4           COLOR_D1A_COLOR_DIP_COLOR_CM_W1_LUMA_4;               /* 681C, 0x1502781C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_0            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_0;                /* 6820, 0x15027820 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_1            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_1;                /* 6824, 0x15027824 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_2            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_2;                /* 6828, 0x15027828 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_3            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_3;                /* 682C, 0x1502782C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W1_SAT_4            COLOR_D1A_COLOR_DIP_COLOR_CM_W1_SAT_4;                /* 6830, 0x15027830 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_0            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_0;                /* 6834, 0x15027834 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_1            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_1;                /* 6838, 0x15027838 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_2            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_2;                /* 683C, 0x1502783C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_3            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_3;                /* 6840, 0x15027840 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_HUE_4            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_HUE_4;                /* 6844, 0x15027844 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_0           COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_0;               /* 6848, 0x15027848 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_1           COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_1;               /* 684C, 0x1502784C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_2           COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_2;               /* 6850, 0x15027850 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_3           COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_3;               /* 6854, 0x15027854 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_4           COLOR_D1A_COLOR_DIP_COLOR_CM_W2_LUMA_4;               /* 6858, 0x15027858 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_0            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_0;                /* 685C, 0x1502785C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_1            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_1;                /* 6860, 0x15027860 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_2            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_2;                /* 6864, 0x15027864 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_3            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_3;                /* 6868, 0x15027868 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W2_SAT_4            COLOR_D1A_COLOR_DIP_COLOR_CM_W2_SAT_4;                /* 686C, 0x1502786C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_0            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_0;                /* 6870, 0x15027870 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_1            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_1;                /* 6874, 0x15027874 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_2            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_2;                /* 6878, 0x15027878 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_3            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_3;                /* 687C, 0x1502787C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_HUE_4            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_HUE_4;                /* 6880, 0x15027880 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_0           COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_0;               /* 6884, 0x15027884 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_1           COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_1;               /* 6888, 0x15027888 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_2           COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_2;               /* 688C, 0x1502788C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_3           COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_3;               /* 6890, 0x15027890 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_4           COLOR_D1A_COLOR_DIP_COLOR_CM_W3_LUMA_4;               /* 6894, 0x15027894 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_0            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_0;                /* 6898, 0x15027898 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_1            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_1;                /* 689C, 0x1502789C */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_2            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_2;                /* 68A0, 0x150278A0 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_3            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_3;                /* 68A4, 0x150278A4 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_CM_W3_SAT_4            COLOR_D1A_COLOR_DIP_COLOR_CM_W3_SAT_4;                /* 68A8, 0x150278A8 */
	COLOR_REG_D1A_COLOR_DIP_COLOR_TILE                   COLOR_D1A_COLOR_DIP_COLOR_TILE;                       /* 68AC, 0x150278AC */
	UINT32                                               rsv_68B0[164];                                        /* 68B0..6B3F, 0x150278B0..15027B3F */
	MIX_REG_D2A_MIX_CTRL0                                MIX_D2A_MIX_CTRL0;                                    /* 6B40, 0x15027B40 */
	MIX_REG_D2A_MIX_CTRL1                                MIX_D2A_MIX_CTRL1;                                    /* 6B44, 0x15027B44 */
	UINT32                                               rsv_6B48[30];                                         /* 6B48..6BBF, 0x15027B48..15027BBF */
	MIX_REG_D4A_MIX_CTRL0                                MIX_D4A_MIX_CTRL0;                                    /* 6BC0, 0x15027BC0 */
	MIX_REG_D4A_MIX_CTRL1                                MIX_D4A_MIX_CTRL1;                                    /* 6BC4, 0x15027BC4 */
	UINT32                                               rsv_6BC8[270];                                        /* 6BC8..6FFF, 0x15027BC8..15027FFF */
	NR3D_REG_D1A_NR3D_NR3D_ENG_CON                       NR3D_D1A_NR3D_NR3D_ENG_CON;                           /* 7000, 0x15028000 */
	NR3D_REG_D1A_NR3D_NR3D_SIZ                           NR3D_D1A_NR3D_NR3D_SIZ;                               /* 7004, 0x15028004 */
	NR3D_REG_D1A_NR3D_NR3D_TILE_XY                       NR3D_D1A_NR3D_NR3D_TILE_XY;                           /* 7008, 0x15028008 */
	NR3D_REG_D1A_NR3D_NR3D_ON_CON                        NR3D_D1A_NR3D_NR3D_ON_CON;                            /* 700C, 0x1502800C */
	NR3D_REG_D1A_NR3D_NR3D_ON_OFF                        NR3D_D1A_NR3D_NR3D_ON_OFF;                            /* 7010, 0x15028010 */
	NR3D_REG_D1A_NR3D_NR3D_ON_SIZ                        NR3D_D1A_NR3D_NR3D_ON_SIZ;                            /* 7014, 0x15028014 */
	NR3D_REG_D1A_NR3D_NR3D_TNR_ENABLE                    NR3D_D1A_NR3D_NR3D_TNR_ENABLE;                        /* 7018, 0x15028018 */
	NR3D_REG_D1A_NR3D_NR3D_FLT_CONFIG                    NR3D_D1A_NR3D_NR3D_FLT_CONFIG;                        /* 701C, 0x1502801C */
	NR3D_REG_D1A_NR3D_NR3D_FB_INFO1                      NR3D_D1A_NR3D_NR3D_FB_INFO1;                          /* 7020, 0x15028020 */
	NR3D_REG_D1A_NR3D_NR3D_THR_1                         NR3D_D1A_NR3D_NR3D_THR_1;                             /* 7024, 0x15028024 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_1                       NR3D_D1A_NR3D_NR3D_CURVE_1;                           /* 7028, 0x15028028 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_2                       NR3D_D1A_NR3D_NR3D_CURVE_2;                           /* 702C, 0x1502802C */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_3                       NR3D_D1A_NR3D_NR3D_CURVE_3;                           /* 7030, 0x15028030 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_4                       NR3D_D1A_NR3D_NR3D_CURVE_4;                           /* 7034, 0x15028034 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_5                       NR3D_D1A_NR3D_NR3D_CURVE_5;                           /* 7038, 0x15028038 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_6                       NR3D_D1A_NR3D_NR3D_CURVE_6;                           /* 703C, 0x1502803C */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_7                       NR3D_D1A_NR3D_NR3D_CURVE_7;                           /* 7040, 0x15028040 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_8                       NR3D_D1A_NR3D_NR3D_CURVE_8;                           /* 7044, 0x15028044 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_9                       NR3D_D1A_NR3D_NR3D_CURVE_9;                           /* 7048, 0x15028048 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_10                      NR3D_D1A_NR3D_NR3D_CURVE_10;                          /* 704C, 0x1502804C */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_11                      NR3D_D1A_NR3D_NR3D_CURVE_11;                          /* 7050, 0x15028050 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_12                      NR3D_D1A_NR3D_NR3D_CURVE_12;                          /* 7054, 0x15028054 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_13                      NR3D_D1A_NR3D_NR3D_CURVE_13;                          /* 7058, 0x15028058 */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_14                      NR3D_D1A_NR3D_NR3D_CURVE_14;                          /* 705C, 0x1502805C */
	NR3D_REG_D1A_NR3D_NR3D_CURVE_15                      NR3D_D1A_NR3D_NR3D_CURVE_15;                          /* 7060, 0x15028060 */
	NR3D_REG_D1A_NR3D_NR3D_R2C_1                         NR3D_D1A_NR3D_NR3D_R2C_1;                             /* 7064, 0x15028064 */
	NR3D_REG_D1A_NR3D_NR3D_R2C_2                         NR3D_D1A_NR3D_NR3D_R2C_2;                             /* 7068, 0x15028068 */
	NR3D_REG_D1A_NR3D_NR3D_R2C_3                         NR3D_D1A_NR3D_NR3D_R2C_3;                             /* 706C, 0x1502806C */
	NR3D_REG_D1A_NR3D_NR3D_DBG_6                         NR3D_D1A_NR3D_NR3D_DBG_6;                             /* 7070, 0x15028070 */
	NR3D_REG_D1A_NR3D_NR3D_DBG_15                        NR3D_D1A_NR3D_NR3D_DBG_15;                            /* 7074, 0x15028074 */
	NR3D_REG_D1A_NR3D_NR3D_DBG_16                        NR3D_D1A_NR3D_NR3D_DBG_16;                            /* 7078, 0x15028078 */
	NR3D_REG_D1A_NR3D_NR3D_DEMO_1                        NR3D_D1A_NR3D_NR3D_DEMO_1;                            /* 707C, 0x1502807C */
	NR3D_REG_D1A_NR3D_NR3D_DEMO_2                        NR3D_D1A_NR3D_NR3D_DEMO_2;                            /* 7080, 0x15028080 */
	NR3D_REG_D1A_NR3D_NR3D_ATPG                          NR3D_D1A_NR3D_NR3D_ATPG;                              /* 7084, 0x15028084 */
	NR3D_REG_D1A_NR3D_NR3D_DMY_0                         NR3D_D1A_NR3D_NR3D_DMY_0;                             /* 7088, 0x15028088 */
	NR3D_REG_D1A_NR3D_NR3D_DBG_17                        NR3D_D1A_NR3D_NR3D_DBG_17;                            /* 708C, 0x1502808C */
	UINT32                                               rsv_7090[11];                                         /* 7090..70BB, 0x15028090..150280BB */
	NR3D_REG_D1A_NR3D_NR3D_INTERR                        NR3D_D1A_NR3D_NR3D_INTERR;                            /* 70BC, 0x150280BC */
	UINT32                                               rsv_70C0;                                             /* 70C0, 0x150280C0 */
	NR3D_REG_D1A_NR3D_NR3D_FB_INFO2                      NR3D_D1A_NR3D_NR3D_FB_INFO2;                          /* 70C4, 0x150280C4 */
	NR3D_REG_D1A_NR3D_NR3D_FB_INFO3                      NR3D_D1A_NR3D_NR3D_FB_INFO3;                          /* 70C8, 0x150280C8 */
	NR3D_REG_D1A_NR3D_NR3D_FB_INFO4                      NR3D_D1A_NR3D_NR3D_FB_INFO4;                          /* 70CC, 0x150280CC */
	NR3D_REG_D1A_NR3D_NR3D_DBFISH                        NR3D_D1A_NR3D_NR3D_DBFISH;                            /* 70D0, 0x150280D0 */
	NR3D_REG_D1A_NR3D_NR3D_DBG_9                         NR3D_D1A_NR3D_NR3D_DBG_9;                             /* 70D4, 0x150280D4 */
	NR3D_REG_D1A_NR3D_NR3D_DBG_10                        NR3D_D1A_NR3D_NR3D_DBG_10;                            /* 70D8, 0x150280D8 */
	NR3D_REG_D1A_NR3D_NR3D_DBG_11                        NR3D_D1A_NR3D_NR3D_DBG_11;                            /* 70DC, 0x150280DC */
	NR3D_REG_D1A_NR3D_NR3D_DBG_12                        NR3D_D1A_NR3D_NR3D_DBG_12;                            /* 70E0, 0x150280E0 */
	UINT32                                               rsv_70E4[2];                                          /* 70E4..70EB, 0x150280E4..150280EB */
	NR3D_REG_D1A_NR3D_NR3D_DBG_7                         NR3D_D1A_NR3D_NR3D_DBG_7;                             /* 70EC, 0x150280EC */
	UINT32                                               rsv_70F0[5];                                          /* 70F0..7103, 0x150280F0..15028103 */
	NR3D_REG_D1A_NR3D_NR3D_DMY_1                         NR3D_D1A_NR3D_NR3D_DMY_1;                             /* 7104, 0x15028104 */
	NR3D_REG_D1A_NR3D_NR3D_DMY_2                         NR3D_D1A_NR3D_NR3D_DMY_2;                             /* 7108, 0x15028108 */
	UINT32                                               rsv_710C[5];                                          /* 710C..711F, 0x1502810C..1502811F */
	NR3D_REG_D1A_NR3D_NR3D_SAVE_INFO1                    NR3D_D1A_NR3D_NR3D_SAVE_INFO1;                        /* 7120, 0x15028120 */
	NR3D_REG_D1A_NR3D_NR3D_SAVE_INFO2                    NR3D_D1A_NR3D_NR3D_SAVE_INFO2;                        /* 7124, 0x15028124 */
	UINT32                                               rsv_7128[41];                                         /* 7128..71CB, 0x15028128..150281CB */
	NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_1                   NR3D_D1A_NR3D_NR3D_SNR_CURVE_1;                       /* 71CC, 0x150281CC */
	NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_2                   NR3D_D1A_NR3D_NR3D_SNR_CURVE_2;                       /* 71D0, 0x150281D0 */
	NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_3                   NR3D_D1A_NR3D_NR3D_SNR_CURVE_3;                       /* 71D4, 0x150281D4 */
	NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_4                   NR3D_D1A_NR3D_NR3D_SNR_CURVE_4;                       /* 71D8, 0x150281D8 */
	NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_5                   NR3D_D1A_NR3D_NR3D_SNR_CURVE_5;                       /* 71DC, 0x150281DC */
	NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_6                   NR3D_D1A_NR3D_NR3D_SNR_CURVE_6;                       /* 71E0, 0x150281E0 */
	NR3D_REG_D1A_NR3D_NR3D_SNR_CURVE_7                   NR3D_D1A_NR3D_NR3D_SNR_CURVE_7;                       /* 71E4, 0x150281E4 */
	UINT32                                               rsv_71E8[5];                                          /* 71E8..71FB, 0x150281E8..150281FB */
	NR3D_REG_D1A_NR3D_NR3D_SNR_CONTROL_1                 NR3D_D1A_NR3D_NR3D_SNR_CONTROL_1;                     /* 71FC, 0x150281FC */
	UINT32                                               rsv_7200[3];                                          /* 7200..720B, 0x15028200..1502820B */
	NR3D_REG_D1A_NR3D_NR3D_SNR_THR_2                     NR3D_D1A_NR3D_NR3D_SNR_THR_2;                         /* 720C, 0x1502820C */
	NR3D_REG_D1A_NR3D_NR3D_SNR_THR_3                     NR3D_D1A_NR3D_NR3D_SNR_THR_3;                         /* 7210, 0x15028210 */
	NR3D_REG_D1A_NR3D_NR3D_SNR_THR_4                     NR3D_D1A_NR3D_NR3D_SNR_THR_4;                         /* 7214, 0x15028214 */
	NR3D_REG_D1A_NR3D_NR3D_IN1_CNT                       NR3D_D1A_NR3D_NR3D_IN1_CNT;                           /* 7218, 0x15028218 */
	NR3D_REG_D1A_NR3D_NR3D_IN2_CNT                       NR3D_D1A_NR3D_NR3D_IN2_CNT;                           /* 721C, 0x1502821C */
	NR3D_REG_D1A_NR3D_NR3D_IN3_CNT                       NR3D_D1A_NR3D_NR3D_IN3_CNT;                           /* 7220, 0x15028220 */
	NR3D_REG_D1A_NR3D_NR3D_OUT_CNT                       NR3D_D1A_NR3D_NR3D_OUT_CNT;                           /* 7224, 0x15028224 */
	NR3D_REG_D1A_NR3D_NR3D_STATUS                        NR3D_D1A_NR3D_NR3D_STATUS;                            /* 7228, 0x15028228 */
	NR3D_REG_D1A_NR3D_NR3D_TILE_LOSS                     NR3D_D1A_NR3D_NR3D_TILE_LOSS;                         /* 722C, 0x1502822C */
	NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT1                    NR3D_D1A_NR3D_NR3D_MCVP_STAT1;                        /* 7230, 0x15028230 */
	NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT2                    NR3D_D1A_NR3D_NR3D_MCVP_STAT2;                        /* 7234, 0x15028234 */
	NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT3                    NR3D_D1A_NR3D_NR3D_MCVP_STAT3;                        /* 7238, 0x15028238 */
	NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT4                    NR3D_D1A_NR3D_NR3D_MCVP_STAT4;                        /* 723C, 0x1502823C */
	NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT5                    NR3D_D1A_NR3D_NR3D_MCVP_STAT5;                        /* 7240, 0x15028240 */
	NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT6                    NR3D_D1A_NR3D_NR3D_MCVP_STAT6;                        /* 7244, 0x15028244 */
	NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT7                    NR3D_D1A_NR3D_NR3D_MCVP_STAT7;                        /* 7248, 0x15028248 */
	NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT8                    NR3D_D1A_NR3D_NR3D_MCVP_STAT8;                        /* 724C, 0x1502824C */
	NR3D_REG_D1A_NR3D_NR3D_MCVP_STAT9                    NR3D_D1A_NR3D_NR3D_MCVP_STAT9;                        /* 7250, 0x15028250 */
	UINT32                                               rsv_7254[235];                                        /* 7254..75FF, 0x15028254..150285FF */
	SLK_REG_D5A_SLK_CEN                                  SLK_D5A_SLK_CEN;                                      /* 7600, 0x15028600 */
	SLK_REG_D5A_SLK_RR_CON0                              SLK_D5A_SLK_RR_CON0;                                  /* 7604, 0x15028604 */
	SLK_REG_D5A_SLK_RR_CON1                              SLK_D5A_SLK_RR_CON1;                                  /* 7608, 0x15028608 */
	SLK_REG_D5A_SLK_GAIN                                 SLK_D5A_SLK_GAIN;                                     /* 760C, 0x1502860C */
	SLK_REG_D5A_SLK_RZ                                   SLK_D5A_SLK_RZ;                                       /* 7610, 0x15028610 */
	SLK_REG_D5A_SLK_XOFF                                 SLK_D5A_SLK_XOFF;                                     /* 7614, 0x15028614 */
	SLK_REG_D5A_SLK_YOFF                                 SLK_D5A_SLK_YOFF;                                     /* 7618, 0x15028618 */
	SLK_REG_D5A_SLK_SLP_CON0                             SLK_D5A_SLK_SLP_CON0;                                 /* 761C, 0x1502861C */
	SLK_REG_D5A_SLK_SLP_CON1                             SLK_D5A_SLK_SLP_CON1;                                 /* 7620, 0x15028620 */
	SLK_REG_D5A_SLK_SLP_CON2                             SLK_D5A_SLK_SLP_CON2;                                 /* 7624, 0x15028624 */
	SLK_REG_D5A_SLK_SLP_CON3                             SLK_D5A_SLK_SLP_CON3;                                 /* 7628, 0x15028628 */
	SLK_REG_D5A_SLK_SIZE                                 SLK_D5A_SLK_SIZE;                                     /* 762C, 0x1502862C */
	UINT32                                               rsv_7630[4];                                          /* 7630..763F, 0x15028630..1502863F */
	C24_REG_D2A_C24_TILE_EDGE                            C24_D2A_C24_TILE_EDGE;                                /* 7640, 0x15028640 */
	UINT32                                               rsv_7644[15];                                         /* 7644..767F, 0x15028644..1502867F */
	CRSP_REG_D1A_CRSP_CTRL                               CRSP_D1A_CRSP_CTRL;                                   /* 7680, 0x15028680 */
	CRSP_REG_D1A_CRSP_OUT_IMG                            CRSP_D1A_CRSP_OUT_IMG;                                /* 7684, 0x15028684 */
	CRSP_REG_D1A_CRSP_STEP_OFST                          CRSP_D1A_CRSP_STEP_OFST;                              /* 7688, 0x15028688 */
	CRSP_REG_D1A_CRSP_CROP_X                             CRSP_D1A_CRSP_CROP_X;                                 /* 768C, 0x1502868C */
	CRSP_REG_D1A_CRSP_CROP_Y                             CRSP_D1A_CRSP_CROP_Y;                                 /* 7690, 0x15028690 */
	UINT32                                               rsv_7694[11];                                         /* 7694..76BF, 0x15028694..150286BF */
	MCRP_REG_D1A_MCRP_X                                  MCRP_D1A_MCRP_X;                                      /* 76C0, 0x150286C0 */
	MCRP_REG_D1A_MCRP_Y                                  MCRP_D1A_MCRP_Y;                                      /* 76C4, 0x150286C4 */
	UINT32                                               rsv_76C8[14];                                         /* 76C8..76FF, 0x150286C8..150286FF */
	CRZ_REG_D1A_CRZ_CONTROL                              CRZ_D1A_CRZ_CONTROL;                                  /* 7700, 0x15028700 */
	CRZ_REG_D1A_CRZ_IN_IMG                               CRZ_D1A_CRZ_IN_IMG;                                   /* 7704, 0x15028704 */
	CRZ_REG_D1A_CRZ_OUT_IMG                              CRZ_D1A_CRZ_OUT_IMG;                                  /* 7708, 0x15028708 */
	CRZ_REG_D1A_CRZ_HORI_STEP                            CRZ_D1A_CRZ_HORI_STEP;                                /* 770C, 0x1502870C */
	CRZ_REG_D1A_CRZ_VERT_STEP                            CRZ_D1A_CRZ_VERT_STEP;                                /* 7710, 0x15028710 */
	CRZ_REG_D1A_CRZ_LUMA_HORI_INT_OFST                   CRZ_D1A_CRZ_LUMA_HORI_INT_OFST;                       /* 7714, 0x15028714 */
	CRZ_REG_D1A_CRZ_LUMA_HORI_SUB_OFST                   CRZ_D1A_CRZ_LUMA_HORI_SUB_OFST;                       /* 7718, 0x15028718 */
	CRZ_REG_D1A_CRZ_LUMA_VERT_INT_OFST                   CRZ_D1A_CRZ_LUMA_VERT_INT_OFST;                       /* 771C, 0x1502871C */
	CRZ_REG_D1A_CRZ_LUMA_VERT_SUB_OFST                   CRZ_D1A_CRZ_LUMA_VERT_SUB_OFST;                       /* 7720, 0x15028720 */
	CRZ_REG_D1A_CRZ_CHRO_HORI_INT_OFST                   CRZ_D1A_CRZ_CHRO_HORI_INT_OFST;                       /* 7724, 0x15028724 */
	CRZ_REG_D1A_CRZ_CHRO_HORI_SUB_OFST                   CRZ_D1A_CRZ_CHRO_HORI_SUB_OFST;                       /* 7728, 0x15028728 */
	CRZ_REG_D1A_CRZ_CHRO_VERT_INT_OFST                   CRZ_D1A_CRZ_CHRO_VERT_INT_OFST;                       /* 772C, 0x1502872C */
	CRZ_REG_D1A_CRZ_CHRO_VERT_SUB_OFST                   CRZ_D1A_CRZ_CHRO_VERT_SUB_OFST;                       /* 7730, 0x15028730 */
	CRZ_REG_D1A_CRZ_SPARE_1                              CRZ_D1A_CRZ_SPARE_1;                                  /* 7734, 0x15028734 */
	UINT32                                               rsv_7738[34];                                         /* 7738..77BF, 0x15028738..150287BF */
	SRZ_REG_D1A_SRZ_CONTROL                              SRZ_D1A_SRZ_CONTROL;                                  /* 77C0, 0x150287C0 */
	SRZ_REG_D1A_SRZ_IN_IMG                               SRZ_D1A_SRZ_IN_IMG;                                   /* 77C4, 0x150287C4 */
	SRZ_REG_D1A_SRZ_OUT_IMG                              SRZ_D1A_SRZ_OUT_IMG;                                  /* 77C8, 0x150287C8 */
	SRZ_REG_D1A_SRZ_HORI_STEP                            SRZ_D1A_SRZ_HORI_STEP;                                /* 77CC, 0x150287CC */
	SRZ_REG_D1A_SRZ_VERT_STEP                            SRZ_D1A_SRZ_VERT_STEP;                                /* 77D0, 0x150287D0 */
	SRZ_REG_D1A_SRZ_HORI_INT_OFST                        SRZ_D1A_SRZ_HORI_INT_OFST;                            /* 77D4, 0x150287D4 */
	SRZ_REG_D1A_SRZ_HORI_SUB_OFST                        SRZ_D1A_SRZ_HORI_SUB_OFST;                            /* 77D8, 0x150287D8 */
	SRZ_REG_D1A_SRZ_VERT_INT_OFST                        SRZ_D1A_SRZ_VERT_INT_OFST;                            /* 77DC, 0x150287DC */
	SRZ_REG_D1A_SRZ_VERT_SUB_OFST                        SRZ_D1A_SRZ_VERT_SUB_OFST;                            /* 77E0, 0x150287E0 */
	UINT32                                               rsv_77E4[7];                                          /* 77E4..77FF, 0x150287E4..150287FF */
	FM_REG_D1A_FM_SIZE_CTRL                              FM_D1A_FM_SIZE_CTRL;                                  /* 7800, 0x15028800 */
	FM_REG_D1A_FM_TH_CON0_CTRL                           FM_D1A_FM_TH_CON0_CTRL;                               /* 7804, 0x15028804 */
	FM_REG_D1A_FM_ACC_RES_CTRL                           FM_D1A_FM_ACC_RES_CTRL;                               /* 7808, 0x15028808 */
	UINT32                                               rsv_780C[13];                                         /* 780C..783F, 0x1502880C..1502883F */
	LPCNR_REG_D1A_LPCNR_TOP                              LPCNR_D1A_LPCNR_TOP;                                  /* 7840, 0x15028840 */
	LPCNR_REG_D1A_LPCNR_ATPG                             LPCNR_D1A_LPCNR_ATPG;                                 /* 7844, 0x15028844 */
	LPCNR_REG_D1A_LPCNR_SIZE                             LPCNR_D1A_LPCNR_SIZE;                                 /* 7848, 0x15028848 */
	LPCNR_REG_D1A_LPCNR_NR_W1                            LPCNR_D1A_LPCNR_NR_W1;                                /* 784C, 0x1502884C */
	LPCNR_REG_D1A_LPCNR_NR_W2                            LPCNR_D1A_LPCNR_NR_W2;                                /* 7850, 0x15028850 */
	LPCNR_REG_D1A_LPCNR_NR_W3                            LPCNR_D1A_LPCNR_NR_W3;                                /* 7854, 0x15028854 */
	LPCNR_REG_D1A_LPCNR_NR_W4                            LPCNR_D1A_LPCNR_NR_W4;                                /* 7858, 0x15028858 */
	LPCNR_REG_D1A_LPCNR_NR_W5                            LPCNR_D1A_LPCNR_NR_W5;                                /* 785C, 0x1502885C */
	LPCNR_REG_D1A_LPCNR_NR_W6                            LPCNR_D1A_LPCNR_NR_W6;                                /* 7860, 0x15028860 */
	LPCNR_REG_D1A_LPCNR_NR_W7                            LPCNR_D1A_LPCNR_NR_W7;                                /* 7864, 0x15028864 */
	LPCNR_REG_D1A_LPCNR_NR_W8                            LPCNR_D1A_LPCNR_NR_W8;                                /* 7868, 0x15028868 */
	LPCNR_REG_D1A_LPCNR_NR_W9                            LPCNR_D1A_LPCNR_NR_W9;                                /* 786C, 0x1502886C */
	LPCNR_REG_D1A_LPCNR_NR_W10                           LPCNR_D1A_LPCNR_NR_W10;                               /* 7870, 0x15028870 */
	LPCNR_REG_D1A_LPCNR_NR_W11                           LPCNR_D1A_LPCNR_NR_W11;                               /* 7874, 0x15028874 */
	LPCNR_REG_D1A_LPCNR_NR_W12                           LPCNR_D1A_LPCNR_NR_W12;                               /* 7878, 0x15028878 */
	LPCNR_REG_D1A_LPCNR_NR_W13                           LPCNR_D1A_LPCNR_NR_W13;                               /* 787C, 0x1502887C */
	LPCNR_REG_D1A_LPCNR_NR_W14                           LPCNR_D1A_LPCNR_NR_W14;                               /* 7880, 0x15028880 */
	LPCNR_REG_D1A_LPCNR_SM                               LPCNR_D1A_LPCNR_SM;                                   /* 7884, 0x15028884 */
	LPCNR_REG_D1A_LPCNR_BLD                              LPCNR_D1A_LPCNR_BLD;                                  /* 7888, 0x15028888 */
	LPCNR_REG_D1A_LPCNR_NTRL_Y                           LPCNR_D1A_LPCNR_NTRL_Y;                               /* 788C, 0x1502888C */
	LPCNR_REG_D1A_LPCNR_NTRL_C                           LPCNR_D1A_LPCNR_NTRL_C;                               /* 7890, 0x15028890 */
	LPCNR_REG_D1A_LPCNR_DUMMY                            LPCNR_D1A_LPCNR_DUMMY;                                /* 7894, 0x15028894 */
	LPCNR_REG_D1A_LPCNR_IN1_CNT                          LPCNR_D1A_LPCNR_IN1_CNT;                              /* 7898, 0x15028898 */
	LPCNR_REG_D1A_LPCNR_IN2_CNT                          LPCNR_D1A_LPCNR_IN2_CNT;                              /* 789C, 0x1502889C */
	LPCNR_REG_D1A_LPCNR_IN3_CNT                          LPCNR_D1A_LPCNR_IN3_CNT;                              /* 78A0, 0x150288A0 */
	LPCNR_REG_D1A_LPCNR_OUT_CNT                          LPCNR_D1A_LPCNR_OUT_CNT;                              /* 78A4, 0x150288A4 */
	LPCNR_REG_D1A_LPCNR_STATUS                           LPCNR_D1A_LPCNR_STATUS;                               /* 78A8, 0x150288A8 */
	UINT32                                               rsv_78AC[37];                                         /* 78AC..793F, 0x150288AC..1502893F */
	BS_REG_D1A_BS_SPARE0                                 BS_D1A_BS_SPARE0;                                     /* 7940, 0x15028940 */
	UINT32                                               rsv_7944[15];                                         /* 7944..797F, 0x15028944..1502897F */
	PAK_REG_D6A_PAK_CONT                                 PAK_D6A_PAK_CONT;                                     /* 7980, 0x15028980 */
	UINT32                                               rsv_7984[15];                                         /* 7984..79BF, 0x15028984..150289BF */
	PAK_REG_D7A_PAK_CONT                                 PAK_D7A_PAK_CONT;                                     /* 79C0, 0x150289C0 */
	UINT32                                               rsv_79C4[15];                                         /* 79C4..79FF, 0x150289C4..150289FF */
	PAK_REG_D8A_PAK_CONT                                 PAK_D8A_PAK_CONT;                                     /* 7A00, 0x15028A00 */
	UINT32                                               rsv_7A04[15];                                         /* 7A04..7A3F, 0x15028A04..15028A3F */
	DFE_REG_D1A_DFE_FE_CTRL1                             DFE_D1A_DFE_FE_CTRL1;                                 /* 7A40, 0x15028A40 */
	DFE_REG_D1A_DFE_FE_IDX_CTRL                          DFE_D1A_DFE_FE_IDX_CTRL;                              /* 7A44, 0x15028A44 */
	DFE_REG_D1A_DFE_FE_CROP_CTRL1                        DFE_D1A_DFE_FE_CROP_CTRL1;                            /* 7A48, 0x15028A48 */
	DFE_REG_D1A_DFE_FE_CROP_CTRL2                        DFE_D1A_DFE_FE_CROP_CTRL2;                            /* 7A4C, 0x15028A4C */
	DFE_REG_D1A_DFE_FE_CTRL2                             DFE_D1A_DFE_FE_CTRL2;                                 /* 7A50, 0x15028A50 */
	UINT32                                               rsv_7A54[11];                                         /* 7A54..7A7F, 0x15028A54..15028A7F */
	CRP_REG_D1A_CRP_X_POS                                CRP_D1A_CRP_X_POS;                                    /* 7A80, 0x15028A80 */
	CRP_REG_D1A_CRP_Y_POS                                CRP_D1A_CRP_Y_POS;                                    /* 7A84, 0x15028A84 */
	UINT32                                               rsv_7A88[2398];                                       /* 7A88..9FFF, 0x15028A88..1502AFFF */
	LTMTC_REG_D1A_LTMTC_CURVE                            LTMTC_D1A_LTMTC_CURVE[1782];                          /* A000..BBD7, 0x1502B000..1502CBD7 */
	ISO_REG_D1A_ISO_ADAP                                 ISO_D1A_ISO_ADAP;                                     /* BBD8, 0x1502CBD8 */  // for ISO adaptive
	LCE_REG_D1A_LCE_TPIPE_SLM                            LCE_D1A_LCE_SLM;                                      /* BBDC, 0x1502CBDC */  // for tile(lce_full_slm_wd & lce_full_slm_ht)
	LCE_REG_D1A_LCE_TPIPE_OFFSET                         LCE_D1A_LCE_OFFSET;                                   /* BBE0, 0x1502CBE0 */  // for tile(lce_full_xoff & lce_full_yoff )
	LCE_REG_D1A_LCE_TPIPE_OUT                            LCE_D1A_LCE_OUT;                                      /* BBE4, 0x1502CBE4 */  // for tile(lce_full_out_ht)
	NR3D_REG_D1A_NR3D_NR3D_VIPI_SIZE                     NR3D_D1A_NR3D_NR3D_VIPI_SIZE;                         /* BBE8, 0x1502CBE8 */  // for NR3D vipi size
	NR3D_REG_D1A_NR3D_NR3D_VIPI_OFFSET                   NR3D_D1A_NR3D_NR3D_VIPI_OFFSET;                       /* BBEC, 0x1502CBEC */  // for NR3D vipi offset
	UINT32                                               rsv_BBF0[260];                                        /* BBF0..BFFF, 1502CBF0..1502CFFF */
}dip_x_reg_t;

#endif // _ISP_REG_DIP_H_
