Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne09.ecn.purdue.edu, pid 6723
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/butter_donut_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/butter_donut_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/butter_donut_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2936363630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293636a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29363726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293637d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29363856a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293630f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29363176a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29363216a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293632a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29363326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293633c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29363446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362ce6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362d66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362e86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362f36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362fb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29363046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293628d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293629f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362a86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362b36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362bb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362c46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293624d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362606a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362696a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293627a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362846a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293628c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293621e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362316a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293623a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361cd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361d66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361df6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361e76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361f06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361f96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29362026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293620b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293619d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361a76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361ba6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361c46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361cc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293615e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293618a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f29361146a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f293611c6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936128390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936128dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293612d860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29361382e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936138d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29361407b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293614a240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293614ac88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360d0710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360dd198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360ddbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360e3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360ee0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360eeb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360f35c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360ff048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360ffa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936109518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936109f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360939e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936096470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936096eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360a2940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360ad3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360ade10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360b4898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360bf320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360bfd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360c57f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936051278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936051cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936059748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360641d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936064c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360696a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936074128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936074b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293607e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936086080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936086ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293600f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293600ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293601ba20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360234a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936023ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293602b978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936034400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936034e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293603b8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936046358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2936046da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2935fce828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2935fd72b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2935fd7cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2935fde780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2935feb208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2935febc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2935ff36d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29370ab080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29370abb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f29360025c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293600c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f293600ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2935f95518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935f95e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935f9c0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935f9c2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935f9c518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935f9c748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935f9c978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935f9cba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935f9cdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935fa9048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935fa9278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935fa94a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935fa96d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935fa9908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935fa9b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935fa9d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2935fa9f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f2935f5beb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f2935f64518>]
others(0)=[]
ingesting configs/topologies/nr_list/butter_donut_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/butter_donut_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37246051057500 because a thread reached the max instruction count
