###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       211841   # Number of WRITE/WRITEP commands
num_reads_done                 =       544645   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       430789   # Number of read row buffer hits
num_read_cmds                  =       544645   # Number of READ/READP commands
num_writes_done                =       211855   # Number of read requests issued
num_write_row_hits             =       152864   # Number of write row buffer hits
num_act_cmds                   =       173416   # Number of ACT commands
num_pre_cmds                   =       173391   # Number of PRE commands
num_ondemand_pres              =       150544   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9499731   # Cyles of rank active rank.0
rank_active_cycles.1           =      9223704   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       500269   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       776296   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       701839   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8412   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3337   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1802   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1087   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1643   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2619   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3146   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4670   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         8661   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19288   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          647   # Write cmd latency (cycles)
write_latency[40-59]           =         1216   # Write cmd latency (cycles)
write_latency[60-79]           =         3008   # Write cmd latency (cycles)
write_latency[80-99]           =         5936   # Write cmd latency (cycles)
write_latency[100-119]         =         8344   # Write cmd latency (cycles)
write_latency[120-139]         =        12064   # Write cmd latency (cycles)
write_latency[140-159]         =        13205   # Write cmd latency (cycles)
write_latency[160-179]         =        14313   # Write cmd latency (cycles)
write_latency[180-199]         =        14429   # Write cmd latency (cycles)
write_latency[200-]            =       138655   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       244876   # Read request latency (cycles)
read_latency[40-59]            =        76001   # Read request latency (cycles)
read_latency[60-79]            =        79308   # Read request latency (cycles)
read_latency[80-99]            =        24844   # Read request latency (cycles)
read_latency[100-119]          =        17777   # Read request latency (cycles)
read_latency[120-139]          =        14672   # Read request latency (cycles)
read_latency[140-159]          =         9711   # Read request latency (cycles)
read_latency[160-179]          =         7578   # Read request latency (cycles)
read_latency[180-199]          =         6682   # Read request latency (cycles)
read_latency[200-]             =        63195   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.05751e+09   # Write energy
read_energy                    =  2.19601e+09   # Read energy
act_energy                     =  4.74466e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.40129e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.72622e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92783e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75559e+09   # Active standby energy rank.1
average_read_latency           =      98.3765   # Average read request latency (cycles)
average_interarrival           =      13.2187   # Average request interarrival latency (cycles)
total_energy                   =  1.67288e+10   # Total energy (pJ)
average_power                  =      1672.88   # Average power (mW)
average_bandwidth              =      6.45547   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       253334   # Number of WRITE/WRITEP commands
num_reads_done                 =       594101   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       461905   # Number of read row buffer hits
num_read_cmds                  =       594102   # Number of READ/READP commands
num_writes_done                =       253349   # Number of read requests issued
num_write_row_hits             =       185062   # Number of write row buffer hits
num_act_cmds                   =       201197   # Number of ACT commands
num_pre_cmds                   =       201165   # Number of PRE commands
num_ondemand_pres              =       177580   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9377180   # Cyles of rank active rank.0
rank_active_cycles.1           =      9313446   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       622820   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       686554   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       795434   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6017   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3244   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1713   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1132   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1637   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2668   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3094   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4726   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         8747   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19043   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =          729   # Write cmd latency (cycles)
write_latency[40-59]           =         1221   # Write cmd latency (cycles)
write_latency[60-79]           =         2815   # Write cmd latency (cycles)
write_latency[80-99]           =         6416   # Write cmd latency (cycles)
write_latency[100-119]         =         9174   # Write cmd latency (cycles)
write_latency[120-139]         =        13212   # Write cmd latency (cycles)
write_latency[140-159]         =        14674   # Write cmd latency (cycles)
write_latency[160-179]         =        16068   # Write cmd latency (cycles)
write_latency[180-199]         =        16947   # Write cmd latency (cycles)
write_latency[200-]            =       172057   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       239472   # Read request latency (cycles)
read_latency[40-59]            =        80584   # Read request latency (cycles)
read_latency[60-79]            =        91795   # Read request latency (cycles)
read_latency[80-99]            =        31800   # Read request latency (cycles)
read_latency[100-119]          =        22145   # Read request latency (cycles)
read_latency[120-139]          =        18118   # Read request latency (cycles)
read_latency[140-159]          =        11731   # Read request latency (cycles)
read_latency[160-179]          =         9210   # Read request latency (cycles)
read_latency[180-199]          =         7550   # Read request latency (cycles)
read_latency[200-]             =        81695   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.26464e+09   # Write energy
read_energy                    =  2.39542e+09   # Read energy
act_energy                     =  5.50475e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.98954e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.29546e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85136e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81159e+09   # Active standby energy rank.1
average_read_latency           =      113.464   # Average read request latency (cycles)
average_interarrival           =         11.8   # Average request interarrival latency (cycles)
total_energy                   =  1.72066e+10   # Total energy (pJ)
average_power                  =      1720.66   # Average power (mW)
average_bandwidth              =      7.23157   # Average bandwidth
