#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 20 14:44:12 2021
# Process ID: 660
# Current directory: /home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page
# Command line: vivado -mode batch -source syn_page_add.tcl
# Log file: /home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/vivado.log
# Journal file: /home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/vivado.jou
#-----------------------------------------------------------
source syn_page_add.tcl
# set dir "./src/"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_zculling_bot.log "w"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top leaf -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top leaf -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 681 
WARNING: [Synth 8-2507] parameter declaration becomes local in riscv2consumer with formal parameter declaration list [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/riscv2consumer.v:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in riscv2consumer with formal parameter declaration list [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/riscv2consumer.v:15]
WARNING: [Synth 8-2490] overwriting previous definition of module rise_detect [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf_interface.v:121]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.227 ; gain = 88.500 ; free physical = 15769 ; free virtual = 25275
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'leaf' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf.v:2]
INFO: [Synth 8-6157] synthesizing module 'leaf_interface' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf_interface.v:11]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 1 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter OUT_PORTS_REG_BITS bound to: 26 - type: integer 
	Parameter IN_PORTS_REG_BITS bound to: 9 - type: integer 
	Parameter REG_CONTROL_BITS bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Extract_Control' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ExtractCtrl.v:24]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Extract_Control' (1#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ExtractCtrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'Config_Controls' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Config_Controls.v:25]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 1 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter OUT_PORTS_REG_BITS bound to: 26 - type: integer 
	Parameter IN_PORTS_REG_BITS bound to: 9 - type: integer 
	Parameter REG_CONTROL_BITS bound to: 44 - type: integer 
INFO: [Synth 8-4471] merging register 'out_port_reg[0].update_bram_addr_en_reg[0:0]' into 'out_port_reg[0].update_freespace_en_reg[0:0]' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Config_Controls.v:128]
WARNING: [Synth 8-6014] Unused sequential element out_port_reg[0].update_bram_addr_en_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Config_Controls.v:128]
INFO: [Synth 8-6155] done synthesizing module 'Config_Controls' (2#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Config_Controls.v:25]
INFO: [Synth 8-6157] synthesizing module 'Stream_Flow_Control' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Stream_Flow_Control.v:21]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 1 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter OUT_PORTS_REG_BITS bound to: 26 - type: integer 
	Parameter IN_PORTS_REG_BITS bound to: 9 - type: integer 
	Parameter REG_CONTROL_BITS bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'converge_ctrl' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/converge_ctrl.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 1 - type: integer 
	Parameter MAX_NUM_OUT_PORTS bound to: 7 - type: integer 
	Parameter MAX_NUM_IN_PORTS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 49 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 49 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 49 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 49 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 784 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 784 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 49 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 49 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 49 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 49 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 49 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 49 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 49 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 49 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 49 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (3#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (4#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (5#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (6#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (6#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (7#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (8#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 19 given [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/converge_ctrl.v:252]
INFO: [Synth 8-6157] synthesizing module 'rise_detect' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf_interface.v:121]
	Parameter data_width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rise_detect' (9#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf_interface.v:121]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net update_packet[2] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/converge_ctrl.v:61]
WARNING: [Synth 8-3848] Net update_packet[3] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/converge_ctrl.v:61]
WARNING: [Synth 8-3848] Net update_packet[4] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/converge_ctrl.v:61]
WARNING: [Synth 8-3848] Net update_packet[5] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/converge_ctrl.v:61]
WARNING: [Synth 8-3848] Net update_packet[6] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/converge_ctrl.v:61]
INFO: [Synth 8-6155] done synthesizing module 'converge_ctrl' (10#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/converge_ctrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'outport_sel' does not match port width (7) of module 'converge_ctrl' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Stream_Flow_Control.v:72]
INFO: [Synth 8-6157] synthesizing module 'Input_Port_Cluster' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port_Cluster.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 1 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Input_Port' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 1 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PORT_No bound to: 2 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter BRAM_DEPTH bound to: 2112 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_b_in' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/write_b_in.v:5]
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PORT_No bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'write_b_in' (11#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/write_b_in.v:5]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8813]
	Parameter MEMORY_SIZE bound to: 2112 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 2112 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 33 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 33 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 33 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:520]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (11#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (12#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8813]
INFO: [Synth 8-6157] synthesizing module 'read_b_in' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/read_b_in.v:9]
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter R0W1 bound to: 1'b0 
	Parameter R1W0 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'read_b_in' (13#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/read_b_in.v:9]
INFO: [Synth 8-6157] synthesizing module 'data_converter' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port.v:325]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 512 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (13#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (14#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (15#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (15#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (15#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1664]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1689]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (16#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (16#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (16#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (17#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (4) of module 'xpm_fifo_async' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port.v:388]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (4) of module 'xpm_fifo_async' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port.v:390]
WARNING: [Synth 8-350] instance 'xpm_fifo_async2user' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port.v:372]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'data_converter' (18#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port.v:325]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Input_Port' (19#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Port__parameterized0' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 1 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PORT_No bound to: 3 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter BRAM_DEPTH bound to: 2112 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_b_in__parameterized0' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/write_b_in.v:5]
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PORT_No bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'write_b_in__parameterized0' (19#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/write_b_in.v:5]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Input_Port__parameterized0' (19#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port.v:23]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Input_Port_Cluster' (20#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Input_Port_Cluster.v:23]
INFO: [Synth 8-6157] synthesizing module 'Output_Port_Cluster' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Output_Port_Cluster.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 1 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter OUT_PORTS_REG_BITS bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Output_Port' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Output_Port.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_b_out' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/write_b_out.v:1]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'write_b_out' (21#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/write_b_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized0' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized2' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
	Parameter REG_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized2' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized0' (21#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_async__parameterized0' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Output_Port.v:172]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_async__parameterized0' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Output_Port.v:174]
WARNING: [Synth 8-350] instance 'xpm_fifo_async_inst' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Output_Port.v:156]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Output_Port' (22#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Output_Port.v:23]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Output_Port_Cluster' (23#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Output_Port_Cluster.v:23]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Stream_Flow_Control' (24#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/Stream_Flow_Control.v:21]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'leaf_interface' (25#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf_interface.v:11]
INFO: [Synth 8-6157] synthesizing module 'picorv32_wrapper' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32_wrapper.v:1]
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter ADDR_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:62]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b1 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b1 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b1 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b1 
	Parameter REGS_INIT_ZERO bound to: 1'b1 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 36 - type: integer 
	Parameter regindex_bits bound to: 6 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_mul' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2200]
	Parameter STEPS_AT_ONCE bound to: 1 - type: integer 
	Parameter CARRY_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2231]
INFO: [Synth 8-4471] merging register 'pcpi_ready_reg' into 'pcpi_wr_reg' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2312]
WARNING: [Synth 8-6014] Unused sequential element pcpi_ready_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2312]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_mul' (26#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2200]
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_div' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2423]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2448]
INFO: [Synth 8-4471] merging register 'pcpi_wr_reg' into 'pcpi_ready_reg' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2469]
WARNING: [Synth 8-6014] Unused sequential element pcpi_wr_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2469]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_div' (27#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:2423]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:337]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:337]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:408]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:444]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:460]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:514]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:442]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:910]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:992]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:908]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1125]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1255]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1255]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1272]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1272]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1272]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1318]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1318]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1489]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1489]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1501]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1501]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1587]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1631]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1631]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1739]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1770]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1840]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1840]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1848]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1848]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1863]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1863]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1888]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1888]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1905]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1905]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:438]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:782]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:783]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:784]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:785]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:786]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:787]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:788]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:791]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:796]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:797]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:799]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:802]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:803]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:804]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:808]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1409]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1410]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1411]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1413]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1416]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1417]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1420]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1421]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1422]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1423]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1443]
WARNING: [Synth 8-6014] Unused sequential element decoder_trigger_q_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1450]
WARNING: [Synth 8-6014] Unused sequential element decoder_pseudo_trigger_q_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1452]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (28#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:62]
WARNING: [Synth 8-350] instance 'uut' of module 'picorv32' requires 27 connections, but only 11 given [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32_wrapper.v:66]
INFO: [Synth 8-6157] synthesizing module 'riscv2consumer' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/riscv2consumer.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TR bound to: 1'b0 
	Parameter RE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'riscv2consumer' (29#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/riscv2consumer.v:1]
INFO: [Synth 8-6157] synthesizing module 'picorv_mem' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv_mem.v:1]
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter ADDR_BITS bound to: 16 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'rise_detect__parameterized0' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf_interface.v:121]
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rise_detect__parameterized0' (29#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf_interface.v:121]
INFO: [Synth 8-6157] synthesizing module 'ram0' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:1]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
	Parameter INIT_VALUE bound to: ./firmware0.hex - type: string 
	Parameter BRAM_DEPTH bound to: 65536 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './firmware0.hex'; please make sure the file is added to project and has read permission, ignoring [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:22]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-6155] done synthesizing module 'ram0' (30#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram0__parameterized0' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:1]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
	Parameter INIT_VALUE bound to: ./firmware1.hex - type: string 
	Parameter BRAM_DEPTH bound to: 65536 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './firmware1.hex'; please make sure the file is added to project and has read permission, ignoring [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:22]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-6155] done synthesizing module 'ram0__parameterized0' (30#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram0__parameterized1' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:1]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
	Parameter INIT_VALUE bound to: ./firmware2.hex - type: string 
	Parameter BRAM_DEPTH bound to: 65536 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './firmware2.hex'; please make sure the file is added to project and has read permission, ignoring [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:22]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-6155] done synthesizing module 'ram0__parameterized1' (30#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram0__parameterized2' [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:1]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
	Parameter INIT_VALUE bound to: ./firmware3.hex - type: string 
	Parameter BRAM_DEPTH bound to: 65536 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './firmware3.hex'; please make sure the file is added to project and has read permission, ignoring [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:22]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-6155] done synthesizing module 'ram0__parameterized2' (30#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/ram0.v:1]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
WARNING: [Synth 8-3848] Net dout in module/entity picorv_mem does not have driver. [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv_mem.v:20]
INFO: [Synth 8-6155] done synthesizing module 'picorv_mem' (31#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv_mem.v:1]
WARNING: [Synth 8-350] instance 'picorv_mem_inst' of module 'picorv_mem' requires 36 connections, but only 34 given [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32_wrapper.v:134]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-6155] done synthesizing module 'picorv32_wrapper' (32#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32_wrapper.v:1]
WARNING: [Synth 8-350] instance 'picorv32_wrapper_inst' of module 'picorv32_wrapper' requires 28 connections, but only 18 given [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf.v:49]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-6155] done synthesizing module 'leaf' (33#1) [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/leaf.v:2]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[31]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[30]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[29]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[28]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[27]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[26]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[25]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[24]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[23]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[22]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[21]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[20]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[19]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[18]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[17]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[16]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[15]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[14]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[13]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[12]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[11]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[10]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[9]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[8]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[7]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[6]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[5]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[4]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[3]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[2]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[1]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port dout[0]
WARNING: [Synth 8-3331] design picorv_mem has unconnected port mem_instr
WARNING: [Synth 8-3331] design picorv_mem has unconnected port ready_downward
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[0]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_ready
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port sleep
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1520.352 ; gain = 163.625 ; free physical = 15742 ; free virtual = 25266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1520.352 ; gain = 163.625 ; free physical = 15751 ; free virtual = 25275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1520.352 ; gain = 163.625 ; free physical = 15751 ; free virtual = 25275
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leaf_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leaf_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leaf_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leaf_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leaf_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leaf_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leaf_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leaf_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.031 ; gain = 0.000 ; free physical = 15019 ; free virtual = 24532
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.031 ; gain = 0.000 ; free physical = 15020 ; free virtual = 24533
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.031 ; gain = 0.000 ; free physical = 15020 ; free virtual = 24533
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2490.031 ; gain = 0.000 ; free physical = 15020 ; free virtual = 24533
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.031 ; gain = 1133.305 ; free physical = 15120 ; free virtual = 24617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.031 ; gain = 1133.305 ; free physical = 15120 ; free virtual = 24617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /xpm_memory_tdpram_inst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /xpm_memory_tdpram_inst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /xpm_memory_tdpram_inst_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /xpm_memory_tdpram_inst_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.031 ; gain = 1133.305 ; free physical = 15109 ; free virtual = 24617
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-5544] ROM "outport_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stream_out_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5544] ROM "gen_rst_ic.rst_seq_reentered" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.fifo_wr_rst_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.wr_rst_busy_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-5544] ROM "gen_rst_ic.rst_seq_reentered" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.fifo_wr_rst_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.wr_rst_busy_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5544] ROM "gen_rst_ic.rst_seq_reentered" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.fifo_wr_rst_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.wr_rst_busy_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/src/picorv32.v:1243]
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_irq_pending" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_irq_pending" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mem_la_wstrb0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_rd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_rs1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_rs2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_next_pc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "stream2riscv_vld1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream2riscv_vld2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream2riscv_vld3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream2riscv_vld4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-6039] Cascade height of 1 specified for RAM 'ram_reg'. This RAM won't be implemented using cascade chain
INFO: [Synth 8-6039] Cascade height of 1 specified for RAM 'ram_reg'. This RAM won't be implemented using cascade chain
INFO: [Synth 8-6039] Cascade height of 1 specified for RAM 'ram_reg'. This RAM won't be implemented using cascade chain
INFO: [Synth 8-6039] Cascade height of 1 specified for RAM 'ram_reg'. This RAM won't be implemented using cascade chain
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.031 ; gain = 1133.305 ; free physical = 15052 ; free virtual = 24599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 22    
	   4 Input      4 Bit       Adders := 9     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 54    
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 1     
	               49 Bit    Registers := 8     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 10    
	               32 Bit    Registers := 28    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 26    
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 35    
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 198   
+---RAMs : 
	             512K Bit         RAMs := 4     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 4     
	               1K Bit         RAMs := 1     
	              784 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     49 Bit        Muxes := 22    
	   2 Input     36 Bit        Muxes := 1     
	   9 Input     36 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 41    
	   4 Input     32 Bit        Muxes := 12    
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 8     
	   5 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      5 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   8 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 39    
	   5 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 36    
	  12 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Extract_Control 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 2     
Module Config_Controls 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
+---RAMs : 
	              784 Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module rise_detect 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module converge_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               49 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 17    
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module write_b_in 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module read_b_in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_base__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data_converter__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write_b_in__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
Module xpm_fifo_rst__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write_b_out 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Output_Port 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module picorv32_pcpi_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 16    
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32_pcpi_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 91    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   9 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	   4 Input     32 Bit        Muxes := 12    
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   5 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 3     
	  12 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 68    
	   4 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module riscv2consumer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rise_detect__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ram0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module ram0__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module ram0__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module ram0__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module picorv_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module picorv32_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_rdata_q2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_op1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_irq_pending" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "picorv32_wrapper_inst/picorv_mem_inst/stream2riscv_vld1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "picorv32_wrapper_inst/picorv_mem_inst/stream2riscv_vld2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "picorv32_wrapper_inst/picorv_mem_inst/stream2riscv_vld3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "picorv32_wrapper_inst/picorv_mem_inst/stream2riscv_vld4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal gen_wr_a.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6039] Cascade height of 1 specified for RAM 'picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg'. This RAM won't be implemented using cascade chain
INFO: [Synth 8-6039] Cascade height of 1 specified for RAM 'picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg'. This RAM won't be implemented using cascade chain
INFO: [Synth 8-6039] Cascade height of 1 specified for RAM 'picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg'. This RAM won't be implemented using cascade chain
INFO: [Synth 8-6039] Cascade height of 1 specified for RAM 'picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg'. This RAM won't be implemented using cascade chain
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[34]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[35]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[2]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[3]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[37]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[38]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[39]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[5]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[6]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[7]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[41]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[42]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[43]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[9]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[10]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[11]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[45]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[46]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[47]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[13]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[14]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[15]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[49]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[50]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[51]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[17]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[18]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[19]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[53]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[54]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[55]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[21]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[22]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[23]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[57]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[58]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[59]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[25]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[26]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[27]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[61]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[62]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[63]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[29]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[30]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[31]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[33]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[0]' (FDRE) to 'picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\picorv32_wrapper_inst/uut /pcpi_mul/\rdx_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\picorv32_wrapper_inst/uut /\decoded_rd_reg[5] )
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs2_reg_rep[0]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_rs2_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs2_reg_rep[1]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_rs2_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs2_reg_rep[2]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_rs2_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs2_reg_rep[3]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_rs2_reg[3]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs2_reg_rep[4]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_rs2_reg[4]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs2_reg_rep[5]' (FDRE) to 'picorv32_wrapper_inst/uut/decoded_rs2_reg[5]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs1_reg_rep[0]' (FDRE) to 'picorv32_wrapper_inst/uut/decoded_rs1_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs1_reg_rep[1]' (FDRE) to 'picorv32_wrapper_inst/uut/decoded_rs1_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs1_reg_rep[2]' (FDRE) to 'picorv32_wrapper_inst/uut/decoded_rs1_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs1_reg_rep[3]' (FDRE) to 'picorv32_wrapper_inst/uut/decoded_rs1_reg[3]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs1_reg_rep[4]' (FDRE) to 'picorv32_wrapper_inst/uut/decoded_rs1_reg[4]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_rs1_reg_rep[5]' (FDSE) to 'picorv32_wrapper_inst/uut/decoded_rs1_reg[5]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[20]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[21]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[21]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[22]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[22]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[23]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[23]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[24]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[24]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[25]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[25]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[26]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[26]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[27]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[27]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[28]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[28]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[29]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[29]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[30]'
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[30]' (FDE) to 'picorv32_wrapper_inst/uut/decoded_imm_j_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\picorv32_wrapper_inst/uut /\decoded_imm_j_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\picorv32_wrapper_inst/uut /\cpu_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'picorv32_wrapper_inst/uut/mem_addr_reg[0]' (FDE) to 'picorv32_wrapper_inst/uut/mem_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\picorv32_wrapper_inst/uut /\mem_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][0]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][48]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][0]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][1]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][1]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][2]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][2]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][3]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][3]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][4]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][4]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][5]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][5]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][6]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][6]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][7]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][7]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][8]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][8]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][9]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][9]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][10]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][10]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][11]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][11]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][12]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][12]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][13]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][13]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 2490.031 ; gain = 1133.305 ; free physical = 14963 ; free virtual = 24526
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|ram0:                            | ram_reg                          | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|ram0__parameterized0:            | ram_reg                          | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|ram0__parameterized1:            | ram_reg                          | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|ram0__parameterized2:            | ram_reg                          | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                               | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|\leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 49              | RAM32M16 x 4   | 
|\picorv32_wrapper_inst/uut                                                                                | cpuregs_reg                      | Implied   | 64 x 32              | RAM64M8 x 10   | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_2/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 2725.695 ; gain = 1368.969 ; free physical = 14431 ; free virtual = 24004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 2729.695 ; gain = 1372.969 ; free physical = 14429 ; free virtual = 24002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|ram0:                            | ram_reg                          | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|ram0__parameterized0:            | ram_reg                          | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|ram0__parameterized1:            | ram_reg                          | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|ram0__parameterized2:            | ram_reg                          | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                               | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|\leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 49              | RAM32M16 x 4   | 
|\picorv32_wrapper_inst/uut                                                                                | cpuregs_reg                      | Implied   | 64 x 32              | RAM64M8 x 10   | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance picorv32_wrapper_inst/picorv_mem_inst/ram_inst_0/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 2809.961 ; gain = 1453.234 ; free physical = 14372 ; free virtual = 23962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [12] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [10] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [9] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [11] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [16] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [13] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [15] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [14] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [2] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \picorv32_wrapper_inst/mem_addr [8] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 2809.961 ; gain = 1453.234 ; free physical = 14377 ; free virtual = 23965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 2809.961 ; gain = 1453.234 ; free physical = 14375 ; free virtual = 23965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 2809.961 ; gain = 1453.234 ; free physical = 14366 ; free virtual = 23960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 2809.961 ; gain = 1453.234 ; free physical = 14366 ; free virtual = 23960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 2809.961 ; gain = 1453.234 ; free physical = 14365 ; free virtual = 23960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 2809.961 ; gain = 1453.234 ; free physical = 14365 ; free virtual = 23960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |    80|
|2     |LUT1       |   201|
|3     |LUT2       |   450|
|4     |LUT3       |   544|
|5     |LUT4       |   612|
|6     |LUT5       |   476|
|7     |LUT6       |  1206|
|8     |MUXF7      |     6|
|9     |RAM32M16   |     4|
|10    |RAM64M8    |    10|
|11    |RAMB18E2   |     3|
|12    |RAMB36E2   |     4|
|13    |RAMB36E2_1 |    64|
|14    |FDCE       |    15|
|15    |FDRE       |  2200|
|16    |FDSE       |   139|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+-----------------------------------------+------+
|      |Instance                                             |Module                                   |Cells |
+------+-----------------------------------------------------+-----------------------------------------+------+
|1     |top                                                  |                                         |  6014|
|2     |  leaf_interface_inst                                |leaf_interface                           |  1786|
|3     |    ConCtrl                                          |Config_Controls                          |    49|
|4     |    ExCtrl                                           |Extract_Control                          |   180|
|5     |    sfc                                              |Stream_Flow_Control                      |  1557|
|6     |      ConCtrl                                        |converge_ctrl                            |   393|
|7     |        xpm_fifo_sync_inst                           |xpm_fifo_sync                            |   149|
|8     |          xpm_fifo_base_inst                         |xpm_fifo_base                            |   149|
|9     |            \gen_sdpram.xpm_memory_base_inst         |xpm_memory_base                          |    53|
|10    |            rdp_inst                                 |xpm_counter_updn_22                      |    24|
|11    |            rdpp1_inst                               |xpm_counter_updn__parameterized0_23      |     8|
|12    |            rst_d1_inst                              |xpm_fifo_reg_bit_24                      |     3|
|13    |            wrp_inst                                 |xpm_counter_updn_25                      |    15|
|14    |            wrpp1_inst                               |xpm_counter_updn__parameterized0_26      |    12|
|15    |            xpm_fifo_rst_inst                        |xpm_fifo_rst                             |    13|
|16    |        rise_detect_u                                |rise_detect                              |    17|
|17    |      ipc                                            |Input_Port_Cluster                       |   730|
|18    |        \input_port_inst[0].IPort                    |Input_Port                               |   365|
|19    |          xpm_memory_tdpram_inst_0                   |xpm_memory_tdpram__1                     |     5|
|20    |            xpm_memory_base_inst                     |xpm_memory_base__parameterized0__1       |     5|
|21    |          xpm_memory_tdpram_inst_1                   |xpm_memory_tdpram__2                     |     5|
|22    |            xpm_memory_base_inst                     |xpm_memory_base__parameterized0__2       |     5|
|23    |          data_converter_inst                        |data_converter__xdcDup__1                |   236|
|24    |            xpm_fifo_async2user                      |xpm_fifo_async__xdcDup__1                |   232|
|25    |              \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base__parameterized0__xdcDup__1 |   232|
|26    |                \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base__parameterized1__2       |     2|
|27    |                \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__4                          |    18|
|28    |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__4          |    23|
|29    |                \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray__5                          |    18|
|30    |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__5          |    23|
|31    |                \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec_12                      |    10|
|32    |                \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_13      |     9|
|33    |                \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_14                      |     9|
|34    |                \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_15      |     6|
|35    |                rdp_inst                             |xpm_counter_updn_16                      |    18|
|36    |                rdpp1_inst                           |xpm_counter_updn__parameterized0_17      |     8|
|37    |                rst_d1_inst                          |xpm_fifo_reg_bit_18                      |     3|
|38    |                wrp_inst                             |xpm_counter_updn_19                      |    11|
|39    |                wrpp1_inst                           |xpm_counter_updn__parameterized0_20      |    10|
|40    |                wrpp2_inst                           |xpm_counter_updn__parameterized1_21      |     8|
|41    |                xpm_fifo_rst_inst                    |xpm_fifo_rst__parameterized0__xdcDup__1  |    33|
|42    |                  \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__6                      |     2|
|43    |                  \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst__7                      |     2|
|44    |          rbi                                        |read_b_in_11                             |    76|
|45    |          wbi                                        |write_b_in                               |    43|
|46    |        \input_port_inst[1].IPort                    |Input_Port__parameterized0               |   365|
|47    |          xpm_memory_tdpram_inst_0                   |xpm_memory_tdpram__3                     |     5|
|48    |            xpm_memory_base_inst                     |xpm_memory_base__parameterized0__3       |     5|
|49    |          xpm_memory_tdpram_inst_1                   |xpm_memory_tdpram                        |     5|
|50    |            xpm_memory_base_inst                     |xpm_memory_base__parameterized0          |     5|
|51    |          data_converter_inst                        |data_converter                           |   236|
|52    |            xpm_fifo_async2user                      |xpm_fifo_async                           |   232|
|53    |              \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base__parameterized0            |   232|
|54    |                \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base__parameterized1          |     2|
|55    |                \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__6                          |    18|
|56    |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__6          |    23|
|57    |                \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray                             |    18|
|58    |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0             |    23|
|59    |                \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                         |    10|
|60    |                \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0         |     9|
|61    |                \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_6                       |     9|
|62    |                \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_7       |     6|
|63    |                rdp_inst                             |xpm_counter_updn                         |    18|
|64    |                rdpp1_inst                           |xpm_counter_updn__parameterized0         |     8|
|65    |                rst_d1_inst                          |xpm_fifo_reg_bit_8                       |     3|
|66    |                wrp_inst                             |xpm_counter_updn_9                       |    11|
|67    |                wrpp1_inst                           |xpm_counter_updn__parameterized0_10      |    10|
|68    |                wrpp2_inst                           |xpm_counter_updn__parameterized1         |     8|
|69    |                xpm_fifo_rst_inst                    |xpm_fifo_rst__parameterized0__xdcDup__2  |    33|
|70    |                  \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__8                      |     2|
|71    |                  \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst__9                      |     2|
|72    |          rbi                                        |read_b_in                                |    76|
|73    |          wbi                                        |write_b_in__parameterized0               |    43|
|74    |      opc                                            |Output_Port_Cluster                      |   412|
|75    |        \output_port_cluster[0].OPort                |Output_Port                              |   412|
|76    |          xpm_fifo_async_inst                        |xpm_fifo_async__parameterized0           |   374|
|77    |            \gnuram_async_fifo.xpm_fifo_base_inst    |xpm_fifo_base__parameterized1            |   374|
|78    |              \gen_sdpram.xpm_memory_base_inst       |xpm_memory_base__parameterized2          |     2|
|79    |              \gen_cdc_pntr.wr_pntr_cdc_inst         |xpm_cdc_gray__parameterized1__2          |    33|
|80    |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2__2          |    38|
|81    |              \gen_cdc_pntr.rd_pntr_cdc_inst         |xpm_cdc_gray__parameterized1             |    33|
|82    |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2             |    38|
|83    |              \gen_cdc_pntr.rpw_gray_reg             |xpm_fifo_reg_vec__parameterized1         |    13|
|84    |              \gen_cdc_pntr.rpw_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2         |     8|
|85    |              \gen_cdc_pntr.wpr_gray_reg             |xpm_fifo_reg_vec__parameterized1_2       |     9|
|86    |              \gen_cdc_pntr.wpr_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2_3       |    17|
|87    |              rdp_inst                               |xpm_counter_updn__parameterized2         |    27|
|88    |              rdpp1_inst                             |xpm_counter_updn__parameterized3         |    18|
|89    |              rst_d1_inst                            |xpm_fifo_reg_bit                         |     3|
|90    |              wrp_inst                               |xpm_counter_updn__parameterized2_4       |    27|
|91    |              wrpp1_inst                             |xpm_counter_updn__parameterized3_5       |    23|
|92    |              wrpp2_inst                             |xpm_counter_updn__parameterized4         |    15|
|93    |              xpm_fifo_rst_inst                      |xpm_fifo_rst__parameterized0             |    33|
|94    |                \gen_rst_ic.wrst_rd_inst             |xpm_cdc_sync_rst__10                     |     2|
|95    |                \gen_rst_ic.rrst_wr_inst             |xpm_cdc_sync_rst                         |     2|
|96    |  picorv32_wrapper_inst                              |picorv32_wrapper                         |  4228|
|97    |    picorv_mem_inst                                  |picorv_mem                               |   263|
|98    |      i1                                             |rise_detect__parameterized0              |     4|
|99    |      ram_inst_0                                     |ram0                                     |    25|
|100   |      ram_inst_1                                     |ram0__parameterized0                     |    37|
|101   |      ram_inst_2                                     |ram0__parameterized1                     |    27|
|102   |      ram_inst_3                                     |ram0__parameterized2                     |    24|
|103   |      rise1                                          |rise_detect__parameterized0_0            |     4|
|104   |      rise2                                          |rise_detect__parameterized0_1            |     4|
|105   |    port1                                            |riscv2consumer                           |    34|
|106   |    uut                                              |picorv32                                 |  3919|
|107   |      pcpi_div                                       |picorv32_pcpi_div                        |   662|
|108   |      pcpi_mul                                       |picorv32_pcpi_mul                        |   552|
+------+-----------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 2809.961 ; gain = 1453.234 ; free physical = 14365 ; free virtual = 23960
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 183 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2809.961 ; gain = 483.555 ; free physical = 14400 ; free virtual = 23995
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:20 . Memory (MB): peak = 2809.969 ; gain = 1453.234 ; free physical = 14408 ; free virtual = 24003
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 14285 ; free virtual = 23869
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
628 Infos, 262 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:23 . Memory (MB): peak = 3046.344 ; gain = 1705.840 ; free physical = 14344 ; free virtual = 23927
# write_checkpoint -force page_add_netlist.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 14344 ; free virtual = 23927
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.359 ; gain = 0.000 ; free physical = 14339 ; free virtual = 23926
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/page_add_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 20 14:45:43 2021
| Host         : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical
| Design       : leaf
| Device       : xczu9egffvb1156-2
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------+------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
|                        Instance                        |                  Module                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+--------------------------------------------------------+------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
| leaf                                                   |                                    (top) |       3048 |       2936 |     112 |    0 | 2354 |     68 |      3 |    0 |            0 |
|   leaf_interface_inst                                  |                           leaf_interface |        683 |        651 |      32 |    0 |  952 |      4 |      3 |    0 |            0 |
|     ConCtrl                                            |                          Config_Controls |          5 |          5 |       0 |    0 |   43 |      0 |      0 |    0 |            0 |
|     ExCtrl                                             |                          Extract_Control |         95 |         95 |       0 |    0 |   77 |      0 |      0 |    0 |            0 |
|     sfc                                                |                      Stream_Flow_Control |        583 |        551 |      32 |    0 |  832 |      4 |      3 |    0 |            0 |
|       (sfc)                                            |                      Stream_Flow_Control |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       ConCtrl                                          |                            converge_ctrl |        185 |        153 |      32 |    0 |  219 |      0 |      0 |    0 |            0 |
|         (ConCtrl)                                      |                            converge_ctrl |        105 |        105 |       0 |    0 |  121 |      0 |      0 |    0 |            0 |
|         rise_detect_u                                  |                              rise_detect |          7 |          7 |       0 |    0 |    6 |      0 |      0 |    0 |            0 |
|         xpm_fifo_sync_inst                             |                            xpm_fifo_sync |         73 |         41 |      32 |    0 |   92 |      0 |      0 |    0 |            0 |
|           (xpm_fifo_sync_inst)                         |                            xpm_fifo_sync |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           xpm_fifo_base_inst                           |                            xpm_fifo_base |         73 |         41 |      32 |    0 |   92 |      0 |      0 |    0 |            0 |
|             (xpm_fifo_base_inst)                       |                            xpm_fifo_base |          2 |          2 |       0 |    0 |   19 |      0 |      0 |    0 |            0 |
|             gen_sdpram.xpm_memory_base_inst            |                          xpm_memory_base |         32 |          0 |      32 |    0 |   49 |      0 |      0 |    0 |            0 |
|             rdp_inst                                   |                      xpm_counter_updn_22 |         16 |         16 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|             rdpp1_inst                                 |      xpm_counter_updn__parameterized0_23 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|             rst_d1_inst                                |                      xpm_fifo_reg_bit_24 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             wrp_inst                                   |                      xpm_counter_updn_25 |          7 |          7 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|             wrpp1_inst                                 |      xpm_counter_updn__parameterized0_26 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|             xpm_fifo_rst_inst                          |                             xpm_fifo_rst |          6 |          6 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|       ipc                                              |                       Input_Port_Cluster |        232 |        232 |       0 |    0 |  390 |      4 |      2 |    0 |            0 |
|         input_port_inst[0].IPort                       |                               Input_Port |        116 |        116 |       0 |    0 |  195 |      2 |      1 |    0 |            0 |
|           (input_port_inst[0].IPort)                   |                               Input_Port |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           data_converter_inst                          |                data_converter__xdcDup__1 |         78 |         78 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|             (data_converter_inst)                      |                data_converter__xdcDup__1 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             xpm_fifo_async2user                        |                xpm_fifo_async__xdcDup__1 |         76 |         76 |       0 |    0 |  133 |      0 |      1 |    0 |            0 |
|               (xpm_fifo_async2user)                    |                xpm_fifo_async__xdcDup__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     | xpm_fifo_base__parameterized0__xdcDup__1 |         76 |         76 |       0 |    0 |  133 |      0 |      1 |    0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) | xpm_fifo_base__parameterized0__xdcDup__1 |          2 |          2 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |          xpm_cdc_gray__parameterized0__5 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |                          xpm_cdc_gray__5 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |                      xpm_fifo_reg_vec_12 |          6 |          6 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |      xpm_fifo_reg_vec__parameterized0_13 |          3 |          3 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |                      xpm_fifo_reg_vec_14 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |      xpm_fifo_reg_vec__parameterized0_15 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |          xpm_cdc_gray__parameterized0__4 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |                          xpm_cdc_gray__4 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |       xpm_memory_base__parameterized1__2 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|                 rdp_inst                               |                      xpm_counter_updn_16 |          8 |          8 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 rdpp1_inst                             |      xpm_counter_updn__parameterized0_17 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 rst_d1_inst                            |                      xpm_fifo_reg_bit_18 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 wrp_inst                               |                      xpm_counter_updn_19 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 wrpp1_inst                             |      xpm_counter_updn__parameterized0_20 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 wrpp2_inst                             |      xpm_counter_updn__parameterized1_21 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 xpm_fifo_rst_inst                      |  xpm_fifo_rst__parameterized0__xdcDup__1 |         12 |         12 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                   (xpm_fifo_rst_inst)                  |  xpm_fifo_rst__parameterized0__xdcDup__1 |         12 |         12 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                      xpm_cdc_sync_rst__7 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__6 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|           rbi                                          |                             read_b_in_11 |         33 |         33 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|           wbi                                          |                               write_b_in |          1 |          1 |       0 |    0 |   41 |      0 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                     xpm_memory_tdpram__1 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                     xpm_memory_tdpram__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |       xpm_memory_base__parameterized0__1 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                     xpm_memory_tdpram__2 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                     xpm_memory_tdpram__2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |       xpm_memory_base__parameterized0__2 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|         input_port_inst[1].IPort                       |               Input_Port__parameterized0 |        116 |        116 |       0 |    0 |  195 |      2 |      1 |    0 |            0 |
|           (input_port_inst[1].IPort)                   |               Input_Port__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           data_converter_inst                          |                           data_converter |         78 |         78 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|             (data_converter_inst)                      |                           data_converter |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             xpm_fifo_async2user                        |                           xpm_fifo_async |         76 |         76 |       0 |    0 |  133 |      0 |      1 |    0 |            0 |
|               (xpm_fifo_async2user)                    |                           xpm_fifo_async |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |            xpm_fifo_base__parameterized0 |         76 |         76 |       0 |    0 |  133 |      0 |      1 |    0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |            xpm_fifo_base__parameterized0 |          2 |          2 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |             xpm_cdc_gray__parameterized0 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |                             xpm_cdc_gray |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |                         xpm_fifo_reg_vec |          6 |          6 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |         xpm_fifo_reg_vec__parameterized0 |          3 |          3 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |                       xpm_fifo_reg_vec_6 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized0_7 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |          xpm_cdc_gray__parameterized0__6 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |                          xpm_cdc_gray__6 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |          xpm_memory_base__parameterized1 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|                 rdp_inst                               |                         xpm_counter_updn |          8 |          8 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 rdpp1_inst                             |         xpm_counter_updn__parameterized0 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_8 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 wrp_inst                               |                       xpm_counter_updn_9 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 wrpp1_inst                             |      xpm_counter_updn__parameterized0_10 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 wrpp2_inst                             |         xpm_counter_updn__parameterized1 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 xpm_fifo_rst_inst                      |  xpm_fifo_rst__parameterized0__xdcDup__2 |         12 |         12 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                   (xpm_fifo_rst_inst)                  |  xpm_fifo_rst__parameterized0__xdcDup__2 |         12 |         12 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                      xpm_cdc_sync_rst__9 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__8 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|           rbi                                          |                                read_b_in |         33 |         33 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|           wbi                                          |               write_b_in__parameterized0 |          1 |          1 |       0 |    0 |   41 |      0 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                     xpm_memory_tdpram__3 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                     xpm_memory_tdpram__3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |       xpm_memory_base__parameterized0__3 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                        xpm_memory_tdpram |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                        xpm_memory_tdpram |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |          xpm_memory_base__parameterized0 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|       opc                                              |                      Output_Port_Cluster |        151 |        151 |       0 |    0 |  223 |      0 |      1 |    0 |            0 |
|         output_port_cluster[0].OPort                   |                              Output_Port |        151 |        151 |       0 |    0 |  223 |      0 |      1 |    0 |            0 |
|           (output_port_cluster[0].OPort)               |                              Output_Port |         18 |         18 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|           xpm_fifo_async_inst                          |           xpm_fifo_async__parameterized0 |        133 |        133 |       0 |    0 |  208 |      0 |      1 |    0 |            0 |
|             (xpm_fifo_async_inst)                      |           xpm_fifo_async__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |            xpm_fifo_base__parameterized1 |        133 |        133 |       0 |    0 |  208 |      0 |      1 |    0 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |            xpm_fifo_base__parameterized1 |          4 |          4 |       0 |    0 |   33 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |             xpm_cdc_gray__parameterized2 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |             xpm_cdc_gray__parameterized1 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |         xpm_fifo_reg_vec__parameterized1 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |         xpm_fifo_reg_vec__parameterized2 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |       xpm_fifo_reg_vec__parameterized1_2 |          1 |          1 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized2_3 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__2 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__2 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |          xpm_memory_base__parameterized2 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|               rdp_inst                                 |         xpm_counter_updn__parameterized2 |         16 |         16 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               rdpp1_inst                               |         xpm_counter_updn__parameterized3 |          8 |          8 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               rst_d1_inst                              |                         xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|               wrp_inst                                 |       xpm_counter_updn__parameterized2_4 |         16 |         16 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized3_5 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               wrpp2_inst                               |         xpm_counter_updn__parameterized4 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               xpm_fifo_rst_inst                        |             xpm_fifo_rst__parameterized0 |         13 |         13 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                 (xpm_fifo_rst_inst)                    |             xpm_fifo_rst__parameterized0 |         13 |         13 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                         xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                     xpm_cdc_sync_rst__10 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|   picorv32_wrapper_inst                                |                         picorv32_wrapper |       2365 |       2285 |      80 |    0 | 1402 |     64 |      0 |    0 |            0 |
|     (picorv32_wrapper_inst)                            |                         picorv32_wrapper |         12 |         12 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|     picorv_mem_inst                                    |                               picorv_mem |        100 |        100 |       0 |    0 |   64 |     64 |      0 |    0 |            0 |
|       (picorv_mem_inst)                                |                               picorv_mem |         65 |         65 |       0 |    0 |   54 |      0 |      0 |    0 |            0 |
|       i1                                               |              rise_detect__parameterized0 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|       ram_inst_0                                       |                                     ram0 |          5 |          5 |       0 |    0 |    0 |     16 |      0 |    0 |            0 |
|       ram_inst_1                                       |                     ram0__parameterized0 |         17 |         17 |       0 |    0 |    0 |     16 |      0 |    0 |            0 |
|       ram_inst_2                                       |                     ram0__parameterized1 |          6 |          6 |       0 |    0 |    1 |     16 |      0 |    0 |            0 |
|       ram_inst_3                                       |                     ram0__parameterized2 |          4 |          4 |       0 |    0 |    0 |     16 |      0 |    0 |            0 |
|       rise1                                            |            rise_detect__parameterized0_0 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|       rise2                                            |            rise_detect__parameterized0_1 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|     port1                                              |                           riscv2consumer |          1 |          1 |       0 |    0 |   33 |      0 |      0 |    0 |            0 |
|     uut                                                |                                 picorv32 |       2252 |       2172 |      80 |    0 | 1305 |      0 |      0 |    0 |            0 |
|       (uut)                                            |                                 picorv32 |       1599 |       1519 |      80 |    0 |  850 |      0 |      0 |    0 |            0 |
|       pcpi_div                                         |                        picorv32_pcpi_div |        413 |        413 |       0 |    0 |  200 |      0 |      0 |    0 |            0 |
|       pcpi_mul                                         |                        picorv32_pcpi_mul |        240 |        240 |       0 |    0 |  255 |      0 |      0 |    0 |            0 |
+--------------------------------------------------------+------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+


INFO: [Common 17-206] Exiting Vivado at Wed Jan 20 14:45:43 2021...
