Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep  2 00:52:35 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_contador_7seg_control_sets_placed.rpt
| Design       : top_module_contador_7seg
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------+------------------+------------------+----------------+
|             Clock Signal             |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------+------------------+------------------+----------------+
|  generate_clock_10Mhz/inst/CLK_10MHZ | module_digitos/cen_millar   | reset_pi_IBUF    |                2 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | module_digitos/dec_millon_0 | reset_pi_IBUF    |                1 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | module_digitos/dec_millar   | reset_pi_IBUF    |                2 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | module_digitos/decenas      | reset_pi_IBUF    |                2 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | module_digitos/centenas     | reset_pi_IBUF    |                3 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | module_digitos/uni_millar   | reset_pi_IBUF    |                2 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | module_digitos/uni_millon   | reset_pi_IBUF    |                2 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | module_clock_divider/E[0]   | reset_pi_IBUF    |                2 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                             | reset_pi_IBUF    |               14 |             38 |
+--------------------------------------+-----------------------------+------------------+------------------+----------------+


