Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M3oM2uM5/W0.14_W0.14/S0.14_S0.14_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 12868
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 12868
Number of links to be computed: 29156
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 9 
GMRES Iterations: 12 
GMRES Iterations: 12 
GMRES Iterations: 12 
GMRES Iterations: 12 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  -1.43208e-14 6.25798e-15 2.75633e-17 2.22539e-17 2.56111e-17 
g2_wire_M5_w5  1.50905e-14 -4.86928e-15 -2.11552e-16 -1.43675e-16 -2.11093e-16 
g3_wire_M3_w1  -3.82902e-16 -8.54718e-17 2.46051e-16 -2.07903e-16 -6.32991e-17 
g4_wire_M3_w2  1.38652e-15 -6.90085e-16 -1.28234e-16 3.63975e-16 -1.27995e-16 
g5_wire_M3_w3  -1.17573e-16 9.91862e-17 2.50531e-18 -7.48894e-17 3.12294e-16 


Solve statistics:
Number of input panels: 205 of which 66 conductors and 139 dielectric
Number of input panels to solver engine: 12868
Number of panels after refinement: 12868
Number of potential estimates: 28881
Number of links: 42024 (uncompressed 165585424, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 16
Max Mesh relative refinement value: 0.0257941
Time for reading input file: 0.002717s
Time for building super hierarchy: 0.002475s
Time for discretization: 0.003009s
Time for building potential matrix: 0.051250s
Time for precond calculation: 0.000465s
Time for gmres solving: 0.132806s
Memory allocated for panel hierarchy: 5148068 bytes
Memory allocated for links structure: 1073844784 bytes
Memory allocated for conductor list: 295200 bytes
Memory allocated for Gmres: 2622464 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.193019s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1056553 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 13415, Links # 51686)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 14011, Links # 75634)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00911584
***************************************
Computing the links.. 
Number of panels after refinement: 15279
Number of links to be computed: 117518
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 67 
GMRES Iterations: 69 
GMRES Iterations: 61 
GMRES Iterations: 73 
GMRES Iterations: 76 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  4.22906e-15 -7.80968e-16 -1.4431e-16 6.81103e-17 -1.97143e-16 
g2_wire_M5_w5  -3.18489e-15 1.66957e-15 -1.1999e-16 2.43609e-17 -1.4236e-16 
g3_wire_M3_w1  2.94442e-17 5.34681e-17 6.79897e-16 -6.50696e-16 2.95114e-16 
g4_wire_M3_w2  4.13516e-17 -9.54489e-17 -6.87587e-16 1.26741e-15 -7.49787e-16 
g5_wire_M3_w3  -5.56898e-18 -1.22675e-18 2.77759e-16 -7.02417e-16 8.26161e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 4.61572

Solve statistics:
Number of input panels: 205 of which 66 conductors and 139 dielectric
Number of input panels to solver engine: 12868
Number of panels after refinement: 15279
Number of potential estimates: 117089
Number of links: 132797 (uncompressed 233447841, compression ratio is 99.9%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.0091142
Time for reading input file: 0.001794s
Time for building super hierarchy: 0.001531s
Time for discretization: 0.021513s
Time for building potential matrix: 0.222325s
Time for precond calculation: 0.000872s
Time for gmres solving: 1.113296s
Memory allocated for panel hierarchy: 6114879 bytes
Memory allocated for links structure: 1073864072 bytes
Memory allocated for conductor list: 295200 bytes
Memory allocated for Gmres: 10951320 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.393971s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1065649 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Refinement completed
Mesh refinement (-m): 0.00644472
***************************************
Computing the links.. 
Number of panels after refinement: 16926
Number of links to be computed: 209922
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance to