Analysis & Elaboration report for Processor_design
Sun Oct 08 10:26:47 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "InsructionMemory2:uut"
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Oct 08 10:26:47 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Processor_design                            ;
; Top-level Entity Name              ; Testbench_InstructionMemory2                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+------------------------------------------------------------------+------------------------------+--------------------+
; Option                                                           ; Setting                      ; Default Value      ;
+------------------------------------------------------------------+------------------------------+--------------------+
; Top-level entity name                                            ; Testbench_InstructionMemory2 ; Processor_design   ;
; Family name                                                      ; Cyclone IV E                 ; Cyclone V          ;
; Use smart compilation                                            ; Off                          ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                           ; On                 ;
; Enable compact report table                                      ; Off                          ; Off                ;
; Restructure Multiplexers                                         ; Auto                         ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                          ; Off                ;
; Preserve fewer node names                                        ; On                           ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                       ; Enable             ;
; Verilog Version                                                  ; Verilog_2001                 ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                    ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                         ; Auto               ;
; Safe State Machine                                               ; Off                          ; Off                ;
; Extract Verilog State Machines                                   ; On                           ; On                 ;
; Extract VHDL State Machines                                      ; On                           ; On                 ;
; Ignore Verilog initial constructs                                ; Off                          ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                         ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                           ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                           ; On                 ;
; Parallel Synthesis                                               ; On                           ; On                 ;
; DSP Block Balancing                                              ; Auto                         ; Auto               ;
; NOT Gate Push-Back                                               ; On                           ; On                 ;
; Power-Up Don't Care                                              ; On                           ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                          ; Off                ;
; Remove Duplicate Registers                                       ; On                           ; On                 ;
; Ignore CARRY Buffers                                             ; Off                          ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                          ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                          ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                          ; Off                ;
; Ignore LCELL Buffers                                             ; Off                          ; Off                ;
; Ignore SOFT Buffers                                              ; On                           ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                          ; Off                ;
; Optimization Technique                                           ; Balanced                     ; Balanced           ;
; Carry Chain Length                                               ; 70                           ; 70                 ;
; Auto Carry Chains                                                ; On                           ; On                 ;
; Auto Open-Drain Pins                                             ; On                           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                          ; Off                ;
; Auto ROM Replacement                                             ; On                           ; On                 ;
; Auto RAM Replacement                                             ; On                           ; On                 ;
; Auto DSP Block Replacement                                       ; On                           ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                         ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                         ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                           ; On                 ;
; Strict RAM Replacement                                           ; Off                          ; Off                ;
; Allow Synchronous Control Signals                                ; On                           ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                          ; Off                ;
; Auto RAM Block Balancing                                         ; On                           ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                          ; Off                ;
; Auto Resource Sharing                                            ; Off                          ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                          ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                          ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                          ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                           ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                          ; Off                ;
; Timing-Driven Synthesis                                          ; On                           ; On                 ;
; Report Parameter Settings                                        ; On                           ; On                 ;
; Report Source Assignments                                        ; On                           ; On                 ;
; Report Connectivity Checks                                       ; On                           ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                          ; Off                ;
; Synchronization Register Chain Length                            ; 2                            ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation           ; Normal compilation ;
; HDL message level                                                ; Level2                       ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                         ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                          ; 100                ;
; Clock MUX Protection                                             ; On                           ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                          ; Off                ;
; Block Design Naming                                              ; Auto                         ; Auto               ;
; SDC constraint protection                                        ; Off                          ; Off                ;
; Synthesis Effort                                                 ; Auto                         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                           ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                          ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                       ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                         ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                           ; On                 ;
+------------------------------------------------------------------+------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InsructionMemory2:uut"                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 08 10:26:41 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_design -c Processor_design --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.sv
    Info (12023): Found entity 1: ProgramCounter File: C:/Verilog_and_SystemVerilog/ProgramCounter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file programcounter_testbench.sv
    Info (12023): Found entity 1: ProgramCounter_Testbench File: C:/Verilog_and_SystemVerilog/ProgramCounter_Testbench.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.sv
    Info (12023): Found entity 1: InstructionMemory File: C:/Verilog_and_SystemVerilog/InstructionMemory.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testbench_instructionmemory.sv
    Info (12023): Found entity 1: Testbench_InstructionMemory File: C:/Verilog_and_SystemVerilog/Testbench_InstructionMemory.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: RegisterFile File: C:/Verilog_and_SystemVerilog/RegisterFile.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file testbench_registerfile.sv
    Info (12023): Found entity 1: Testbench_RegisterFile File: C:/Verilog_and_SystemVerilog/Testbench_RegisterFile.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: DataMemory File: C:/Verilog_and_SystemVerilog/DataMemory.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file testbench_datamemory.sv
    Info (12023): Found entity 1: Testbench_DataMemory File: C:/Verilog_and_SystemVerilog/Testbench_DataMemory.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pc_instructionmemory.sv
    Info (12023): Found entity 1: PC_InstructionMemory File: C:/Verilog_and_SystemVerilog/PC_InstructionMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_pc_instructionmemory.sv
    Info (12023): Found entity 1: Testbench_PC_InstructionMemory File: C:/Verilog_and_SystemVerilog/Testbench_PC_InstructionMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextender.sv
    Info (12023): Found entity 1: SignExtender File: C:/Verilog_and_SystemVerilog/SignExtender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_signextender.sv
    Info (12023): Found entity 1: Testbench_SignExtender File: C:/Verilog_and_SystemVerilog/Testbench_SignExtender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Verilog_and_SystemVerilog/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_alu.sv
    Info (12023): Found entity 1: Testbench_ALU File: C:/Verilog_and_SystemVerilog/Testbench_ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_32bit.sv
    Info (12023): Found entity 1: Mux2to1_32bit File: C:/Verilog_and_SystemVerilog/Mux2to1_32bit.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file testbench_mux2to1_32bit.sv
    Info (12023): Found entity 1: Testbench_Mux2to1_32bit File: C:/Verilog_and_SystemVerilog/Testbench_Mux2to1_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file leftshiftby2.sv
    Info (12023): Found entity 1: LeftShiftBy2 File: C:/Verilog_and_SystemVerilog/LeftShiftBy2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_leftshiftby2.sv
    Info (12023): Found entity 1: Testbench_LeftShiftBy2 File: C:/Verilog_and_SystemVerilog/Testbench_LeftShiftBy2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aludecoder.sv
    Info (12023): Found entity 1: ALUDecoder File: C:/Verilog_and_SystemVerilog/ALUDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_aludecoder.sv
    Info (12023): Found entity 1: Testbench_ALUDecoder File: C:/Verilog_and_SystemVerilog/Testbench_ALUDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructiondecoder.sv
    Info (12023): Found entity 1: InstructionDecoder File: C:/Verilog_and_SystemVerilog/InstructionDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: Adder File: C:/Verilog_and_SystemVerilog/Adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resetableff.sv
    Info (12023): Found entity 1: ResetableFF File: C:/Verilog_and_SystemVerilog/ResetableFF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Verilog_and_SystemVerilog/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mips.sv
    Info (12023): Found entity 1: MIPS File: C:/Verilog_and_SystemVerilog/MIPS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: Controller File: C:/Verilog_and_SystemVerilog/Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maindecoder.sv
    Info (12023): Found entity 1: MainDecoder File: C:/Verilog_and_SystemVerilog/MainDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: Datapath File: C:/Verilog_and_SystemVerilog/Datapath.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file insructionmemory2.sv
    Info (12023): Found entity 1: InsructionMemory2 File: C:/Verilog_and_SystemVerilog/InsructionMemory2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topmips.sv
    Info (12023): Found entity 1: TopMIPS File: C:/Verilog_and_SystemVerilog/TopMIPS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mipstestbench.sv
    Info (12023): Found entity 1: MIPStestbench File: C:/Verilog_and_SystemVerilog/MIPStestbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_instructionmemory2.sv
    Info (12023): Found entity 1: Testbench_InstructionMemory2 File: C:/Verilog_and_SystemVerilog/Testbench_InstructionMemory2.sv Line: 1
Info (12127): Elaborating entity "Testbench_InstructionMemory2" for the top level hierarchy
Info (10648): Verilog HDL Display System Task info at Testbench_InstructionMemory2.sv(19): Read data at address 00: 00000000 File: C:/Verilog_and_SystemVerilog/Testbench_InstructionMemory2.sv Line: 19
Info (10648): Verilog HDL Display System Task info at Testbench_InstructionMemory2.sv(26): Read data at address 01: 00000000 File: C:/Verilog_and_SystemVerilog/Testbench_InstructionMemory2.sv Line: 26
Warning (10175): Verilog HDL warning at Testbench_InstructionMemory2.sv(30): ignoring unsupported system task File: C:/Verilog_and_SystemVerilog/Testbench_InstructionMemory2.sv Line: 30
Info (12128): Elaborating entity "InsructionMemory2" for hierarchy "InsructionMemory2:uut" File: C:/Verilog_and_SystemVerilog/Testbench_InstructionMemory2.sv Line: 11
Warning (10850): Verilog HDL warning at InsructionMemory2.sv(10): number of words (18) in memory file does not match the number of elements in the address range [0:63] File: C:/Verilog_and_SystemVerilog/InsructionMemory2.sv Line: 10
Warning (10030): Net "ram.data_a" at InsructionMemory2.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Verilog_and_SystemVerilog/InsructionMemory2.sv Line: 6
Warning (10030): Net "ram.waddr_a" at InsructionMemory2.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Verilog_and_SystemVerilog/InsructionMemory2.sv Line: 6
Warning (10030): Net "ram.we_a" at InsructionMemory2.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Verilog_and_SystemVerilog/InsructionMemory2.sv Line: 6
Info (144001): Generated suppressed messages file C:/Verilog_and_SystemVerilog/output_files/Processor_design.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4704 megabytes
    Info: Processing ended: Sun Oct 08 10:26:47 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:15


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Verilog_and_SystemVerilog/output_files/Processor_design.map.smsg.


