Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Wed Apr 16 14:27:46 2014
| Host         : CSE-4225-18 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ADDA_timing_summary_routed.rpt -pb ADDA_timing_summary_routed.pb
| Design       : ADDA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[0]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[8]/Q reset 
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[1]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[9]/Q reset 
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[2]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[10]/Q reset 
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[3]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[11]/Q reset 
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[4]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[12]/Q reset 
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[5]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[13]/Q reset 
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[6]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[14]/Q reset 
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[7]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[15]/Q reset 
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[8]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[16]/Q reset 
 There is 1 register/latch pin with no clock driven by: IIR_Biquad_5_cmp/PWM_sample_reg[9]_LDC_i_1/O and possible clock pin by: IIR_Biquad_5_cmp/Y_out_reg[17]/Q reset 
 There are 73 register/latch pins with no clock driven by: pgZFF_X1_quad_reg[47]_i_1/O and possible clock pin by: IIR_Biquad_2_cmp/q_reg_reg[0]/Q IIR_Biquad_2_cmp/q_reg_reg[1]/Q IIR_Biquad_2_cmp/q_reg_reg[2]/Q IIR_Biquad_2_cmp/state_reg_reg/Q 
 There are 67 register/latch pins with no clock driven by: pgZFF_X1_quad_reg[47]_i_1__0/O and possible clock pin by: IIR_Biquad_1_cmp/q_reg_reg[0]/Q IIR_Biquad_1_cmp/q_reg_reg[1]/Q IIR_Biquad_1_cmp/q_reg_reg[2]/Q IIR_Biquad_1_cmp/state_reg_reg/Q 
 There are 90 register/latch pins with no clock driven by: pgZFF_X1_quad_reg[47]_i_2__1/O and possible clock pin by: IIR_Biquad_5_cmp/q_reg_reg[0]/Q IIR_Biquad_5_cmp/q_reg_reg[1]/Q IIR_Biquad_5_cmp/q_reg_reg[2]/Q IIR_Biquad_5_cmp/state_reg_reg/Q 
 There are 82 register/latch pins with no clock driven by: pgZFF_X1_quad_reg[47]_i_2__2/O and possible clock pin by: IIR_Biquad_4_cmp/q_reg_reg[0]/Q IIR_Biquad_4_cmp/q_reg_reg[1]/Q IIR_Biquad_4_cmp/q_reg_reg[2]/Q IIR_Biquad_4_cmp/state_reg_reg/Q 
 There are 79 register/latch pins with no clock driven by: pgZFF_X1_quad_reg[47]_i_2__3/O and possible clock pin by: IIR_Biquad_3_cmp/q_reg_reg[0]/Q IIR_Biquad_3_cmp/q_reg_reg[1]/Q IIR_Biquad_3_cmp/q_reg_reg[2]/Q IIR_Biquad_3_cmp/state_reg_reg/Q 
 There are 6 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 1046 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There is 1 input port with no input delay specified.

Checking 'no_output_delay'.
 There are 20 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.451        0.000                      0                 1986        0.042        0.000                      0                 1986        4.500        0.000                       0                  1205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.451        0.000                      0                 1966        0.042        0.000                      0                 1966        4.500        0.000                       0                  1205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.727        0.000                      0                   20        0.586        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 XADC_component/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIR_Biquad_1_cmp/ZFF_X0_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 1.527ns (16.361%)  route 7.806ns (83.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=1, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=1205, routed)        1.606     4.964    XADC_component/dclk_in
    XADC_X0Y0                                                         r  XADC_component/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.491 r  XADC_component/U0/EOC
                         net (fo=103, routed)         7.806    14.298    IIR_Biquad_1_cmp/I6[0]
    SLICE_X78Y84         FDCE                                         r  IIR_Biquad_1_cmp/ZFF_X0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=1205, routed)        1.594    14.780    IIR_Biquad_1_cmp/I1
    SLICE_X78Y84                                                      r  IIR_Biquad_1_cmp/ZFF_X0_reg[14]/C
                         clock pessimism              0.173    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X78Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.748    IIR_Biquad_1_cmp/ZFF_X0_reg[14]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -14.298    
  -------------------------------------------------------------------
                         slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 IIR_Biquad_5_cmp/Y_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_component/PWM_sample_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=1205, routed)        0.656     1.490    IIR_Biquad_5_cmp/clk
    SLICE_X75Y49                                                      r  IIR_Biquad_5_cmp/Y_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  IIR_Biquad_5_cmp/Y_out_reg[14]/Q
                         net (fo=4, routed)           0.169     1.800    PWM_component/Q[6]
    SLICE_X76Y51         FDPE                                         r  PWM_component/PWM_sample_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=1205, routed)        0.871     1.940    PWM_component/I1
    SLICE_X76Y51                                                      r  PWM_component/PWM_sample_reg[6]_P/C
                         clock pessimism             -0.240     1.699    
    SLICE_X76Y51         FDPE (Hold_fdpe_C_D)         0.059     1.758    PWM_component/PWM_sample_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     XADC/DCLK  n/a            4.000     10.000  6.000  XADC_X0Y0     XADC_component/U0/DCLK
Low Pulse Width   Slow    FDCE/C     n/a            0.500     5.000   4.500  SLICE_X72Y18  IIR_Biquad_5_cmp/ZFF_Y1_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X52Y74  IIR_Biquad_2_cmp/Y_out_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 IIR_Biquad_5_cmp/Y_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_component/PWM_sample_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.608ns (25.416%)  route 1.784ns (74.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=1, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=1205, routed)        1.856     5.215    IIR_Biquad_5_cmp/clk
    SLICE_X75Y49                                                      r  IIR_Biquad_5_cmp/Y_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.456     5.671 r  IIR_Biquad_5_cmp/Y_out_reg[12]/Q
                         net (fo=4, routed)           1.043     6.713    IIR_Biquad_5_cmp/Y_out[4]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.152     6.865 f  IIR_Biquad_5_cmp/PWM_sample_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.742     7.607    PWM_component/I14
    SLICE_X82Y51         FDCE                                         f  PWM_component/PWM_sample_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=1205, routed)        1.611    14.797    PWM_component/I1
    SLICE_X82Y51                                                      r  PWM_component/PWM_sample_reg[4]_C/C
                         clock pessimism              0.180    14.977    
                         clock uncertainty           -0.035    14.941    
    SLICE_X82Y51         FDCE (Recov_fdce_C_CLR)     -0.607    14.334    PWM_component/PWM_sample_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  6.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 IIR_Biquad_5_cmp/Y_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_component/PWM_sample_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.671%)  route 0.539ns (74.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=1205, routed)        0.656     1.490    IIR_Biquad_5_cmp/clk
    SLICE_X75Y49                                                      r  IIR_Biquad_5_cmp/Y_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  IIR_Biquad_5_cmp/Y_out_reg[14]/Q
                         net (fo=4, routed)           0.354     1.985    IIR_Biquad_5_cmp/Y_out[6]
    SLICE_X79Y51         LUT2 (Prop_lut2_I0_O)        0.045     2.030 f  IIR_Biquad_5_cmp/PWM_sample_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.184     2.214    PWM_component/I9
    SLICE_X76Y51         FDPE                                         f  PWM_component/PWM_sample_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=1205, routed)        0.871     1.940    PWM_component/I1
    SLICE_X76Y51                                                      r  PWM_component/PWM_sample_reg[6]_P/C
                         clock pessimism             -0.240     1.699    
    SLICE_X76Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.628    PWM_component/PWM_sample_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.586    





