

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Fri Jan  1 11:57:32 2021

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F2220
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15  0000                     
    16                           ; Version 2.20
    17                           ; Generated 12/02/2020 GMT
    18                           ; 
    19                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F2220 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     
    51                           	psect	idataCOMRAM
    52  000F46                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _displayMap
    56  000F46  3F                 	db	63
    57  000F47  06                 	db	6
    58  000F48  5B                 	db	91
    59  000F49  4F                 	db	79
    60  000F4A  66                 	db	102
    61  000F4B  6D                 	db	109
    62  000F4C  7D                 	db	125
    63  000F4D  07                 	db	7
    64  000F4E  7F                 	db	127
    65  000F4F  6F                 	db	111
    66  0000                     _PORTCbits	set	3970
    67  0000                     _LATB	set	3978
    68  0000                     _ADCON1	set	4033
    69  0000                     _TRISCbits	set	3988
    70  0000                     _TRISB	set	3987
    71  0000                     _PORTB	set	3969
    72                           
    73                           ; #config settings
    74                           
    75                           	psect	cinit
    76  000F50                     __pcinit:
    77                           	callstack 0
    78  000F50                     start_initialization:
    79                           	callstack 0
    80  000F50                     __initialization:
    81                           	callstack 0
    82                           
    83                           ; Initialize objects allocated to COMRAM (10 bytes)
    84                           ; load TBLPTR registers with __pidataCOMRAM
    85  000F50  0E46               	movlw	low __pidataCOMRAM
    86  000F52  6EF6               	movwf	tblptrl,c
    87  000F54  0E0F               	movlw	high __pidataCOMRAM
    88  000F56  6EF7               	movwf	tblptrh,c
    89  000F58  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    90  000F5A  6EF8               	movwf	tblptru,c
    91  000F5C  EE00  F001         	lfsr	0,__pdataCOMRAM
    92  000F60  EE10 F00A          	lfsr	1,10
    93  000F64                     copy_data0:
    94  000F64  0009               	tblrd		*+
    95  000F66  CFF5 FFEE          	movff	tablat,postinc0
    96  000F6A  50E5               	movf	postdec1,w,c
    97  000F6C  50E1               	movf	fsr1l,w,c
    98  000F6E  E1FA               	bnz	copy_data0
    99                           
   100                           ; Clear objects allocated to COMRAM (1 bytes)
   101  000F70  6A0D               	clrf	__pbssCOMRAM& (0+255),c
   102  000F72                     end_of_initialization:
   103                           	callstack 0
   104  000F72                     __end_of__initialization:
   105                           	callstack 0
   106  000F72  0100               	movlb	0
   107  000F74  EFBC  F007         	goto	_main	;jump to C main() function
   108                           
   109                           	psect	bssCOMRAM
   110  00000D                     __pbssCOMRAM:
   111                           	callstack 0
   112  00000D                     _counter:
   113                           	callstack 0
   114  00000D                     	ds	1
   115                           
   116                           	psect	dataCOMRAM
   117  000001                     __pdataCOMRAM:
   118                           	callstack 0
   119  000001                     _displayMap:
   120                           	callstack 0
   121  000001                     	ds	10
   122                           
   123                           	psect	cstackCOMRAM
   124  00000B                     __pcstackCOMRAM:
   125                           	callstack 0
   126  00000B                     ??_main:
   127                           
   128                           ; 1 bytes @ 0x0
   129  00000B                     	ds	2
   130                           
   131 ;;
   132 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   133 ;;
   134 ;; *************** function _main *****************
   135 ;; Defined at:
   136 ;;		line 20 in file "main.c"
   137 ;; Parameters:    Size  Location     Type
   138 ;;		None
   139 ;; Auto vars:     Size  Location     Type
   140 ;;		None
   141 ;; Return value:  Size  Location     Type
   142 ;;                  1    wreg      void 
   143 ;; Registers used:
   144 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   145 ;; Tracked objects:
   146 ;;		On entry : 0/0
   147 ;;		On exit  : 0/0
   148 ;;		Unchanged: 0/0
   149 ;; Data sizes:     COMRAM   BANK0   BANK1
   150 ;;      Params:         0       0       0
   151 ;;      Locals:         0       0       0
   152 ;;      Temps:          2       0       0
   153 ;;      Totals:         2       0       0
   154 ;;Total ram usage:        2 bytes
   155 ;; This function calls:
   156 ;;		Nothing
   157 ;; This function is called by:
   158 ;;		Startup code after reset
   159 ;; This function uses a non-reentrant model
   160 ;;
   161                           
   162                           	psect	text0
   163  000F78                     __ptext0:
   164                           	callstack 0
   165  000F78                     _main:
   166                           	callstack 31
   167  000F78                     
   168                           ;main.c: 22:     PORTB = 0;
   169  000F78  0E00               	movlw	0
   170  000F7A  6E81               	movwf	129,c	;volatile
   171                           
   172                           ;main.c: 23:     TRISB = 0;
   173  000F7C  0E00               	movlw	0
   174  000F7E  6E93               	movwf	147,c	;volatile
   175  000F80                     
   176                           ;main.c: 24:     TRISCbits.RC0 = 1;
   177  000F80  8094               	bsf	148,0,c	;volatile
   178                           
   179                           ;main.c: 25:     ADCON1 = 0x07;
   180  000F82  0E07               	movlw	7
   181  000F84  6EC1               	movwf	193,c	;volatile
   182  000F86                     
   183                           ;main.c: 27:     LATB = displayMap[counter];
   184  000F86  0E01               	movlw	low _displayMap
   185  000F88  240D               	addwf	_counter^0,w,c
   186  000F8A  6ED9               	movwf	fsr2l,c
   187  000F8C  6ADA               	clrf	fsr2h,c
   188  000F8E  0E00               	movlw	high _displayMap
   189  000F90  22DA               	addwfc	fsr2h,f,c
   190  000F92  50DF               	movf	indf2,w,c
   191  000F94  6E8A               	movwf	138,c	;volatile
   192  000F96                     l711:
   193                           
   194                           ;main.c: 30:     {;main.c: 31:         if (PORTCbits.RC0 == 0)
   195  000F96  B082               	btfsc	130,0,c	;volatile
   196  000F98  EFD0  F007         	goto	u11
   197  000F9C  EFD2  F007         	goto	u10
   198  000FA0                     u11:
   199  000FA0  EFCB  F007         	goto	l711
   200  000FA4                     u10:
   201  000FA4                     
   202                           ;main.c: 32:         {;main.c: 33:             _delay((unsigned long)((10)*(8000000/4000
      +                          .0)));
   203  000FA4  0E1A               	movlw	26
   204  000FA6  6E0B               	movwf	??_main^0,c
   205  000FA8  0EF8               	movlw	248
   206  000FAA                     u37:
   207  000FAA  2EE8               	decfsz	wreg,f,c
   208  000FAC  D7FE               	bra	u37
   209  000FAE  2E0B               	decfsz	??_main^0,f,c
   210  000FB0  D7FC               	bra	u37
   211  000FB2  D000               	nop2	
   212  000FB4                     
   213                           ;main.c: 35:             if (counter != 9)
   214  000FB4  0E09               	movlw	9
   215  000FB6  180D               	xorwf	_counter^0,w,c
   216  000FB8  B4D8               	btfsc	status,2,c
   217  000FBA  EFE1  F007         	goto	u21
   218  000FBE  EFE3  F007         	goto	u20
   219  000FC2                     u21:
   220  000FC2  EFE6  F007         	goto	l719
   221  000FC6                     u20:
   222  000FC6                     
   223                           ;main.c: 36:                 counter++;
   224  000FC6  2A0D               	incf	_counter^0,f,c
   225  000FC8  EFE8  F007         	goto	l721
   226  000FCC                     l719:
   227                           
   228                           ;main.c: 38:                 counter = 0;
   229  000FCC  0E00               	movlw	0
   230  000FCE  6E0D               	movwf	_counter^0,c
   231  000FD0                     l721:
   232                           
   233                           ;main.c: 40:             LATB = displayMap[counter];
   234  000FD0  0E01               	movlw	low _displayMap
   235  000FD2  240D               	addwf	_counter^0,w,c
   236  000FD4  6ED9               	movwf	fsr2l,c
   237  000FD6  6ADA               	clrf	fsr2h,c
   238  000FD8  0E00               	movlw	high _displayMap
   239  000FDA  22DA               	addwfc	fsr2h,f,c
   240  000FDC  50DF               	movf	indf2,w,c
   241  000FDE  6E8A               	movwf	138,c	;volatile
   242  000FE0                     
   243                           ;main.c: 42:             _delay((unsigned long)((800)*(8000000/4000.0)));
   244  000FE0  0E09               	movlw	9
   245  000FE2  6E0C               	movwf	(??_main+1)^0,c
   246  000FE4  0E1E               	movlw	30
   247  000FE6  6E0B               	movwf	??_main^0,c
   248  000FE8  0EE4               	movlw	228
   249  000FEA                     u47:
   250  000FEA  2EE8               	decfsz	wreg,f,c
   251  000FEC  D7FE               	bra	u47
   252  000FEE  2E0B               	decfsz	??_main^0,f,c
   253  000FF0  D7FC               	bra	u47
   254  000FF2  2E0C               	decfsz	(??_main+1)^0,f,c
   255  000FF4  D7FA               	bra	u47
   256  000FF6  D000               	nop2	
   257  000FF8  EFCB  F007         	goto	l711
   258  000FFC  EF00  F000         	goto	start
   259  001000                     __end_of_main:
   260                           	callstack 0
   261  0000                     
   262                           	psect	rparam
   263  0000                     
   264                           	psect	idloc
   265                           
   266                           ;Config register IDLOC0 @ 0x200000
   267                           ;	unspecified, using default values
   268  200000                     	org	2097152
   269  200000  FF                 	db	255
   270                           
   271                           ;Config register IDLOC1 @ 0x200001
   272                           ;	unspecified, using default values
   273  200001                     	org	2097153
   274  200001  FF                 	db	255
   275                           
   276                           ;Config register IDLOC2 @ 0x200002
   277                           ;	unspecified, using default values
   278  200002                     	org	2097154
   279  200002  FF                 	db	255
   280                           
   281                           ;Config register IDLOC3 @ 0x200003
   282                           ;	unspecified, using default values
   283  200003                     	org	2097155
   284  200003  FF                 	db	255
   285                           
   286                           ;Config register IDLOC4 @ 0x200004
   287                           ;	unspecified, using default values
   288  200004                     	org	2097156
   289  200004  FF                 	db	255
   290                           
   291                           ;Config register IDLOC5 @ 0x200005
   292                           ;	unspecified, using default values
   293  200005                     	org	2097157
   294  200005  FF                 	db	255
   295                           
   296                           ;Config register IDLOC6 @ 0x200006
   297                           ;	unspecified, using default values
   298  200006                     	org	2097158
   299  200006  FF                 	db	255
   300                           
   301                           ;Config register IDLOC7 @ 0x200007
   302                           ;	unspecified, using default values
   303  200007                     	org	2097159
   304  200007  FF                 	db	255
   305                           
   306                           	psect	config
   307                           
   308                           ; Padding undefined space
   309  300000                     	org	3145728
   310  300000  FF                 	db	255
   311                           
   312                           ;Config register CONFIG1H @ 0x300001
   313                           ;	Oscillator Selection bits
   314                           ;	OSC = HS, HS Oscillator
   315                           ;	Fail-Safe Clock Monitor Enable bit
   316                           ;	FSCM = OFF, Fail-Safe Clock Monitor disabled
   317                           ;	Internal/External Switchover bit
   318                           ;	IESO = ON, Internal/External Switchover mode enabled
   319  300001                     	org	3145729
   320  300001  82                 	db	130
   321                           
   322                           ;Config register CONFIG2L @ 0x300002
   323                           ;	Power-up Timer enable bit
   324                           ;	PWRT = OFF, PWRT disabled
   325                           ;	Brown-out Reset enable bit
   326                           ;	BOR = OFF, Brown-out Reset disabled
   327                           ;	Brown-out Reset Voltage bits
   328                           ;	BORV = 20, VBOR set to 2.0V
   329  300002                     	org	3145730
   330  300002  0D                 	db	13
   331                           
   332                           ;Config register CONFIG2H @ 0x300003
   333                           ;	Watchdog Timer Enable bit
   334                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   335                           ;	Watchdog Timer Postscale Select bits
   336                           ;	WDTPS = 32768, 1:32768
   337  300003                     	org	3145731
   338  300003  1E                 	db	30
   339                           
   340                           ; Padding undefined space
   341  300004                     	org	3145732
   342  300004  FF                 	db	255
   343                           
   344                           ;Config register CONFIG3H @ 0x300005
   345                           ;	CCP2 MUX bit
   346                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   347                           ;	PORTB A/D Enable bit
   348                           ;	PBAD = ANA, PORTB<4:0> pins are configured as analog input channels on Reset
   349                           ;	MCLR Pin Enable bit
   350                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   351  300005                     	org	3145733
   352  300005  83                 	db	131
   353                           
   354                           ;Config register CONFIG4L @ 0x300006
   355                           ;	Stack Full/Underflow Reset Enable bit
   356                           ;	STVR = OFF, Stack full/underflow will not cause Reset
   357                           ;	Single-Supply ICSP Enable bit
   358                           ;	LVP = ON, Single-Supply ICSP enabled
   359                           ;	Background Debugger Enable bit
   360                           ;	DEBUG = 0x1, unprogrammed default
   361  300006                     	org	3145734
   362  300006  84                 	db	132
   363                           
   364                           ; Padding undefined space
   365  300007                     	org	3145735
   366  300007  FF                 	db	255
   367                           
   368                           ;Config register CONFIG5L @ 0x300008
   369                           ;	Code Protection bit
   370                           ;	CP0 = OFF, Block 0 (000200-0007FFh) not code-protected
   371                           ;	Code Protection bit
   372                           ;	CP1 = OFF, Block 1 (000800-000FFFh) not code-protected
   373  300008                     	org	3145736
   374  300008  0F                 	db	15
   375                           
   376                           ;Config register CONFIG5H @ 0x300009
   377                           ;	Boot Block Code Protection bit
   378                           ;	CPB = OFF, Boot block (000000-0001FFh) is not code-protected
   379                           ;	Data EEPROM Code Protection bit
   380                           ;	CPD = OFF, Data EEPROM is not code-protected
   381  300009                     	org	3145737
   382  300009  C0                 	db	192
   383                           
   384                           ;Config register CONFIG6L @ 0x30000A
   385                           ;	Write Protection bit
   386                           ;	WRT0 = OFF, Block 0 (000200-0007FFh) not write-protected
   387                           ;	Write Protection bit
   388                           ;	WRT1 = OFF, Block 1 (000800-000FFFh) not write-protected
   389  30000A                     	org	3145738
   390  30000A  0F                 	db	15
   391                           
   392                           ;Config register CONFIG6H @ 0x30000B
   393                           ;	Configuration Register Write Protection bit
   394                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   395                           ;	Boot Block Write Protection bit
   396                           ;	WRTB = OFF, Boot block (000000-0001FFh) is not write-protected
   397                           ;	Data EEPROM Write Protection bit
   398                           ;	WRTD = OFF, Data EEPROM is not write-protected
   399  30000B                     	org	3145739
   400  30000B  E0                 	db	224
   401                           
   402                           ;Config register CONFIG7L @ 0x30000C
   403                           ;	Table Read Protection bit
   404                           ;	EBTR0 = OFF, Block 0 (000200-0007FFh) not protected from table reads executed in other
      +                           blocks
   405                           ;	Table Read Protection bit
   406                           ;	EBTR1 = OFF, Block 1 (000800-000FFFh) not protected from table reads executed in other
      +                           blocks
   407  30000C                     	org	3145740
   408  30000C  0F                 	db	15
   409                           
   410                           ;Config register CONFIG7H @ 0x30000D
   411                           ;	Boot Block Table Read Protection bit
   412                           ;	EBTRB = OFF, Boot block (000000-0001FFh) is not protected from table reads executed in
      +                           other blocks
   413  30000D                     	org	3145741
   414  30000D  40                 	db	64
   415                           tosu	equ	0xFFF
   416                           tosh	equ	0xFFE
   417                           tosl	equ	0xFFD
   418                           stkptr	equ	0xFFC
   419                           pclatu	equ	0xFFB
   420                           pclath	equ	0xFFA
   421                           pcl	equ	0xFF9
   422                           tblptru	equ	0xFF8
   423                           tblptrh	equ	0xFF7
   424                           tblptrl	equ	0xFF6
   425                           tablat	equ	0xFF5
   426                           prodh	equ	0xFF4
   427                           prodl	equ	0xFF3
   428                           indf0	equ	0xFEF
   429                           postinc0	equ	0xFEE
   430                           postdec0	equ	0xFED
   431                           preinc0	equ	0xFEC
   432                           plusw0	equ	0xFEB
   433                           fsr0h	equ	0xFEA
   434                           fsr0l	equ	0xFE9
   435                           wreg	equ	0xFE8
   436                           indf1	equ	0xFE7
   437                           postinc1	equ	0xFE6
   438                           postdec1	equ	0xFE5
   439                           preinc1	equ	0xFE4
   440                           plusw1	equ	0xFE3
   441                           fsr1h	equ	0xFE2
   442                           fsr1l	equ	0xFE1
   443                           bsr	equ	0xFE0
   444                           indf2	equ	0xFDF
   445                           postinc2	equ	0xFDE
   446                           postdec2	equ	0xFDD
   447                           preinc2	equ	0xFDC
   448                           plusw2	equ	0xFDB
   449                           fsr2h	equ	0xFDA
   450                           fsr2l	equ	0xFD9
   451                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        10
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2      13
    BANK0           128      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             1FF      0       0       8        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK0            80      0       0       3        0.0%
BANK0               80      0       0       4        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      2       D       1       10.2%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       D       7        0.0%
DATA                 0      0       D       9        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Fri Jan  1 11:57:32 2021

                     u10 0FA4                       u11 0FA0                       u20 0FC6  
                     u21 0FC2                       u37 0FAA                       u47 0FEA  
                    l711 0F96                      l721 0FD0                      l713 0FA4  
                    l705 0F78                      l723 0FE0                      l715 0FB4  
                    l707 0F80                      l717 0FC6                      l709 0F86  
                    l719 0FCC                      wreg 000FE8                     _LATB 000F8A  
                   _main 0F78                     indf2 000FDF                     fsr1l 000FE1  
                   fsr2l 000FD9                     start 0000             ___param_bank 000000  
                  ?_main 000B                    _PORTB 000F81                    _TRISB 000F93  
                  tablat 000FF5                    status 000FD8          __initialization 0F50  
           __end_of_main 1000                   ??_main 000B            __activetblptr 000000  
                 _ADCON1 000FC1             __pdataCOMRAM 0001                   tblptrh 000FF7  
                 tblptrl 000FF6                   tblptru 000FF8               __accesstop 0080  
__end_of__initialization 0F72            ___rparam_used 000001           __pcstackCOMRAM 000B  
             _displayMap 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 0F50                  __ramtop 0200                  __ptext0 0F78  
                _counter 000D     end_of_initialization 0F72                  postdec1 000FE5  
                postinc0 000FEE                _PORTCbits 000F82                _TRISCbits 000F94  
          __pidataCOMRAM 0F46      start_initialization 0F50              __pbssCOMRAM 000D  
              copy_data0 0F64                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0088  
