Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 5024E3D2239
	for <lists+amd-gfx@lfdr.de>; Thu, 22 Jul 2021 12:45:34 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id D14776EE67;
	Thu, 22 Jul 2021 10:45:32 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM11-DM6-obe.outbound.protection.outlook.com
 (mail-dm6nam11on2069.outbound.protection.outlook.com [40.107.223.69])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 10C596EE67
 for <amd-gfx@lists.freedesktop.org>; Thu, 22 Jul 2021 10:45:32 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=SJ6Ua7pQB3/WEYnhJhTPbK2Zbuaf5mHjTme/AHMv8cSvn+qhHZIXbMP6COoWMT3/hQX4P1bOsjMelLNR9NoTbV/YVI6fr4YGnH6miOnECpNtqNsedAe96AqpX0puzJ3p9v1pEIBTwrKqD9Zt/gOAQSqMMzbMWKx12G2oJKDw22DGlEi1Deej92xUFZXp5fBnZ/QPIQsm4wxmFCWzznRc0cdwXovvdKYTalLLRlrFbrfxdoCCw1QykJd3wt7iCOfTYXuOBqVDsQ7/qRjsAiHDY/dKFsHwyu4VjOmc04k6Y9/uj2U7M4PiETwI7oJr46TT3mirR9OA47RqrB16JBdLKQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=4vSNPEDZ4Yfid5I1oOKBZJADDmd8ZtlSQum2Lzjzx84=;
 b=k0L9vGJ2SLU9iWjHmUH/tp+7HJ4hUiN+uZ6fAPgVk1ieMPs6OHhQere0lBROjhgmPUGY21zIoibvTHlJnyIpP9twP/OpIUB9kG/gQU893j0OF+KIvaNcW/G0Orj+ltCa8fx3Lxc0xDSCMPaXdIYJafoIcGVbZQNUtEdoHlnZSVytKHnRwr8x88s2Sr+yT3ezeSH3dHdot6Q4MhE4rz3ETjGH0ct3kYC7ULbIZPrXUdzH67wU+fjPFN0xw9TiT3m3zIYuMzXjSTwXvFGRVvCXDDDH6U+AoEmZbOqhbC75Cbxx1dTKq88pJT6F0l43atKgzIJxPMwMDwkOGLVcNzYqQg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 165.204.84.17) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=amd.com; 
 dmarc=pass (p=quarantine sp=quarantine pct=100) action=none
 header.from=amd.com; dkim=none (message not signed); arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=4vSNPEDZ4Yfid5I1oOKBZJADDmd8ZtlSQum2Lzjzx84=;
 b=zCk87O6Mrgvz8+svQIzq6ekSP+WD/dZo7bUeo+aDKBV+zYV71xfNro1rh51l2jwiM4a8mfQpvNvogcN15FBQS9lzyN2+WcTgVN5RBe3RZKxsPNn4Kjqfw/GF/tYXwAOfDMoLZd/G9GUJKPjthhvEiA9/ecS/2KuZHwI9+DZuAeQ=
Received: from DS7PR05CA0015.namprd05.prod.outlook.com (2603:10b6:5:3b9::20)
 by DM6PR12MB3259.namprd12.prod.outlook.com (2603:10b6:5:180::22) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.26; Thu, 22 Jul
 2021 10:45:29 +0000
Received: from DM6NAM11FT009.eop-nam11.prod.protection.outlook.com
 (2603:10b6:5:3b9:cafe::52) by DS7PR05CA0015.outlook.office365.com
 (2603:10b6:5:3b9::20) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4352.13 via Frontend
 Transport; Thu, 22 Jul 2021 10:45:29 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17)
 smtp.mailfrom=amd.com; lists.freedesktop.org; dkim=none (message not signed)
 header.d=none;lists.freedesktop.org; dmarc=pass action=none
 header.from=amd.com;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=SATLEXMB03.amd.com;
Received: from SATLEXMB03.amd.com (165.204.84.17) by
 DM6NAM11FT009.mail.protection.outlook.com (10.13.173.20) with Microsoft SMTP
 Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.20.4352.24 via Frontend Transport; Thu, 22 Jul 2021 10:45:29 +0000
Received: from SATLEXMB07.amd.com (10.181.41.45) by SATLEXMB03.amd.com
 (10.181.40.144) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Thu, 22 Jul
 2021 05:45:28 -0500
Received: from SATLEXMB04.amd.com (10.181.40.145) by SATLEXMB07.amd.com
 (10.181.41.45) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Thu, 22 Jul
 2021 03:45:28 -0700
Received: from wayne-build (10.180.168.240) by SATLEXMB04.amd.com
 (10.181.40.145) with Microsoft SMTP Server id 15.1.2242.4 via Frontend
 Transport; Thu, 22 Jul 2021 05:45:26 -0500
Date: Thu, 22 Jul 2021 18:45:25 +0800
From: Jingwen Chen <Jingwen.Chen2@amd.com>
To: Andrey Grodzovsky <andrey.grodzovsky@amd.com>,
 <amd-gfx@lists.freedesktop.org>
Subject: Re: [PATCH 2/2] drm: add tdr support for embeded hw_fence
Message-ID: <20210722104525.okcnb43goxg6uqej@wayne-build>
References: <20210721031352.413888-1-Jingwen.Chen2@amd.com>
 <20210721031352.413888-2-Jingwen.Chen2@amd.com>
 <36f53a64-2d9c-947b-a5fb-21d9fc06c5e4@amd.com>
MIME-Version: 1.0
Content-Disposition: inline
In-Reply-To: <36f53a64-2d9c-947b-a5fb-21d9fc06c5e4@amd.com>
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: 3f1c0163-fcd0-4a6b-f2d0-08d94cfdd282
X-MS-TrafficTypeDiagnostic: DM6PR12MB3259:
X-Microsoft-Antispam-PRVS: <DM6PR12MB32591BD35AA952D012EE1ED9B7E49@DM6PR12MB3259.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:8882;
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: L31HAZkUAypwnZb/ZeEggTH6gWOKMb/cZUmRYNp7/Ds3SYbPOAnSvehlM6qAXDLodF9p7fH0R76he1sC+Rsv7N55xxxHmEDI3ucTesXKSIotR+Cy4O9zMhctafpdYtrg7a3WOzQzgy4YKdOMuj7kEHnxQ3Qg9jaDbgMnTSERENsNtOFpcewpQcwTcmsM+hQfm1Qyouz4heLz1bocdve/18YKNEntN47TX7ZkojLVWg62z5jusEntl5jKMy6oY+WkZXVUo4yiQnBu2FNqFt2aw2NGZdfsu6hcU/eNv8GsYW/nMpoP/KUVMqiCP1IdzbHGhnHgD6Zu/og6Dy2azV58hIcpuBYXLNJA0ZribEzBQxdhZTFKlu5oHbH8LM8rE5Kd0xDHGPRveKxx0tsyJPPLtPgL0arhPXKo+sO8BpEjoUKmvVorbxUINCxCWcT/jOjdKTHRE56hSZcwei6eYAgTau532U/nhrYK4Y51zIlwSafrnpJZ5D371GoTQDT9TiXoOt1YnEXkM9WeWkd5b+4Og9IQOwZkLifvKCIdqlfb6/d2bDXwUHg7Gq8ov0YpbudVKqLjsm8NFACs5HuVp8uwe3fGvP/l3Yh474kNDmmokvf8klwvpkkf2esFU23uaAbf9274DbR+zzwcI+twVABztnrQM9gFUF5xBHJ2EDkKranVCUIqV5l/1VC9MaG9BiTBa7bX7Gx2hwX8Nq+Dkvq32ipGfxv719WFEUU+7tNGgGDdA7ZefXXsGWSqawfqvATa
X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;
 IPV:CAL; SFV:NSPM; H:SATLEXMB03.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(4636009)(46966006)(36840700001)(508600001)(53546011)(86362001)(5660300002)(36860700001)(70206006)(8936002)(82310400003)(186003)(8676002)(4326008)(33716001)(1076003)(110136005)(54906003)(336012)(356005)(70586007)(81166007)(9686003)(83380400001)(55016002)(316002)(47076005)(2906002)(26005)(426003)(36900700001)(2101003);
 DIR:OUT; SFP:1101; 
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Jul 2021 10:45:29.0730 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 3f1c0163-fcd0-4a6b-f2d0-08d94cfdd282
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];
 Helo=[SATLEXMB03.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT009.eop-nam11.prod.protection.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB3259
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: ckoenig.leichtzumerken@gmail.com, horace.chen@amd.com,
 "jingwen.chen2@amd.com Jack Zhang" <Jack.Zhang1@amd.com>, monk.liu@amd.com
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Wed Jul 21, 2021 at 12:53:51PM -0400, Andrey Grodzovsky wrote:
> 
> On 2021-07-20 11:13 p.m., Jingwen Chen wrote:
> > [Why]
> > After embeded hw_fence to amdgpu_job, we need to add tdr support
> > for this feature.
> > 
> > [How]
> > 1. Add a resubmit_flag for resubmit jobs.
> > 2. Clear job fence from RCU and force complete vm flush fences in
> >     pre_asic_reset
> > 3. skip dma_fence_get for resubmit jobs and add a dma_fence_put
> >     for guilty jobs.
> > 
> > Signed-off-by: Jack Zhang <Jack.Zhang1@amd.com>
> > Signed-off-by: Jingwen Chen <Jingwen.Chen2@amd.com>
> > ---
> >   drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 12 +++++++++++-
> >   drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c  | 16 +++++++++++-----
> >   drivers/gpu/drm/amd/amdgpu/amdgpu_job.c    |  4 +++-
> >   drivers/gpu/drm/scheduler/sched_main.c     |  1 +
> >   include/drm/gpu_scheduler.h                |  1 +
> >   5 files changed, 27 insertions(+), 7 deletions(-)
> > 
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > index 40461547701a..fe0237f72a09 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > @@ -4382,7 +4382,7 @@ int amdgpu_device_mode1_reset(struct amdgpu_device *adev)
> >   int amdgpu_device_pre_asic_reset(struct amdgpu_device *adev,
> >   				 struct amdgpu_reset_context *reset_context)
> >   {
> > -	int i, r = 0;
> > +	int i, j, r = 0;
> >   	struct amdgpu_job *job = NULL;
> >   	bool need_full_reset =
> >   		test_bit(AMDGPU_NEED_FULL_RESET, &reset_context->flags);
> > @@ -4406,6 +4406,16 @@ int amdgpu_device_pre_asic_reset(struct amdgpu_device *adev,
> >   		if (!ring || !ring->sched.thread)
> >   			continue;
> > +		/*clear job fence from fence drv to avoid force_completion
> > +		 *leave NULL and vm flush fence in fence drv */
> > +		for (j = 0; j <= ring->fence_drv.num_fences_mask; j ++) {
> > +			struct dma_fence *old,**ptr;
> > +			ptr = &ring->fence_drv.fences[j];
> > +			old = rcu_dereference_protected(*ptr, 1);
> > +			if (old && test_bit(DMA_FENCE_FLAG_USER_BITS, &old->flags))) {
> > +				RCU_INIT_POINTER(*ptr, NULL);
> > +			}
> 
> 
> Is this to avoid premature job free because of dma_fence_put inside
> amdgpu_fence_process ?
> I can't currently remember why but we probably want all the HW fences
> currently in the ring to
> be forced signaled - maybe better to test for DMA_FENCE_FLAG_USER_BITS
> inside amdgpu_fence_process
> and still do the signaling but not the dma_fence_put part
> 
> Andrey

Hi Andrey,

This is to avoid signaling the same fence twice. If we still do the
signaling, then the job in the pending list will be signaled first in
force_completion, and later be signaled in resubmit. This will go to
BUG() in amdgpu_fence_process.

> 
> > +		}
> >   		/* after all hw jobs are reset, hw fence is meaningless, so force_completion */
> >   		amdgpu_fence_driver_force_completion(ring);
> >   	}
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c
> > index eecf21d8ec33..815776c9a013 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c
> > @@ -156,11 +156,17 @@ int amdgpu_fence_emit(struct amdgpu_ring *ring, struct dma_fence **f, struct amd
> >   		job->ring = ring;
> >   	}
> > -	seq = ++ring->fence_drv.sync_seq;
> > -	dma_fence_init(fence, &amdgpu_fence_ops,
> > -		       &ring->fence_drv.lock,
> > -		       adev->fence_context + ring->idx,
> > -		       seq);
> > +	if (job != NULL && job->base.resubmit_flag == 1) {
> > +		/* reinit seq for resubmitted jobs */
> > +		seq = ++ring->fence_drv.sync_seq;
> > +		fence->seqno = seq;
> > +	} else {
> > +		seq = ++ring->fence_drv.sync_seq;
> 
> 
> Seems like you could do the above line only once above if-else as it was
> before

Sure, I will modify this.


Best Regards,
JingWen Chen
> 
> > +		dma_fence_init(fence, &amdgpu_fence_ops,
> > +				&ring->fence_drv.lock,
> > +				adev->fence_context + ring->idx,
> > +				seq);
> > +	}
> >   	if (job != NULL) {
> >   		/* mark this fence has a parent job */
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_job.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_job.c
> > index 7c426e225b24..d6f848adc3f4 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_job.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_job.c
> > @@ -241,6 +241,7 @@ static struct dma_fence *amdgpu_job_run(struct drm_sched_job *sched_job)
> >   		dma_fence_set_error(finished, -ECANCELED);/* skip IB as well if VRAM lost */
> >   	if (finished->error < 0) {
> > +		dma_fence_put(&job->hw_fence);
> >   		DRM_INFO("Skip scheduling IBs!\n");
> >   	} else {
> >   		r = amdgpu_ib_schedule(ring, job->num_ibs, job->ibs, job,
> > @@ -249,7 +250,8 @@ static struct dma_fence *amdgpu_job_run(struct drm_sched_job *sched_job)
> >   			DRM_ERROR("Error scheduling IBs (%d)\n", r);
> >   	}
> > -	dma_fence_get(fence);
> > +	if (!job->base.resubmit_flag)
> > +		dma_fence_get(fence);
> >   	amdgpu_job_free_resources(job);
> >   	fence = r ? ERR_PTR(r) : fence;
> > diff --git a/drivers/gpu/drm/scheduler/sched_main.c b/drivers/gpu/drm/scheduler/sched_main.c
> > index f4f474944169..5a36ab5aea2d 100644
> > --- a/drivers/gpu/drm/scheduler/sched_main.c
> > +++ b/drivers/gpu/drm/scheduler/sched_main.c
> > @@ -544,6 +544,7 @@ void drm_sched_resubmit_jobs_ext(struct drm_gpu_scheduler *sched, int max)
> >   			dma_fence_set_error(&s_fence->finished, -ECANCELED);
> >   		dma_fence_put(s_job->s_fence->parent);
> > +		s_job->resubmit_flag = 1;
> >   		fence = sched->ops->run_job(s_job);
> >   		i++;
> > diff --git a/include/drm/gpu_scheduler.h b/include/drm/gpu_scheduler.h
> > index 4ea8606d91fe..06c101af1f71 100644
> > --- a/include/drm/gpu_scheduler.h
> > +++ b/include/drm/gpu_scheduler.h
> > @@ -198,6 +198,7 @@ struct drm_sched_job {
> >   	enum drm_sched_priority		s_priority;
> >   	struct drm_sched_entity         *entity;
> >   	struct dma_fence_cb		cb;
> > +	int resubmit_flag;
> >   };
> >   static inline bool drm_sched_invalidate_job(struct drm_sched_job *s_job,
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
