Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'sl811_intrq' is not connected on this instance [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb.sv:92]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv" Line 3. Module thinpad_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/uart_controller.sv" Line 1. Module uart_controller(CLK_FREQ=10000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v" Line 14. Module async_transmitter(ClkFrequency=10000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v" Line 191. Module BaudTickGen(ClkFrequency=10000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v" Line 75. Module async_receiver(ClkFrequency=10000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v" Line 191. Module BaudTickGen(ClkFrequency=10000000,Oversampling=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v" Line 14. Module async_transmitter(ClkFrequency=11059200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v" Line 191. Module BaudTickGen(ClkFrequency=11059200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v" Line 75. Module async_receiver(ClkFrequency=11059200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v" Line 191. Module BaudTickGen(ClkFrequency=11059200,Oversampling=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.wishbone_master
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.wb_mux_3_default
Compiling module xil_defaultlib.sram_controller_default
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=1000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=1...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=1000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=1000...
Compiling module xil_defaultlib.uart_controller(CLK_FREQ=1000000...
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=1105920...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=1...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=1105920...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=1105...
Compiling module xil_defaultlib.uart_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
