<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>viterbi</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.618</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>303421</Best-caseLatency>
            <Average-caseLatency>303421</Average-caseLatency>
            <Worst-caseLatency>303421</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.517 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.517 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.517 ms</Worst-caseRealTimeLatency>
            <Interval-min>303422</Interval-min>
            <Interval-max>303422</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>58</BRAM_18K>
            <DSP>15</DSP>
            <FF>26024</FF>
            <LUT>30873</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>obs_address0</name>
            <Object>obs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obs_ce0</name>
            <Object>obs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obs_q0</name>
            <Object>obs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_address0</name>
            <Object>init</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_ce0</name>
            <Object>init</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_q0</name>
            <Object>init</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_address0</name>
            <Object>transition</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_ce0</name>
            <Object>transition</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_q0</name>
            <Object>transition</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_address1</name>
            <Object>transition</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_ce1</name>
            <Object>transition</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_q1</name>
            <Object>transition</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>emission_address0</name>
            <Object>emission</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>emission_ce0</name>
            <Object>emission</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>emission_q0</name>
            <Object>emission</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_address0</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_ce0</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_we0</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_d0</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_address1</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_ce1</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_q1</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>viterbi</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_viterbi_Pipeline_L_init_fu_91</InstName>
                    <ModuleName>viterbi_Pipeline_L_init</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>91</ID>
                    <BindInstances>add_ln13_fu_117_p2 add_ln14_fu_135_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102</InstName>
                    <ModuleName>viterbi_Pipeline_L_timestep_L_curr_state</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>102</ID>
                    <BindInstances>add_ln18_1_fu_1716_p2 add_ln18_fu_1728_p2 empty_11_fu_1756_p2 add_ln33_fu_8061_p2 add_ln24_fu_1852_p2 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U10 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U10 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U10 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U10 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U9 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U8 dadd_64ns_64ns_64_5_full_dsp_1_U10 dadd_64ns_64ns_64_5_full_dsp_1_U10 add_ln19_fu_4191_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_viterbi_Pipeline_L_end_fu_113</InstName>
                    <ModuleName>viterbi_Pipeline_L_end</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>113</ID>
                    <BindInstances>add_ln41_fu_118_p2 add_ln40_fu_128_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_viterbi_Pipeline_L_backtrack_fu_120</InstName>
                    <ModuleName>viterbi_Pipeline_L_backtrack</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                    <BindInstances>add_ln52_fu_1666_p2 add_ln54_fu_1725_p2 add_ln54_1_fu_1756_p2 add_ln54_2_fu_1766_p2 add_ln54_3_fu_1821_p2 add_ln54_4_fu_1862_p2 add_ln54_5_fu_1872_p2 add_ln54_6_fu_1924_p2 add_ln54_7_fu_1964_p2 add_ln54_8_fu_1974_p2 add_ln54_9_fu_2025_p2 add_ln54_10_fu_2066_p2 add_ln54_11_fu_2076_p2 add_ln54_12_fu_2220_p2 add_ln54_13_fu_2260_p2 add_ln54_14_fu_2270_p2 add_ln54_15_fu_2412_p2 add_ln54_16_fu_2452_p2 add_ln54_17_fu_2462_p2 add_ln54_18_fu_2809_p2 add_ln54_19_fu_2850_p2 add_ln54_20_fu_2860_p2 add_ln54_21_fu_3026_p2 add_ln54_22_fu_3066_p2 add_ln54_23_fu_3076_p2 add_ln54_24_fu_3218_p2 add_ln54_25_fu_3258_p2 add_ln54_26_fu_3268_p2 add_ln54_27_fu_3430_p2 add_ln54_28_fu_3470_p2 add_ln54_29_fu_3480_p2 add_ln54_30_fu_3622_p2 add_ln54_31_fu_3662_p2 add_ln54_32_fu_3672_p2 add_ln54_33_fu_4400_p2 add_ln54_34_fu_4438_p2 add_ln50_fu_9313_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>llike_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>viterbi_Pipeline_L_init</Name>
            <Loops>
                <L_init/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.610</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>72</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_init>
                        <Name>L_init</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>70</Latency>
                        <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L_init>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>228</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>114</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_117_p2" SOURCE="viterbi.c:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_135_p2" SOURCE="viterbi.c:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>viterbi_Pipeline_L_timestep_L_curr_state</Name>
            <Loops>
                <L_timestep_L_curr_state/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.618</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>284781</Best-caseLatency>
                    <Average-caseLatency>284781</Average-caseLatency>
                    <Worst-caseLatency>284781</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.424 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.424 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.424 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>284781</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_timestep_L_curr_state>
                        <Name>L_timestep_L_curr_state</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8896</TripCount>
                        <Latency>284779</Latency>
                        <AbsoluteTimeLatency>1.424 ms</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>140</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L_timestep_L_curr_state>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>15868</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>15447</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_1716_p2" SOURCE="viterbi.c:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_1728_p2" SOURCE="viterbi.c:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="empty_11_fu_1756_p2" SOURCE="viterbi.c:18" URAM="0" VARIABLE="empty_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_8061_p2" SOURCE="viterbi.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_1852_p2" SOURCE="viterbi.c:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="viterbi.c:26" URAM="0" VARIABLE="add3_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="L_timestep_L_curr_state" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="viterbi.c:27" URAM="0" VARIABLE="p_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_4191_p2" SOURCE="viterbi.c:19" URAM="0" VARIABLE="add_ln19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>viterbi_Pipeline_L_end</Name>
            <Loops>
                <L_end/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_end>
                        <Name>L_end</Name>
                        <Slack>3.65</Slack>
                        <TripCount>63</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L_end>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>433</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>324</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_end" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_118_p2" SOURCE="viterbi.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_end" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_128_p2" SOURCE="viterbi.c:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>viterbi_Pipeline_L_backtrack</Name>
            <Loops>
                <L_backtrack/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.379</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18489</Best-caseLatency>
                    <Average-caseLatency>18489</Average-caseLatency>
                    <Worst-caseLatency>18489</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.445 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.445 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.445 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18489</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_backtrack>
                        <Name>L_backtrack</Name>
                        <Slack>3.65</Slack>
                        <TripCount>139</TripCount>
                        <Latency>18487</Latency>
                        <AbsoluteTimeLatency>92.435 us</AbsoluteTimeLatency>
                        <PipelineII>133</PipelineII>
                        <PipelineDepth>134</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L_backtrack>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8493</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13021</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1666_p2" SOURCE="viterbi.c:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1725_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_1756_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_1766_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_1821_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_4_fu_1862_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_5_fu_1872_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_6_fu_1924_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_7_fu_1964_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_8_fu_1974_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_9_fu_2025_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_10_fu_2066_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_11_fu_2076_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_12_fu_2220_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_13_fu_2260_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_14_fu_2270_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_15_fu_2412_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_16_fu_2452_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_17_fu_2462_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_18_fu_2809_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_19_fu_2850_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_20_fu_2860_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_21_fu_3026_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_22_fu_3066_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_23_fu_3076_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_24_fu_3218_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_25_fu_3258_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_26_fu_3268_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_27_fu_3430_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_28_fu_3470_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_29_fu_3480_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_30_fu_3622_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_31_fu_3662_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_32_fu_3672_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_33_fu_4400_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_34_fu_4438_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_9313_p2" SOURCE="viterbi.c:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>viterbi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.618</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303421</Best-caseLatency>
                    <Average-caseLatency>303421</Average-caseLatency>
                    <Worst-caseLatency>303421</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.517 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.517 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.517 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303422</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>15</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>26024</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>30873</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="58" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="llike_U" SOURCE="viterbi.c:5" URAM="0" VARIABLE="llike"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="obs" index="0" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="obs_address0" name="obs_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obs_ce0" name="obs_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obs_q0" name="obs_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="init" index="1" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="init_address0" name="init_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="init_ce0" name="init_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="init_q0" name="init_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="transition" index="2" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="transition_address0" name="transition_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="transition_ce0" name="transition_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="transition_q0" name="transition_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="transition_address1" name="transition_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="transition_ce1" name="transition_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="transition_q1" name="transition_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="emission" index="3" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="emission_address0" name="emission_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="emission_ce0" name="emission_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="emission_q0" name="emission_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="path" index="4" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="path_address0" name="path_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="path_ce0" name="path_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="path_we0" name="path_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="path_d0" name="path_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="path_address1" name="path_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="path_ce1" name="path_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="path_q1" name="path_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="obs_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="obs_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obs_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obs_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="obs_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obs_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="init_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="init_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="transition_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="transition_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="transition_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="transition_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="emission_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="emission_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>emission_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="emission"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="emission_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="emission_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>emission_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="emission"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="path_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="path_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>path_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="path"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="path_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="path_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>path_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="path"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="path_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="path_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>path_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="path"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="path_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="path_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>path_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="path"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="emission_address0">12, , </column>
                    <column name="emission_q0">64, , </column>
                    <column name="init_address0">6, , </column>
                    <column name="init_q0">64, , </column>
                    <column name="obs_address0">8, , </column>
                    <column name="obs_q0">8, , </column>
                    <column name="path_address0">8, , </column>
                    <column name="path_address1">8, , </column>
                    <column name="path_d0">8, , </column>
                    <column name="path_q1">8, , </column>
                    <column name="transition_address0">12, , </column>
                    <column name="transition_address1">12, , </column>
                    <column name="transition_q0">64, , </column>
                    <column name="transition_q1">64, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="ap_return">32, , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="obs">in, unsigned char*</column>
                    <column name="init">in, double*</column>
                    <column name="transition">in, double*</column>
                    <column name="emission">in, double*</column>
                    <column name="path">inout, unsigned char*</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="obs">obs_address0, port, offset, </column>
                    <column name="obs">obs_ce0, port, , </column>
                    <column name="obs">obs_q0, port, , </column>
                    <column name="init">init_address0, port, offset, </column>
                    <column name="init">init_ce0, port, , </column>
                    <column name="init">init_q0, port, , </column>
                    <column name="transition">transition_address0, port, offset, </column>
                    <column name="transition">transition_ce0, port, , </column>
                    <column name="transition">transition_q0, port, , </column>
                    <column name="transition">transition_address1, port, offset, </column>
                    <column name="transition">transition_ce1, port, , </column>
                    <column name="transition">transition_q1, port, , </column>
                    <column name="emission">emission_address0, port, offset, </column>
                    <column name="emission">emission_ce0, port, , </column>
                    <column name="emission">emission_q0, port, , </column>
                    <column name="path">path_address0, port, offset, </column>
                    <column name="path">path_ce0, port, , </column>
                    <column name="path">path_we0, port, , </column>
                    <column name="path">path_d0, port, , </column>
                    <column name="path">path_address1, port, offset, </column>
                    <column name="path">path_ce1, port, , </column>
                    <column name="path">path_q1, port, , </column>
                    <column name="return">ap_return, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

