Fitter Status : Successful - Mon Jun 12 21:21:00 2017
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Full Version
Revision Name : timer_VHDL
Top-level Entity Name : timer_VHDL
Family : MAX II
Device : EPM570T100C5
Timing Models : Final
Total logic elements : 421 / 570 ( 74 % )
Total pins : 30 / 76 ( 39 % )
Total virtual pins : 0
UFM blocks : 0 / 1 ( 0 % )
