

================================================================
== Vivado HLS Report for 'deconv'
================================================================
* Date:           Mon Nov  5 20:40:35 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.71|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4154465|  4154465|  4154466|  4154466|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+---------+---------+---------+
        |                   |         |      Latency      |      Interval     | Pipeline|
        |      Instance     |  Module |   min   |   max   |   min   |   max   |   Type  |
        +-------------------+---------+---------+---------+---------+---------+---------+
        |grp_deconv2_fu_54  |deconv2  |  3377313|  3377313|  3377313|  3377313|   none  |
        |grp_deconv1_fu_68  |deconv1  |    48225|    48225|    48225|    48225|   none  |
        |grp_deconv3_fu_84  |deconv3  |   728922|   728922|   728922|   728922|   none  |
        +-------------------+---------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|      3|    1542|   2571|
|Memory           |       10|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       11|      3|    1551|   2687|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      1|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+-------+-----+------+
    |      Instance     |  Module | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------+---------+---------+-------+-----+------+
    |grp_deconv1_fu_68  |deconv1  |        0|      1|  658|   925|
    |grp_deconv2_fu_54  |deconv2  |        1|      1|  698|  1120|
    |grp_deconv3_fu_84  |deconv3  |        0|      1|  186|   526|
    +-------------------+---------+---------+-------+-----+------+
    |Total              |         |        1|      3| 1542|  2571|
    +-------------------+---------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |out1_V_U  |deconv_out1_V  |        1|  0|   0|   512|   17|     1|         8704|
    |out2_V_U  |deconv_out2_V  |        9|  0|   0|  4608|   17|     1|        78336|
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |Total     |               |       10|  0|   0|  5120|   34|     2|        87040|
    +----------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  38|          7|    1|          7|
    |out1_V_address0  |  15|          3|    9|         27|
    |out1_V_ce0       |  15|          3|    1|          3|
    |out1_V_we0       |   9|          2|    1|          2|
    |out2_V_address0  |  15|          3|   13|         39|
    |out2_V_ce0       |  15|          3|    1|          3|
    |out2_V_we0       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 116|         23|   27|         83|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  6|   0|    6|          0|
    |ap_reg_grp_deconv1_fu_68_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_deconv2_fu_54_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_deconv3_fu_84_ap_start  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  9|   0|    9|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    deconv    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    deconv    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    deconv    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    deconv    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    deconv    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    deconv    | return value |
|in_V_address0        | out |    4|  ap_memory |     in_V     |     array    |
|in_V_ce0             | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0              |  in |   18|  ap_memory |     in_V     |     array    |
|kernel_1_V_address0  | out |   13|  ap_memory |  kernel_1_V  |     array    |
|kernel_1_V_ce0       | out |    1|  ap_memory |  kernel_1_V  |     array    |
|kernel_1_V_q0        |  in |   18|  ap_memory |  kernel_1_V  |     array    |
|kernel_2_V_address0  | out |   16|  ap_memory |  kernel_2_V  |     array    |
|kernel_2_V_ce0       | out |    1|  ap_memory |  kernel_2_V  |     array    |
|kernel_2_V_q0        |  in |   18|  ap_memory |  kernel_2_V  |     array    |
|kernel_3_V_address0  | out |   11|  ap_memory |  kernel_3_V  |     array    |
|kernel_3_V_ce0       | out |    1|  ap_memory |  kernel_3_V  |     array    |
|kernel_3_V_q0        |  in |   18|  ap_memory |  kernel_3_V  |     array    |
|bias_1_V_address0    | out |    5|  ap_memory |   bias_1_V   |     array    |
|bias_1_V_ce0         | out |    1|  ap_memory |   bias_1_V   |     array    |
|bias_1_V_q0          |  in |   18|  ap_memory |   bias_1_V   |     array    |
|bias_2_V_address0    | out |    5|  ap_memory |   bias_2_V   |     array    |
|bias_2_V_ce0         | out |    1|  ap_memory |   bias_2_V   |     array    |
|bias_2_V_q0          |  in |   18|  ap_memory |   bias_2_V   |     array    |
|bias_3_V             |  in |   18|   ap_none  |   bias_3_V   |    scalar    |
|mean_1_V_address0    | out |    5|  ap_memory |   mean_1_V   |     array    |
|mean_1_V_ce0         | out |    1|  ap_memory |   mean_1_V   |     array    |
|mean_1_V_q0          |  in |   18|  ap_memory |   mean_1_V   |     array    |
|mean_2_V_address0    | out |    5|  ap_memory |   mean_2_V   |     array    |
|mean_2_V_ce0         | out |    1|  ap_memory |   mean_2_V   |     array    |
|mean_2_V_q0          |  in |   18|  ap_memory |   mean_2_V   |     array    |
|std_1_V_address0     | out |    5|  ap_memory |    std_1_V   |     array    |
|std_1_V_ce0          | out |    1|  ap_memory |    std_1_V   |     array    |
|std_1_V_q0           |  in |   18|  ap_memory |    std_1_V   |     array    |
|std_2_V_address0     | out |    5|  ap_memory |    std_2_V   |     array    |
|std_2_V_ce0          | out |    1|  ap_memory |    std_2_V   |     array    |
|std_2_V_q0           |  in |   18|  ap_memory |    std_2_V   |     array    |
|out_V_address0       | out |   10|  ap_memory |     out_V    |     array    |
|out_V_ce0            | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0            | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0             | out |   18|  ap_memory |     out_V    |     array    |
|out_V_q0             |  in |   18|  ap_memory |     out_V    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

