/dts-v1/;

/ {
	compatible = "rockchip,rk3588-evb1-lp4-v10", "rockchip,rk3588";
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Rockchip RK3588 EVB1 LP4 V10 Board";

	aliases {
		csi2dcphy0 = "/csi2-dcphy0";
		csi2dcphy1 = "/csi2-dcphy1";
		csi2dphy0 = "/csi2-dphy0";
		csi2dphy1 = "/csi2-dphy1";
		csi2dphy2 = "/csi2-dphy2";
		dsi0 = "/dsi@fde20000";
		dsi1 = "/dsi@fde30000";
		ethernet1 = "/ethernet@fe1c0000";
		gpio0 = "/pinctrl/gpio@fd8a0000";
		gpio1 = "/pinctrl/gpio@fec20000";
		gpio2 = "/pinctrl/gpio@fec30000";
		gpio3 = "/pinctrl/gpio@fec40000";
		gpio4 = "/pinctrl/gpio@fec50000";
		i2c0 = "/i2c@fd880000";
		i2c1 = "/i2c@fea90000";
		i2c2 = "/i2c@feaa0000";
		i2c3 = "/i2c@feab0000";
		i2c4 = "/i2c@feac0000";
		i2c5 = "/i2c@fead0000";
		i2c6 = "/i2c@fec80000";
		i2c7 = "/i2c@fec90000";
		i2c8 = "/i2c@feca0000";
		rkcif_mipi_lvds0 = "/rkcif-mipi-lvds";
		rkcif_mipi_lvds1 = "/rkcif-mipi-lvds1";
		rkcif_mipi_lvds2 = "/rkcif-mipi-lvds2";
		rkcif_mipi_lvds3 = "/rkcif-mipi-lvds3";
		rkvenc0 = "/rkvenc-core@fdbd0000";
		rkvenc1 = "/rkvenc-core@fdbe0000";
		jpege0 = "/jpege-core@fdba0000";
		jpege1 = "/jpege-core@fdba4000";
		jpege2 = "/jpege-core@fdba8000";
		jpege3 = "/jpege-core@fdbac000";
		serial0 = "/serial@fd890000";
		serial1 = "/serial@feb40000";
		serial2 = "/serial@feb50000";
		serial3 = "/serial@feb60000";
		serial4 = "/serial@feb70000";
		serial5 = "/serial@feb80000";
		serial6 = "/serial@feb90000";
		serial7 = "/serial@feba0000";
		serial8 = "/serial@febb0000";
		serial9 = "/serial@febc0000";
		spi0 = "/spi@feb00000";
		spi1 = "/spi@feb10000";
		spi2 = "/spi@feb20000";
		spi3 = "/spi@feb30000";
		spi4 = "/spi@fecb0000";
		spi5 = "/spi@fe2b0000";
		csi2dphy3 = "/csi2-dphy3";
		csi2dphy4 = "/csi2-dphy4";
		csi2dphy5 = "/csi2-dphy5";
		dp0 = "/dp@fde50000";
		dp1 = "/dp@fde60000";
		edp0 = "/edp@fdec0000";
		edp1 = "/edp@fded0000";
		ethernet0 = "/ethernet@fe1b0000";
		hdptx0 = "/phy@fed60000";
		hdptx1 = "/phy@fed70000";
		hdptxhdmi0 = "/hdmiphy@fed60000";
		hdptxhdmi1 = "/hdmiphy@fed70000";
		hdmi0 = "/hdmi@fde80000";
		hdmi1 = "/hdmi@fdea0000";
		rkcif_mipi_lvds4 = "/rkcif-mipi-lvds4";
		rkcif_mipi_lvds5 = "/rkcif-mipi-lvds5";
		usbdp0 = "/phy@fed80000";
		usbdp1 = "/phy@fed90000";
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		spll {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x29d7ab80>;
			clock-output-names = "spll";
		};

		xin32k {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x8000>;
			clock-output-names = "xin32k";
		};

		xin24m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x16e3600>;
			clock-output-names = "xin24m";
		};

		hclk_vo1@fd7c08ec {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08ec 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x264>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
			phandle = <0xdc>;
		};

		aclk_vdpu_low_pre@fd7c08b0 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08b0 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1bc>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		hclk_vo0@fd7c08dc {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08dc 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x26d>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
			phandle = <0xd8>;
		};

		hclk_usb@fd7c08a8 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08a8 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x264>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		hclk_nvm@fd7c087c {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c087c 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x141>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
			phandle = <0x3>;
		};

		aclk_usb@fd7c08a8 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08a8 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x263>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		hclk_isp1_pre@fd7c0868 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c0868 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1e1>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		aclk_isp1_pre@fd7c0868 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c0868 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1e0>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		aclk_rkvdec0_pre@fd7c08a0 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08a0 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1bc>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		hclk_rkvdec0_pre@fd7c08a0 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08a0 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1be>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		aclk_rkvdec1_pre@fd7c08a4 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08a4 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1bc>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		hclk_rkvdec1_pre@fd7c08a4 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08a4 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1be>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		aclk_jpeg_decoder_pre@fd7c08b0 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08b0 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1bc>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		aclk_rkvenc1_pre@fd7c08c0 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08c0 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1c5>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		hclk_rkvenc1_pre@fd7c08c0 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08c0 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1c4>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		aclk_hdcp0_pre@fd7c08dc {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08dc 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x26c>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		aclk_hdcp1_pre@fd7c08ec {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c08ec 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x263>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		pclk_av1_pre@fd7c0910 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c0910 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1be>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		aclk_av1_pre@fd7c0910 {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c0910 0x0 0x10>;
			clock-names = "link";
			clocks = <0x2 0x1bc>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};

		hclk_sdio_pre@fd7c092c {
			compatible = "rockchip,rk3588-clock-gate-link";
			reg = <0x0 0xfd7c092c 0x0 0x10>;
			clock-names = "link";
			clocks = <0x3>;
			#power-domain-cells = <0x1>;
			#clock-cells = <0x0>;
		};
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x4>;
				};

				core1 {
					cpu = <0x5>;
				};

				core2 {
					cpu = <0x6>;
				};

				core3 {
					cpu = <0x7>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x8>;
				};

				core1 {
					cpu = <0x9>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0xa>;
				};

				core1 {
					cpu = <0xb>;
				};
			};
		};

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x212>;
			clocks = <0xc 0x0>;
			operating-points-v2 = <0xd>;
			cpu-idle-states = <0xe>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x80>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x80>;
			next-level-cache = <0xf>;
			cpu-supply = <0x10>;
			mem-supply = <0x11>;
			phandle = <0x4>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x212>;
			clocks = <0xc 0x0>;
			operating-points-v2 = <0xd>;
			cpu-idle-states = <0xe>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x80>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x80>;
			next-level-cache = <0x12>;
			phandle = <0x5>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x212>;
			clocks = <0xc 0x0>;
			operating-points-v2 = <0xd>;
			cpu-idle-states = <0xe>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x80>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x80>;
			next-level-cache = <0x13>;
			phandle = <0x6>;
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x212>;
			clocks = <0xc 0x0>;
			operating-points-v2 = <0xd>;
			cpu-idle-states = <0xe>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x80>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x80>;
			next-level-cache = <0x14>;
			phandle = <0x7>;
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0xc 0x2>;
			operating-points-v2 = <0x15>;
			cpu-idle-states = <0xe>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x16>;
			cpu-supply = <0x17>;
			mem-supply = <0x18>;
			phandle = <0x8>;
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0xc 0x2>;
			operating-points-v2 = <0x15>;
			cpu-idle-states = <0xe>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x19>;
			phandle = <0x9>;
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0xc 0x3>;
			operating-points-v2 = <0x1a>;
			cpu-idle-states = <0xe>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x1b>;
			cpu-supply = <0x1c>;
			mem-supply = <0x1d>;
			phandle = <0xa>;
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0xc 0x3>;
			operating-points-v2 = <0x1a>;
			cpu-idle-states = <0xe>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x1e>;
			phandle = <0xb>;
		};

		idle-states {
			entry-method = "psci";

			cpu-sleep {
				compatible = "arm,idle-state";
				local-timer-stop;
				arm,psci-suspend-param = <0x10000>;
				entry-latency-us = <0x64>;
				exit-latency-us = <0x78>;
				min-residency-us = <0x3e8>;
				status = "disabled";
				phandle = <0xe>;
			};
		};

		l2-cache-l0 {
			compatible = "cache";
			cache-size = <0x20000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			next-level-cache = <0x1f>;
			phandle = <0xf>;
		};

		l2-cache-l1 {
			compatible = "cache";
			cache-size = <0x20000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			next-level-cache = <0x1f>;
			phandle = <0x12>;
		};

		l2-cache-l2 {
			compatible = "cache";
			cache-size = <0x20000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			next-level-cache = <0x1f>;
			phandle = <0x13>;
		};

		l2-cache-l3 {
			compatible = "cache";
			cache-size = <0x20000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			next-level-cache = <0x1f>;
			phandle = <0x14>;
		};

		l2-cache-b0 {
			compatible = "cache";
			cache-size = <0x80000>;
			cache-line-size = <0x40>;
			cache-sets = <0x400>;
			next-level-cache = <0x1f>;
			phandle = <0x16>;
		};

		l2-cache-b1 {
			compatible = "cache";
			cache-size = <0x80000>;
			cache-line-size = <0x40>;
			cache-sets = <0x400>;
			next-level-cache = <0x1f>;
			phandle = <0x19>;
		};

		l2-cache-b2 {
			compatible = "cache";
			cache-size = <0x80000>;
			cache-line-size = <0x40>;
			cache-sets = <0x400>;
			next-level-cache = <0x1f>;
			phandle = <0x1b>;
		};

		l2-cache-b3 {
			compatible = "cache";
			cache-size = <0x80000>;
			cache-line-size = <0x40>;
			cache-sets = <0x400>;
			next-level-cache = <0x1f>;
			phandle = <0x1e>;
		};

		l3-cache {
			compatible = "cache";
			cache-size = <0x300000>;
			cache-line-size = <0x40>;
			cache-sets = <0x1000>;
			phandle = <0x1f>;
		};
	};

	cluster0-opp-table {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0xd>;

		opp-408000000 {
			opp-hz = <0x0 0x18519600>;
			opp-microvolt = <0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
			opp-suspend;
		};

		opp-600000000 {
			opp-hz = <0x0 0x23c34600>;
			opp-microvolt = <0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-816000000 {
			opp-hz = <0x0 0x30a32c00>;
			opp-microvolt = <0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1008000000 {
			opp-hz = <0x0 0x3c14dc00>;
			opp-microvolt = <0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1200000000 {
			opp-hz = <0x0 0x47868c00>;
			opp-microvolt = <0xbd358 0xbd358 0xe7ef0 0xbd358 0xbd358 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1416000000 {
			opp-hz = <0x0 0x54667200>;
			opp-microvolt = <0xc96a8 0xc96a8 0xe7ef0 0xc96a8 0xc96a8 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1608000000 {
			opp-hz = <0x0 0x5fd82200>;
			opp-microvolt = <0xd59f8 0xd59f8 0xe7ef0 0xd59f8 0xd59f8 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1800000000 {
			opp-hz = <0x0 0x6b49d200>;
			opp-microvolt = <0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};
	};

	cluster1-opp-table {
		compatible = "operating-points-v2";
		opp-shared;
		rockchip,grf = <0x20>;
		volt-mem-read-margin = <0xd0bd8 0x1 0xbac48 0x2 0xa4cb8 0x3 0x78d98 0x4>;
		rockchip,reboot-freq = <0x1b7740>;
		phandle = <0x15>;

		opp-408000000 {
			opp-hz = <0x0 0x18519600>;
			opp-microvolt = <0x927c0 0x927c0 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
			opp-suspend;
		};

		opp-600000000 {
			opp-hz = <0x0 0x23c34600>;
			opp-microvolt = <0x927c0 0x927c0 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-816000000 {
			opp-hz = <0x0 0x30a32c00>;
			opp-microvolt = <0x927c0 0x927c0 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1008000000 {
			opp-hz = <0x0 0x3c14dc00>;
			opp-microvolt = <0x98968 0x98968 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1200000000 {
			opp-hz = <0x0 0x47868c00>;
			opp-microvolt = <0x9eb10 0x9eb10 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1416000000 {
			opp-hz = <0x0 0x54667200>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1608000000 {
			opp-hz = <0x0 0x5fd82200>;
			opp-microvolt = <0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1800000000 {
			opp-hz = <0x0 0x6b49d200>;
			opp-microvolt = <0xbd358 0xbd358 0xf4240 0xbd358 0xbd358 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2016000000 {
			opp-hz = <0x0 0x7829b800>;
			opp-microvolt = <0xcf850 0xcf850 0xf4240 0xcf850 0xcf850 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2208000000 {
			opp-hz = <0x0 0x839b6800>;
			opp-microvolt = <0xe1d48 0xe1d48 0xf4240 0xe1d48 0xe1d48 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2400000000 {
			opp-hz = <0x0 0x8f0d1800>;
			opp-microvolt = <0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};
	};

	cluster2-opp-table {
		compatible = "operating-points-v2";
		opp-shared;
		rockchip,grf = <0x21>;
		volt-mem-read-margin = <0xd0bd8 0x1 0xbac48 0x2 0xa4cb8 0x3 0x78d98 0x4>;
		rockchip,reboot-freq = <0x1b7740>;
		phandle = <0x1a>;

		opp-408000000 {
			opp-hz = <0x0 0x18519600>;
			opp-microvolt = <0x927c0 0x927c0 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
			opp-suspend;
		};

		opp-600000000 {
			opp-hz = <0x0 0x23c34600>;
			opp-microvolt = <0x927c0 0x927c0 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-816000000 {
			opp-hz = <0x0 0x30a32c00>;
			opp-microvolt = <0x927c0 0x927c0 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1008000000 {
			opp-hz = <0x0 0x3c14dc00>;
			opp-microvolt = <0x98968 0x98968 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1200000000 {
			opp-hz = <0x0 0x47868c00>;
			opp-microvolt = <0x9eb10 0x9eb10 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1416000000 {
			opp-hz = <0x0 0x54667200>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1608000000 {
			opp-hz = <0x0 0x5fd82200>;
			opp-microvolt = <0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1800000000 {
			opp-hz = <0x0 0x6b49d200>;
			opp-microvolt = <0xbd358 0xbd358 0xf4240 0xbd358 0xbd358 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2016000000 {
			opp-hz = <0x0 0x7829b800>;
			opp-microvolt = <0xcf850 0xcf850 0xf4240 0xcf850 0xcf850 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2208000000 {
			opp-hz = <0x0 0x839b6800>;
			opp-microvolt = <0xe1d48 0xe1d48 0xf4240 0xe1d48 0xe1d48 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2400000000 {
			opp-hz = <0x0 0x8f0d1800>;
			opp-microvolt = <0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};
	};

	arm-pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0x1 0x7 0x8>;
		interrupt-affinity = <0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb>;
	};

	cpuinfo {
		compatible = "rockchip,cpuinfo";
		nvmem-cells = <0x22 0x23 0x24>;
		nvmem-cell-names = "id", "cpu-version", "cpu-code";
	};

	csi2-dcphy0 {
		compatible = "rockchip,rk3588-csi2-dcphy";
		rockchip,hw = <0x25>;
		status = "okay";

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0x26>;
					data-lanes = <0x1 0x2 0x3 0x4>;
					phandle = <0x130>;
				};
			};

			port@1 {
				reg = <0x1>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0x27>;
					phandle = <0xa9>;
				};
			};
		};
	};

	csi2-dcphy1 {
		compatible = "rockchip,rk3588-csi2-dcphy";
		rockchip,hw = <0x28>;
		status = "disabled";
	};

	csi2-dphy0 {
		compatible = "rockchip,rk3568-csi2-dphy";
		rockchip,hw = <0x29>;
		status = "disabled";
	};

	csi2-dphy1 {
		compatible = "rockchip,rk3568-csi2-dphy";
		rockchip,hw = <0x29>;
		status = "disabled";
	};

	csi2-dphy2 {
		compatible = "rockchip,rk3568-csi2-dphy";
		rockchip,hw = <0x29>;
		status = "disabled";
	};

	display-subsystem {
		compatible = "rockchip,display-subsystem";
		ports = <0x2a>;
		memory-region = <0x2b>;
		memory-region-names = "drm-logo";

		route {

			route-dp0 {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x2c>;
			};

			route-dsi0 {
				status = "okay";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x2d>;
			};

			route-dsi1 {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x2e>;
			};

			route-edp0 {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x2f>;
			};

			route-edp1 {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
			};

			route-hdmi0 {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x30>;
			};

			route-rgb {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x31>;
			};
		};
	};

	dmc {
		compatible = "rockchip,rk3588-dmc";
		interrupts = <0x0 0x49 0x4>;
		interrupt-names = "complete";
		devfreq-events = <0x32>;
		clocks = <0xc 0x4>;
		clock-names = "dmc_clk";
		operating-points-v2 = <0x33>;
		upthreshold = <0x28>;
		downdifferential = <0x14>;
		system-status-level = <0x1 0x4 0x8 0x8 0x2 0x1 0x10 0x4 0x10000 0x4 0x1000 0x8 0x4000 0x8 0x2000 0x8 0xc00 0x8>;
		auto-freq-en = <0x1>;
		status = "disabled";
	};

	dmc-opp-table {
		compatible = "operating-points-v2";
		phandle = <0x33>;

		opp-2750000000 {
			opp-hz = <0x0 0xa3e9ab80>;
			opp-microvolt = <0xcf850>;
		};
	};

	firmware {

		scmi {
			compatible = "arm,scmi-smc";
			shmem = <0x34>;
			arm,smc-id = <0x82000010>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			protocol@14 {
				reg = <0x14>;
				#clock-cells = <0x1>;
				assigned-clocks = <0xc 0x2 0xc 0x3>;
				assigned-clock-rates = <0x47868c00 0x47868c00>;
				phandle = <0xc>;
			};

			protocol@16 {
				reg = <0x16>;
				#reset-cells = <0x1>;
				phandle = <0xf6>;
			};
		};

		sdei {
			compatible = "arm,sdei-1.0";
			method = "smc";
		};
	};

	jpege-ccu {
		compatible = "rockchip,vpu-encoder-v2-ccu";
		status = "okay";
		phandle = <0x96>;
	};

	mpp-srv {
		compatible = "rockchip,mpp-service";
		rockchip,taskqueue-count = <0xc>;
		status = "okay";
		phandle = <0x91>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	rkcif-dvp {
		compatible = "rockchip,rkcif-dvp";
		rockchip,hw = <0x35>;
		iommus = <0x36>;
		status = "disabled";
		phandle = <0x37>;
	};

	rkcif-dvp-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x37>;
		status = "disabled";
	};

	rkcif-mipi-lvds {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x35>;
		iommus = <0x36>;
		status = "okay";
		phandle = <0x39>;

		port {

			endpoint {
				remote-endpoint = <0x38>;
				phandle = <0xaa>;
			};
		};
	};

	rkcif-mipi-lvds_sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x39>;
		status = "okay";

		port {

			endpoint {
				remote-endpoint = <0x3a>;
				phandle = <0x3f>;
			};
		};
	};

	rkcif-mipi-lvds1 {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x35>;
		iommus = <0x36>;
		status = "disabled";
		phandle = <0x3b>;
	};

	rkcif-mipi-lvds1-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x3b>;
		status = "disabled";
	};

	rkcif-mipi-lvds2 {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x35>;
		iommus = <0x36>;
		status = "disabled";
		phandle = <0x3c>;
	};

	rkcif-mipi-lvds2-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x3c>;
		status = "disabled";
	};

	rkcif-mipi-lvds3 {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x35>;
		iommus = <0x36>;
		status = "disabled";
		phandle = <0x3d>;
	};

	rkcif-mipi-lvds3-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x3d>;
		status = "disabled";
	};

	rkisp0-vir0 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x3e>;
		status = "okay";

		port {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			endpoint@0 {
				reg = <0x0>;
				remote-endpoint = <0x3f>;
				phandle = <0x3a>;
			};
		};
	};

	rkisp0-vir1 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x3e>;
		status = "disabled";
	};

	rkisp0-vir2 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x3e>;
		status = "disabled";
	};

	rkisp0-vir3 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x3e>;
		status = "disabled";
	};

	rkisp1-vir0 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x40>;
		status = "disabled";
	};

	rkisp1-vir1 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x40>;
		status = "disabled";
	};

	rkisp1-vir2 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x40>;
		status = "disabled";
	};

	rkisp1-vir3 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x40>;
		status = "disabled";
	};

	rkispp0-vir0 {
		compatible = "rockchip,rk3588-rkispp-vir";
		rockchip,hw = <0x41>;
		status = "disabled";
	};

	rkispp1-vir0 {
		compatible = "rockchip,rk3588-rkispp-vir";
		rockchip,hw = <0x42>;
		status = "disabled";
	};

	rkvenc-ccu {
		compatible = "rockchip,rkv-encoder-v2-ccu";
		status = "okay";
		phandle = <0x9c>;
	};

	rockchip-suspend {
		compatible = "rockchip,pm-rk3588";
		status = "okay";
		rockchip,sleep-debug-en = <0x1>;
		rockchip,sleep-mode-config = <0x5000604>;
		rockchip,wakeup-config = <0x100>;
	};

	rockchip-system-monitor {
		compatible = "rockchip,system-monitor";
		rockchip,thermal-zone = "soc-thermal";
	};

	thermal-zones {

		soc-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x43 0x0>;

			trips {

				soc-crit {
					temperature = <0x1c138>;
					hysteresis = <0x7d0>;
					type = "critical";
				};
			};
		};

		bigcore0-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x43 0x1>;
		};

		bigcore1-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x43 0x2>;
		};

		littlecore-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x43 0x3>;
		};

		center-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x43 0x4>;
		};

		gpu-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x43 0x5>;
		};

		npu-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x43 0x6>;
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <0x1 0xd 0xf04 0x1 0xe 0xf04 0x1 0xb 0xf04 0x1 0xa 0xf04>;
	};

	sram@10f000 {
		compatible = "mmio-sram";
		reg = <0x0 0x10f000 0x0 0x100>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x10f000 0x100>;

		sram@0 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x100>;
			phandle = <0x34>;
		};
	};

	gpu@fb000000 {
		compatible = "arm,mali-bifrost";
		reg = <0x0 0xfb000000 0x0 0x200000>;
		interrupts = <0x0 0x5e 0x4 0x0 0x5d 0x4 0x0 0x5c 0x4>;
		interrupt-names = "GPU", "MMU", "JOB";
		clocks = <0xc 0x5 0x2 0x115 0x2 0x116 0x2 0x114>;
		clock-names = "clk_mali", "clk_gpu_coregroup", "clk_gpu_stacks", "clk_gpu";
		power-domains = <0x44 0xc>;
		operating-points-v2 = <0x45>;
		upthreshold = <0x1e>;
		downdifferential = <0xa>;
		status = "okay";
		mali-supply = <0x46>;
		mem-supply = <0x47>;
	};

	gpu-opp-table {
		compatible = "operating-points-v2";
		clocks = <0x2 0x114>;
		clock-names = "clk";
		rockchip,grf = <0x48>;
		volt-mem-read-margin = <0xd0bd8 0x1 0xbac48 0x2 0xa4cb8 0x3 0x8ed28 0x4>;
		phandle = <0x45>;

		opp-198000000 {
			opp-hz = <0x0 0xbcd3d80>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-297000000 {
			opp-hz = <0x0 0x11b3dc40>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-396000000 {
			opp-hz = <0x0 0x179a7b00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-500000000 {
			opp-hz = <0x0 0x1dcd6500>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-600000000 {
			opp-hz = <0x0 0x23c34600>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-700000000 {
			opp-hz = <0x0 0x29b92700>;
			opp-microvolt = <0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850>;
		};

		opp-800000000 {
			opp-hz = <0x0 0x2faf0800>;
			opp-microvolt = <0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850>;
		};

		opp-900000000 {
			opp-hz = <0x0 0x35a4e900>;
			opp-microvolt = <0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850>;
		};

		opp-1000000000 {
			opp-hz = <0x0 0x3b9aca00>;
			opp-microvolt = <0xcf850 0xcf850 0xcf850 0xcf850 0xcf850 0xcf850>;
		};
	};

	usbdrd3_0 {
		compatible = "rockchip,rk3588-dwc3", "rockchip,rk3399-dwc3";
		clocks = <0x2 0x1a3 0x2 0x1a2 0x2 0x1a1>;
		clock-names = "ref", "suspend", "bus";
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		status = "okay";

		usb@fc000000 {
			compatible = "snps,dwc3";
			reg = <0x0 0xfc000000 0x0 0x400000>;
			interrupts = <0x0 0xdc 0x4>;
			power-domains = <0x44 0x1f>;
			resets = <0x2 0x2a4>;
			reset-names = "usb3-otg";
			dr_mode = "otg";
			phys = <0x49 0x4a>;
			phy-names = "usb2-phy", "usb3-phy";
			phy_type = "utmi_wide";
			snps,dis_enblslpm_quirk;
			snps,dis-u1-entry-quirk;
			snps,dis-u2-entry-quirk;
			snps,dis-u2-freeclk-exists-quirk;
			snps,dis-del-phy-power-chg-quirk;
			snps,dis-tx-ipgap-linecheck-quirk;
			quirk-skip-phy-init;
			status = "okay";
			usb-role-switch;

			port {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0x4b>;
					phandle = <0x124>;
				};
			};
		};
	};

	usb@fc800000 {
		compatible = "generic-ehci";
		reg = <0x0 0xfc800000 0x0 0x40000>;
		interrupts = <0x0 0xd7 0x4>;
		clocks = <0x2 0x19d 0x2 0x19e 0x4c>;
		clock-names = "usbhost", "arbiter", "utmi";
		phys = <0x4d>;
		phy-names = "usb2-phy";
		power-domains = <0x44 0x1f>;
		status = "okay";
	};

	usb@fc840000 {
		compatible = "generic-ohci";
		reg = <0x0 0xfc840000 0x0 0x40000>;
		interrupts = <0x0 0xd8 0x4>;
		clocks = <0x2 0x19d 0x2 0x19e 0x4c>;
		clock-names = "usbhost", "arbiter", "utmi";
		phys = <0x4d>;
		phy-names = "usb2-phy";
		power-domains = <0x44 0x1f>;
		status = "okay";
	};

	usb@fc880000 {
		compatible = "generic-ehci";
		reg = <0x0 0xfc880000 0x0 0x40000>;
		interrupts = <0x0 0xda 0x4>;
		clocks = <0x2 0x19f 0x2 0x1a0 0x4e>;
		clock-names = "usbhost", "arbiter", "utmi";
		phys = <0x4f>;
		phy-names = "usb2-phy";
		power-domains = <0x44 0x1f>;
		status = "okay";
	};

	usb@fc8c0000 {
		compatible = "generic-ohci";
		reg = <0x0 0xfc8c0000 0x0 0x40000>;
		interrupts = <0x0 0xdb 0x4>;
		clocks = <0x2 0x19f 0x2 0x1a0 0x4e>;
		clock-names = "usbhost", "arbiter", "utmi";
		phys = <0x4f>;
		phy-names = "usb2-phy";
		power-domains = <0x44 0x1f>;
		status = "okay";
	};

	iommu@fc900000 {
		compatible = "arm,smmu-v3";
		reg = <0x0 0xfc900000 0x0 0x200000>;
		interrupts = <0x0 0x171 0x4 0x0 0x173 0x4 0x0 0x176 0x4 0x0 0x16f 0x4>;
		interrupt-names = "eventq", "gerror", "priq", "cmdq-sync";
		#iommu-cells = <0x1>;
		status = "disabled";
	};

	iommu@fcb00000 {
		compatible = "arm,smmu-v3";
		reg = <0x0 0xfcb00000 0x0 0x200000>;
		interrupts = <0x0 0x17d 0x4 0x0 0x17f 0x4 0x0 0x182 0x4 0x0 0x17b 0x4>;
		interrupt-names = "eventq", "gerror", "priq", "cmdq-sync";
		#iommu-cells = <0x1>;
		status = "disabled";
	};

	usbhost3_0 {
		compatible = "rockchip,rk3588-dwc3", "rockchip,rk3399-dwc3";
		clocks = <0x2 0x179 0x2 0x178 0x2 0x177 0x2 0x17a 0x2 0x166 0x2 0x181>;
		clock-names = "ref", "suspend", "bus", "utmi", "php", "pipe";
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		status = "disabled";

		usb@fcd00000 {
			compatible = "snps,dwc3";
			reg = <0x0 0xfcd00000 0x0 0x400000>;
			interrupts = <0x0 0xde 0x4>;
			resets = <0x2 0x237>;
			reset-names = "usb3-host";
			dr_mode = "host";
			phys = <0x50 0x4>;
			phy-names = "usb3-phy";
			phy_type = "utmi_wide";
			snps,dis_enblslpm_quirk;
			snps,dis-u2-freeclk-exists-quirk;
			snps,dis-del-phy-power-chg-quirk;
			snps,dis-tx-ipgap-linecheck-quirk;
			snps,dis_rxdet_inp3_quirk;
			status = "disabled";
		};
	};

	syscon@fd58a000 {
		compatible = "rockchip,rk3588-pmu1-grf", "syscon", "simple-mfd";
		reg = <0x0 0xfd58a000 0x0 0x2000>;
		phandle = <0xe7>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x200>;
			mode-bootloader = <0x5242c301>;
			mode-charge = <0x5242c30b>;
			mode-fastboot = <0x5242c309>;
			mode-loader = <0x5242c301>;
			mode-normal = <0x5242c300>;
			mode-recovery = <0x5242c303>;
			mode-ums = <0x5242c30c>;
			mode-panic = <0x5242c307>;
			mode-watchdog = <0x5242c308>;
		};
	};

	syscon@fd58c000 {
		compatible = "rockchip,rk3588-sys-grf", "syscon", "simple-mfd";
		reg = <0x0 0xfd58c000 0x0 0x1000>;
		phandle = <0xa8>;

		rgb {
			compatible = "rockchip,rk3588-rgb";
			pinctrl-names = "default";
			pinctrl-0 = <0x51>;
			status = "disabled";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;

					endpoint@2 {
						reg = <0x2>;
						remote-endpoint = <0x31>;
						status = "disabled";
						phandle = <0xc7>;
					};
				};
			};
		};
	};

	syscon@fd590000 {
		compatible = "rockchip,rk3588-bigcore0-grf", "syscon";
		reg = <0x0 0xfd590000 0x0 0x100>;
		phandle = <0x20>;
	};

	syscon@fd592000 {
		compatible = "rockchip,rk3588-bigcore1-grf", "syscon";
		reg = <0x0 0xfd592000 0x0 0x100>;
		phandle = <0x21>;
	};

	syscon@fd5a0000 {
		compatible = "rockchip,rk3588-gpu-grf", "syscon";
		reg = <0x0 0xfd5a0000 0x0 0x100>;
		phandle = <0x48>;
	};

	syscon@fd5a2000 {
		compatible = "rockchip,rk3588-npu-grf", "syscon";
		reg = <0x0 0xfd5a2000 0x0 0x100>;
		phandle = <0x8f>;
	};

	syscon@fd5a4000 {
		compatible = "rockchip,rk3588-vop-grf", "syscon";
		reg = <0x0 0xfd5a4000 0x0 0x2000>;
		phandle = <0xae>;
	};

	syscon@fd5a6000 {
		compatible = "rockchip,rk3588-vo-grf", "syscon";
		reg = <0x0 0xfd5a6000 0x0 0x2000>;
		phandle = <0x16c>;
	};

	syscon@fd5a8000 {
		compatible = "rockchip,rk3588-vo-grf", "syscon";
		reg = <0x0 0xfd5a8000 0x0 0x100>;
		phandle = <0xaf>;
	};

	syscon@fd5ac000 {
		compatible = "rockchip,rk3588-usb-grf", "syscon";
		reg = <0x0 0xfd5ac000 0x0 0x4000>;
		phandle = <0x52>;
	};

	syscon@fd5b0000 {
		compatible = "rockchip,rk3588-php-grf", "syscon";
		reg = <0x0 0xfd5b0000 0x0 0x1000>;
		phandle = <0x54>;
	};

	syscon@fd5b4000 {
		compatible = "rockchip,mipi-dphy-grf", "syscon";
		reg = <0x0 0xfd5b4000 0x0 0x1000>;
		phandle = <0x172>;
	};

	syscon@fd5b5000 {
		compatible = "rockchip,mipi-dphy-grf", "syscon";
		reg = <0x0 0xfd5b5000 0x0 0x1000>;
		phandle = <0x1ac>;
	};

	syscon@fd5bc000 {
		compatible = "rockchip,pipe-phy-grf", "syscon";
		reg = <0x0 0xfd5bc000 0x0 0x100>;
		phandle = <0x173>;
	};

	syscon@fd5c4000 {
		compatible = "rockchip,pipe-phy-grf", "syscon";
		reg = <0x0 0xfd5c4000 0x0 0x100>;
		phandle = <0x174>;
	};

	syscon@fd5c8000 {
		compatible = "rockchip,rk3588-usbdpphy-grf", "syscon";
		reg = <0x0 0xfd5c8000 0x0 0x4000>;
		phandle = <0x16b>;
	};

	syscon@fd5d0000 {
		compatible = "rockchip,rk3588-usb2phy-grf", "syscon", "simple-mfd";
		reg = <0x0 0xfd5d0000 0x0 0x4000>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		phandle = <0x16a>;

		usb2-phy@0 {
			compatible = "rockchip,rk3588-usb2phy";
			reg = <0x0 0x10>;
			interrupts = <0x0 0x189 0x4>;
			resets = <0x2 0xc0047 0x2 0x488>;
			reset-names = "phy", "apb";
			clocks = <0x2 0x2b5>;
			clock-names = "phyclk";
			clock-output-names = "usb480m_phy0";
			#clock-cells = <0x0>;
			rockchip,usbctrl-grf = <0x52>;
			status = "okay";
			phandle = <0x16d>;

			otg-port {
				#phy-cells = <0x0>;
				status = "okay";
				rockchip,typec-vbus-det;
				phandle = <0x49>;
			};
		};
	};

	syscon@fd5d8000 {
		compatible = "rockchip,rk3588-usb2phy-grf", "syscon", "simple-mfd";
		reg = <0x0 0xfd5d8000 0x0 0x4000>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;

		usb2-phy@8000 {
			compatible = "rockchip,rk3588-usb2phy";
			reg = <0x8000 0x10>;
			interrupts = <0x0 0x187 0x4>;
			resets = <0x2 0xc0049 0x2 0x48a>;
			reset-names = "phy", "apb";
			clocks = <0x2 0x2b5>;
			clock-names = "phyclk";
			clock-output-names = "usb480m_phy2";
			#clock-cells = <0x0>;
			status = "okay";
			phandle = <0x4c>;

			host-port {
				#phy-cells = <0x0>;
				status = "okay";
				phy-supply = <0x53>;
				phandle = <0x4d>;
			};
		};
	};

	syscon@fd5dc000 {
		compatible = "rockchip,rk3588-usb2phy-grf", "syscon", "simple-mfd";
		reg = <0x0 0xfd5dc000 0x0 0x4000>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;

		usb2-phy@c000 {
			compatible = "rockchip,rk3588-usb2phy";
			reg = <0xc000 0x10>;
			interrupts = <0x0 0x188 0x4>;
			resets = <0x2 0xc004a 0x2 0x48b>;
			reset-names = "phy", "apb";
			clocks = <0x2 0x2b5>;
			clock-names = "phyclk";
			clock-output-names = "usb480m_phy3";
			#clock-cells = <0x0>;
			status = "okay";
			phandle = <0x4e>;

			host-port {
				#phy-cells = <0x0>;
				status = "okay";
				phy-supply = <0x53>;
				phandle = <0x4f>;
			};
		};
	};

	syscon@fd5e0000 {
		compatible = "rockchip,rk3588-hdptxphy-grf", "syscon";
		reg = <0x0 0xfd5e0000 0x0 0x100>;
		phandle = <0x169>;
	};

	syscon@fd5e8000 {
		compatible = "rockchip,mipi-dcphy-grf", "syscon";
		reg = <0x0 0xfd5e8000 0x0 0x4000>;
		phandle = <0x170>;
	};

	syscon@fd5ec000 {
		compatible = "rockchip,mipi-dcphy-grf", "syscon";
		reg = <0x0 0xfd5ec000 0x0 0x4000>;
		phandle = <0x171>;
	};

	syscon@fd5f0000 {
		compatible = "rockchip,rk3588-ioc", "syscon";
		reg = <0x0 0xfd5f0000 0x0 0x10000>;
		phandle = <0x175>;
	};

	sram@fd600000 {
		compatible = "mmio-sram";
		reg = <0x0 0xfd600000 0x0 0x100000>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0xfd600000 0x100000>;

		rkvdec-sram@0 {
			reg = <0x0 0x80000>;
			phandle = <0xa0>;
		};

		rkvdec-sram@80000 {
			reg = <0x80000 0x80000>;
			phandle = <0xa2>;
		};
	};

	clock-controller@fd7c0000 {
		compatible = "rockchip,rk3588-cru";
		rockchip,grf = <0x54>;
		reg = <0x0 0xfd7c0000 0x0 0x5c000>;
		#clock-cells = <0x1>;
		#reset-cells = <0x1>;
		assigned-clocks = <0x2 0x9 0x2 0x5 0x2 0x8 0x2 0x7 0x2 0xa 0x2 0xd8 0x2 0xdb 0x2 0xda 0x2 0xd9 0x2 0x10e 0x2 0x10f 0x2 0x110 0x2 0x299 0x2 0x29a 0x2 0x270 0x2 0x7b 0x2 0xec 0x2 0x114>;
		assigned-clock-rates = <0x5f5e100 0x2ee00000 0x32a9f880 0x46cf7100 0x30a32c00 0x29d7ab80 0xbebc200 0x17d78400 0x1dcd6500 0x2faf0800 0x5f5e100 0x17d78400 0x5f5e100 0xbebc200 0x1dcd6500 0x165a0bc0 0x8f0d180 0xbebc200>;
		phandle = <0x2>;
	};

	i2c@fd880000 {
		compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
		reg = <0x0 0xfd880000 0x0 0x1000>;
		clocks = <0x2 0x287 0x2 0x286>;
		clock-names = "i2c", "pclk";
		interrupts = <0x0 0x13d 0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <0x55>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "disabled";
	};

	serial@fd890000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfd890000 0x0 0x100>;
		interrupts = <0x0 0x14b 0x4>;
		clocks = <0x2 0x2ae 0x2 0x2af>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0x56 0x6 0x56 0x7>;
		pinctrl-names = "default";
		pinctrl-0 = <0x57>;
		status = "disabled";
	};

	pwm@fd8b0000 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfd8b0000 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x58>;
		clocks = <0x2 0x2a5 0x2 0x2a4>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@fd8b0010 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfd8b0010 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x59>;
		clocks = <0x2 0x2a5 0x2 0x2a4>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@fd8b0020 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfd8b0020 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x5a>;
		clocks = <0x2 0x2a5 0x2 0x2a4>;
		clock-names = "pwm", "pclk";
		status = "okay";
		phandle = <0x1b0>;
	};

	pwm@fd8b0030 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfd8b0030 0x0 0x10>;
		interrupts = <0x0 0x158 0x4 0x0 0x159 0x4>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x5b>;
		clocks = <0x2 0x2a5 0x2 0x2a4>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	power-management@fd8d8000 {
		compatible = "rockchip,rk3588-pmu", "syscon", "simple-mfd";
		reg = <0x0 0xfd8d8000 0x0 0x400>;
		phandle = <0xb0>;

		power-controller {
			compatible = "rockchip,rk3588-power-controller";
			#power-domain-cells = <0x1>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			status = "okay";
			phandle = <0x44>;

			power-domain@8 {
				reg = <0x8>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				power-domain@9 {
					reg = <0x9>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					clocks = <0x2 0x12f 0x2 0x131 0x2 0x130 0x2 0x126>;
					pm_qos = <0x5c 0x5d 0x5e>;

					power-domain@10 {
						reg = <0xa>;
						clocks = <0x2 0x12f 0x2 0x131 0x2 0x130>;
						pm_qos = <0x5f>;
					};

					power-domain@11 {
						reg = <0xb>;
						clocks = <0x2 0x12f 0x2 0x131 0x2 0x130>;
						pm_qos = <0x60>;
					};
				};
			};

			power-domain@12 {
				reg = <0xc>;
				clocks = <0x2 0x114 0x2 0x115 0x2 0x116>;
				pm_qos = <0x61 0x62 0x63 0x64>;
			};

			power-domain@13 {
				reg = <0xd>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				power-domain@14 {
					reg = <0xe>;
					clocks = <0x2 0x18f 0x2 0x1be 0x2 0x1bc 0x2 0x190 0x2 0x18e>;
					pm_qos = <0x65>;
				};

				power-domain@15 {
					reg = <0xf>;
					clocks = <0x2 0x194 0x2 0x1be 0x2 0x1bc 0x2 0x195>;
					pm_qos = <0x66>;
				};

				power-domain@16 {
					reg = <0x10>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					clocks = <0x2 0x1c4 0x2 0x1c5>;
					pm_qos = <0x67 0x68 0x69>;

					power-domain@17 {
						reg = <0x11>;
						clocks = <0x2 0x1c9 0x2 0x1c4 0x2 0x1c5 0x2 0x1ca>;
						pm_qos = <0x6a 0x6b 0x6c>;
					};
				};
			};

			power-domain@21 {
				reg = <0x15>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clocks = <0x2 0x1be 0x2 0x1bd 0x2 0x1bc 0x2 0x1bf 0x2 0x1aa 0x2 0x1a9 0x2 0x1ac 0x2 0x1ad 0x2 0x1ae 0x2 0x1af 0x2 0x1b0 0x2 0x1b1 0x2 0x1b2 0x2 0x1b3 0x2 0x1b4 0x2 0x1b5 0x2 0x1b7 0x2 0x1b6>;
				pm_qos = <0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x74>;

				power-domain@23 {
					reg = <0x17>;
					clocks = <0x2 0x4b 0x2 0x49 0x2 0x1be>;
					pm_qos = <0x75>;
				};

				power-domain@14 {
					reg = <0xe>;
					clocks = <0x2 0x18f 0x2 0x1be 0x2 0x1bc 0x2 0x190>;
					pm_qos = <0x65>;
				};

				power-domain@15 {
					reg = <0xf>;
					clocks = <0x2 0x194 0x2 0x1be 0x2 0x1bc>;
					pm_qos = <0x66>;
				};

				power-domain@22 {
					reg = <0x16>;
					clocks = <0x2 0x1ba 0x2 0x1b9>;
					pm_qos = <0x76>;
				};
			};

			power-domain@24 {
				reg = <0x18>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clocks = <0x2 0x26e 0x2 0x26d 0x2 0x270>;
				pm_qos = <0x77 0x78>;

				power-domain@25 {
					reg = <0x19>;
					clocks = <0x2 0x1f6 0x2 0x1f7 0x2 0x1f5 0x2 0x1f3 0x2 0x1ee 0x2 0x1ed 0x2 0x26d>;
					pm_qos = <0x79>;
				};
			};

			power-domain@26 {
				reg = <0x1a>;
				clocks = <0x2 0x22e 0x2 0x22f 0x2 0x22d 0x2 0x218 0x2 0x217 0x2 0x22b 0x2 0x264>;
				pm_qos = <0x7a 0x7b>;
			};

			power-domain@27 {
				reg = <0x1b>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clocks = <0x2 0x1e1 0x2 0x1e2 0x2 0x1df 0x2 0x1de 0x2 0x1e5 0x2 0x1e4>;
				pm_qos = <0x7c 0x7d 0x7e 0x7f>;

				power-domain@28 {
					reg = <0x1c>;
					clocks = <0x2 0x121 0x2 0x120 0x2 0x1e1 0x2 0x1e2>;
					pm_qos = <0x80 0x81>;
				};

				power-domain@29 {
					reg = <0x1d>;
					clocks = <0x2 0x1d6 0x2 0x1d5 0x2 0x1d9 0x2 0x1d8 0x2 0x1e2>;
					pm_qos = <0x82 0x83>;
				};
			};

			power-domain@30 {
				reg = <0x1e>;
				clocks = <0x2 0x189 0x2 0x18a>;
				pm_qos = <0x84>;
			};

			power-domain@31 {
				reg = <0x1f>;
				clocks = <0x2 0x166 0x2 0x19b 0x2 0x19c 0x2 0x19d 0x2 0x19e 0x2 0x19f 0x2 0x1a0>;
				pm_qos = <0x85 0x86 0x87 0x88>;
			};

			power-domain@33 {
				reg = <0x21>;
				clocks = <0x2 0x166 0x2 0x169 0x2 0x16a>;
			};

			power-domain@34 {
				reg = <0x22>;
				clocks = <0x2 0x166 0x2 0x169 0x2 0x16a>;
			};

			power-domain@37 {
				reg = <0x25>;
				clocks = <0x2 0x199 0x2 0x140>;
				pm_qos = <0x89>;
			};

			power-domain@38 {
				reg = <0x26>;
				clocks = <0x2 0x3c 0x2 0x3d>;
			};

			power-domain@40 {
				reg = <0x28>;
				pm_qos = <0x8a>;
			};
		};
	};

	pvtm@fda40000 {
		compatible = "rockchip,rk3588-bigcore0-pvtm";
		reg = <0x0 0xfda40000 0x0 0x100>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		pvtm@0 {
			reg = <0x0>;
			clocks = <0x2 0x2c6 0x2 0x15>;
			clock-names = "clk", "pclk";
		};
	};

	pvtm@fda50000 {
		compatible = "rockchip,rk3588-bigcore1-pvtm";
		reg = <0x0 0xfda50000 0x0 0x100>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		pvtm@1 {
			reg = <0x1>;
			clocks = <0x2 0x2c8 0x2 0x17>;
			clock-names = "clk", "pclk";
		};
	};

	pvtm@fda60000 {
		compatible = "rockchip,rk3588-litcore-pvtm";
		reg = <0x0 0xfda60000 0x0 0x100>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		pvtm@2 {
			reg = <0x2>;
			clocks = <0x2 0x2ca 0x2 0x1b>;
			clock-names = "clk", "pclk";
		};
	};

	pvtm@fdaf0000 {
		compatible = "rockchip,rk3588-npu-pvtm";
		reg = <0x0 0xfdaf0000 0x0 0x100>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		pvtm@3 {
			reg = <0x3>;
			clocks = <0x2 0x12b 0x2 0x129>;
			clock-names = "clk", "pclk";
			resets = <0x2 0x1de 0x2 0x1dc>;
			reset-names = "rts", "rst-p";
		};
	};

	pvtm@fdb30000 {
		compatible = "rockchip,rk3588-gpu-pvtm";
		reg = <0x0 0xfdb30000 0x0 0x100>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		pvtm@4 {
			reg = <0x4>;
			clocks = <0x2 0x118>;
			clock-names = "clk";
			resets = <0x2 0x430 0x2 0x42f>;
			reset-names = "rts", "rst-p";
		};
	};

	npu@fdab0000 {
		compatible = "rockchip,rk3588-rknpu";
		reg = <0x0 0xfdab0000 0x0 0x10000 0x0 0xfdac0000 0x0 0x10000 0x0 0xfdad0000 0x0 0x10000>;
		interrupts = <0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4>;
		interrupt-names = "npu0_irq", "npu1_irq", "npu2_irq";
		clocks = <0xc 0x6 0x2 0x12d 0x2 0x122 0x2 0x124 0x2 0x12e 0x2 0x123 0x2 0x125 0x2 0x131>;
		clock-names = "clk_npu", "aclk0", "aclk1", "aclk2", "hclk0", "hclk1", "hclk2", "pclk";
		assigned-clocks = <0x2 0x130>;
		assigned-clock-rates = <0xbebc200>;
		resets = <0x2 0x1e6 0x2 0x1b0 0x2 0x1c0 0x2 0x1e8 0x2 0x1b2 0x2 0x1c2>;
		reset-names = "srst_a0", "srst_a1", "srst_a2", "srst_h0", "srst_h1", "srst_h2";
		power-domains = <0x44 0x9 0x44 0xa 0x44 0xb>;
		power-domain-names = "npu0", "npu1", "npu2";
		operating-points-v2 = <0x8b>;
		iommus = <0x8c>;
		status = "okay";
		rknpu-supply = <0x8d>;
		mem-supply = <0x8e>;
	};

	npu-opp-table {
		compatible = "operating-points-v2";
		clocks = <0x2 0x12a>;
		clock-names = "pclk";
		rockchip,grf = <0x8f>;
		volt-mem-read-margin = <0xd0bd8 0x1 0xbac48 0x2 0xa4cb8 0x3 0x8ed28 0x4>;
		rockchip,init-freq = <0xf4240>;
		phandle = <0x8b>;

		opp-198000000 {
			opp-hz = <0x0 0xbcd3d80>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xb71b0 0xb71b0 0xcf850>;
		};

		opp-297000000 {
			opp-hz = <0x0 0x11b3dc40>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xb71b0 0xb71b0 0xcf850>;
		};

		opp-396000000 {
			opp-hz = <0x0 0x179a7b00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-500000000 {
			opp-hz = <0x0 0x1dcd6500>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-600000000 {
			opp-hz = <0x0 0x23c34600>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-700000000 {
			opp-hz = <0x0 0x29b92700>;
			opp-microvolt = <0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850>;
		};

		opp-800000000 {
			opp-hz = <0x0 0x2faf0800>;
			opp-microvolt = <0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850>;
		};

		opp-900000000 {
			opp-hz = <0x0 0x35a4e900>;
			opp-microvolt = <0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850>;
		};

		opp-1000000000 {
			opp-hz = <0x0 0x3b9aca00>;
			opp-microvolt = <0xcf850 0xcf850 0xcf850 0xcf850 0xcf850 0xcf850>;
		};
	};

	iommu@fdab9000 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdab9000 0x0 0x100 0x0 0xfdaba000 0x0 0x100 0x0 0xfdaca000 0x0 0x100 0x0 0xfdada000 0x0 0x100>;
		interrupts = <0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4>;
		interrupt-names = "npu0_mmu", "npu1_mmu", "npu2_mmu";
		clocks = <0x2 0x12d 0x2 0x122 0x2 0x124 0x2 0x12e 0x2 0x123 0x2 0x125>;
		clock-names = "aclk0", "aclk1", "aclk2", "iface0", "iface1", "iface2";
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x8c>;
	};

	vdpu@fdb50400 {
		compatible = "rockchip,vpu-decoder-v2";
		reg = <0x0 0xfdb50400 0x0 0x400>;
		interrupts = <0x0 0x77 0x4>;
		interrupt-names = "irq_vdpu";
		clocks = <0x2 0x1c0 0x2 0x1c1>;
		clock-names = "aclk_vcodec", "hclk_vcodec";
		rockchip,normal-rates = <0x2367b880 0x0>;
		assigned-clocks = <0x2 0x1c0>;
		assigned-clock-rates = <0x2367b880>;
		resets = <0x2 0x2c8 0x2 0x2c9>;
		reset-names = "video_a", "video_h";
		rockchip,skip-pmu-idle-request;
		iommus = <0x90>;
		rockchip,srv = <0x91>;
		rockchip,taskqueue-node = <0x0>;
		power-domains = <0x44 0x15>;
		status = "okay";
	};

	iommu@fdb50800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdb50800 0x0 0x40>;
		interrupts = <0x0 0x76 0x4>;
		interrupt-names = "irq_vdpu_mmu";
		clocks = <0x2 0x1c0 0x2 0x1c1>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x15>;
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x90>;
	};

	rga@fdb60000 {
		compatible = "rockchip,rga3_core0";
		reg = <0x0 0xfdb60000 0x0 0x1000>;
		interrupts = <0x0 0x72 0x4>;
		interrupt-names = "rga3_core0_irq";
		clocks = <0x2 0x1ba 0x2 0x1b9 0x2 0x1bb>;
		clock-names = "aclk_rga3_0", "hclk_rga3_0", "clk_rga3_0";
		power-domains = <0x44 0x16>;
		iommus = <0x92>;
		status = "okay";
	};

	iommu@fdb60f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdb60f00 0x0 0x100>;
		interrupts = <0x0 0x72 0x4>;
		interrupt-names = "rga3_0_mmu";
		clocks = <0x2 0x1ba 0x2 0x1b9>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x16>;
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x92>;
	};

	rga@fdb70000 {
		compatible = "rockchip,rga3_core1";
		reg = <0x0 0xfdb70000 0x0 0x1000>;
		interrupts = <0x0 0x73 0x4>;
		interrupt-names = "rga3_core1_irq";
		clocks = <0x2 0x18a 0x2 0x189 0x2 0x18b>;
		clock-names = "aclk_rga3_1", "hclk_rga3_1", "clk_rga3_1";
		power-domains = <0x44 0x1e>;
		iommus = <0x93>;
		status = "okay";
	};

	iommu@fdb70f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdb70f00 0x0 0x100>;
		interrupts = <0x0 0x73 0x4>;
		interrupt-names = "rga3_1_mmu";
		clocks = <0x2 0x18a 0x2 0x189>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x1e>;
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x93>;
	};

	rga@fdb80000 {
		compatible = "rockchip,rga2_core0";
		reg = <0x0 0xfdb80000 0x0 0x1000>;
		interrupts = <0x0 0x74 0x4>;
		interrupt-names = "rga2_irq";
		clocks = <0x2 0x1b7 0x2 0x1b6 0x2 0x1b8>;
		clock-names = "aclk_rga2", "hclk_rga2", "clk_rga2";
		power-domains = <0x44 0x15>;
		status = "okay";
	};

	jpegd@fdb90000 {
		compatible = "rockchip,rkv-jpeg-decoder-v1";
		reg = <0x0 0xfdb90000 0x0 0x400>;
		interrupts = <0x0 0x81 0x4>;
		interrupt-names = "irq_jpegd";
		clocks = <0x2 0x1b4 0x2 0x1b5>;
		clock-names = "aclk_vcodec", "hclk_vcodec";
		rockchip,normal-rates = <0x23c34600 0x0>;
		assigned-clocks = <0x2 0x1b4>;
		assigned-clock-rates = <0x23c34600>;
		resets = <0x2 0x2d2 0x2 0x2d3>;
		reset-names = "video_a", "video_h";
		rockchip,skip-pmu-idle-request;
		iommus = <0x94>;
		rockchip,srv = <0x91>;
		rockchip,taskqueue-node = <0x1>;
		power-domains = <0x44 0x15>;
		status = "okay";
	};

	iommu@fdb90480 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdb90480 0x0 0x40>;
		interrupts = <0x0 0x82 0x4>;
		interrupt-names = "irq_jpegd_mmu";
		clocks = <0x2 0x1b4 0x2 0x1b5>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x15>;
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x94>;
	};

	jpege-core@fdba0000 {
		compatible = "rockchip,vpu-encoder-v2-core";
		reg = <0x0 0xfdba0000 0x0 0x400>;
		interrupts = <0x0 0x7a 0x4>;
		interrupt-names = "irq_jpege0";
		clocks = <0x2 0x1ac 0x2 0x1ad>;
		clock-names = "aclk_vcodec", "hclk_vcodec";
		rockchip,normal-rates = <0x2367b880 0x0>;
		assigned-clocks = <0x2 0x1ac>;
		assigned-clock-rates = <0x2367b880>;
		resets = <0x2 0x2ca 0x2 0x2cb>;
		reset-names = "video_a", "video_h";
		rockchip,skip-pmu-idle-request;
		iommus = <0x95>;
		rockchip,srv = <0x91>;
		rockchip,taskqueue-node = <0x2>;
		rockchip,ccu = <0x96>;
		power-domains = <0x44 0x15>;
		status = "okay";
	};

	iommu@fdba0800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdba0800 0x0 0x40>;
		interrupts = <0x0 0x79 0x4>;
		interrupt-names = "irq_jpege0_mmu";
		clocks = <0x2 0x1ac 0x2 0x1ad>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x15>;
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x95>;
	};

	jpege-core@fdba4000 {
		compatible = "rockchip,vpu-encoder-v2-core";
		reg = <0x0 0xfdba4000 0x0 0x400>;
		interrupts = <0x0 0x7c 0x4>;
		interrupt-names = "irq_jpege1";
		clocks = <0x2 0x1ae 0x2 0x1af>;
		clock-names = "aclk_vcodec", "hclk_vcodec";
		rockchip,normal-rates = <0x2367b880 0x0>;
		assigned-clocks = <0x2 0x1ae>;
		assigned-clock-rates = <0x2367b880>;
		resets = <0x2 0x2cc 0x2 0x2cd>;
		reset-names = "video_a", "video_h";
		rockchip,skip-pmu-idle-request;
		iommus = <0x97>;
		rockchip,srv = <0x91>;
		rockchip,taskqueue-node = <0x3>;
		rockchip,ccu = <0x96>;
		power-domains = <0x44 0x15>;
		status = "okay";
	};

	iommu@fdba4800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdba4800 0x0 0x40>;
		interrupts = <0x0 0x7b 0x4>;
		interrupt-names = "irq_jpege1_mmu";
		clocks = <0x2 0x1ae 0x2 0x1af>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x15>;
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x97>;
	};

	jpege-core@fdba8000 {
		compatible = "rockchip,vpu-encoder-v2-core";
		reg = <0x0 0xfdba8000 0x0 0x400>;
		interrupts = <0x0 0x7e 0x4>;
		interrupt-names = "irq_jpege2";
		clocks = <0x2 0x1b0 0x2 0x1b1>;
		clock-names = "aclk_vcodec", "hclk_vcodec";
		rockchip,normal-rates = <0x2367b880 0x0>;
		assigned-clocks = <0x2 0x1b0>;
		assigned-clock-rates = <0x2367b880>;
		resets = <0x2 0x2ce 0x2 0x2cf>;
		reset-names = "video_a", "video_h";
		rockchip,skip-pmu-idle-request;
		iommus = <0x98>;
		rockchip,srv = <0x91>;
		rockchip,taskqueue-node = <0x4>;
		rockchip,ccu = <0x96>;
		power-domains = <0x44 0x15>;
		status = "okay";
	};

	iommu@fdba8800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdba8800 0x0 0x40>;
		interrupts = <0x0 0x7d 0x4>;
		interrupt-names = "irq_jpege2_mmu";
		clocks = <0x2 0x1b0 0x2 0x1b1>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x15>;
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x98>;
	};

	jpege-core@fdbac000 {
		compatible = "rockchip,vpu-encoder-v2-core";
		reg = <0x0 0xfdbac000 0x0 0x400>;
		interrupts = <0x0 0x80 0x4>;
		interrupt-names = "irq_jpege3";
		clocks = <0x2 0x1b2 0x2 0x1b3>;
		clock-names = "aclk_vcodec", "hclk_vcodec";
		rockchip,normal-rates = <0x2367b880 0x0>;
		assigned-clocks = <0x2 0x1b2>;
		assigned-clock-rates = <0x2367b880>;
		resets = <0x2 0x2d0 0x2 0x2d1>;
		reset-names = "video_a", "video_h";
		rockchip,skip-pmu-idle-request;
		iommus = <0x99>;
		rockchip,srv = <0x91>;
		rockchip,taskqueue-node = <0x5>;
		rockchip,ccu = <0x96>;
		power-domains = <0x44 0x15>;
		status = "okay";
	};

	iommu@fdbac800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdbac800 0x0 0x40>;
		interrupts = <0x0 0x7f 0x4>;
		interrupt-names = "irq_jpege3_mmu";
		clocks = <0x2 0x1b2 0x2 0x1b3>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x15>;
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x99>;
	};

	iep@fdbb0000 {
		compatible = "rockchip,iep-v2";
		reg = <0x0 0xfdbb0000 0x0 0x500>;
		interrupts = <0x0 0x75 0x4>;
		interrupt-names = "irq_iep";
		clocks = <0x2 0x1aa 0x2 0x1a9 0x2 0x1ab>;
		clock-names = "aclk", "hclk", "sclk";
		resets = <0x2 0x2d5 0x2 0x2d4 0x2 0x2d6>;
		reset-names = "rst_a", "rst_h", "rst_s";
		rockchip,skip-pmu-idle-request;
		power-domains = <0x44 0x15>;
		rockchip,srv = <0x91>;
		rockchip,taskqueue-node = <0x6>;
		iommus = <0x9a>;
		status = "okay";
	};

	iommu@fdbb0800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdbb0800 0x0 0x100>;
		interrupts = <0x0 0x75 0x4>;
		interrupt-names = "irq_iep_mmu";
		clocks = <0x2 0x1aa 0x2 0x1a9>;
		clock-names = "aclk", "iface";
		#iommu-cells = <0x0>;
		power-domains = <0x44 0x15>;
		status = "okay";
		phandle = <0x9a>;
	};

	rkvenc-core@fdbd0000 {
		compatible = "rockchip,rkv-encoder-v2-core";
		reg = <0x0 0xfdbd0000 0x0 0x6000>;
		interrupts = <0x0 0x65 0x4>;
		interrupt-names = "irq_rkvenc0";
		clocks = <0x2 0x1c5 0x2 0x1c4 0x2 0x1c6>;
		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
		rockchip,normal-rates = <0x23c34600 0x0 0x2faf0800>;
		assigned-clocks = <0x2 0x1c5 0x2 0x1c6>;
		assigned-clock-rates = <0x23c34600 0x2faf0800>;
		resets = <0x2 0x2f5 0x2 0x2f4 0x2 0x2f6>;
		reset-names = "video_a", "video_h", "video_core";
		rockchip,skip-pmu-idle-request;
		iommus = <0x9b>;
		rockchip,srv = <0x91>;
		rockchip,ccu = <0x9c>;
		rockchip,taskqueue-node = <0x7>;
		rockchip,task-capacity = <0x8>;
		power-domains = <0x44 0x10>;
		status = "okay";
	};

	iommu@fdbdf000 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdbdf000 0x0 0x40 0x0 0xfdbdf040 0x0 0x40>;
		interrupts = <0x0 0x63 0x4 0x0 0x64 0x4>;
		interrupt-names = "irq_rkvenc0_mmu0", "irq_rkvenc0_mmu1";
		clocks = <0x2 0x1c5 0x2 0x1c4>;
		clock-names = "aclk", "iface";
		rockchip,disable-mmu-reset;
		rockchip,enable-cmd-retry;
		rockchip,shootdown-entire;
		#iommu-cells = <0x0>;
		power-domains = <0x44 0x10>;
		status = "okay";
		phandle = <0x9b>;
	};

	rkvenc-core@fdbe0000 {
		compatible = "rockchip,rkv-encoder-v2-core";
		reg = <0x0 0xfdbe0000 0x0 0x6000>;
		interrupts = <0x0 0x68 0x4>;
		interrupt-names = "irq_rkvenc1";
		clocks = <0x2 0x1ca 0x2 0x1c9 0x2 0x1cb>;
		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
		rockchip,normal-rates = <0x23c34600 0x0 0x2faf0800>;
		assigned-clocks = <0x2 0x1ca 0x2 0x1cb>;
		assigned-clock-rates = <0x23c34600 0x2faf0800>;
		resets = <0x2 0x305 0x2 0x304 0x2 0x306>;
		reset-names = "video_a", "video_h", "video_core";
		rockchip,skip-pmu-idle-request;
		iommus = <0x9d>;
		rockchip,srv = <0x91>;
		rockchip,ccu = <0x9c>;
		rockchip,taskqueue-node = <0x7>;
		rockchip,task-capacity = <0x8>;
		power-domains = <0x44 0x11>;
		status = "okay";
	};

	iommu@fdbef000 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdbef000 0x0 0x40 0x0 0xfdbef040 0x0 0x40>;
		interrupts = <0x0 0x66 0x4 0x0 0x67 0x4>;
		interrupt-names = "irq_rkvenc1_mmu0", "irq_rkvenc1_mmu1";
		clocks = <0x2 0x1ca 0x2 0x1c9>;
		lock-names = "aclk", "iface";
		rockchip,disable-mmu-reset;
		rockchip,enable-cmd-retry;
		rockchip,shootdown-entire;
		#iommu-cells = <0x0>;
		power-domains = <0x44 0x11>;
		status = "okay";
		phandle = <0x9d>;
	};

	rkvdec-ccu@fdc30000 {
		compatible = "rockchip,rkv-decoder-v2-ccu";
		reg = <0x0 0xfdc30000 0x0 0x100>;
		reg-names = "ccu";
		clocks = <0x2 0x18e>;
		clock-names = "aclk_ccu";
		assigned-clocks = <0x2 0x18e>;
		assigned-clock-rates = <0x23c34600>;
		resets = <0x2 0x282>;
		reset-names = "video_ccu";
		rockchip,skip-pmu-idle-request;
		power-domains = <0x44 0xe>;
		status = "okay";
		phandle = <0x9f>;
	};

	rkvdec-core@fdc38000 {
		compatible = "rockchip,rkv-decoder-v2";
		reg = <0x0 0xfdc38100 0x0 0x400 0x0 0xfdc38000 0x0 0x100>;
		reg-names = "regs", "link";
		interrupts = <0x0 0x5f 0x4>;
		interrupt-names = "irq_rkvdec0";
		clocks = <0x2 0x190 0x2 0x18f 0x2 0x193 0x2 0x191 0x2 0x192>;
		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core", "clk_cabac", "clk_hevc_cabac";
		rockchip,normal-rates = <0x2faf0800 0x0 0x23c34600 0x23c34600 0x3b9aca00>;
		assigned-clocks = <0x2 0x190 0x2 0x193 0x2 0x191 0x2 0x192>;
		assigned-clock-rates = <0x2faf0800 0x23c34600 0x23c34600 0x3b9aca00>;
		resets = <0x2 0x284 0x2 0x283 0x2 0x289 0x2 0x287 0x2 0x288>;
		reset-names = "video_a", "video_h", "video_core", "video_cabac", "video_hevc_cabac";
		rockchip,skip-pmu-idle-request;
		iommus = <0x9e>;
		rockchip,srv = <0x91>;
		rockchip,ccu = <0x9f>;
		rockchip,core-mask = <0x10001>;
		rockchip,taskqueue-node = <0x9>;
		rockchip,sram = <0xa0>;
		rockchip,rcb-iova = <0x10000000 0x100000>;
		rockchip,rcb-min-width = <0x200>;
		power-domains = <0x44 0xe>;
		status = "okay";
	};

	iommu@fdc38700 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdc38700 0x0 0x40 0x0 0xfdc38740 0x0 0x40>;
		interrupts = <0x0 0x60 0x4>;
		interrupt-names = "irq_rkvdec0_mmu";
		clocks = <0x2 0x190 0x2 0x18f>;
		clock-names = "aclk", "iface";
		rockchip,disable-mmu-reset;
		rockchip,enable-cmd-retry;
		rockchip,shootdown-entire;
		#iommu-cells = <0x0>;
		power-domains = <0x44 0xe>;
		status = "okay";
		phandle = <0x9e>;
	};

	rkvdec-core@fdc48000 {
		compatible = "rockchip,rkv-decoder-v2";
		reg = <0x0 0xfdc48100 0x0 0x400 0x0 0xfdc48000 0x0 0x100>;
		reg-names = "regs", "link";
		interrupts = <0x0 0x61 0x4>;
		interrupt-names = "irq_rkvdec1";
		clocks = <0x2 0x195 0x2 0x194 0x2 0x198 0x2 0x196 0x2 0x197>;
		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core", "clk_cabac", "clk_hevc_cabac";
		rockchip,normal-rates = <0x2faf0800 0x0 0x23c34600 0x23c34600 0x3b9aca00>;
		assigned-clocks = <0x2 0x195 0x2 0x198 0x2 0x196 0x2 0x197>;
		assigned-clock-rates = <0x2faf0800 0x23c34600 0x23c34600 0x3b9aca00>;
		resets = <0x2 0x293 0x2 0x292 0x2 0x298 0x2 0x296 0x2 0x297>;
		reset-names = "video_a", "video_h", "video_core", "video_cabac", "video_hevc_cabac";
		rockchip,skip-pmu-idle-request;
		iommus = <0xa1>;
		rockchip,srv = <0x91>;
		rockchip,ccu = <0x9f>;
		rockchip,core-mask = <0x20002>;
		rockchip,taskqueue-node = <0x9>;
		rockchip,sram = <0xa2>;
		rockchip,rcb-iova = <0x10100000 0x100000>;
		rockchip,rcb-min-width = <0x200>;
		power-domains = <0x44 0xf>;
		status = "okay";
	};

	iommu@fdc48700 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdc48700 0x0 0x40 0x0 0xfdc48740 0x0 0x40>;
		interrupts = <0x0 0x62 0x4>;
		interrupt-names = "irq_rkvdec1_mmu";
		clocks = <0x2 0x195 0x2 0x194>;
		clock-names = "aclk", "iface";
		rockchip,disable-mmu-reset;
		rockchip,enable-cmd-retry;
		rockchip,shootdown-entire;
		#iommu-cells = <0x0>;
		power-domains = <0x44 0xf>;
		status = "okay";
		phandle = <0xa1>;
	};

	rkisp-unite@fdcb0000 {
		compatible = "rockchip,rk3588-rkisp-unite";
		reg = <0x0 0xfdcb0000 0x0 0x10000 0x0 0xfdcc0000 0x0 0x10000>;
		interrupts = <0x0 0x87 0x4 0x0 0x89 0x4 0x0 0x8a 0x4>;
		interrupt-names = "isp_irq", "mi_irq", "mipi_irq";
		clocks = <0x2 0x1de 0x2 0x1df 0x2 0x1db 0x2 0x1dc 0x2 0x1dd 0x2 0x120 0x2 0x121 0x2 0x11d 0x2 0x11e 0x2 0x11f>;
		clock-names = "aclk_isp0", "hclk_isp0", "clk_isp_core0", "clk_isp_core_marvin0", "clk_isp_core_vicap0", "aclk_isp1", "hclk_isp1", "clk_isp_core1", "clk_isp_core_marvin1", "clk_isp_core_vicap1";
		power-domains = <0x44 0x1c>;
		iommus = <0xa3>;
		status = "disabled";
	};

	rkisp@fdcb0000 {
		compatible = "rockchip,rk3588-rkisp";
		reg = <0x0 0xfdcb0000 0x0 0x7f00>;
		interrupts = <0x0 0x83 0x4 0x0 0x85 0x4 0x0 0x86 0x4>;
		interrupt-names = "isp_irq", "mi_irq", "mipi_irq";
		clocks = <0x2 0x1de 0x2 0x1df 0x2 0x1db 0x2 0x1dc 0x2 0x1dd>;
		clock-names = "aclk_isp", "hclk_isp", "clk_isp_core", "clk_isp_core_marvin", "clk_isp_core_vicap";
		power-domains = <0x44 0x1b>;
		iommus = <0xa4>;
		status = "okay";
		phandle = <0x3e>;
	};

	rkisp-unite-mmu@fdcb7f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdcb7f00 0x0 0x100 0x0 0xfdcc7f00 0x0 0x100>;
		interrupts = <0x0 0x84 0x4 0x0 0x88 0x4>;
		interrupt-names = "isp0_mmu", "isp1_mmu";
		clocks = <0x2 0x1de 0x2 0x1df 0x2 0x120 0x2 0x121>;
		clock-names = "aclk0", "iface0", "aclk1", "iface1";
		power-domains = <0x44 0x1c>;
		#iommu-cells = <0x0>;
		rockchip,disable-mmu-reset;
		status = "disabled";
		phandle = <0xa3>;
	};

	iommu@fdcb7f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdcb7f00 0x0 0x100>;
		interrupts = <0x0 0x84 0x4>;
		interrupt-names = "isp0_mmu";
		clocks = <0x2 0x1de 0x2 0x1df>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x1b>;
		#iommu-cells = <0x0>;
		rockchip,disable-mmu-reset;
		status = "okay";
		phandle = <0xa4>;
	};

	rkisp@fdcc0000 {
		compatible = "rockchip,rk3588-rkisp";
		reg = <0x0 0xfdcc0000 0x0 0x7f00>;
		interrupts = <0x0 0x87 0x4 0x0 0x89 0x4 0x0 0x8a 0x4>;
		interrupt-names = "isp_irq", "mi_irq", "mipi_irq";
		clocks = <0x2 0x120 0x2 0x121 0x2 0x11d 0x2 0x11e 0x2 0x11f>;
		clock-names = "aclk_isp", "hclk_isp", "clk_isp_core", "clk_isp_core_marvin", "clk_isp_core_vicap";
		power-domains = <0x44 0x1c>;
		iommus = <0xa5>;
		status = "disabled";
		phandle = <0x40>;
	};

	iommu@fdcc7f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdcc7f00 0x0 0x100>;
		interrupts = <0x0 0x88 0x4>;
		interrupt-names = "isp1_mmu";
		clocks = <0x2 0x120 0x2 0x121>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x1c>;
		#iommu-cells = <0x0>;
		rockchip,disable-mmu-reset;
		status = "disabled";
		phandle = <0xa5>;
	};

	rkispp@fdcd0000 {
		compatible = "rockchip,rk3588-rkispp";
		reg = <0x0 0xfdcd0000 0x0 0xf00>;
		interrupts = <0x0 0x8b 0x4>;
		interrupt-names = "fec_irq";
		clocks = <0x2 0x1d5 0x2 0x1d6 0x2 0x1d7>;
		clock-names = "aclk_ispp", "hclk_ispp", "clk_ispp";
		power-domains = <0x44 0x1d>;
		iommus = <0xa6>;
		status = "disabled";
		phandle = <0x41>;
	};

	iommu@fdcd0f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdcd0f00 0x0 0x100>;
		interrupts = <0x0 0x8c 0x4>;
		interrupt-names = "fec0_mmu";
		clocks = <0x2 0x1d5 0x2 0x1d6 0x2 0x1d7>;
		clock-names = "aclk", "iface", "pclk";
		power-domains = <0x44 0x1d>;
		#iommu-cells = <0x0>;
		rockchip,disable-mmu-reset;
		status = "disabled";
		phandle = <0xa6>;
	};

	rkispp@fdcd8000 {
		compatible = "rockchip,rk3588-rkispp";
		reg = <0x0 0xfdcd8000 0x0 0xf00>;
		interrupts = <0x0 0x8d 0x4>;
		interrupt-names = "fec_irq";
		clocks = <0x2 0x1d8 0x2 0x1d9 0x2 0x1da>;
		clock-names = "aclk_ispp", "hclk_ispp", "clk_ispp";
		power-domains = <0x44 0x1d>;
		iommus = <0xa7>;
		status = "disabled";
		phandle = <0x42>;
	};

	iommu@fdcd8f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdcd8f00 0x0 0x100>;
		interrupts = <0x0 0x8e 0x4>;
		interrupt-names = "fec1_mmu";
		clocks = <0x2 0x1d8 0x2 0x1d9 0x2 0x1da>;
		clock-names = "aclk", "iface", "pclk";
		power-domains = <0x44 0x1d>;
		#iommu-cells = <0x0>;
		rockchip,disable-mmu-reset;
		status = "disabled";
		phandle = <0xa7>;
	};

	rkcif@fdce0000 {
		compatible = "rockchip,rk3588-cif";
		reg = <0x0 0xfdce0000 0x0 0x800>;
		reg-names = "cif_regs";
		interrupts = <0x0 0x9b 0x4>;
		interrupt-names = "cif-intr";
		clocks = <0x2 0x1e4 0x2 0x1e5 0x2 0x1e3>;
		clock-names = "aclk_cif", "hclk_cif", "dclk_cif";
		resets = <0x2 0x317 0x2 0x318 0x2 0x316>;
		reset-names = "rst_cif_a", "rst_cif_h", "rst_cif_d";
		assigned-clocks = <0x2 0x1e3>;
		assigned-clock-rates = <0x23c34600>;
		power-domains = <0x44 0x1b>;
		rockchip,grf = <0xa8>;
		iommus = <0x36>;
		status = "okay";
		phandle = <0x35>;
	};

	iommu@fdce0800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdce0800 0x0 0x100 0x0 0xfdce0900 0x0 0x100>;
		interrupts = <0x0 0x71 0x4>;
		interrupt-names = "cif_mmu";
		clocks = <0x2 0x1e4 0x2 0x1e5>;
		clock-names = "aclk", "iface";
		power-domains = <0x44 0x1b>;
		rockchip,disable-mmu-reset;
		#iommu-cells = <0x0>;
		status = "okay";
		phandle = <0x36>;
	};

	mipi0-csi2@fdd10000 {
		compatible = "rockchip,rk3588-mipi-csi2";
		reg = <0x0 0xfdd10000 0x0 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x0 0x8f 0x4 0x0 0x90 0x4>;
		interrupt-names = "csi-intr1", "csi-intr2";
		clocks = <0x2 0x1cf 0x2 0x1cd>;
		clock-names = "pclk_csi2host", "iclk_csi2host";
		resets = <0x2 0x324 0x2 0x334>;
		reset-names = "srst_csihost_p", "srst_csihost_vicap";
		status = "okay";

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0xa9>;
					phandle = <0x27>;
				};
			};

			port@1 {
				reg = <0x1>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0xaa>;
					phandle = <0x38>;
				};
			};
		};
	};

	mipi1-csi2@fdd20000 {
		compatible = "rockchip,rk3588-mipi-csi2";
		reg = <0x0 0xfdd20000 0x0 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x0 0x91 0x4 0x0 0x92 0x4>;
		interrupt-names = "csi-intr1", "csi-intr2";
		clocks = <0x2 0x1d0 0x2 0x1ce>;
		clock-names = "pclk_csi2host", "iclk_csi2host";
		resets = <0x2 0x325 0x2 0x335>;
		reset-names = "srst_csihost_p", "srst_csihost_vicap";
		status = "disabled";
	};

	mipi2-csi2@fdd30000 {
		compatible = "rockchip,rk3588-mipi-csi2";
		reg = <0x0 0xfdd30000 0x0 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x0 0x93 0x4 0x0 0x94 0x4>;
		interrupt-names = "csi-intr1", "csi-intr2";
		clocks = <0x2 0x1d1>;
		clock-names = "pclk_csi2host";
		resets = <0x2 0x326 0x2 0x336>;
		reset-names = "srst_csihost_p", "srst_csihost_vicap";
		status = "disabled";
	};

	mipi3-csi2@fdd40000 {
		compatible = "rockchip,rk3588-mipi-csi2";
		reg = <0x0 0xfdd40000 0x0 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x0 0x95 0x4 0x0 0x96 0x4>;
		interrupt-names = "csi-intr1", "csi-intr2";
		clocks = <0x2 0x1d2>;
		clock-names = "pclk_csi2host";
		resets = <0x2 0x327 0x2 0x337>;
		reset-names = "srst_csihost_p", "srst_csihost_vicap";
		status = "disabled";
	};

	vop@fdd90000 {
		compatible = "rockchip,rk3588-vop";
		reg = <0x0 0xfdd90000 0x0 0x4200 0x0 0xfdd95000 0x0 0x1000>;
		reg-names = "regs", "gamma_lut";
		interrupts = <0x0 0x9c 0x4>;
		clocks = <0x2 0x270 0x2 0x26f 0x2 0x274 0x2 0x275 0x2 0x276 0x2 0x277 0x2 0x26e 0x2 0x271 0x2 0x272 0x2 0x273 0xab 0xac>;
		clock-names = "aclk_vop", "hclk_vop", "dclk_vp0", "dclk_vp1", "dclk_vp2", "dclk_vp3", "pclk_vop", "dclk_src_vp0", "dclk_src_vp1", "dclk_src_vp2", "hdmi0_phy_pll", "hdmi1_phy_pll";
		resets = <0x2 0x349 0x2 0x348 0x2 0x34d 0x2 0x350 0x2 0x351 0x2 0x352>;
		reset-names = "axi", "ahb", "dclk_vp0", "dclk_vp1", "dclk_vp2", "dclk_vp3";
		iommus = <0xad>;
		power-domains = <0x44 0x18>;
		rockchip,grf = <0xa8>;
		rockchip,vop-grf = <0xae>;
		rockchip,vo1-grf = <0xaf>;
		rockchip,pmu = <0xb0>;
		status = "okay";

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0x2a>;

			port@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x0>;
				rockchip,plane-mask = <0x5>;
				rockchip,primary-plane = <0x2>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0xb1>;
					phandle = <0xda>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0xb2>;
					phandle = <0xe5>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0xb3>;
					phandle = <0x30>;
				};

				endpoint@3 {
					reg = <0x3>;
					remote-endpoint = <0xb4>;
					phandle = <0x185>;
				};

				endpoint@4 {
					reg = <0x4>;
					remote-endpoint = <0xb5>;
					phandle = <0x190>;
				};

				endpoint@5 {
					reg = <0x5>;
					remote-endpoint = <0xb6>;
					phandle = <0x18c>;
				};
			};

			port@1 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x1>;
				rockchip,plane-mask = <0xa>;
				rockchip,primary-plane = <0x3>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0xb7>;
					phandle = <0x2c>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0xb8>;
					phandle = <0xe6>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0xb9>;
					phandle = <0xe2>;
				};

				endpoint@3 {
					reg = <0x3>;
					remote-endpoint = <0xba>;
					phandle = <0x186>;
				};

				endpoint@4 {
					reg = <0x4>;
					remote-endpoint = <0xbb>;
					phandle = <0x191>;
				};

				endpoint@5 {
					reg = <0x5>;
					remote-endpoint = <0xbc>;
					phandle = <0x18d>;
				};
			};

			port@2 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x2>;
				assigned-clocks = <0x2 0x273>;
				assigned-clock-parents = <0x2 0x4>;
				rockchip,plane-mask = <0x140>;
				rockchip,primary-plane = <0x8>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0xbd>;
					phandle = <0xdb>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0xbe>;
					phandle = <0x2f>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0xbf>;
					phandle = <0xe3>;
				};

				endpoint@3 {
					reg = <0x3>;
					remote-endpoint = <0xc0>;
					phandle = <0xcb>;
				};

				endpoint@4 {
					reg = <0x4>;
					remote-endpoint = <0xc1>;
					phandle = <0xd4>;
				};

				endpoint@5 {
					reg = <0x5>;
					remote-endpoint = <0xc2>;
					phandle = <0x187>;
				};

				endpoint@6 {
					reg = <0x6>;
					remote-endpoint = <0xc3>;
					phandle = <0x192>;
				};

				endpoint@7 {
					reg = <0x7>;
					remote-endpoint = <0xc4>;
					phandle = <0x18e>;
				};
			};

			port@3 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x3>;
				rockchip,plane-mask = <0x280>;
				rockchip,primary-plane = <0x9>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0xc5>;
					phandle = <0x2d>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0xc6>;
					phandle = <0x2e>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0xc7>;
					phandle = <0x31>;
				};
			};
		};
	};

	iommu@fdd97e00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x0 0xfdd97e00 0x0 0x100 0x0 0xfdd97f00 0x0 0x100>;
		interrupts = <0x0 0x9c 0x4>;
		interrupt-names = "vop_mmu";
		clocks = <0x2 0x270 0x2 0x26f>;
		clock-names = "aclk", "iface";
		#iommu-cells = <0x0>;
		rockchip,disable-device-link-resume;
		rockchip,shootdown-entire;
		status = "okay";
		phandle = <0xad>;
	};

	spdif-tx@fddb0000 {
		compatible = "rockchip,rk3588-spdif", "rockchip,rk3568-spdif";
		reg = <0x0 0xfddb0000 0x0 0x1000>;
		interrupts = <0x0 0xc3 0x4>;
		dmas = <0xc8 0x6>;
		dma-names = "tx";
		clock-names = "mclk", "hclk";
		clocks = <0x2 0x207 0x2 0x204>;
		assigned-clocks = <0x2 0x205>;
		assigned-clock-parents = <0x2 0x5>;
		power-domains = <0x44 0x19>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	i2s@fddc0000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x0 0xfddc0000 0x0 0x1000>;
		interrupts = <0x0 0xb8 0x4>;
		clocks = <0x2 0x1fb 0x2 0x1fb 0x2 0x1f0>;
		clock-names = "mclk_tx", "mclk_rx", "hclk";
		assigned-clocks = <0x2 0x1f9>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc9 0x0>;
		dma-names = "tx";
		power-domains = <0x44 0x19>;
		resets = <0x2 0x38d>;
		reset-names = "tx-m";
		rockchip,playback-only;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	spdif-tx@fdde0000 {
		compatible = "rockchip,rk3588-spdif", "rockchip,rk3568-spdif";
		reg = <0x0 0xfdde0000 0x0 0x1000>;
		interrupts = <0x0 0xc4 0x4>;
		dmas = <0xc8 0x7>;
		dma-names = "tx";
		clock-names = "mclk", "hclk";
		clocks = <0x2 0x257 0x2 0x253>;
		assigned-clocks = <0x2 0x254>;
		assigned-clock-parents = <0x2 0x5>;
		power-domains = <0x44 0x1a>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	i2s@fddf0000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x0 0xfddf0000 0x0 0x1000>;
		interrupts = <0x0 0xb9 0x4>;
		clocks = <0x2 0x246 0x2 0x246 0x2 0x248>;
		clock-names = "mclk_tx", "mclk_rx", "hclk";
		assigned-clocks = <0x2 0x243>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc9 0x2>;
		dma-names = "tx";
		power-domains = <0x44 0x1a>;
		resets = <0x2 0x3e8>;
		reset-names = "tx-m";
		rockchip,playback-only;
		#sound-dai-cells = <0x0>;
		status = "okay";
		phandle = <0x1b1>;
	};

	i2s@fddfc000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x0 0xfddfc000 0x0 0x1000>;
		interrupts = <0x0 0xbd 0x4>;
		clocks = <0x2 0x242 0x2 0x242 0x2 0x23e>;
		clock-names = "mclk_tx", "mclk_rx", "hclk";
		assigned-clocks = <0x2 0x23f>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc9 0x17>;
		dma-names = "rx";
		power-domains = <0x44 0x1a>;
		resets = <0x2 0x413>;
		reset-names = "rx-m";
		rockchip,capture-only;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	spdif-rx@fde08000 {
		compatible = "rockchip,rk3588-spdifrx", "rockchip,rk3308-spdifrx";
		reg = <0x0 0xfde08000 0x0 0x1000>;
		interrupts = <0x0 0xc7 0x4>;
		clocks = <0x2 0x25e 0x2 0x25d>;
		clock-names = "mclk", "hclk";
		assigned-clocks = <0x2 0x25e>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0x56 0x15>;
		dma-names = "rx";
		power-domains = <0x44 0x1a>;
		resets = <0x2 0x3fd>;
		reset-names = "spdifrx-m";
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	dsi@fde20000 {
		compatible = "rockchip,rk3588-mipi-dsi2";
		reg = <0x0 0xfde20000 0x0 0x10000>;
		interrupts = <0x0 0xa7 0x4>;
		clocks = <0x2 0x278 0x2 0x27a>;
		clock-names = "pclk", "sys_clk";
		resets = <0x2 0x354>;
		reset-names = "apb";
		power-domains = <0x44 0x18>;
		phys = <0xca>;
		phy-names = "dcphy";
		rockchip,grf = <0xae>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "okay";

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0xcb>;
					status = "disabled";
					phandle = <0xc0>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0x2d>;
					status = "okay";
					phandle = <0xc5>;
				};
			};

			port@1 {
				reg = <0x1>;

				endpoint {
					remote-endpoint = <0xcc>;
					phandle = <0xd2>;
				};
			};
		};

		panel@0 {
			status = "okay";
			compatible = "simple-panel-dsi";
			reg = <0x0>;
			backlight = <0xcd>;
			reset-delay-ms = <0xa>;
			enable-delay-ms = <0xa>;
			prepare-delay-ms = <0xa>;
			unprepare-delay-ms = <0xa>;
			disable-delay-ms = <0x3c>;
			dsi,flags = <0xa03>;
			dsi,format = <0x0>;
			dsi,lanes = <0x4>;
			panel-init-sequence = [23 00 02 fe 21 23 00 02 04 00 23 00 02 00 64 23 00 02 2a 00 23 00 02 26 64 23 00 02 54 00 23 00 02 50 64 23 00 02 7b 00 23 00 02 77 64 23 00 02 a2 00 23 00 02 9d 64 23 00 02 c9 00 23 00 02 c5 64 23 00 02 01 71 23 00 02 27 71 23 00 02 51 71 23 00 02 78 71 23 00 02 9e 71 23 00 02 c6 71 23 00 02 02 89 23 00 02 28 89 23 00 02 52 89 23 00 02 79 89 23 00 02 9f 89 23 00 02 c7 89 23 00 02 03 9e 23 00 02 29 9e 23 00 02 53 9e 23 00 02 7a 9e 23 00 02 a0 9e 23 00 02 c8 9e 23 00 02 09 00 23 00 02 05 b0 23 00 02 31 00 23 00 02 2b b0 23 00 02 5a 00 23 00 02 55 b0 23 00 02 80 00 23 00 02 7c b0 23 00 02 a7 00 23 00 02 a3 b0 23 00 02 ce 00 23 00 02 ca b0 23 00 02 06 c0 23 00 02 2d c0 23 00 02 56 c0 23 00 02 7d c0 23 00 02 a4 c0 23 00 02 cb c0 23 00 02 07 cf 23 00 02 2f cf 23 00 02 58 cf 23 00 02 7e cf 23 00 02 a5 cf 23 00 02 cc cf 23 00 02 08 dd 23 00 02 30 dd 23 00 02 59 dd 23 00 02 7f dd 23 00 02 a6 dd 23 00 02 cd dd 23 00 02 0e 15 23 00 02 0a e9 23 00 02 36 15 23 00 02 32 e9 23 00 02 5f 15 23 00 02 5b e9 23 00 02 85 15 23 00 02 81 e9 23 00 02 ad 15 23 00 02 a9 e9 23 00 02 d3 15 23 00 02 cf e9 23 00 02 0b 14 23 00 02 33 14 23 00 02 5c 14 23 00 02 82 14 23 00 02 aa 14 23 00 02 d0 14 23 00 02 0c 36 23 00 02 34 36 23 00 02 5d 36 23 00 02 83 36 23 00 02 ab 36 23 00 02 d1 36 23 00 02 0d 6b 23 00 02 35 6b 23 00 02 5e 6b 23 00 02 84 6b 23 00 02 ac 6b 23 00 02 d2 6b 23 00 02 13 5a 23 00 02 0f 94 23 00 02 3b 5a 23 00 02 37 94 23 00 02 64 5a 23 00 02 60 94 23 00 02 8a 5a 23 00 02 86 94 23 00 02 b2 5a 23 00 02 ae 94 23 00 02 d8 5a 23 00 02 d4 94 23 00 02 10 d1 23 00 02 38 d1 23 00 02 61 d1 23 00 02 87 d1 23 00 02 af d1 23 00 02 d5 d1 23 00 02 11 04 23 00 02 39 04 23 00 02 62 04 23 00 02 88 04 23 00 02 b0 04 23 00 02 d6 04 23 00 02 12 05 23 00 02 3a 05 23 00 02 63 05 23 00 02 89 05 23 00 02 b1 05 23 00 02 d7 05 23 00 02 18 aa 23 00 02 14 36 23 00 02 42 aa 23 00 02 3d 36 23 00 02 69 aa 23 00 02 65 36 23 00 02 8f aa 23 00 02 8b 36 23 00 02 b7 aa 23 00 02 b3 36 23 00 02 dd aa 23 00 02 d9 36 23 00 02 15 74 23 00 02 3f 74 23 00 02 66 74 23 00 02 8c 74 23 00 02 b4 74 23 00 02 da 74 23 00 02 16 9f 23 00 02 40 9f 23 00 02 67 9f 23 00 02 8d 9f 23 00 02 b5 9f 23 00 02 db 9f 23 00 02 17 dc 23 00 02 41 dc 23 00 02 68 dc 23 00 02 8e dc 23 00 02 b6 dc 23 00 02 dc dc 23 00 02 1d ff 23 00 02 19 03 23 00 02 47 ff 23 00 02 43 03 23 00 02 6e ff 23 00 02 6a 03 23 00 02 94 ff 23 00 02 90 03 23 00 02 bc ff 23 00 02 b8 03 23 00 02 e2 ff 23 00 02 de 03 23 00 02 1a 35 23 00 02 44 35 23 00 02 6b 35 23 00 02 91 35 23 00 02 b9 35 23 00 02 df 35 23 00 02 1b 45 23 00 02 45 45 23 00 02 6c 45 23 00 02 92 45 23 00 02 ba 45 23 00 02 e0 45 23 00 02 1c 55 23 00 02 46 55 23 00 02 6d 55 23 00 02 93 55 23 00 02 bb 55 23 00 02 e1 55 23 00 02 22 ff 23 00 02 1e 68 23 00 02 4c ff 23 00 02 48 68 23 00 02 73 ff 23 00 02 6f 68 23 00 02 99 ff 23 00 02 95 68 23 00 02 c1 ff 23 00 02 bd 68 23 00 02 e7 ff 23 00 02 e3 68 23 00 02 1f 7e 23 00 02 49 7e 23 00 02 70 7e 23 00 02 96 7e 23 00 02 be 7e 23 00 02 e4 7e 23 00 02 20 97 23 00 02 4a 97 23 00 02 71 97 23 00 02 97 97 23 00 02 bf 97 23 00 02 e5 97 23 00 02 21 b5 23 00 02 4b b5 23 00 02 72 b5 23 00 02 98 b5 23 00 02 c0 b5 23 00 02 e6 b5 23 00 02 25 f0 23 00 02 23 e8 23 00 02 4f f0 23 00 02 4d e8 23 00 02 76 f0 23 00 02 74 e8 23 00 02 9c f0 23 00 02 9a e8 23 00 02 c4 f0 23 00 02 c2 e8 23 00 02 ea f0 23 00 02 e8 e8 23 00 02 24 ff 23 00 02 4e ff 23 00 02 75 ff 23 00 02 9b ff 23 00 02 c3 ff 23 00 02 e9 ff 23 00 02 fe 3d 23 00 02 00 04 23 00 02 fe 23 23 00 02 08 82 23 00 02 0a 00 23 00 02 0b 00 23 00 02 0c 01 23 00 02 16 00 23 00 02 18 02 23 00 02 1b 04 23 00 02 19 04 23 00 02 1c 81 23 00 02 1f 00 23 00 02 20 03 23 00 02 23 04 23 00 02 21 01 23 00 02 54 63 23 00 02 55 54 23 00 02 6e 45 23 00 02 6d 36 23 00 02 fe 3d 23 00 02 55 78 23 00 02 fe 20 23 00 02 26 30 23 00 02 fe 3d 23 00 02 20 71 23 00 02 50 8f 23 00 02 51 8f 23 00 02 fe 00 23 00 02 35 00 05 78 01 11 05 00 01 29];
			panel-exit-sequence = <0x5000128 0x5000110>;
			power-supply = <0xce>;
			reset-gpios = <0xcf 0xc 0x1>;
			pinctrl-names = "default";
			pinctrl-0 = <0xd0>;

			display-timings {
				native-mode = <0xd1>;

				timing0 {
					clock-frequency = <0x7de2900>;
					hactive = <0x438>;
					vactive = <0x780>;
					hfront-porch = <0xf>;
					hsync-len = <0x4>;
					hback-porch = <0x1e>;
					vfront-porch = <0xf>;
					vsync-len = <0x2>;
					vback-porch = <0xf>;
					hsync-active = <0x0>;
					vsync-active = <0x0>;
					de-active = <0x0>;
					pixelclk-active = <0x0>;
					phandle = <0xd1>;
				};
			};

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xd2>;
						phandle = <0xcc>;
					};
				};
			};
		};
	};

	dsi@fde30000 {
		compatible = "rockchip,rk3588-mipi-dsi2";
		reg = <0x0 0xfde30000 0x0 0x10000>;
		interrupts = <0x0 0xa8 0x4>;
		clocks = <0x2 0x279 0x2 0x27b>;
		clock-names = "pclk", "sys_clk";
		resets = <0x2 0x355>;
		reset-names = "apb";
		power-domains = <0x44 0x18>;
		phys = <0xd3>;
		phy-names = "dcphy";
		rockchip,grf = <0xae>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "disabled";

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0xd4>;
					status = "disabled";
					phandle = <0xc1>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0x2e>;
					status = "disabled";
					phandle = <0xc6>;
				};
			};

			port@1 {
				reg = <0x1>;

				endpoint {
					remote-endpoint = <0xd5>;
					phandle = <0xd7>;
				};
			};
		};

		panel@0 {
			status = "okay";
			compatible = "simple-panel-dsi";
			reg = <0x0>;
			backlight = <0xcd>;
			reset-delay-ms = <0xa>;
			enable-delay-ms = <0xa>;
			prepare-delay-ms = <0xa>;
			unprepare-delay-ms = <0xa>;
			disable-delay-ms = <0xa>;
			dsi,flags = <0xa03>;
			dsi,format = <0x0>;
			dsi,lanes = <0x4>;
			panel-init-sequence = [23 00 02 fe 21 23 00 02 04 00 23 00 02 00 64 23 00 02 2a 00 23 00 02 26 64 23 00 02 54 00 23 00 02 50 64 23 00 02 7b 00 23 00 02 77 64 23 00 02 a2 00 23 00 02 9d 64 23 00 02 c9 00 23 00 02 c5 64 23 00 02 01 71 23 00 02 27 71 23 00 02 51 71 23 00 02 78 71 23 00 02 9e 71 23 00 02 c6 71 23 00 02 02 89 23 00 02 28 89 23 00 02 52 89 23 00 02 79 89 23 00 02 9f 89 23 00 02 c7 89 23 00 02 03 9e 23 00 02 29 9e 23 00 02 53 9e 23 00 02 7a 9e 23 00 02 a0 9e 23 00 02 c8 9e 23 00 02 09 00 23 00 02 05 b0 23 00 02 31 00 23 00 02 2b b0 23 00 02 5a 00 23 00 02 55 b0 23 00 02 80 00 23 00 02 7c b0 23 00 02 a7 00 23 00 02 a3 b0 23 00 02 ce 00 23 00 02 ca b0 23 00 02 06 c0 23 00 02 2d c0 23 00 02 56 c0 23 00 02 7d c0 23 00 02 a4 c0 23 00 02 cb c0 23 00 02 07 cf 23 00 02 2f cf 23 00 02 58 cf 23 00 02 7e cf 23 00 02 a5 cf 23 00 02 cc cf 23 00 02 08 dd 23 00 02 30 dd 23 00 02 59 dd 23 00 02 7f dd 23 00 02 a6 dd 23 00 02 cd dd 23 00 02 0e 15 23 00 02 0a e9 23 00 02 36 15 23 00 02 32 e9 23 00 02 5f 15 23 00 02 5b e9 23 00 02 85 15 23 00 02 81 e9 23 00 02 ad 15 23 00 02 a9 e9 23 00 02 d3 15 23 00 02 cf e9 23 00 02 0b 14 23 00 02 33 14 23 00 02 5c 14 23 00 02 82 14 23 00 02 aa 14 23 00 02 d0 14 23 00 02 0c 36 23 00 02 34 36 23 00 02 5d 36 23 00 02 83 36 23 00 02 ab 36 23 00 02 d1 36 23 00 02 0d 6b 23 00 02 35 6b 23 00 02 5e 6b 23 00 02 84 6b 23 00 02 ac 6b 23 00 02 d2 6b 23 00 02 13 5a 23 00 02 0f 94 23 00 02 3b 5a 23 00 02 37 94 23 00 02 64 5a 23 00 02 60 94 23 00 02 8a 5a 23 00 02 86 94 23 00 02 b2 5a 23 00 02 ae 94 23 00 02 d8 5a 23 00 02 d4 94 23 00 02 10 d1 23 00 02 38 d1 23 00 02 61 d1 23 00 02 87 d1 23 00 02 af d1 23 00 02 d5 d1 23 00 02 11 04 23 00 02 39 04 23 00 02 62 04 23 00 02 88 04 23 00 02 b0 04 23 00 02 d6 04 23 00 02 12 05 23 00 02 3a 05 23 00 02 63 05 23 00 02 89 05 23 00 02 b1 05 23 00 02 d7 05 23 00 02 18 aa 23 00 02 14 36 23 00 02 42 aa 23 00 02 3d 36 23 00 02 69 aa 23 00 02 65 36 23 00 02 8f aa 23 00 02 8b 36 23 00 02 b7 aa 23 00 02 b3 36 23 00 02 dd aa 23 00 02 d9 36 23 00 02 15 74 23 00 02 3f 74 23 00 02 66 74 23 00 02 8c 74 23 00 02 b4 74 23 00 02 da 74 23 00 02 16 9f 23 00 02 40 9f 23 00 02 67 9f 23 00 02 8d 9f 23 00 02 b5 9f 23 00 02 db 9f 23 00 02 17 dc 23 00 02 41 dc 23 00 02 68 dc 23 00 02 8e dc 23 00 02 b6 dc 23 00 02 dc dc 23 00 02 1d ff 23 00 02 19 03 23 00 02 47 ff 23 00 02 43 03 23 00 02 6e ff 23 00 02 6a 03 23 00 02 94 ff 23 00 02 90 03 23 00 02 bc ff 23 00 02 b8 03 23 00 02 e2 ff 23 00 02 de 03 23 00 02 1a 35 23 00 02 44 35 23 00 02 6b 35 23 00 02 91 35 23 00 02 b9 35 23 00 02 df 35 23 00 02 1b 45 23 00 02 45 45 23 00 02 6c 45 23 00 02 92 45 23 00 02 ba 45 23 00 02 e0 45 23 00 02 1c 55 23 00 02 46 55 23 00 02 6d 55 23 00 02 93 55 23 00 02 bb 55 23 00 02 e1 55 23 00 02 22 ff 23 00 02 1e 68 23 00 02 4c ff 23 00 02 48 68 23 00 02 73 ff 23 00 02 6f 68 23 00 02 99 ff 23 00 02 95 68 23 00 02 c1 ff 23 00 02 bd 68 23 00 02 e7 ff 23 00 02 e3 68 23 00 02 1f 7e 23 00 02 49 7e 23 00 02 70 7e 23 00 02 96 7e 23 00 02 be 7e 23 00 02 e4 7e 23 00 02 20 97 23 00 02 4a 97 23 00 02 71 97 23 00 02 97 97 23 00 02 bf 97 23 00 02 e5 97 23 00 02 21 b5 23 00 02 4b b5 23 00 02 72 b5 23 00 02 98 b5 23 00 02 c0 b5 23 00 02 e6 b5 23 00 02 25 f0 23 00 02 23 e8 23 00 02 4f f0 23 00 02 4d e8 23 00 02 76 f0 23 00 02 74 e8 23 00 02 9c f0 23 00 02 9a e8 23 00 02 c4 f0 23 00 02 c2 e8 23 00 02 ea f0 23 00 02 e8 e8 23 00 02 24 ff 23 00 02 4e ff 23 00 02 75 ff 23 00 02 9b ff 23 00 02 c3 ff 23 00 02 e9 ff 23 00 02 fe 3d 23 00 02 00 04 23 00 02 fe 23 23 00 02 08 82 23 00 02 0a 00 23 00 02 0b 00 23 00 02 0c 01 23 00 02 16 00 23 00 02 18 02 23 00 02 1b 04 23 00 02 19 04 23 00 02 1c 81 23 00 02 1f 00 23 00 02 20 03 23 00 02 23 04 23 00 02 21 01 23 00 02 54 63 23 00 02 55 54 23 00 02 6e 45 23 00 02 6d 36 23 00 02 fe 3d 23 00 02 55 78 23 00 02 fe 20 23 00 02 26 30 23 00 02 fe 3d 23 00 02 20 71 23 00 02 50 8f 23 00 02 51 8f 23 00 02 fe 00 23 00 02 35 00 05 78 01 11 05 00 01 29];
			panel-exit-sequence = <0x5000128 0x5000110>;
			power-supply = <0xce>;

			display-timings {
				native-mode = <0xd6>;

				timing0 {
					clock-frequency = <0x7de2900>;
					hactive = <0x438>;
					vactive = <0x780>;
					hfront-porch = <0xf>;
					hsync-len = <0x4>;
					hback-porch = <0x1e>;
					vfront-porch = <0xf>;
					vsync-len = <0x2>;
					vback-porch = <0xf>;
					hsync-active = <0x0>;
					vsync-active = <0x0>;
					de-active = <0x0>;
					pixelclk-active = <0x0>;
					phandle = <0xd6>;
				};
			};

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xd7>;
						phandle = <0xd5>;
					};
				};
			};
		};
	};

	dp@fde50000 {
		compatible = "rockchip,rk3588-dp";
		reg = <0x0 0xfde50000 0x0 0x4000>;
		interrupts = <0x0 0xa1 0x4>;
		clocks = <0x2 0x1e6 0x2 0x2cc 0xd8>;
		clock-names = "apb", "aux", "hclk";
		assigned-clocks = <0x2 0x2cc>;
		assigned-clock-rates = <0xf42400>;
		resets = <0x2 0x388>;
		phys = <0xd9>;
		power-domains = <0x44 0x19>;
		status = "okay";

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0xda>;
					status = "disabled";
					phandle = <0xb1>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0x2c>;
					status = "disabled";
					phandle = <0xb7>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0xdb>;
					status = "okay";
					phandle = <0xbd>;
				};
			};
		};
	};

	hdmi@fde80000 {
		compatible = "rockchip,rk3588-dw-hdmi";
		reg = <0x0 0xfde80000 0x0 0x20000>;
		interrupts = <0x0 0xa9 0x4 0x0 0xaa 0x4 0x0 0xab 0x4 0x0 0xac 0x4 0x0 0x168 0x4>;
		clocks = <0x2 0x221 0x2 0x265 0x2 0x222 0x2 0x223 0x2 0x246 0xdc>;
		clock-names = "pclk", "hpd", "earc", "hdmitx_ref", "aud", "hclk_vo1";
		resets = <0x2 0x3d0 0x2 0x49c>;
		reset-names = "ref", "hdp";
		power-domains = <0x44 0x1a>;
		pinctrl-names = "default";
		pinctrl-0 = <0xdd 0xde 0xdf 0xe0>;
		reg-io-width = <0x4>;
		rockchip,grf = <0xa8>;
		rockchip,vo1_grf = <0xaf>;
		phys = <0xab>;
		phy-names = "hdmi";
		#sound-dai-cells = <0x0>;
		status = "okay";
		enable-gpios = <0xe1 0x9 0x0>;
		phandle = <0x1b2>;

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0x30>;
					status = "okay";
					phandle = <0xb3>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0xe2>;
					status = "disabled";
					phandle = <0xb9>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0xe3>;
					status = "disabled";
					phandle = <0xbf>;
				};
			};
		};
	};

	edp@fdec0000 {
		compatible = "rockchip,rk3588-edp";
		reg = <0x0 0xfdec0000 0x0 0x1000>;
		interrupts = <0x0 0xa3 0x4>;
		clocks = <0x2 0x211 0x2 0x210 0x2 0x212 0xdc>;
		clock-names = "dp", "pclk", "spdif", "hclk";
		resets = <0x2 0x3e1 0x2 0x3e0>;
		reset-names = "dp", "apb";
		phys = <0xe4>;
		phy-names = "dp";
		power-domains = <0x44 0x1a>;
		rockchip,grf = <0xaf>;
		status = "disabled";

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0xe5>;
					status = "disabled";
					phandle = <0xb2>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0xe6>;
					status = "disabled";
					phandle = <0xb8>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0x2f>;
					status = "disabled";
					phandle = <0xbe>;
				};
			};
		};
	};

	qos@fdf35000 {
		compatible = "syscon";
		reg = <0x0 0xfdf35000 0x0 0x20>;
		phandle = <0x61>;
	};

	qos@fdf35200 {
		compatible = "syscon";
		reg = <0x0 0xfdf35200 0x0 0x20>;
		phandle = <0x62>;
	};

	qos@fdf35400 {
		compatible = "syscon";
		reg = <0x0 0xfdf35400 0x0 0x20>;
		phandle = <0x63>;
	};

	qos@fdf35600 {
		compatible = "syscon";
		reg = <0x0 0xfdf35600 0x0 0x20>;
		phandle = <0x64>;
	};

	qos@fdf36000 {
		compatible = "syscon";
		reg = <0x0 0xfdf36000 0x0 0x20>;
		phandle = <0x84>;
	};

	qos@fdf39000 {
		compatible = "syscon";
		reg = <0x0 0xfdf39000 0x0 0x20>;
		phandle = <0x89>;
	};

	qos@fdf3d800 {
		compatible = "syscon";
		reg = <0x0 0xfdf3d800 0x0 0x20>;
		phandle = <0x8a>;
	};

	qos@fdf3e000 {
		compatible = "syscon";
		reg = <0x0 0xfdf3e000 0x0 0x20>;
		phandle = <0x86>;
	};

	qos@fdf3e200 {
		compatible = "syscon";
		reg = <0x0 0xfdf3e200 0x0 0x20>;
		phandle = <0x85>;
	};

	qos@fdf3e400 {
		compatible = "syscon";
		reg = <0x0 0xfdf3e400 0x0 0x20>;
		phandle = <0x87>;
	};

	qos@fdf3e600 {
		compatible = "syscon";
		reg = <0x0 0xfdf3e600 0x0 0x20>;
		phandle = <0x88>;
	};

	qos@fdf40000 {
		compatible = "syscon";
		reg = <0x0 0xfdf40000 0x0 0x20>;
		phandle = <0x82>;
	};

	qos@fdf40200 {
		compatible = "syscon";
		reg = <0x0 0xfdf40200 0x0 0x20>;
		phandle = <0x83>;
	};

	qos@fdf40400 {
		compatible = "syscon";
		reg = <0x0 0xfdf40400 0x0 0x20>;
		phandle = <0x7c>;
	};

	qos@fdf40500 {
		compatible = "syscon";
		reg = <0x0 0xfdf40500 0x0 0x20>;
		phandle = <0x7d>;
	};

	qos@fdf40600 {
		compatible = "syscon";
		reg = <0x0 0xfdf40600 0x0 0x20>;
		phandle = <0x7e>;
	};

	qos@fdf40800 {
		compatible = "syscon";
		reg = <0x0 0xfdf40800 0x0 0x20>;
		phandle = <0x7f>;
	};

	qos@fdf41000 {
		compatible = "syscon";
		reg = <0x0 0xfdf41000 0x0 0x20>;
		phandle = <0x80>;
	};

	qos@fdf41100 {
		compatible = "syscon";
		reg = <0x0 0xfdf41100 0x0 0x20>;
		phandle = <0x81>;
	};

	qos@fdf60000 {
		compatible = "syscon";
		reg = <0x0 0xfdf60000 0x0 0x20>;
		phandle = <0x67>;
	};

	qos@fdf60200 {
		compatible = "syscon";
		reg = <0x0 0xfdf60200 0x0 0x20>;
		phandle = <0x68>;
	};

	qos@fdf60400 {
		compatible = "syscon";
		reg = <0x0 0xfdf60400 0x0 0x20>;
		phandle = <0x69>;
	};

	qos@fdf61000 {
		compatible = "syscon";
		reg = <0x0 0xfdf61000 0x0 0x20>;
		phandle = <0x6a>;
	};

	qos@fdf61200 {
		compatible = "syscon";
		reg = <0x0 0xfdf61200 0x0 0x20>;
		phandle = <0x6b>;
	};

	qos@fdf61400 {
		compatible = "syscon";
		reg = <0x0 0xfdf61400 0x0 0x20>;
		phandle = <0x6c>;
	};

	qos@fdf62000 {
		compatible = "syscon";
		reg = <0x0 0xfdf62000 0x0 0x20>;
		phandle = <0x65>;
	};

	qos@fdf63000 {
		compatible = "syscon";
		reg = <0x0 0xfdf63000 0x0 0x20>;
		phandle = <0x66>;
	};

	qos@fdf64000 {
		compatible = "syscon";
		reg = <0x0 0xfdf64000 0x0 0x20>;
		phandle = <0x75>;
	};

	qos@fdf66000 {
		compatible = "syscon";
		reg = <0x0 0xfdf66000 0x0 0x20>;
		phandle = <0x6d>;
	};

	qos@fdf66200 {
		compatible = "syscon";
		reg = <0x0 0xfdf66200 0x0 0x20>;
		phandle = <0x6e>;
	};

	qos@fdf66400 {
		compatible = "syscon";
		reg = <0x0 0xfdf66400 0x0 0x20>;
		phandle = <0x6f>;
	};

	qos@fdf66600 {
		compatible = "syscon";
		reg = <0x0 0xfdf66600 0x0 0x20>;
		phandle = <0x70>;
	};

	qos@fdf66800 {
		compatible = "syscon";
		reg = <0x0 0xfdf66800 0x0 0x20>;
		phandle = <0x71>;
	};

	qos@fdf66a00 {
		compatible = "syscon";
		reg = <0x0 0xfdf66a00 0x0 0x20>;
		phandle = <0x72>;
	};

	qos@fdf66c00 {
		compatible = "syscon";
		reg = <0x0 0xfdf66c00 0x0 0x20>;
		phandle = <0x73>;
	};

	qos@fdf66e00 {
		compatible = "syscon";
		reg = <0x0 0xfdf66e00 0x0 0x20>;
		phandle = <0x74>;
	};

	qos@fdf67000 {
		compatible = "syscon";
		reg = <0x0 0xfdf67000 0x0 0x20>;
		phandle = <0x76>;
	};

	qos@fdf67200 {
		compatible = "syscon";
		reg = <0x0 0xfdf67200 0x0 0x20>;
	};

	qos@fdf70000 {
		compatible = "syscon";
		reg = <0x0 0xfdf70000 0x0 0x20>;
		phandle = <0x5f>;
	};

	qos@fdf71000 {
		compatible = "syscon";
		reg = <0x0 0xfdf71000 0x0 0x20>;
		phandle = <0x60>;
	};

	qos@fdf72000 {
		compatible = "syscon";
		reg = <0x0 0xfdf72000 0x0 0x20>;
		phandle = <0x5c>;
	};

	qos@fdf72200 {
		compatible = "syscon";
		reg = <0x0 0xfdf72200 0x0 0x20>;
		phandle = <0x5d>;
	};

	qos@fdf72400 {
		compatible = "syscon";
		reg = <0x0 0xfdf72400 0x0 0x20>;
		phandle = <0x5e>;
	};

	qos@fdf80000 {
		compatible = "syscon";
		reg = <0x0 0xfdf80000 0x0 0x20>;
		phandle = <0x79>;
	};

	qos@fdf81000 {
		compatible = "syscon";
		reg = <0x0 0xfdf81000 0x0 0x20>;
		phandle = <0x7a>;
	};

	qos@fdf81200 {
		compatible = "syscon";
		reg = <0x0 0xfdf81200 0x0 0x20>;
		phandle = <0x7b>;
	};

	qos@fdf82000 {
		compatible = "syscon";
		reg = <0x0 0xfdf82000 0x0 0x20>;
		phandle = <0x77>;
	};

	qos@fdf82200 {
		compatible = "syscon";
		reg = <0x0 0xfdf82200 0x0 0x20>;
		phandle = <0x78>;
	};

	dfi@fe060000 {
		reg = <0x0 0xfe060000 0x0 0x10000>;
		compatible = "rockchip,rk3588-dfi";
		rockchip,pmu_grf = <0xe7>;
		status = "disabled";
		phandle = <0x32>;
	};

	pcie@fe180000 {
		compatible = "rockchip,rk3588-pcie", "snps,dw-pcie";
		#address-cells = <0x3>;
		#size-cells = <0x2>;
		bus-range = <0x30 0x3f>;
		clocks = <0x2 0x151 0x2 0x156 0x2 0x14c 0x2 0x15c 0x2 0x161 0x2 0x2c5>;
		clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux", "pipe";
		device_type = "pci";
		interrupts = <0x0 0xf8 0x4 0x0 0xf7 0x4 0x0 0xf6 0x4 0x0 0xf5 0x4 0x0 0xf4 0x4>;
		interrupt-names = "sys", "pmc", "msg", "legacy", "err";
		#interrupt-cells = <0x1>;
		interrupt-map-mask = <0x0 0x0 0x0 0x7>;
		interrupt-map = <0x0 0x0 0x0 0x1 0xe8 0x0 0x0 0x0 0x0 0x2 0xe8 0x1 0x0 0x0 0x0 0x3 0xe8 0x2 0x0 0x0 0x0 0x4 0xe8 0x3>;
		linux,pci-domain = <0x3>;
		num-ib-windows = <0x8>;
		num-ob-windows = <0x8>;
		num-viewport = <0x4>;
		max-link-speed = <0x2>;
		msi-map = <0x3000 0xe9 0x3000 0x1000>;
		num-lanes = <0x1>;
		phys = <0x50 0x2>;
		phy-names = "pcie-phy";
		ranges = <0x800 0x0 0xf3000000 0x0 0xf3000000 0x0 0x100000 0x81000000 0x0 0xf3100000 0x0 0xf3100000 0x0 0x100000 0x82000000 0x0 0xf3200000 0x0 0xf3200000 0x0 0xe00000 0xc3000000 0x9 0xc0000000 0x9 0xc0000000 0x0 0x40000000>;
		reg = <0x0 0xfe180000 0x0 0x10000 0xa 0x40c00000 0x0 0x400000>;
		reg-names = "pcie-apb", "pcie-dbi";
		resets = <0x2 0x210>;
		reset-names = "pipe";
		rockchip,pipe-grf = <0x54>;
		status = "okay";
		reset-gpios = <0xe1 0x2 0x0>;
		pinctrl-names = "default";
		pinctrl-0 = <0xea>;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0xf5 0x1>;
			phandle = <0xe8>;
		};
	};

	pcie@fe190000 {
		compatible = "rockchip,rk3588-pcie", "snps,dw-pcie";
		#address-cells = <0x3>;
		#size-cells = <0x2>;
		bus-range = <0x40 0x4f>;
		clocks = <0x2 0x152 0x2 0x157 0x2 0x14d 0x2 0x15d 0x2 0x162 0x2 0x182>;
		clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux", "pipe";
		device_type = "pci";
		interrupts = <0x0 0xfd 0x4 0x0 0xfc 0x4 0x0 0xfb 0x4 0x0 0xfa 0x4 0x0 0xf9 0x4>;
		interrupt-names = "sys", "pmc", "msg", "legacy", "err";
		#interrupt-cells = <0x1>;
		interrupt-map-mask = <0x0 0x0 0x0 0x7>;
		interrupt-map = <0x0 0x0 0x0 0x1 0xeb 0x0 0x0 0x0 0x0 0x2 0xeb 0x1 0x0 0x0 0x0 0x3 0xeb 0x2 0x0 0x0 0x0 0x4 0xeb 0x3>;
		linux,pci-domain = <0x4>;
		num-ib-windows = <0x8>;
		num-ob-windows = <0x8>;
		num-viewport = <0x4>;
		max-link-speed = <0x2>;
		msi-map = <0x4000 0xe9 0x4000 0x1000>;
		num-lanes = <0x1>;
		phys = <0xec 0x2>;
		phy-names = "pcie-phy";
		ranges = <0x800 0x0 0xf4000000 0x0 0xf4000000 0x0 0x100000 0x81000000 0x0 0xf4100000 0x0 0xf4100000 0x0 0x100000 0x82000000 0x0 0xf4200000 0x0 0xf4200000 0x0 0xe00000 0xc3000000 0xa 0x0 0xa 0x0 0x0 0x40000000>;
		reg = <0x0 0xfe190000 0x0 0x10000 0xa 0x41000000 0x0 0x400000>;
		reg-names = "pcie-apb", "pcie-dbi";
		resets = <0x2 0x211>;
		reset-names = "pipe";
		rockchip,pipe-grf = <0x54>;
		status = "disabled";

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0xfa 0x1>;
			phandle = <0xeb>;
		};
	};

	ethernet@fe1c0000 {
		compatible = "rockchip,rk3588-gmac", "snps,dwmac-4.20a";
		reg = <0x0 0xfe1c0000 0x0 0x10000>;
		interrupts = <0x0 0xea 0x4 0x0 0xe9 0x4>;
		interrupt-names = "macirq", "eth_wake_irq";
		rockchip,grf = <0xa8>;
		rockchip,php_grf = <0x54>;
		clocks = <0x2 0x144 0x2 0x145 0x2 0x168 0x2 0x16d 0x2 0x143>;
		clock-names = "stmmaceth", "clk_mac_ref", "pclk_mac", "aclk_mac", "ptp_ref";
		resets = <0x2 0x20b>;
		reset-names = "stmmaceth";
		power-domains = <0x44 0x21>;
		snps,mixed-burst;
		snps,tso;
		snps,axi-config = <0xed>;
		snps,mtl-rx-config = <0xee>;
		snps,mtl-tx-config = <0xef>;
		status = "disabled";

		mdio {
			compatible = "snps,dwmac-mdio";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
		};

		stmmac-axi-config {
			snps,wr_osr_lmt = <0x4>;
			snps,rd_osr_lmt = <0x8>;
			snps,blen = <0x0 0x0 0x0 0x0 0x10 0x8 0x4>;
			phandle = <0xed>;
		};

		rx-queues-config {
			snps,rx-queues-to-use = <0x2>;
			phandle = <0xee>;

			queue0 {
			};

			queue1 {
			};
		};

		tx-queues-config {
			snps,tx-queues-to-use = <0x2>;
			phandle = <0xef>;

			queue0 {
			};

			queue1 {
			};
		};
	};

	sata@fe210000 {
		compatible = "rockchip,rk-ahci", "snps,dwc-ahci";
		reg = <0x0 0xfe210000 0x0 0x1000>;
		clocks = <0x2 0x171 0x2 0x16e 0x2 0x174 0x2 0x163 0x2 0x17e>;
		clock-names = "sata", "pmalive", "rxoob", "ref", "asic";
		interrupts = <0x0 0x111 0x4>;
		interrupt-names = "hostc";
		phys = <0xec 0x1>;
		phy-names = "sata-phy";
		ports-implemented = <0x1>;
		status = "okay";
	};

	sata@fe230000 {
		compatible = "rockchip,rk-ahci", "snps,dwc-ahci";
		reg = <0x0 0xfe230000 0x0 0x1000>;
		clocks = <0x2 0x173 0x2 0x170 0x2 0x176 0x2 0x165 0x2 0x180>;
		clock-names = "sata", "pmalive", "rxoob", "ref", "asic";
		interrupts = <0x0 0x113 0x4>;
		interrupt-names = "hostc";
		phys = <0x50 0x1>;
		phy-names = "sata-phy";
		ports-implemented = <0x1>;
		status = "disabled";
	};

	spi@fe2b0000 {
		compatible = "rockchip,sfc";
		reg = <0x0 0xfe2b0000 0x0 0x4000>;
		interrupts = <0x0 0xce 0x4>;
		clocks = <0x2 0x13d 0x2 0x13e>;
		clock-names = "clk_sfc", "hclk_sfc";
		assigned-clocks = <0x2 0x13d>;
		assigned-clock-rates = <0x5f5e100>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "disabled";
	};

	mmc@fe2c0000 {
		compatible = "rockchip,rk3588-dw-mshc", "rockchip,rk3288-dw-mshc";
		reg = <0x0 0xfe2c0000 0x0 0x4000>;
		interrupts = <0x0 0xcb 0x4>;
		clocks = <0xc 0x17 0xc 0x9 0x2 0x2c2 0x2 0x2c3>;
		clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
		fifo-depth = <0x100>;
		max-frequency = <0x8f0d180>;
		pinctrl-names = "default";
		pinctrl-0 = <0xf0 0xf1 0xf2 0xf3>;
		power-domains = <0x44 0x28>;
		status = "disabled";
		no-sdio;
		no-mmc;
		bus-width = <0x4>;
		cap-mmc-highspeed;
		cap-sd-highspeed;
		disable-wp;
		sd-uhs-sdr104;
		vqmmc-supply = <0xf4>;
	};

	mmc@fe2d0000 {
		compatible = "rockchip,rk3588-dw-mshc", "rockchip,rk3288-dw-mshc";
		reg = <0x0 0xfe2d0000 0x0 0x4000>;
		interrupts = <0x0 0xcc 0x4>;
		clocks = <0x2 0x199 0x2 0x19a 0x2 0x2c0 0x2 0x2c1>;
		clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
		fifo-depth = <0x100>;
		max-frequency = <0xbebc200>;
		pinctrl-names = "default";
		pinctrl-0 = <0xf5>;
		power-domains = <0x44 0x25>;
		status = "disabled";
	};

	mmc@fe2e0000 {
		compatible = "rockchip,rk3588-dwcmshc", "rockchip,dwcmshc-sdhci";
		reg = <0x0 0xfe2e0000 0x0 0x10000>;
		interrupts = <0x0 0xcd 0x4>;
		assigned-clocks = <0x2 0x13b 0x2 0x13c 0x2 0x13a>;
		assigned-clock-rates = <0xbebc200 0x16e3600 0xbebc200>;
		clocks = <0x2 0x13a 0x2 0x138 0x2 0x139 0x2 0x13b 0x2 0x13c>;
		clock-names = "core", "bus", "axi", "block", "timer";
		max-frequency = <0xbebc200>;
		status = "okay";
		bus-width = <0x8>;
		no-sdio;
		no-sd;
		non-removable;
		mmc-hs400-1_8v;
		mmc-hs400-enhanced-strobe;
	};

	crypto@fe370000 {
		compatible = "rockchip,rk3588-crypto";
		reg = <0x0 0xfe370000 0x0 0x2000>;
		interrupts = <0x0 0xd1 0x4>;
		clocks = <0xc 0xb 0xc 0xc 0xc 0x14 0xc 0x15>;
		clock-names = "aclk", "hclk", "sclk", "pka";
		resets = <0xf6 0xf>;
		reset-names = "crypto-rst";
		status = "disabled";
	};

	rng@fe378000 {
		compatible = "rockchip,trngv1";
		reg = <0x0 0xfe378000 0x0 0x200>;
		interrupts = <0x0 0x190 0x4>;
		clocks = <0xc 0xc>;
		clock-names = "hclk_trng";
		resets = <0xf6 0x30>;
		reset-names = "reset";
		status = "okay";
	};

	i2s@fe470000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x0 0xfe470000 0x0 0x1000>;
		interrupts = <0x0 0xb4 0x4>;
		clocks = <0x2 0x33 0x2 0x37 0x2 0x30>;
		clock-names = "mclk_tx", "mclk_rx", "hclk";
		assigned-clocks = <0x2 0x31 0x2 0x35>;
		assigned-clock-parents = <0x2 0x5 0x2 0x5>;
		dmas = <0x56 0x0 0x56 0x1>;
		dma-names = "tx", "rx";
		power-domains = <0x44 0x26>;
		resets = <0x2 0x77 0x2 0x7a>;
		reset-names = "tx-m", "rx-m";
		rockchip,clk-trcm = <0x1>;
		pinctrl-names = "default";
		pinctrl-0 = <0xf7 0xf8 0xf9 0xfa>;
		#sound-dai-cells = <0x0>;
		status = "okay";
		phandle = <0x1b9>;
	};

	i2s@fe480000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x0 0xfe480000 0x0 0x1000>;
		interrupts = <0x0 0xb5 0x4>;
		clocks = <0x2 0x28c 0x2 0x290 0x2 0x288>;
		clock-names = "mclk_tx", "mclk_rx", "hclk";
		dmas = <0x56 0x2 0x56 0x3>;
		dma-names = "tx", "rx";
		resets = <0x2 0xc002a 0x2 0xc002d>;
		reset-names = "tx-m", "rx-m";
		rockchip,clk-trcm = <0x1>;
		pinctrl-names = "default";
		pinctrl-0 = <0xfb 0xfc 0xfd 0xfe 0xff 0x100 0x101 0x102 0x103 0x104>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	i2s@fe490000 {
		compatible = "rockchip,rk3588-i2s", "rockchip,rk3066-i2s";
		reg = <0x0 0xfe490000 0x0 0x1000>;
		interrupts = <0x0 0xb6 0x4>;
		clocks = <0x2 0x27 0x2 0x22>;
		clock-names = "i2s_clk", "i2s_hclk";
		assigned-clocks = <0x2 0x24>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc8 0x0 0xc8 0x1>;
		dma-names = "tx", "rx";
		power-domains = <0x44 0x26>;
		rockchip,clk-trcm = <0x1>;
		pinctrl-names = "default";
		pinctrl-0 = <0x105 0x106 0x107 0x108>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	i2s@fe4a0000 {
		compatible = "rockchip,rk3588-i2s", "rockchip,rk3066-i2s";
		reg = <0x0 0xfe4a0000 0x0 0x1000>;
		interrupts = <0x0 0xb7 0x4>;
		clocks = <0x2 0x2d 0x2 0x23>;
		clock-names = "i2s_clk", "i2s_hclk";
		assigned-clocks = <0x2 0x2a>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc8 0x2 0xc8 0x3>;
		dma-names = "tx", "rx";
		power-domains = <0x44 0x26>;
		rockchip,clk-trcm = <0x1>;
		pinctrl-names = "default";
		pinctrl-0 = <0x109 0x10a 0x10b 0x10c>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	pdm@fe4b0000 {
		compatible = "rockchip,rk3588-pdm";
		reg = <0x0 0xfe4b0000 0x0 0x1000>;
		clocks = <0x2 0x29f 0x2 0x29e>;
		clock-names = "pdm_clk", "pdm_hclk";
		dmas = <0x56 0x4>;
		dma-names = "rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x10d 0x10e 0x10f 0x110 0x111 0x112>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	pdm@fe4c0000 {
		compatible = "rockchip,rk3588-pdm";
		reg = <0x0 0xfe4c0000 0x0 0x1000>;
		clocks = <0x2 0x3b 0x2 0x3a>;
		clock-names = "pdm_clk", "pdm_hclk";
		assigned-clocks = <0x2 0x3b>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc8 0x4>;
		dma-names = "rx";
		power-domains = <0x44 0x26>;
		pinctrl-names = "default";
		pinctrl-0 = <0x113 0x114 0x115 0x116 0x117 0x118>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	vad@fe4d0000 {
		compatible = "rockchip,rk3588-vad";
		reg = <0x0 0xfe4d0000 0x0 0x1000>;
		reg-names = "vad";
		clocks = <0x2 0x2a0>;
		clock-names = "hclk";
		interrupts = <0x0 0xca 0x4>;
		rockchip,audio-src = <0x0>;
		rockchip,det-channel = <0x0>;
		rockchip,mode = <0x0>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	spdif-tx@fe4e0000 {
		compatible = "rockchip,rk3588-spdif", "rockchip,rk3568-spdif";
		reg = <0x0 0xfe4e0000 0x0 0x1000>;
		interrupts = <0x0 0xc1 0x4>;
		dmas = <0x56 0x5>;
		dma-names = "tx";
		clock-names = "mclk", "hclk";
		clocks = <0x2 0x41 0x2 0x3e>;
		assigned-clocks = <0x2 0x3f>;
		assigned-clock-parents = <0x2 0x5>;
		power-domains = <0x44 0x26>;
		pinctrl-names = "default";
		pinctrl-0 = <0x119>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	spdif-tx@fe4f0000 {
		compatible = "rockchip,rk3588-spdif", "rockchip,rk3568-spdif";
		reg = <0x0 0xfe4f0000 0x0 0x1000>;
		interrupts = <0x0 0xc2 0x4>;
		dmas = <0xc8 0x5>;
		dma-names = "tx";
		clock-names = "mclk", "hclk";
		clocks = <0x2 0x47 0x2 0x44>;
		assigned-clocks = <0x2 0x45>;
		assigned-clock-parents = <0x2 0x5>;
		power-domains = <0x44 0x26>;
		pinctrl-names = "default";
		pinctrl-0 = <0x11a>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
		phandle = <0x1b5>;
	};

	codec-digital@fe500000 {
		compatible = "rockchip,rk3588-codec-digital", "rockchip,codec-digital-v1";
		reg = <0x0 0xfe500000 0x0 0x1000>;
		clocks = <0x2 0x29 0x2 0x2f>;
		clock-names = "dac", "pclk";
		power-domains = <0x44 0x26>;
		resets = <0x2 0x84>;
		reset-names = "reset";
		rockchip,grf = <0xa8>;
		rockchip,pwm-output-mode;
		pinctrl-names = "default";
		pinctrl-0 = <0x11b>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	hwspinlock@fe5a0000 {
		compatible = "rockchip,hwspinlock";
		reg = <0x0 0xfe5a0000 0x0 0x100>;
		#hwlock-cells = <0x1>;
	};

	interrupt-controller@fe600000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x3>;
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		interrupt-controller;
		reg = <0x0 0xfe600000 0x0 0x10000 0x0 0xfe680000 0x0 0x100000>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x1>;

		msi-controller@fe640000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			#msi-cells = <0x1>;
			reg = <0x0 0xfe640000 0x0 0x20000>;
			phandle = <0xe9>;
		};

		msi-controller@fe660000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			#msi-cells = <0x1>;
			reg = <0x0 0xfe660000 0x0 0x20000>;
			phandle = <0x199>;
		};
	};

	dma-controller@fea10000 {
		compatible = "arm,pl330", "arm,primecell";
		reg = <0x0 0xfea10000 0x0 0x4000>;
		interrupts = <0x0 0x56 0x4 0x0 0x57 0x4>;
		clocks = <0x2 0x78>;
		clock-names = "apb_pclk";
		#dma-cells = <0x1>;
		arm,pl330-periph-burst;
		phandle = <0x56>;
	};

	dma-controller@fea30000 {
		compatible = "arm,pl330", "arm,primecell";
		reg = <0x0 0xfea30000 0x0 0x4000>;
		interrupts = <0x0 0x58 0x4 0x0 0x59 0x4>;
		clocks = <0x2 0x79>;
		clock-names = "apb_pclk";
		#dma-cells = <0x1>;
		arm,pl330-periph-burst;
		phandle = <0xc8>;
	};

	can@fea50000 {
		compatible = "rockchip,can-2.0";
		reg = <0x0 0xfea50000 0x0 0x1000>;
		iinterrupts = <0x0 0x155 0x4>;
		clocks = <0x2 0x70 0x2 0x6f>;
		clock-names = "baudclk", "apb_pclk";
		resets = <0x2 0xb9 0x2 0xb8>;
		reset-names = "can", "can-apb";
		pinctrl-names = "default";
		pinctrl-0 = <0x11c>;
		tx-fifo-depth = <0x1>;
		rx-fifo-depth = <0x6>;
		status = "disabled";
	};

	can@fea60000 {
		compatible = "rockchip,can-2.0";
		reg = <0x0 0xfea60000 0x0 0x1000>;
		interrupts = <0x0 0x156 0x4>;
		clocks = <0x2 0x72 0x2 0x71>;
		clock-names = "baudclk", "apb_pclk";
		resets = <0x2 0xbb 0x2 0xba>;
		reset-names = "can", "can-apb";
		pinctrl-names = "default";
		pinctrl-0 = <0x11d>;
		tx-fifo-depth = <0x1>;
		rx-fifo-depth = <0x6>;
		status = "disabled";
	};

	can@fea70000 {
		compatible = "rockchip,can-2.0";
		reg = <0x0 0xfea70000 0x0 0x1000>;
		interrupts = <0x0 0x157 0x4>;
		clocks = <0x2 0x74 0x2 0x73>;
		clock-names = "baudclk", "apb_pclk";
		resets = <0x2 0xbd 0x2 0xbc>;
		reset-names = "can", "can-apb";
		pinctrl-names = "default";
		pinctrl-0 = <0x11e>;
		tx-fifo-depth = <0x1>;
		rx-fifo-depth = <0x6>;
		status = "disabled";
	};

	decompress@fea80000 {
		compatible = "rockchip,hw-decompress";
		reg = <0x0 0xfea80000 0x0 0x1000>;
		interrupts = <0x0 0x55 0x4>;
		clocks = <0x2 0x75 0x2 0x77 0x2 0x76>;
		clock-names = "aclk", "dclk", "pclk";
		resets = <0x2 0x118>;
		reset-names = "dresetn";
		status = "disabled";
	};

	i2c@fea90000 {
		compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
		reg = <0x0 0xfea90000 0x0 0x1000>;
		clocks = <0x2 0x8d 0x2 0x85>;
		clock-names = "i2c", "pclk";
		interrupts = <0x0 0x13e 0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <0x11f>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "disabled";
	};

	i2c@feaa0000 {
		compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
		reg = <0x0 0xfeaa0000 0x0 0x1000>;
		clocks = <0x2 0x8e 0x2 0x86>;
		clock-names = "i2c", "pclk";
		interrupts = <0x0 0x13f 0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <0x120>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "okay";

		fusb302@22 {
			compatible = "fcs,fusb302";
			reg = <0x22>;
			interrupt-parent = <0x121>;
			interrupts = <0xc 0x8>;
			pinctrl-names = "default";
			pinctrl-0 = <0x122>;
			vbus-supply = <0x123>;
			status = "okay";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint@0 {
						remote-endpoint = <0x124>;
						phandle = <0x4b>;
					};
				};
			};

			connector {
				compatible = "usb-c-connector";
				label = "USB-C";
				data-role = "dual";
				power-role = "dual";
				try-power-role = "sink";
				op-sink-microwatt = <0xf4240>;
				sink-pdos = <0x4019064>;
				source-pdos = <0x401912c>;

				altmodes {
					#address-cells = <0x1>;
					#size-cells = <0x0>;

					altmode@0 {
						reg = <0x0>;
						svid = <0xff01>;
						vdo = <0xffffffff>;
					};
				};

				ports {
					#address-cells = <0x1>;
					#size-cells = <0x0>;

					port@0 {
						reg = <0x0>;

						endpoint {
							remote-endpoint = <0x125>;
							phandle = <0x16e>;
						};
					};

					port@1 {
						reg = <0x1>;

						endpoint {
							remote-endpoint = <0x126>;
							phandle = <0x16f>;
						};
					};
				};
			};
		};

		hym8563@51 {
			compatible = "haoyu,hym8563";
			reg = <0x51>;
			#clock-cells = <0x0>;
			clock-frequency = <0x8000>;
			clock-output-names = "hym8563";
			pinctrl-names = "default";
			pinctrl-0 = <0x127>;
			interrupt-parent = <0x128>;
			interrupts = <0x1c 0x8>;
			wakeup-source;
			phandle = <0x1c8>;
		};
	};

	i2c@feab0000 {
		compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
		reg = <0x0 0xfeab0000 0x0 0x1000>;
		clocks = <0x2 0x8f 0x2 0x87>;
		clock-names = "i2c", "pclk";
		interrupts = <0x0 0x140 0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <0x129>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "disabled";
	};

	i2c@feac0000 {
		compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
		reg = <0x0 0xfeac0000 0x0 0x1000>;
		clocks = <0x2 0x90 0x2 0x88>;
		clock-names = "i2c", "pclk";
		interrupts = <0x0 0x141 0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <0x12a>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "disabled";
	};

	i2c@fead0000 {
		compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
		reg = <0x0 0xfead0000 0x0 0x1000>;
		clocks = <0x2 0x91 0x2 0x89>;
		clock-names = "i2c", "pclk";
		interrupts = <0x0 0x142 0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <0x12b>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "okay";

		imx415@1a {
			compatible = "sony,imx415";
			reg = <0x1a>;
			clocks = <0x2 0x100>;
			clock-names = "xvclk";
			pinctrl-names = "default";
			pinctrl-0 = <0x12c>;
			power-domains = <0x44 0x1b>;
			pwdn-gpios = <0x12d 0x0 0x0>;
			avdd-supply = <0x12e>;
			rockchip,camera-module-index = <0x0>;
			rockchip,camera-module-facing = "back";
			rockchip,camera-module-name = "CMK-OT2022-PX1";
			rockchip,camera-module-lens-name = "IR0147-50IRC-8M-F20";
			lens-focus = <0x12f>;

			port {

				endpoint {
					remote-endpoint = <0x130>;
					data-lanes = <0x1 0x2 0x3 0x4>;
					phandle = <0x26>;
				};
			};
		};
	};

	timer@feae0000 {
		compatible = "rockchip,rk3588-timer", "rockchip,rk3288-timer";
		reg = <0x0 0xfeae0000 0x0 0x20>;
		interrupts = <0x0 0x121 0x4>;
		clocks = <0x2 0x5c 0x2 0x5f>;
		clock-names = "pclk", "timer";
	};

	watchdog@feaf0000 {
		compatible = "snps,dw-wdt";
		reg = <0x0 0xfeaf0000 0x0 0x100>;
		clocks = <0x2 0x6c 0x2 0x6b>;
		clock-names = "tclk", "pclk";
		interrupts = <0x0 0x13b 0x4>;
		status = "disabled";
	};

	spi@feb00000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x0 0xfeb00000 0x0 0x1000>;
		interrupts = <0x0 0x146 0x4>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clocks = <0x2 0xa3 0x2 0x9e>;
		clock-names = "spiclk", "apb_pclk";
		dmas = <0x56 0xe 0x56 0xf>;
		dma-names = "tx", "rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x131 0x132 0x133>;
		num-cs = <0x2>;
		status = "disabled";
	};

	spi@feb10000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x0 0xfeb10000 0x0 0x1000>;
		interrupts = <0x0 0x147 0x4>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clocks = <0x2 0xa4 0x2 0x9f>;
		clock-names = "spiclk", "apb_pclk";
		dmas = <0x56 0x10 0x56 0x11>;
		dma-names = "tx", "rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x134 0x135 0x136>;
		num-cs = <0x2>;
		status = "disabled";
	};

	spi@feb20000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x0 0xfeb20000 0x0 0x1000>;
		interrupts = <0x0 0x148 0x4>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clocks = <0x2 0xa5 0x2 0xa0>;
		clock-names = "spiclk", "apb_pclk";
		dmas = <0xc8 0xf 0xc8 0x10>;
		dma-names = "tx", "rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x137 0x138 0x139>;
		num-cs = <0x2>;
		status = "okay";
		assigned-clocks = <0x2 0xa5>;
		assigned-clock-rates = <0xbebc200>;

		rk806master@0 {
			compatible = "rockchip,rk806";
			spi-max-frequency = <0xf4240>;
			reg = <0x0>;
			interrupt-parent = <0x128>;
			interrupts = <0x7 0x8>;
			pinctrl-names = "default", "pmic-power-off";
			pinctrl-0 = <0x13a 0x13b 0x13c 0x13d>;
			pinctrl-1 = <0x13e>;
			low_voltage_threshold = <0xbb8>;
			shutdown_voltage_threshold = <0xa8c>;
			shutdown_temperture_threshold = <0xa0>;
			hotdie_temperture_threshold = <0x73>;
			pmic-reset-func = <0x1>;
			vcc1-supply = <0x13f>;
			vcc2-supply = <0x13f>;
			vcc3-supply = <0x13f>;
			vcc4-supply = <0x13f>;
			vcc5-supply = <0x13f>;
			vcc6-supply = <0x13f>;
			vcc7-supply = <0x13f>;
			vcc8-supply = <0x13f>;
			vcc9-supply = <0x13f>;
			vcc10-supply = <0x13f>;
			vcc11-supply = <0x140>;
			vcc12-supply = <0x13f>;
			vcc13-supply = <0x13f>;
			vcc14-supply = <0x141>;
			vcca-supply = <0x13f>;

			pwrkey {
				status = "okay";
			};

			pinctrl_rk806 {
				gpio-controller;
				#gpio-cells = <0x2>;

				rk806_dvs1_null {
					pins = "gpio_pwrctrl2";
					function = "pin_fun0";
					phandle = <0x13b>;
				};

				rk806_dvs1_slp {
					pins = "gpio_pwrctrl1";
					function = "pin_fun1";
				};

				rk806_dvs1_pwrdn {
					pins = "gpio_pwrctrl1";
					function = "pin_fun2";
					phandle = <0x13e>;
				};

				rk806_dvs1_rst {
					pins = "gpio_pwrctrl1";
					function = "pin_fun3";
				};

				rk806_dvs2_null {
					pins = "gpio_pwrctrl2";
					function = "pin_fun0";
					phandle = <0x13c>;
				};

				rk806_dvs2_slp {
					pins = "gpio_pwrctrl2";
					function = "pin_fun1";
				};

				rk806_dvs2_pwrdn {
					pins = "gpio_pwrctrl2";
					function = "pin_fun2";
				};

				rk806_dvs2_rst {
					pins = "gpio_pwrctrl2";
					function = "pin_fun3";
				};

				rk806_dvs2_dvs {
					pins = "gpio_pwrctrl2";
					function = "pin_fun4";
				};

				rk806_dvs2_gpio {
					pins = "gpio_pwrctrl2";
					function = "pin_fun5";
				};

				rk806_dvs3_null {
					pins = "gpio_pwrctrl3";
					function = "pin_fun0";
					phandle = <0x13d>;
				};

				rk806_dvs3_slp {
					pins = "gpio_pwrctrl3";
					function = "pin_fun1";
				};

				rk806_dvs3_pwrdn {
					pins = "gpio_pwrctrl3";
					function = "pin_fun2";
				};

				rk806_dvs3_rst {
					pins = "gpio_pwrctrl3";
					function = "pin_fun3";
				};

				rk806_dvs3_dvs {
					pins = "gpio_pwrctrl3";
					function = "pin_fun4";
				};

				rk806_dvs3_gpio {
					pins = "gpio_pwrctrl3";
					function = "pin_fun5";
				};
			};

			regulators {

				DCDC_REG1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_gpu_s0";
					phandle = <0x46>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_npu_s0";
					phandle = <0x8d>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_log_s0";

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0xb71b0>;
					};
				};

				DCDC_REG4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_vdenc_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xa4cb8>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_gpu_mem_s0";
					phandle = <0x47>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG6 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xa4cb8>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_npu_mem_s0";
					phandle = <0x8e>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG7 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1e8480>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_2v0_pldo_s3";
					phandle = <0x140>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1e8480>;
					};
				};

				DCDC_REG8 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xa4cb8>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_vdenc_mem_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG9 {
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vdd2_ddr_s3";

					regulator-state-mem {
						regulator-on-in-suspend;
					};
				};

				DCDC_REG10 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vcc_1v1_nldo_s3";
					phandle = <0x141>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x10c8e0>;
					};
				};

				PLDO_REG1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "avcc_1v8_s0";
					phandle = <0x1c0>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd1_1v8_ddr_s3";

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1b7740>;
					};
				};

				PLDO_REG3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "avcc_1v8_codec_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vcc_3v3_s3";

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x325aa0>;
					};
				};

				PLDO_REG5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vccio_sd_s0";
					phandle = <0xf4>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG6 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vccio_1v8_s3";

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1b7740>;
					};
				};

				NLDO_REG1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_0v75_s3";

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0xb71b0>;
					};
				};

				NLDO_REG2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-name = "vdd2l_0v9_ddr_s3";

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0xdbba0>;
					};
				};

				NLDO_REG3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-name = "vdd_0v75_hdmi_edp_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				NLDO_REG4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-name = "avdd_0v75_s0";
					phandle = <0x1c1>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				NLDO_REG5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xcf850>;
					regulator-max-microvolt = <0xcf850>;
					regulator-name = "vdd_0v85_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};
			};
		};

		rk806slave@1 {
			compatible = "rockchip,rk806";
			spi-max-frequency = <0xf4240>;
			reg = <0x1>;
			interrupt-parent = <0x128>;
			interrupts = <0x7 0x8>;
			pinctrl-names = "default";
			pinctrl-0 = <0x142 0x143 0x144>;
			pmic-reset-func = <0x1>;
			vcc1-supply = <0x13f>;
			vcc2-supply = <0x13f>;
			vcc3-supply = <0x13f>;
			vcc4-supply = <0x13f>;
			vcc5-supply = <0x13f>;
			vcc6-supply = <0x13f>;
			vcc7-supply = <0x13f>;
			vcc8-supply = <0x13f>;
			vcc9-supply = <0x13f>;
			vcc10-supply = <0x13f>;
			vcc11-supply = <0x140>;
			vcc12-supply = <0x13f>;
			vcc13-supply = <0x141>;
			vcc14-supply = <0x140>;
			vcca-supply = <0x13f>;

			pwrkey {
				status = "disabled";
			};

			pinctrl_slave_rk806 {
				gpio-controller;
				#gpio-cells = <0x2>;

				rk806_slave_dvs1_null {
					pins = "gpio_pwrctrl2";
					function = "pin_fun0";
					phandle = <0x142>;
				};

				rk806_slave_dvs1_slp {
					pins = "gpio_pwrctrl1";
					function = "pin_fun1";
				};

				rk806_slave_dvs1_pwrdn {
					pins = "gpio_pwrctrl1";
					function = "pin_fun2";
				};

				rk806_slave_dvs1_rst {
					pins = "gpio_pwrctrl1";
					function = "pin_fun3";
				};

				rk806_slave_dvs2_null {
					pins = "gpio_pwrctrl2";
					function = "pin_fun0";
					phandle = <0x143>;
				};

				rk806_slave_dvs2_slp {
					pins = "gpio_pwrctrl2";
					function = "pin_fun1";
				};

				rk806_slave_dvs2_pwrdn {
					pins = "gpio_pwrctrl2";
					function = "pin_fun2";
				};

				rk806_slave_dvs2_rst {
					pins = "gpio_pwrctrl2";
					function = "pin_fun3";
				};

				rk806_slave_dvs2_dvs {
					pins = "gpio_pwrctrl2";
					function = "pin_fun4";
				};

				rk806_slave_dvs2_gpio {
					pins = "gpio_pwrctrl2";
					function = "pin_fun5";
				};

				rk806_slave_dvs3_null {
					pins = "gpio_pwrctrl3";
					function = "pin_fun0";
					phandle = <0x144>;
				};

				rk806_slave_dvs3_slp {
					pins = "gpio_pwrctrl3";
					function = "pin_fun1";
				};

				rk806_slave_dvs3_pwrdn {
					pins = "gpio_pwrctrl3";
					function = "pin_fun2";
				};

				rk806_slave_dvs3_rst {
					pins = "gpio_pwrctrl3";
					function = "pin_fun3";
				};

				rk806_slave_dvs3_dvs {
					pins = "gpio_pwrctrl3";
					function = "pin_fun4";
				};

				rk806_slave_dvs3_gpio {
					pins = "gpio_pwrctrl3";
					function = "pin_fun5";
				};
			};

			regulators {

				DCDC_REG1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0x100590>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_cpu_big1_s0";
					phandle = <0x1c>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0x100590>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_cpu_big0_s0";
					phandle = <0x17>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_cpu_lit_s0";
					phandle = <0x10>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vcc_3v3_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x325aa0>;
					};
				};

				DCDC_REG5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xa4cb8>;
					regulator-max-microvolt = <0x100590>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_cpu_big1_mem_s0";
					phandle = <0x1d>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG6 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xa4cb8>;
					regulator-max-microvolt = <0x100590>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_cpu_big0_mem_s0";
					phandle = <0x18>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG7 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vcc_1v8_s0";
					phandle = <0x160>;

					regulator-state-mem {
						regulator-off-in-suspend;
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1b7740>;
					};
				};

				DCDC_REG8 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xa4cb8>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_cpu_lit_mem_s0";
					phandle = <0x11>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG9 {
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vddq_ddr_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG10 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xcf850>;
					regulator-max-microvolt = <0xcf850>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_ddr_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vcc_1v8_cam_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "avdd1v8_ddr_pll_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_1v8_pll_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vcc_3v3_sd_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vcc_2v8_cam_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG6 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-name = "pldo6_s3";

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1b7740>;
					};
				};

				NLDO_REG1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_0v75_pll_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				NLDO_REG2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xcf850>;
					regulator-max-microvolt = <0xcf850>;
					regulator-name = "vdd_ddr_pll_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				NLDO_REG3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xcf850>;
					regulator-max-microvolt = <0xcf850>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "avdd_0v85_s0";
					phandle = <0x1bf>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				NLDO_REG4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "avdd_1v2_cam_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				NLDO_REG5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "avdd_1v2_s0";

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};
			};
		};
	};

	spi@feb30000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x0 0xfeb30000 0x0 0x1000>;
		interrupts = <0x0 0x149 0x4>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clocks = <0x2 0xa6 0x2 0xa1>;
		clock-names = "spiclk", "apb_pclk";
		dmas = <0xc8 0x11 0xc8 0x12>;
		dma-names = "tx", "rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x145 0x146 0x147>;
		num-cs = <0x2>;
		status = "disabled";
	};

	serial@feb40000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfeb40000 0x0 0x100>;
		interrupts = <0x0 0x14c 0x4>;
		clocks = <0x2 0xb7 0x2 0xab>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0x56 0x8 0x56 0x9>;
		pinctrl-names = "default";
		pinctrl-0 = <0x148>;
		status = "disabled";
	};

	serial@feb50000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfeb50000 0x0 0x100>;
		interrupts = <0x0 0x14d 0x4>;
		clocks = <0x2 0xbb 0x2 0xac>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0x56 0xa 0x56 0xb>;
		pinctrl-names = "default";
		pinctrl-0 = <0x149>;
		status = "disabled";
	};

	serial@feb60000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfeb60000 0x0 0x100>;
		interrupts = <0x0 0x14e 0x4>;
		clocks = <0x2 0xbf 0x2 0xad>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0x56 0xc 0x56 0xd>;
		pinctrl-names = "default";
		pinctrl-0 = <0x14a>;
		status = "disabled";
	};

	serial@feb70000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfeb70000 0x0 0x100>;
		interrupts = <0x0 0x14f 0x4>;
		clocks = <0x2 0xc3 0x2 0xae>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0xc8 0x9 0xc8 0xa>;
		pinctrl-names = "default";
		pinctrl-0 = <0x14b>;
		status = "disabled";
	};

	serial@feb80000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfeb80000 0x0 0x100>;
		interrupts = <0x0 0x150 0x4>;
		clocks = <0x2 0xc7 0x2 0xaf>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0xc8 0xb 0xc8 0xc>;
		pinctrl-names = "default";
		pinctrl-0 = <0x14c>;
		status = "disabled";
	};

	serial@feb90000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfeb90000 0x0 0x100>;
		interrupts = <0x0 0x151 0x4>;
		clocks = <0x2 0xcb 0x2 0xb0>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0xc8 0xd 0xc8 0xe>;
		pinctrl-names = "default";
		pinctrl-0 = <0x14d>;
		status = "disabled";
	};

	serial@feba0000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfeba0000 0x0 0x100>;
		interrupts = <0x0 0x152 0x4>;
		clocks = <0x2 0xcf 0x2 0xb1>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0xc9 0x7 0xc9 0x8>;
		pinctrl-names = "default";
		pinctrl-0 = <0x14e>;
		status = "disabled";
	};

	serial@febb0000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfebb0000 0x0 0x100>;
		interrupts = <0x0 0x153 0x4>;
		clocks = <0x2 0xd3 0x2 0xb2>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0xc9 0x9 0xc9 0xa>;
		pinctrl-names = "default";
		pinctrl-0 = <0x14f 0x150>;
		status = "okay";
	};

	serial@febc0000 {
		compatible = "rockchip,rk3588-uart", "snps,dw-apb-uart";
		reg = <0x0 0xfebc0000 0x0 0x100>;
		interrupts = <0x0 0x154 0x4>;
		clocks = <0x2 0xd7 0x2 0xb3>;
		clock-names = "baudclk", "apb_pclk";
		reg-shift = <0x2>;
		reg-io-width = <0x4>;
		dmas = <0xc9 0xb 0xc9 0xc>;
		pinctrl-names = "default";
		pinctrl-0 = <0x151>;
		status = "disabled";
	};

	pwm@febd0000 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebd0000 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x152>;
		clocks = <0x2 0x54 0x2 0x53>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febd0010 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebd0010 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x153>;
		clocks = <0x2 0x54 0x2 0x53>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febd0020 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebd0020 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x154>;
		clocks = <0x2 0x54 0x2 0x53>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febd0030 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebd0030 0x0 0x10>;
		interrupts = <0x0 0x15a 0x4 0x0 0x15b 0x4>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x155>;
		clocks = <0x2 0x54 0x2 0x53>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febe0000 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebe0000 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x156>;
		clocks = <0x2 0x57 0x2 0x56>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febe0010 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebe0010 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x157>;
		clocks = <0x2 0x57 0x2 0x56>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febe0020 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebe0020 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x158>;
		clocks = <0x2 0x57 0x2 0x56>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febe0030 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebe0030 0x0 0x10>;
		interrupts = <0x0 0x15c 0x4 0x0 0x15d 0x4>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x159>;
		clocks = <0x2 0x57 0x2 0x56>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febf0000 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebf0000 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x15a>;
		clocks = <0x2 0x5a 0x2 0x59>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febf0010 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebf0010 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x15b>;
		clocks = <0x2 0x5a 0x2 0x59>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febf0020 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebf0020 0x0 0x10>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x15c>;
		clocks = <0x2 0x5a 0x2 0x59>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm@febf0030 {
		compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfebf0030 0x0 0x10>;
		interrupts = <0x0 0x15e 0x4 0x0 0x15f 0x4>;
		#pwm-cells = <0x3>;
		pinctrl-names = "active";
		pinctrl-0 = <0x15d>;
		clocks = <0x2 0x5a 0x2 0x59>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	tsadc@fec00000 {
		compatible = "rockchip,rk3588-tsadc";
		reg = <0x0 0xfec00000 0x0 0x400>;
		interrupts = <0x0 0x18d 0x4>;
		clocks = <0x2 0xaa 0x2 0xa9>;
		clock-names = "tsadc", "apb_pclk";
		assigned-clocks = <0x2 0xaa>;
		assigned-clock-rates = <0x1e8480>;
		resets = <0x2 0xc1 0x2 0xc0>;
		reset-names = "tsadc", "tsadc-apb";
		#thermal-sensor-cells = <0x1>;
		rockchip,hw-tshut-temp = <0x1d4c0>;
		rockchip,hw-tshut-mode = <0x0>;
		rockchip,hw-tshut-polarity = <0x0>;
		pinctrl-names = "gpio", "otpout";
		pinctrl-0 = <0x15e>;
		pinctrl-1 = <0x15f>;
		status = "okay";
		phandle = <0x43>;
	};

	saradc@fec10000 {
		compatible = "rockchip,rk3588-saradc";
		reg = <0x0 0xfec10000 0x0 0x10000>;
		interrupts = <0x0 0x18e 0x4>;
		#io-channel-cells = <0x1>;
		clocks = <0x2 0x9d 0x2 0x9c>;
		clock-names = "saradc", "apb_pclk";
		resets = <0x2 0xbe>;
		reset-names = "saradc-apb";
		status = "okay";
		vref-supply = <0x160>;
		phandle = <0x1af>;
	};

	mailbox@fec60000 {
		compatible = "rockchip,rk3588-mailbox", "rockchip,rk3368-mailbox";
		reg = <0x0 0xfec60000 0x0 0x200>;
		interrupts = <0x0 0x3d 0x4 0x0 0x3e 0x4 0x0 0x3f 0x4 0x0 0x40 0x4>;
		clocks = <0x2 0x4c>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x1>;
		status = "disabled";
	};

	mailbox@fec70000 {
		compatible = "rockchip,rk3588-mailbox", "rockchip,rk3368-mailbox";
		reg = <0x0 0xfec70000 0x0 0x200>;
		interrupts = <0x0 0x45 0x4 0x0 0x46 0x4 0x0 0x47 0x4 0x0 0x48 0x4>;
		clocks = <0x2 0x4d>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x1>;
		status = "disabled";
	};

	i2c@fec80000 {
		compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
		reg = <0x0 0xfec80000 0x0 0x1000>;
		clocks = <0x2 0x92 0x2 0x8a>;
		clock-names = "i2c", "pclk";
		interrupts = <0x0 0x143 0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <0x161>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "okay";

		gt1x@14 {
			compatible = "goodix,gt1x";
			reg = <0x14>;
			pinctrl-names = "default";
			pinctrl-0 = <0x162>;
			goodix,rst-gpio = <0x128 0x1a 0x0>;
			goodix,irq-gpio = <0x128 0x1b 0x8>;
			power-supply = <0xce>;
		};
	};

	i2c@fec90000 {
		compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
		reg = <0x0 0xfec90000 0x0 0x1000>;
		clocks = <0x2 0x93 0x2 0x8b>;
		clock-names = "i2c", "pclk";
		interrupts = <0x0 0x144 0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <0x163>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "okay";

		es8388@11 {
			status = "okay";
			#sound-dai-cells = <0x0>;
			compatible = "everest,es8388", "everest,es8323";
			reg = <0x11>;
			clocks = <0x2 0x39>;
			clock-names = "mclk";
			assigned-clocks = <0x2 0x39>;
			assigned-clock-rates = <0xbb8000>;
			pinctrl-names = "default";
			pinctrl-0 = <0x164>;
			phandle = <0x1ba>;
		};
	};

	i2c@feca0000 {
		compatible = "rockchip,rk3588-i2c", "rockchip,rk3399-i2c";
		reg = <0x0 0xfeca0000 0x0 0x1000>;
		clocks = <0x2 0x94 0x2 0x8c>;
		clock-names = "i2c", "pclk";
		interrupts = <0x0 0x145 0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <0x165>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "disabled";
	};

	spi@fecb0000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x0 0xfecb0000 0x0 0x1000>;
		interrupts = <0x0 0x14a 0x4>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clocks = <0x2 0xa7 0x2 0xa2>;
		clock-names = "spiclk", "apb_pclk";
		dmas = <0xc9 0xd 0xc9 0xe>;
		dma-names = "tx", "rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x166 0x167 0x168>;
		num-cs = <0x2>;
		status = "disabled";
	};

	otp@fecc0000 {
		compatible = "rockchip,rk3588-otp";
		reg = <0x0 0xfecc0000 0x0 0x400>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		clocks = <0x2 0x96 0x2 0x95 0x2 0x97 0x2 0x99>;
		clock-names = "otpc", "apb", "arb", "phy";
		resets = <0x2 0x12a 0x2 0x129 0x2 0x12b>;
		reset-names = "otpc", "apb", "arb";

		cpu-code@2 {
			reg = <0x2 0x2>;
			phandle = <0x24>;
		};

		id@7 {
			reg = <0x7 0x10>;
			phandle = <0x22>;
		};

		cpu-version@1c {
			reg = <0x1c 0x1>;
			bits = <0x3 0x3>;
			phandle = <0x23>;
		};
	};

	mailbox@fece0000 {
		compatible = "rockchip,rk3588-mailbox", "rockchip,rk3368-mailbox";
		reg = <0x0 0xfece0000 0x0 0x200>;
		interrupts = <0x0 0x4d 0x4 0x0 0x4e 0x4 0x0 0x4f 0x4 0x0 0x50 0x4>;
		clocks = <0x2 0x4e>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x1>;
		status = "disabled";
	};

	dma-controller@fed10000 {
		compatible = "arm,pl330", "arm,primecell";
		reg = <0x0 0xfed10000 0x0 0x4000>;
		interrupts = <0x0 0x5a 0x4 0x0 0x5b 0x4>;
		clocks = <0x2 0x7a>;
		clock-names = "apb_pclk";
		#dma-cells = <0x1>;
		arm,pl330-periph-burst;
		phandle = <0xc9>;
	};

	phy@fed60000 {
		compatible = "rockchip,rk3588-hdptx-phy";
		reg = <0x0 0xfed60000 0x0 0x2000>;
		clocks = <0x2 0x2b5 0x2 0x267>;
		clock-names = "ref", "apb";
		resets = <0x2 0x485 0x2 0xc003b 0x2 0xc003c 0x2 0xc003d>;
		reset-names = "apb", "init", "cmn", "lane";
		rockchip,grf = <0x169>;
		#phy-cells = <0x0>;
		status = "disabled";
		phandle = <0xe4>;
	};

	hdmiphy@fed60000 {
		compatible = "rockchip,rk3588-hdptx-phy-hdmi";
		reg = <0x0 0xfed60000 0x0 0x2000>;
		clocks = <0x2 0x2b5 0x2 0x267>;
		clock-names = "ref", "apb";
		resets = <0x2 0x48e 0x2 0x485 0x2 0xc003b 0x2 0xc003c 0x2 0xc003d 0x2 0x48c 0x2 0x48d>;
		reset-names = "phy", "apb", "init", "cmn", "lane", "ropll", "lcpll";
		rockchip,grf = <0x169>;
		#phy-cells = <0x0>;
		#clock-cells = <0x0>;
		status = "okay";
		phandle = <0xab>;
	};

	phy@fed80000 {
		compatible = "rockchip,rk3588-usbdp-phy";
		reg = <0x0 0xfed80000 0x0 0x10000>;
		rockchip,u2phy-grf = <0x16a>;
		rockchip,usb-grf = <0x52>;
		rockchip,usbdpphy-grf = <0x16b>;
		rockchip,vo-grf = <0x16c>;
		clocks = <0x2 0x2b6 0x2 0x27f 0x2 0x269 0x16d>;
		clock-names = "refclk", "immortal", "pclk", "utmi";
		resets = <0x2 0x28 0x2 0x29 0x2 0x2a 0x2 0x2b 0x2 0x482>;
		reset-names = "init", "cmn", "lane", "pcs_apb", "pma_apb";
		status = "okay";
		orientation-switch;
		svid = <0xff01>;
		sbu1-dc-gpios = <0xe1 0x6 0x0>;
		sbu2-dc-gpios = <0xe1 0x7 0x0>;

		dp-port {
			#phy-cells = <0x0>;
			status = "okay";
			phandle = <0xd9>;
		};

		u3-port {
			#phy-cells = <0x0>;
			status = "okay";
			phandle = <0x4a>;
		};

		port {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			endpoint@0 {
				reg = <0x0>;
				remote-endpoint = <0x16e>;
				phandle = <0x125>;
			};

			endpoint@1 {
				reg = <0x1>;
				remote-endpoint = <0x16f>;
				phandle = <0x126>;
			};
		};
	};

	phy@feda0000 {
		compatible = "rockchip,rk3588-mipi-dcphy";
		reg = <0x0 0xfeda0000 0x0 0xb00>;
		rockchip,grf = <0x170>;
		clocks = <0x2 0x108 0x2 0x2b6>;
		clock-names = "pclk", "ref";
		resets = <0x2 0xc0043 0x2 0x3e 0x2 0x3f>;
		reset-names = "phy", "apb", "grf";
		#phy-cells = <0x0>;
		status = "okay";
		phandle = <0xca>;
	};

	csi2-dcphy0-hw@feda0b00 {
		compatible = "rockchip,rk3588-csi2-dcphy-hw";
		reg = <0x0 0xfeda0b00 0x0 0xf500>;
		clocks = <0x2 0x108>;
		clock-names = "pclk";
		resets = <0x2 0xc0044>;
		reset-names = "phy";
		rockchip,grf = <0x170>;
		status = "okay";
		phandle = <0x25>;
	};

	phy@fedb0000 {
		compatible = "rockchip,rk3588-mipi-dcphy";
		reg = <0x0 0xfedb0000 0x0 0xb00>;
		rockchip,grf = <0x171>;
		clocks = <0x2 0x109 0x2 0x2b6>;
		clock-names = "pclk", "ref";
		resets = <0x2 0xc0045 0x2 0x43 0x2 0x44>;
		reset-names = "phy", "apb", "grf";
		#phy-cells = <0x0>;
		status = "disabled";
		phandle = <0xd3>;
	};

	csi2-dcphy1-hw@fedb0b00 {
		compatible = "rockchip,rk3588-csi2-dcphy-hw";
		reg = <0x0 0xfedb0b00 0x0 0xf500>;
		clocks = <0x2 0x109>;
		clock-names = "pclk";
		resets = <0x2 0xc0046>;
		reset-names = "phy";
		rockchip,grf = <0x171>;
		status = "disabled";
		phandle = <0x28>;
	};

	csi2-dphy0-hw@fedc0000 {
		compatible = "rockchip,rk3588-csi2-dphy-hw";
		reg = <0x0 0xfedc0000 0x0 0x8000>;
		clocks = <0x2 0x10c>;
		clock-names = "pclk";
		resets = <0x2 0x17 0x2 0x16>;
		reset-names = "srst_csiphy0", "srst_p_csiphy0";
		rockchip,grf = <0x172>;
		rockchip,sys_grf = <0xa8>;
		status = "disabled";
		phandle = <0x29>;
	};

	phy@fee00000 {
		compatible = "rockchip,rk3588-naneng-combphy";
		reg = <0x0 0xfee00000 0x0 0x100>;
		#phy-cells = <0x1>;
		clocks = <0x2 0x2bd 0x2 0x185 0x2 0x166>;
		clock-names = "refclk", "apbclk", "phpclk";
		assigned-clocks = <0x2 0x2bd>;
		assigned-clock-rates = <0x5f5e100>;
		resets = <0x2 0x20005 0x2 0x4d6>;
		reset-names = "combphy-apb", "combphy";
		rockchip,pipe-grf = <0x54>;
		rockchip,pipe-phy-grf = <0x173>;
		status = "okay";
		phandle = <0xec>;
	};

	phy@fee20000 {
		compatible = "rockchip,rk3588-naneng-combphy";
		reg = <0x0 0xfee20000 0x0 0x100>;
		#phy-cells = <0x1>;
		clocks = <0x2 0x2bf 0x2 0x187 0x2 0x166>;
		clock-names = "refclk", "apbclk", "phpclk";
		assigned-clocks = <0x2 0x2bf>;
		assigned-clock-rates = <0x5f5e100>;
		resets = <0x2 0x20007 0x2 0x4d8>;
		reset-names = "combphy-apb", "combphy";
		rockchip,pipe-grf = <0x54>;
		rockchip,pipe-phy-grf = <0x174>;
		rockchip,pcie1ln-sel-bits = <0x100 0x1 0x1 0x0>;
		status = "okay";
		phandle = <0x50>;
	};

	pinctrl {
		compatible = "rockchip,rk3588-pinctrl";
		rockchip,grf = <0x175>;
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0x176>;

		gpio@fd8a0000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x0 0xfd8a0000 0x0 0x100>;
			interrupts = <0x0 0x115 0x4>;
			clocks = <0x2 0x284 0x2 0x285>;
			gpio-controller;
			#gpio-cells = <0x2>;
			gpio-ranges = <0x176 0x0 0x0 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x128>;
		};

		gpio@fec20000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x0 0xfec20000 0x0 0x100>;
			interrupts = <0x0 0x116 0x4>;
			clocks = <0x2 0x7d 0x2 0x7e>;
			gpio-controller;
			#gpio-cells = <0x2>;
			gpio-ranges = <0x176 0x0 0x20 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x12d>;
		};

		gpio@fec30000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x0 0xfec30000 0x0 0x100>;
			interrupts = <0x0 0x117 0x4>;
			clocks = <0x2 0x7f 0x2 0x80>;
			gpio-controller;
			#gpio-cells = <0x2>;
			gpio-ranges = <0x176 0x0 0x40 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xcf>;
		};

		gpio@fec40000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x0 0xfec40000 0x0 0x100>;
			interrupts = <0x0 0x118 0x4>;
			clocks = <0x2 0x81 0x2 0x82>;
			gpio-controller;
			#gpio-cells = <0x2>;
			gpio-ranges = <0x176 0x0 0x60 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x121>;
		};

		gpio@fec50000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x0 0xfec50000 0x0 0x100>;
			interrupts = <0x0 0x119 0x4>;
			clocks = <0x2 0x83 0x2 0x84>;
			gpio-controller;
			#gpio-cells = <0x2>;
			gpio-ranges = <0x176 0x0 0x80 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xe1>;
		};

		pcfg-pull-up {
			bias-pull-up;
			phandle = <0x17a>;
		};

		pcfg-pull-down {
			bias-pull-down;
			phandle = <0x17d>;
		};

		pcfg-pull-none {
			bias-disable;
			phandle = <0x177>;
		};

		pcfg-pull-none-drv-level-2 {
			bias-disable;
			drive-strength = <0x2>;
			phandle = <0x17c>;
		};

		pcfg-pull-up-drv-level-1 {
			bias-pull-up;
			drive-strength = <0x1>;
			phandle = <0x17b>;
		};

		pcfg-pull-up-drv-level-2 {
			bias-pull-up;
			drive-strength = <0x2>;
			phandle = <0x178>;
		};

		pcfg-pull-none-smt {
			bias-disable;
			input-schmitt-enable;
			phandle = <0x179>;
		};

		auddsm {

			auddsm-pins {
				rockchip,pins = <0x3 0x1 0x4 0x177 0x3 0x2 0x4 0x177 0x3 0x3 0x4 0x177 0x3 0x4 0x4 0x177>;
				phandle = <0x11b>;
			};
		};

		bt1120 {

			bt1120-pins {
				rockchip,pins = <0x4 0x8 0x2 0x177 0x4 0x0 0x2 0x177 0x4 0x1 0x2 0x177 0x4 0x2 0x2 0x177 0x4 0x3 0x2 0x177 0x4 0x4 0x2 0x177 0x4 0x5 0x2 0x177 0x4 0x6 0x2 0x177 0x4 0x7 0x2 0x177 0x4 0xa 0x2 0x177 0x4 0xb 0x2 0x177 0x4 0xc 0x2 0x177 0x4 0xd 0x2 0x177 0x4 0xe 0x2 0x177 0x4 0xf 0x2 0x177 0x4 0x10 0x2 0x177 0x4 0x11 0x2 0x177>;
				phandle = <0x51>;
			};
		};

		can0 {

			can0m0-pins {
				rockchip,pins = <0x0 0x10 0xb 0x177 0x0 0xf 0xb 0x177>;
				phandle = <0x11c>;
			};
		};

		can1 {

			can1m0-pins {
				rockchip,pins = <0x3 0xd 0x9 0x177 0x3 0xe 0x9 0x177>;
				phandle = <0x11d>;
			};
		};

		can2 {

			can2m0-pins {
				rockchip,pins = <0x3 0x14 0x9 0x177 0x3 0x15 0x9 0x177>;
				phandle = <0x11e>;
			};
		};

		hdmi {

			hdmim0-tx0-cec {
				rockchip,pins = <0x4 0x11 0x5 0x177>;
				phandle = <0xdd>;
			};

			hdmim0-tx0-hpd {
				rockchip,pins = <0x1 0x5 0x5 0x177>;
				phandle = <0xde>;
			};

			hdmim0-tx0-scl {
				rockchip,pins = <0x4 0xf 0x5 0x177>;
				phandle = <0xdf>;
			};

			hdmim0-tx0-sda {
				rockchip,pins = <0x4 0x10 0x5 0x177>;
				phandle = <0xe0>;
			};

			hdmim0-tx1-hpd {
				rockchip,pins = <0x1 0x6 0x5 0x177>;
				phandle = <0x189>;
			};

			hdmim1-rx-cec {
				rockchip,pins = <0x3 0x19 0x5 0x177>;
				phandle = <0x194>;
			};

			hdmim1-rx-hpdin {
				rockchip,pins = <0x3 0x1c 0x5 0x177>;
				phandle = <0x195>;
			};

			hdmim1-rx-scl {
				rockchip,pins = <0x3 0x1a 0x5 0x177>;
				phandle = <0x196>;
			};

			hdmim1-rx-sda {
				rockchip,pins = <0x3 0x1b 0x5 0x177>;
				phandle = <0x197>;
			};

			hdmim1-tx1-scl {
				rockchip,pins = <0x3 0x16 0x5 0x177>;
				phandle = <0x18a>;
			};

			hdmim1-tx1-sda {
				rockchip,pins = <0x3 0x15 0x5 0x177>;
				phandle = <0x18b>;
			};

			hdmim2-tx1-cec {
				rockchip,pins = <0x3 0x14 0x5 0x177>;
				phandle = <0x188>;
			};
		};

		i2c0 {

			i2c0m0-xfer {
				rockchip,pins = <0x0 0xb 0x2 0x179 0x0 0x6 0x2 0x179>;
				phandle = <0x55>;
			};
		};

		i2c1 {

			i2c1m0-xfer {
				rockchip,pins = <0x0 0xd 0x9 0x179 0x0 0xe 0x9 0x179>;
				phandle = <0x11f>;
			};
		};

		i2c2 {

			i2c2m0-xfer {
				rockchip,pins = <0x0 0xf 0x9 0x179 0x0 0x10 0x9 0x179>;
				phandle = <0x120>;
			};
		};

		i2c3 {

			i2c3m0-xfer {
				rockchip,pins = <0x1 0x11 0x9 0x179 0x1 0x10 0x9 0x179>;
				phandle = <0x129>;
			};
		};

		i2c4 {

			i2c4m0-xfer {
				rockchip,pins = <0x3 0x6 0x9 0x179 0x3 0x5 0x9 0x179>;
				phandle = <0x12a>;
			};
		};

		i2c5 {

			i2c5m0-xfer {
				rockchip,pins = <0x3 0x17 0x9 0x179 0x3 0x18 0x9 0x179>;
				phandle = <0x12b>;
			};
		};

		i2c6 {

			i2c6m0-xfer {
				rockchip,pins = <0x0 0x18 0x9 0x179 0x0 0x17 0x9 0x179>;
				phandle = <0x161>;
			};
		};

		i2c7 {

			i2c7m0-xfer {
				rockchip,pins = <0x1 0x18 0x9 0x179 0x1 0x19 0x9 0x179>;
				phandle = <0x163>;
			};
		};

		i2c8 {

			i2c8m0-xfer {
				rockchip,pins = <0x4 0x1a 0x9 0x179 0x4 0x1b 0x9 0x179>;
				phandle = <0x165>;
			};
		};

		i2s0 {

			i2s0-lrck {
				rockchip,pins = <0x1 0x15 0x1 0x177>;
				phandle = <0xf7>;
			};

			i2s0-mclk {
				rockchip,pins = <0x1 0x12 0x1 0x177>;
				phandle = <0x164>;
			};

			i2s0-sclk {
				rockchip,pins = <0x1 0x13 0x1 0x177>;
				phandle = <0xf8>;
			};

			i2s0-sdi0 {
				rockchip,pins = <0x1 0x1c 0x2 0x177>;
				phandle = <0xf9>;
			};

			i2s0-sdo0 {
				rockchip,pins = <0x1 0x17 0x1 0x177>;
				phandle = <0xfa>;
			};
		};

		i2s1 {

			i2s1m0-lrck {
				rockchip,pins = <0x4 0x2 0x3 0x177>;
				phandle = <0xfb>;
			};

			i2s1m0-sclk {
				rockchip,pins = <0x4 0x1 0x3 0x177>;
				phandle = <0xfc>;
			};

			i2s1m0-sdi0 {
				rockchip,pins = <0x4 0x5 0x3 0x177>;
				phandle = <0xfd>;
			};

			i2s1m0-sdi1 {
				rockchip,pins = <0x4 0x6 0x3 0x177>;
				phandle = <0xfe>;
			};

			i2s1m0-sdi2 {
				rockchip,pins = <0x4 0x7 0x3 0x177>;
				phandle = <0xff>;
			};

			i2s1m0-sdi3 {
				rockchip,pins = <0x4 0x8 0x3 0x177>;
				phandle = <0x100>;
			};

			i2s1m0-sdo0 {
				rockchip,pins = <0x4 0x9 0x3 0x177>;
				phandle = <0x101>;
			};

			i2s1m0-sdo1 {
				rockchip,pins = <0x4 0xa 0x3 0x177>;
				phandle = <0x102>;
			};

			i2s1m0-sdo2 {
				rockchip,pins = <0x4 0xb 0x3 0x177>;
				phandle = <0x103>;
			};

			i2s1m0-sdo3 {
				rockchip,pins = <0x4 0xc 0x3 0x177>;
				phandle = <0x104>;
			};
		};

		i2s2 {

			i2s2m1-lrck {
				rockchip,pins = <0x3 0xe 0x3 0x177>;
				phandle = <0x105>;
			};

			i2s2m1-sclk {
				rockchip,pins = <0x3 0xd 0x3 0x177>;
				phandle = <0x106>;
			};

			i2s2m1-sdi {
				rockchip,pins = <0x3 0xa 0x3 0x177>;
				phandle = <0x107>;
			};

			i2s2m1-sdo {
				rockchip,pins = <0x3 0xb 0x3 0x177>;
				phandle = <0x108>;
			};
		};

		i2s3 {

			i2s3-lrck {
				rockchip,pins = <0x3 0x2 0x3 0x177>;
				phandle = <0x109>;
			};

			i2s3-sclk {
				rockchip,pins = <0x3 0x1 0x3 0x177>;
				phandle = <0x10a>;
			};

			i2s3-sdi {
				rockchip,pins = <0x3 0x4 0x3 0x177>;
				phandle = <0x10b>;
			};

			i2s3-sdo {
				rockchip,pins = <0x3 0x3 0x3 0x177>;
				phandle = <0x10c>;
			};
		};

		mipi {

			mipim0-camera1-clk {
				rockchip,pins = <0x1 0xe 0x2 0x177>;
				phandle = <0x12c>;
			};
		};

		pdm0 {

			pdm0m0-clk {
				rockchip,pins = <0x1 0x16 0x3 0x177>;
				phandle = <0x10d>;
			};

			pdm0m0-clk1 {
				rockchip,pins = <0x1 0x14 0x3 0x177>;
				phandle = <0x10e>;
			};

			pdm0m0-sdi0 {
				rockchip,pins = <0x1 0x1d 0x3 0x177>;
				phandle = <0x10f>;
			};

			pdm0m0-sdi1 {
				rockchip,pins = <0x1 0x19 0x3 0x177>;
				phandle = <0x110>;
			};

			pdm0m0-sdi2 {
				rockchip,pins = <0x1 0x1a 0x3 0x177>;
				phandle = <0x111>;
			};

			pdm0m0-sdi3 {
				rockchip,pins = <0x1 0x1b 0x3 0x177>;
				phandle = <0x112>;
			};
		};

		pdm1 {

			pdm1m0-clk {
				rockchip,pins = <0x4 0x1d 0x2 0x177>;
				phandle = <0x113>;
			};

			pdm1m0-clk1 {
				rockchip,pins = <0x4 0x1c 0x2 0x177>;
				phandle = <0x114>;
			};

			pdm1m0-sdi0 {
				rockchip,pins = <0x4 0x1b 0x2 0x177>;
				phandle = <0x115>;
			};

			pdm1m0-sdi1 {
				rockchip,pins = <0x4 0x1a 0x2 0x177>;
				phandle = <0x116>;
			};

			pdm1m0-sdi2 {
				rockchip,pins = <0x4 0x19 0x2 0x177>;
				phandle = <0x117>;
			};

			pdm1m0-sdi3 {
				rockchip,pins = <0x4 0x18 0x2 0x177>;
				phandle = <0x118>;
			};
		};

		pmic {

			pmic-pins {
				rockchip,pins = <0x0 0x7 0x0 0x17a 0x0 0x2 0x1 0x177 0x0 0x3 0x1 0x177 0x0 0x11 0x1 0x177 0x0 0x12 0x1 0x177 0x0 0x13 0x1 0x177 0x0 0x1e 0x1 0x177>;
				phandle = <0x13a>;
			};
		};

		pwm0 {

			pwm0m0-pins {
				rockchip,pins = <0x0 0xf 0x3 0x177>;
				phandle = <0x58>;
			};
		};

		pwm1 {

			pwm1m0-pins {
				rockchip,pins = <0x0 0x10 0x3 0x177>;
				phandle = <0x59>;
			};
		};

		pwm2 {

			pwm2m0-pins {
				rockchip,pins = <0x0 0x14 0x3 0x177>;
				phandle = <0x5a>;
			};
		};

		pwm3 {

			pwm3m0-pins {
				rockchip,pins = <0x0 0x1c 0x3 0x177>;
				phandle = <0x5b>;
			};
		};

		pwm4 {

			pwm4m0-pins {
				rockchip,pins = <0x0 0x15 0xb 0x177>;
				phandle = <0x152>;
			};
		};

		pwm5 {

			pwm5m0-pins {
				rockchip,pins = <0x0 0x9 0x3 0x177>;
				phandle = <0x153>;
			};
		};

		pwm6 {

			pwm6m0-pins {
				rockchip,pins = <0x0 0x17 0xb 0x177>;
				phandle = <0x154>;
			};
		};

		pwm7 {

			pwm7m0-pins {
				rockchip,pins = <0x0 0x18 0xb 0x177>;
				phandle = <0x155>;
			};
		};

		pwm8 {

			pwm8m0-pins {
				rockchip,pins = <0x3 0x7 0xb 0x177>;
				phandle = <0x156>;
			};
		};

		pwm9 {

			pwm9m0-pins {
				rockchip,pins = <0x3 0x8 0xb 0x177>;
				phandle = <0x157>;
			};
		};

		pwm10 {

			pwm10m0-pins {
				rockchip,pins = <0x3 0x0 0xb 0x177>;
				phandle = <0x158>;
			};
		};

		pwm11 {

			pwm11m0-pins {
				rockchip,pins = <0x3 0x1 0xb 0x177>;
				phandle = <0x159>;
			};
		};

		pwm12 {

			pwm12m0-pins {
				rockchip,pins = <0x3 0xd 0xb 0x177>;
				phandle = <0x15a>;
			};
		};

		pwm13 {

			pwm13m0-pins {
				rockchip,pins = <0x3 0xe 0xb 0x177>;
				phandle = <0x15b>;
			};
		};

		pwm14 {

			pwm14m0-pins {
				rockchip,pins = <0x3 0x12 0xb 0x177>;
				phandle = <0x15c>;
			};
		};

		pwm15 {

			pwm15m0-pins {
				rockchip,pins = <0x3 0x13 0xb 0x177>;
				phandle = <0x15d>;
			};
		};

		sdio {

			sdiom1-pins {
				rockchip,pins = <0x3 0x5 0x2 0x177 0x3 0x4 0x2 0x177 0x3 0x0 0x2 0x177 0x3 0x1 0x2 0x177 0x3 0x2 0x2 0x177 0x3 0x3 0x2 0x177>;
				phandle = <0xf5>;
			};
		};

		sdmmc {

			sdmmc-bus4 {
				rockchip,pins = <0x4 0x18 0x1 0x178 0x4 0x19 0x1 0x178 0x4 0x1a 0x1 0x178 0x4 0x1b 0x1 0x178>;
				phandle = <0xf3>;
			};

			sdmmc-clk {
				rockchip,pins = <0x4 0x1d 0x1 0x178>;
				phandle = <0xf0>;
			};

			sdmmc-cmd {
				rockchip,pins = <0x4 0x1c 0x1 0x178>;
				phandle = <0xf1>;
			};

			sdmmc-det {
				rockchip,pins = <0x0 0x4 0x1 0x17a>;
				phandle = <0xf2>;
			};
		};

		spdif0 {

			spdif0m0-tx {
				rockchip,pins = <0x1 0xe 0x3 0x177>;
				phandle = <0x119>;
			};
		};

		spdif1 {

			spdif1m0-tx {
				rockchip,pins = <0x1 0xf 0x3 0x177>;
				phandle = <0x11a>;
			};
		};

		spi0 {

			spi0m0-pins {
				rockchip,pins = <0x0 0x16 0x8 0x17b 0x0 0x17 0x8 0x17b 0x0 0x10 0x8 0x17b>;
				phandle = <0x133>;
			};

			spi0m0-cs0 {
				rockchip,pins = <0x0 0x19 0x8 0x17b>;
				phandle = <0x131>;
			};

			spi0m0-cs1 {
				rockchip,pins = <0x0 0xf 0x8 0x17b>;
				phandle = <0x132>;
			};
		};

		spi1 {

			spi1m1-pins {
				rockchip,pins = <0x3 0x11 0x8 0x17b 0x3 0x10 0x8 0x17b 0x3 0xf 0x8 0x17b>;
				phandle = <0x136>;
			};

			spi1m1-cs0 {
				rockchip,pins = <0x3 0x12 0x8 0x17b>;
				phandle = <0x134>;
			};

			spi1m1-cs1 {
				rockchip,pins = <0x3 0x13 0x8 0x17b>;
				phandle = <0x135>;
			};
		};

		spi2 {

			spi2m2-pins {
				rockchip,pins = <0x0 0x5 0x1 0x17b 0x0 0xb 0x1 0x17b 0x0 0x6 0x1 0x17b>;
				phandle = <0x139>;
			};

			spi2m2-cs0 {
				rockchip,pins = <0x0 0x9 0x1 0x17b>;
				phandle = <0x137>;
			};

			spi2m2-cs1 {
				rockchip,pins = <0x0 0x8 0x1 0x17b>;
				phandle = <0x138>;
			};
		};

		spi3 {

			spi3m1-pins {
				rockchip,pins = <0x4 0xf 0x8 0x17b 0x4 0xd 0x8 0x17b 0x4 0xe 0x8 0x17b>;
				phandle = <0x147>;
			};

			spi3m1-cs0 {
				rockchip,pins = <0x4 0x10 0x8 0x17b>;
				phandle = <0x145>;
			};

			spi3m1-cs1 {
				rockchip,pins = <0x4 0x11 0x8 0x17b>;
				phandle = <0x146>;
			};
		};

		spi4 {

			spi4m0-pins {
				rockchip,pins = <0x1 0x12 0x8 0x17b 0x1 0x10 0x8 0x17b 0x1 0x11 0x8 0x17b>;
				phandle = <0x168>;
			};

			spi4m0-cs0 {
				rockchip,pins = <0x1 0x13 0x8 0x17b>;
				phandle = <0x166>;
			};

			spi4m0-cs1 {
				rockchip,pins = <0x1 0x14 0x8 0x17b>;
				phandle = <0x167>;
			};
		};

		tsadc {

			tsadc-shut {
				rockchip,pins = <0x0 0x1 0x2 0x177>;
				phandle = <0x15f>;
			};
		};

		uart0 {

			uart0m1-xfer {
				rockchip,pins = <0x0 0x8 0x4 0x17a 0x0 0x9 0x4 0x17a>;
				phandle = <0x57>;
			};
		};

		uart1 {

			uart1m1-xfer {
				rockchip,pins = <0x1 0xf 0xa 0x17a 0x1 0xe 0xa 0x17a>;
				phandle = <0x148>;
			};
		};

		uart2 {

			uart2m0-xfer {
				rockchip,pins = <0x0 0xe 0xa 0x17a 0x0 0xd 0xa 0x17a>;
				phandle = <0x1d0>;
			};

			uart2m1-xfer {
				rockchip,pins = <0x4 0x19 0xa 0x17a 0x4 0x18 0xa 0x17a>;
				phandle = <0x149>;
			};
		};

		uart3 {

			uart3m1-xfer {
				rockchip,pins = <0x3 0xe 0xa 0x17a 0x3 0xd 0xa 0x17a>;
				phandle = <0x14a>;
			};
		};

		uart4 {

			uart4m1-xfer {
				rockchip,pins = <0x3 0x18 0xa 0x17a 0x3 0x19 0xa 0x17a>;
				phandle = <0x14b>;
			};
		};

		uart5 {

			uart5m1-xfer {
				rockchip,pins = <0x3 0x15 0xa 0x17a 0x3 0x14 0xa 0x17a>;
				phandle = <0x14c>;
			};
		};

		uart6 {

			uart6m1-xfer {
				rockchip,pins = <0x1 0x0 0xa 0x17a 0x1 0x1 0xa 0x17a>;
				phandle = <0x14d>;
			};
		};

		uart7 {

			uart7m1-xfer {
				rockchip,pins = <0x3 0x11 0xa 0x17a 0x3 0x10 0xa 0x17a>;
				phandle = <0x14e>;
			};
		};

		uart8 {

			uart8m1-xfer {
				rockchip,pins = <0x3 0x3 0xa 0x17a 0x3 0x2 0xa 0x17a>;
				phandle = <0x14f>;
			};

			uart8m1-ctsn {
				rockchip,pins = <0x3 0x5 0xa 0x177>;
				phandle = <0x150>;
			};

			uart8m1-rtsn {
				rockchip,pins = <0x3 0x4 0xa 0x177>;
				phandle = <0x1c9>;
			};
		};

		uart9 {

			uart9m1-xfer {
				rockchip,pins = <0x4 0xd 0xa 0x17a 0x4 0xc 0xa 0x17a>;
				phandle = <0x151>;
			};
		};

		gpio-func {

			tsadc-gpio-func {
				rockchip,pins = <0x0 0x1 0x0 0x177>;
				phandle = <0x15e>;
			};
		};

		gmac0 {

			gmac0-miim {
				rockchip,pins = <0x4 0x14 0x1 0x177 0x4 0x15 0x1 0x177>;
				phandle = <0x1a2>;
			};

			gmac0-rx-bus2 {
				rockchip,pins = <0x2 0x11 0x1 0x177 0x2 0x12 0x1 0x177 0x4 0x12 0x1 0x177>;
				phandle = <0x1a4>;
			};

			gmac0-tx-bus2 {
				rockchip,pins = <0x2 0xe 0x1 0x177 0x2 0xf 0x1 0x177 0x2 0x10 0x1 0x177>;
				phandle = <0x1a3>;
			};

			gmac0-rgmii-clk {
				rockchip,pins = <0x2 0x8 0x1 0x177 0x2 0xb 0x1 0x177>;
				phandle = <0x1a5>;
			};

			gmac0-rgmii-bus {
				rockchip,pins = <0x2 0x6 0x1 0x177 0x2 0x7 0x1 0x177 0x2 0x9 0x1 0x177 0x2 0xa 0x1 0x177>;
				phandle = <0x1a6>;
			};
		};

		cam {

			mipicsi0-pwr {
				rockchip,pins = <0x1 0x9 0x0 0x177>;
				phandle = <0x1c5>;
			};

			mipicsi1-pwr {
				rockchip,pins = <0x1 0xa 0x0 0x177>;
				phandle = <0x1c6>;
			};

			mipidcphy0-pwr {
				rockchip,pins = <0x2 0x14 0x0 0x177>;
				phandle = <0x1c7>;
			};
		};

		dp {

			dp1-hpd {
				rockchip,pins = <0x1 0xd 0x0 0x177>;
				phandle = <0x184>;
			};
		};

		headphone {

			hp-det {
				rockchip,pins = <0x1 0x1d 0x0 0x177>;
				phandle = <0x1bb>;
			};
		};

		hym8563 {

			hym8563-int {
				rockchip,pins = <0x0 0x1c 0x0 0x17a>;
				phandle = <0x127>;
			};
		};

		lcd {

			lcd-rst-gpio {
				rockchip,pins = <0x2 0xc 0x0 0x177>;
				phandle = <0xd0>;
			};
		};

		rtl8111 {

			rtl8111-isolate {
				rockchip,pins = <0x1 0x4 0x0 0x17a>;
				phandle = <0xea>;
			};
		};

		touch {

			touch-gpio {
				rockchip,pins = <0x0 0x1a 0x0 0x17a 0x0 0x1b 0x0 0x177>;
				phandle = <0x162>;
			};
		};

		usb {

			vcc5v0-host-en {
				rockchip,pins = <0x4 0x8 0x0 0x177>;
				phandle = <0x1c4>;
			};
		};

		usb-typec {

			usbc0-int {
				rockchip,pins = <0x3 0xc 0x0 0x17a>;
				phandle = <0x122>;
			};

			typec5v-pwren {
				rockchip,pins = <0x4 0x18 0x0 0x177>;
				phandle = <0x1c3>;
			};
		};

		wireless-bluetooth {

			uart8-gpios {
				rockchip,pins = <0x3 0x4 0x0 0x177>;
				phandle = <0x1cd>;
			};

			bt-reset-gpio {
				rockchip,pins = <0x3 0x6 0x0 0x177>;
				phandle = <0x1ca>;
			};

			bt-wake-gpio {
				rockchip,pins = <0x3 0x1 0x0 0x177>;
				phandle = <0x1cb>;
			};

			bt-irq-gpio {
				rockchip,pins = <0x3 0x0 0x0 0x17d>;
				phandle = <0x1cc>;
			};
		};

		wireless-wlan {

			wifi-host-wake-irq {
				rockchip,pins = <0x3 0x7 0x0 0x17d>;
				phandle = <0x1ce>;
			};

			wifi-poweren-gpio {
				rockchip,pins = <0x3 0x9 0x0 0x17a>;
				phandle = <0x1cf>;
			};
		};
	};

	csi2-dphy3 {
		compatible = "rockchip,rk3568-csi2-dphy";
		rockchip,hw = <0x17e>;
		status = "disabled";
	};

	csi2-dphy4 {
		compatible = "rockchip,rk3568-csi2-dphy";
		rockchip,hw = <0x17e>;
		status = "disabled";
	};

	csi2-dphy5 {
		compatible = "rockchip,rk3568-csi2-dphy";
		rockchip,hw = <0x17e>;
		status = "disabled";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		hdmirx@10000000 {
			compatible = "shared-dma-pool";
			reusable;
			reg = <0x0 0x10000000 0x0 0x8000000>;
			status = "disabled";
			phandle = <0x193>;
		};

		cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x800000>;
			linux,cma-default;
		};

		drm-logo@00000000 {
			compatible = "rockchip,drm-logo";
			reg = <0x0 0x0 0x0 0x0>;
			phandle = <0x2b>;
		};

		drm-cubic-lut@00000000 {
			compatible = "rockchip,drm-cubic-lut";
			reg = <0x0 0x0 0x0 0x0>;
		};
	};

	rkcif-mipi-lvds4 {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x35>;
		iommus = <0x36>;
		status = "disabled";
		phandle = <0x17f>;
	};

	rkcif-mipi-lvds4-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x17f>;
		status = "disabled";
	};

	rkcif-mipi-lvds5 {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x35>;
		iommus = <0x36>;
		status = "disabled";
		phandle = <0x180>;
	};

	rkcif-mipi-lvds5-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x180>;
		status = "disabled";
	};

	usbdrd3_1 {
		compatible = "rockchip,rk3588-dwc3", "rockchip,rk3399-dwc3";
		clocks = <0x2 0x1a6 0x2 0x1a5 0x2 0x1a4>;
		clock-names = "ref", "suspend", "bus";
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		status = "okay";

		usb@fc400000 {
			compatible = "snps,dwc3";
			reg = <0x0 0xfc400000 0x0 0x400000>;
			interrupts = <0x0 0xdd 0x4>;
			power-domains = <0x44 0x1f>;
			resets = <0x2 0x2a7>;
			reset-names = "usb3-otg";
			dr_mode = "host";
			phys = <0x181 0x182>;
			phy-names = "usb2-phy", "usb3-phy";
			phy_type = "utmi_wide";
			snps,dis_enblslpm_quirk;
			snps,dis-u2-freeclk-exists-quirk;
			snps,dis-del-phy-power-chg-quirk;
			snps,dis-tx-ipgap-linecheck-quirk;
			status = "okay";
		};
	};

	syscon@fd5b8000 {
		compatible = "rockchip,pcie30-phy-grf", "syscon";
		reg = <0x0 0xfd5b8000 0x0 0x10000>;
		phandle = <0x1ae>;
	};

	syscon@fd5c0000 {
		compatible = "rockchip,pipe-phy-grf", "syscon";
		reg = <0x0 0xfd5c0000 0x0 0x100>;
		phandle = <0x1ad>;
	};

	syscon@fd5cc000 {
		compatible = "rockchip,rk3588-usbdpphy-grf", "syscon";
		reg = <0x0 0xfd5cc000 0x0 0x4000>;
		phandle = <0x1aa>;
	};

	syscon@fd5d4000 {
		compatible = "rockchip,rk3588-usb2phy-grf", "syscon", "simple-mfd";
		reg = <0x0 0xfd5d4000 0x0 0x4000>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		phandle = <0x1a9>;

		usb2-phy@4000 {
			compatible = "rockchip,rk3588-usb2phy";
			reg = <0x4000 0x10>;
			interrupts = <0x0 0x18a 0x4>;
			resets = <0x2 0xc0048 0x2 0x489>;
			reset-names = "phy", "apb";
			clocks = <0x2 0x2b5>;
			clock-names = "phyclk";
			clock-output-names = "usb480m_phy1";
			#clock-cells = <0x0>;
			rockchip,usbctrl-grf = <0x52>;
			status = "okay";
			phandle = <0x1ab>;

			otg-port {
				#phy-cells = <0x0>;
				status = "okay";
				phy-supply = <0x53>;
				phandle = <0x181>;
			};
		};
	};

	syscon@fd5e4000 {
		compatible = "rockchip,rk3588-hdptxphy-grf", "syscon";
		reg = <0x0 0xfd5e4000 0x0 0x100>;
		phandle = <0x1a8>;
	};

	mipi4-csi2@fdd50000 {
		compatible = "rockchip,rk3588-mipi-csi2";
		reg = <0x0 0xfdd50000 0x0 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x0 0x97 0x4 0x0 0x98 0x4>;
		interrupt-names = "csi-intr1", "csi-intr2";
		clocks = <0x2 0x1d3>;
		clock-names = "pclk_csi2host";
		resets = <0x2 0x328 0x2 0x338>;
		reset-names = "srst_csihost_p", "srst_csihost_vicap";
		status = "disabled";
	};

	mipi5-csi2@fdd60000 {
		compatible = "rockchip,rk3588-mipi-csi2";
		reg = <0x0 0xfdd60000 0x0 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x0 0x99 0x4 0x0 0x9a 0x4>;
		interrupt-names = "csi-intr1", "csi-intr2";
		clocks = <0x2 0x1d4>;
		clock-names = "pclk_csi2host";
		resets = <0x2 0x329 0x2 0x339>;
		reset-names = "srst_csihost_p", "srst_csihost_vicap";
		status = "disabled";
	};

	spdif-tx@fddb8000 {
		compatible = "rockchip,rk3588-spdif", "rockchip,rk3568-spdif";
		reg = <0x0 0xfddb8000 0x0 0x1000>;
		interrupts = <0x0 0xc6 0x4>;
		dmas = <0xc8 0x16>;
		dma-names = "tx";
		clock-names = "mclk", "hclk";
		clocks = <0x2 0x20d 0x2 0x20a>;
		assigned-clocks = <0x2 0x20b>;
		assigned-clock-parents = <0x2 0x5>;
		power-domains = <0x44 0x19>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	i2s@fddc8000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x0 0xfddc8000 0x0 0x1000>;
		interrupts = <0x0 0xbc 0x4>;
		clocks = <0x2 0x201 0x2 0x1fe>;
		clock-names = "mclk_tx", "hclk";
		assigned-clocks = <0x2 0x1ff>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc9 0x16>;
		dma-names = "tx";
		power-domains = <0x44 0x19>;
		resets = <0x2 0x391>;
		reset-names = "tx-m";
		rockchip,playback-only;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	spdif-tx@fdde8000 {
		compatible = "rockchip,rk3588-spdif", "rockchip,rk3568-spdif";
		reg = <0x0 0xfdde8000 0x0 0x1000>;
		interrupts = <0x0 0xc5 0x4>;
		dmas = <0xc8 0x8>;
		dma-names = "tx";
		clock-names = "mclk", "hclk";
		clocks = <0x2 0x25c 0x2 0x258>;
		assigned-clocks = <0x2 0x259>;
		assigned-clock-parents = <0x2 0x5>;
		power-domains = <0x44 0x1a>;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	i2s@fddf4000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x0 0xfddf4000 0x0 0x1000>;
		interrupts = <0x0 0xba 0x4>;
		clocks = <0x2 0x24c 0x2 0x24c 0x2 0x252>;
		clock-names = "mclk_tx", "mclk_rx", "hclk";
		assigned-clocks = <0x2 0x249>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc9 0x4>;
		dma-names = "tx";
		power-domains = <0x44 0x1a>;
		resets = <0x2 0x3ef>;
		reset-names = "tx-m";
		rockchip,playback-only;
		#sound-dai-cells = <0x0>;
		status = "okay";
		phandle = <0x1b3>;
	};

	i2s@fddf8000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x0 0xfddf8000 0x0 0x1000>;
		interrupts = <0x0 0xbb 0x4>;
		clocks = <0x2 0x23c 0x2 0x23c 0x2 0x238>;
		clock-names = "mclk_tx", "mclk_rx", "hclk";
		assigned-clocks = <0x2 0x239>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc9 0x15>;
		dma-names = "rx";
		power-domains = <0x44 0x1a>;
		resets = <0x2 0x3c3>;
		reset-names = "rx-m";
		rockchip,capture-only;
		#sound-dai-cells = <0x0>;
		status = "okay";
		phandle = <0x1bd>;
	};

	i2s@fde00000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x0 0xfde00000 0x0 0x1000>;
		interrupts = <0x0 0xbe 0x4>;
		clocks = <0x2 0x237 0x2 0x237 0x2 0x233>;
		clock-names = "mclk_tx", "mclk_rx", "hclk";
		assigned-clocks = <0x2 0x234>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0xc9 0x18>;
		dma-names = "rx";
		power-domains = <0x44 0x1a>;
		resets = <0x2 0x417>;
		reset-names = "rx-m";
		rockchip,capture-only;
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	spdif-rx@fde10000 {
		compatible = "rockchip,rk3588-spdifrx", "rockchip,rk3308-spdifrx";
		reg = <0x0 0xfde10000 0x0 0x1000>;
		interrupts = <0x0 0xc8 0x4>;
		clocks = <0x2 0x260 0x2 0x25f>;
		clock-names = "mclk", "hclk";
		assigned-clocks = <0x2 0x260>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0x56 0x16>;
		dma-names = "rx";
		power-domains = <0x44 0x1a>;
		resets = <0x2 0x3ff>;
		reset-names = "spdifrx-m";
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	spdif-rx@fde18000 {
		compatible = "rockchip,rk3588-spdifrx", "rockchip,rk3308-spdifrx";
		reg = <0x0 0xfde18000 0x0 0x1000>;
		interrupts = <0x0 0xc9 0x4>;
		clocks = <0x2 0x262 0x2 0x261>;
		clock-names = "mclk", "hclk";
		assigned-clocks = <0x2 0x262>;
		assigned-clock-parents = <0x2 0x5>;
		dmas = <0x56 0x17>;
		dma-names = "rx";
		power-domains = <0x44 0x1a>;
		resets = <0x2 0x401>;
		reset-names = "spdifrx-m";
		#sound-dai-cells = <0x0>;
		status = "disabled";
	};

	dp@fde60000 {
		compatible = "rockchip,rk3588-dp";
		reg = <0x0 0xfde60000 0x0 0x4000>;
		interrupts = <0x0 0xa2 0x4>;
		clocks = <0x2 0x1e7 0x2 0x2cd 0xd8>;
		clock-names = "apb", "aux", "hclk";
		assigned-clocks = <0x2 0x2cd>;
		assigned-clock-rates = <0xf42400>;
		resets = <0x2 0x389>;
		phys = <0x183>;
		power-domains = <0x44 0x19>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x184>;
		hpd-gpios = <0x12d 0xd 0x0>;

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0x185>;
					status = "disabled";
					phandle = <0xb4>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0x186>;
					status = "disabled";
					phandle = <0xba>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0x187>;
					status = "okay";
					phandle = <0xc2>;
				};
			};
		};
	};

	hdmi@fdea0000 {
		compatible = "rockchip,rk3588-dw-hdmi";
		reg = <0x0 0xfdea0000 0x0 0x20000>;
		interrupts = <0x0 0xad 0x4 0x0 0xae 0x4 0x0 0xaf 0x4 0x0 0xb0 0x4 0x0 0x169 0x4>;
		clocks = <0x2 0x224 0x2 0x266 0x2 0x225 0x2 0x226 0x2 0x24c 0xdc>;
		clock-names = "pclk", "hpd", "earc", "hdmitx_ref", "aud", "hclk_vo1";
		resets = <0x2 0x3d7 0x2 0x49d>;
		reset-names = "ref", "hdp";
		power-domains = <0x44 0x1a>;
		pinctrl-names = "default";
		pinctrl-0 = <0x188 0x189 0x18a 0x18b>;
		reg-io-width = <0x4>;
		rockchip,grf = <0xa8>;
		rockchip,vo1_grf = <0xaf>;
		phys = <0xac>;
		phy-names = "hdmi";
		#sound-dai-cells = <0x0>;
		status = "okay";
		enable-gpios = <0xe1 0xa 0x0>;
		phandle = <0x1b4>;

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0x18c>;
					status = "disabled";
					phandle = <0xb6>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0x18d>;
					status = "okay";
					phandle = <0xbc>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0x18e>;
					status = "disabled";
					phandle = <0xc4>;
				};
			};
		};
	};

	edp@fded0000 {
		compatible = "rockchip,rk3588-edp";
		reg = <0x0 0xfded0000 0x0 0x1000>;
		interrupts = <0x0 0xa4 0x4>;
		clocks = <0x2 0x214 0x2 0x213 0x2 0x215 0xdc>;
		clock-names = "dp", "pclk", "spdif", "hclk";
		resets = <0x2 0x3e4 0x2 0x3e3>;
		reset-names = "dp", "apb";
		phys = <0x18f>;
		phy-names = "dp";
		power-domains = <0x44 0x1a>;
		rockchip,grf = <0xaf>;
		status = "disabled";

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				endpoint@0 {
					reg = <0x0>;
					remote-endpoint = <0x190>;
					status = "disabled";
					phandle = <0xb5>;
				};

				endpoint@1 {
					reg = <0x1>;
					remote-endpoint = <0x191>;
					status = "disabled";
					phandle = <0xbb>;
				};

				endpoint@2 {
					reg = <0x2>;
					remote-endpoint = <0x192>;
					status = "disabled";
					phandle = <0xc3>;
				};
			};
		};
	};

	hdmirx-controller@fdee0000 {
		compatible = "rk3588,hdmirx-ctrler", "rockchip,hdmirx-ctrler";
		reg = <0x0 0xfdee0000 0x0 0x6000>;
		reg-names = "hdmirx_regs";
		power-domains = <0x44 0x1a>;
		rockchip,grf = <0xa8>;
		rockchip,vo1_grf = <0xaf>;
		memory-region = <0x193>;
		interrupts = <0x0 0xb1 0x4 0x0 0xb2 0x4 0x0 0xb3 0x4>;
		interrupt-names = "cec", "hdmi", "dma";
		clocks = <0x2 0x21a 0x2 0x21f 0x2 0x2b2 0x2 0x21b 0x2 0x21c 0xdc>;
		clock-names = "aclk", "audio", "cr_para", "pclk", "ref", "hclk_vo1";
		resets = <0x2 0x3d9 0x2 0x3da 0x2 0x3db>;
		reset-names = "rst_a", "rst_p", "rst_ref";
		pinctrl-0 = <0x194 0x195 0x196 0x197>;
		pinctrl-names = "default";
		status = "disabled";
	};

	pcie@fe150000 {
		compatible = "rockchip,rk3588-pcie", "snps,dw-pcie";
		#address-cells = <0x3>;
		#size-cells = <0x2>;
		bus-range = <0x0 0xf>;
		clocks = <0x2 0x14e 0x2 0x153 0x2 0x149 0x2 0x158 0x2 0x15e 0x2 0x183>;
		clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux", "pipe";
		device_type = "pci";
		interrupts = <0x0 0x107 0x4 0x0 0x106 0x4 0x0 0x105 0x4 0x0 0x104 0x4 0x0 0x103 0x4>;
		interrupt-names = "sys", "pmc", "msg", "legacy", "err";
		#interrupt-cells = <0x1>;
		interrupt-map-mask = <0x0 0x0 0x0 0x7>;
		interrupt-map = <0x0 0x0 0x0 0x1 0x198 0x0 0x0 0x0 0x0 0x2 0x198 0x1 0x0 0x0 0x0 0x3 0x198 0x2 0x0 0x0 0x0 0x4 0x198 0x3>;
		linux,pci-domain = <0x0>;
		num-ib-windows = <0x10>;
		num-ob-windows = <0x10>;
		num-viewport = <0x8>;
		max-link-speed = <0x3>;
		msi-map = <0x0 0x199 0x0 0x1000>;
		num-lanes = <0x4>;
		phys = <0x19a>;
		phy-names = "pcie-phy";
		power-domains = <0x44 0x22>;
		ranges = <0x800 0x0 0xf0000000 0x0 0xf0000000 0x0 0x100000 0x81000000 0x0 0xf0100000 0x0 0xf0100000 0x0 0x100000 0x82000000 0x0 0xf0200000 0x0 0xf0200000 0x0 0xe00000 0xc3000000 0x9 0x0 0x9 0x0 0x0 0x40000000>;
		reg = <0x0 0xfe150000 0x0 0x10000 0xa 0x40000000 0x0 0x400000>;
		reg-names = "pcie-apb", "pcie-dbi";
		resets = <0x2 0x20d>;
		reset-names = "pipe";
		rockchip,pipe-grf = <0x54>;
		status = "okay";
		reset-gpios = <0xe1 0xe 0x0>;
		vpcie3v3-supply = <0x19b>;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x104 0x1>;
			phandle = <0x198>;
		};
	};

	pcie@fe160000 {
		compatible = "rockchip,rk3588-pcie", "snps,dw-pcie";
		#address-cells = <0x3>;
		#size-cells = <0x2>;
		bus-range = <0x10 0x1f>;
		clocks = <0x2 0x14f 0x2 0x154 0x2 0x14a 0x2 0x159 0x2 0x15f 0x2 0x184>;
		clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux", "pipe";
		device_type = "pci";
		interrupts = <0x0 0x102 0x4 0x0 0x101 0x4 0x0 0x100 0x4 0x0 0xff 0x4 0x0 0xfe 0x4>;
		interrupt-names = "sys", "pmc", "msg", "legacy", "err";
		#interrupt-cells = <0x1>;
		interrupt-map-mask = <0x0 0x0 0x0 0x7>;
		interrupt-map = <0x0 0x0 0x0 0x1 0x19c 0x0 0x0 0x0 0x0 0x2 0x19c 0x1 0x0 0x0 0x0 0x3 0x19c 0x2 0x0 0x0 0x0 0x4 0x19c 0x3>;
		linux,pci-domain = <0x1>;
		num-ib-windows = <0x10>;
		num-ob-windows = <0x10>;
		num-viewport = <0x8>;
		max-link-speed = <0x3>;
		msi-map = <0x1000 0x199 0x1000 0x1000>;
		num-lanes = <0x2>;
		phys = <0x19a>;
		phy-names = "pcie-phy";
		power-domains = <0x44 0x22>;
		ranges = <0x800 0x0 0xf1000000 0x0 0xf1000000 0x0 0x100000 0x81000000 0x0 0xf1100000 0x0 0xf1100000 0x0 0x100000 0x82000000 0x0 0xf1200000 0x0 0xf1200000 0x0 0xe00000 0xc3000000 0x9 0x40000000 0x9 0x40000000 0x0 0x40000000>;
		reg = <0x0 0xfe160000 0x0 0x10000 0xa 0x40400000 0x0 0x400000>;
		reg-names = "pcie-apb", "pcie-dbi";
		resets = <0x2 0x20e>;
		reset-names = "pipe";
		rockchip,pipe-grf = <0x54>;
		status = "disabled";

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0xff 0x1>;
			phandle = <0x19c>;
		};
	};

	pcie@fe170000 {
		compatible = "rockchip,rk3588-pcie", "snps,dw-pcie";
		#address-cells = <0x3>;
		#size-cells = <0x2>;
		bus-range = <0x20 0x2f>;
		clocks = <0x2 0x150 0x2 0x155 0x2 0x14b 0x2 0x15b 0x2 0x160 0x2 0x2c4>;
		clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux", "pipe";
		device_type = "pci";
		interrupts = <0x0 0xf3 0x4 0x0 0xf2 0x4 0x0 0xf1 0x4 0x0 0xf0 0x4 0x0 0xef 0x4>;
		interrupt-names = "sys", "pmc", "msg", "legacy", "err";
		#interrupt-cells = <0x1>;
		interrupt-map-mask = <0x0 0x0 0x0 0x7>;
		interrupt-map = <0x0 0x0 0x0 0x1 0x19d 0x0 0x0 0x0 0x0 0x2 0x19d 0x1 0x0 0x0 0x0 0x3 0x19d 0x2 0x0 0x0 0x0 0x4 0x19d 0x3>;
		linux,pci-domain = <0x2>;
		num-ib-windows = <0x8>;
		num-ob-windows = <0x8>;
		num-viewport = <0x4>;
		max-link-speed = <0x2>;
		msi-map = <0x2000 0xe9 0x2000 0x1000>;
		num-lanes = <0x1>;
		phys = <0x19e 0x2>;
		phy-names = "pcie-phy";
		ranges = <0x800 0x0 0xf2000000 0x0 0xf2000000 0x0 0x100000 0x81000000 0x0 0xf2100000 0x0 0xf2100000 0x0 0x100000 0x82000000 0x0 0xf2200000 0x0 0xf2200000 0x0 0xe00000 0xc3000000 0x9 0x80000000 0x9 0x80000000 0x0 0x40000000>;
		reg = <0x0 0xfe170000 0x0 0x10000 0xa 0x40800000 0x0 0x400000>;
		reg-names = "pcie-apb", "pcie-dbi";
		resets = <0x2 0x20f>;
		reset-names = "pipe";
		rockchip,pipe-grf = <0x54>;
		status = "okay";
		reset-gpios = <0xe1 0x5 0x0>;
		rockchip,skip-scan-in-resume;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0xf0 0x1>;
			phandle = <0x19d>;
		};
	};

	ethernet@fe1b0000 {
		compatible = "rockchip,rk3588-gmac", "snps,dwmac-4.20a";
		reg = <0x0 0xfe1b0000 0x0 0x10000>;
		interrupts = <0x0 0xe3 0x4 0x0 0xe2 0x4>;
		interrupt-names = "macirq", "eth_wake_irq";
		rockchip,grf = <0xa8>;
		rockchip,php_grf = <0x54>;
		clocks = <0x2 0x144 0x2 0x145 0x2 0x167 0x2 0x16c 0x2 0x142>;
		clock-names = "stmmaceth", "clk_mac_ref", "pclk_mac", "aclk_mac", "ptp_ref";
		resets = <0x2 0x20a>;
		reset-names = "stmmaceth";
		power-domains = <0x44 0x21>;
		snps,mixed-burst;
		snps,tso;
		snps,axi-config = <0x19f>;
		snps,mtl-rx-config = <0x1a0>;
		snps,mtl-tx-config = <0x1a1>;
		status = "okay";
		phy-mode = "rgmii-rxid";
		clock_in_out = "output";
		snps,reset-gpio = <0xe1 0xb 0x1>;
		snps,reset-active-low;
		snps,reset-delays-us = <0x0 0x4e20 0x186a0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1a2 0x1a3 0x1a4 0x1a5 0x1a6>;
		tx_delay = <0x43>;
		phy-handle = <0x1a7>;

		mdio {
			compatible = "snps,dwmac-mdio";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			phy@1 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <0x1>;
				phandle = <0x1a7>;
			};
		};

		stmmac-axi-config {
			snps,wr_osr_lmt = <0x4>;
			snps,rd_osr_lmt = <0x8>;
			snps,blen = <0x0 0x0 0x0 0x0 0x10 0x8 0x4>;
			phandle = <0x19f>;
		};

		rx-queues-config {
			snps,rx-queues-to-use = <0x2>;
			phandle = <0x1a0>;

			queue0 {
			};

			queue1 {
			};
		};

		tx-queues-config {
			snps,tx-queues-to-use = <0x2>;
			phandle = <0x1a1>;

			queue0 {
			};

			queue1 {
			};
		};
	};

	sata@fe220000 {
		compatible = "rockchip,rk-ahci", "snps,dwc-ahci";
		reg = <0x0 0xfe220000 0x0 0x1000>;
		clocks = <0x2 0x172 0x2 0x16f 0x2 0x175 0x2 0x164 0x2 0x17f>;
		clock-names = "sata", "pmalive", "rxoob", "ref", "asic";
		interrupts = <0x0 0x112 0x4>;
		interrupt-names = "hostc";
		phys = <0x19e 0x1>;
		phy-names = "sata-phy";
		ports-implemented = <0x1>;
		status = "disabled";
	};

	phy@fed70000 {
		compatible = "rockchip,rk3588-hdptx-phy";
		reg = <0x0 0xfed70000 0x0 0x2000>;
		clocks = <0x2 0x2b5 0x2 0x268>;
		clock-names = "ref", "apb";
		resets = <0x2 0x486 0x2 0xc003f 0x2 0xc0040 0x2 0xc0041>;
		reset-names = "apb", "init", "cmn", "lane";
		rockchip,grf = <0x1a8>;
		#phy-cells = <0x0>;
		status = "disabled";
		phandle = <0x18f>;
	};

	hdmiphy@fed70000 {
		compatible = "rockchip,rk3588-hdptx-phy-hdmi";
		reg = <0x0 0xfed70000 0x0 0x2000>;
		clocks = <0x2 0x2b5 0x2 0x268>;
		clock-names = "ref", "apb";
		resets = <0x2 0x491 0x2 0x486 0x2 0xc003f 0x2 0xc0040 0x2 0xc0041 0x2 0x48f 0x2 0x490>;
		reset-names = "phy", "apb", "init", "cmn", "lane", "ropll", "lcpll";
		rockchip,grf = <0x1a8>;
		#phy-cells = <0x0>;
		#clock-cells = <0x0>;
		status = "okay";
		phandle = <0xac>;
	};

	phy@fed90000 {
		compatible = "rockchip,rk3588-usbdp-phy";
		reg = <0x0 0xfed90000 0x0 0x10000>;
		rockchip,u2phy-grf = <0x1a9>;
		rockchip,usb-grf = <0x52>;
		rockchip,usbdpphy-grf = <0x1aa>;
		rockchip,vo-grf = <0x16c>;
		clocks = <0x2 0x2b6 0x2 0x280 0x2 0x26a 0x1ab>;
		clock-names = "refclk", "immortal", "pclk", "utmi";
		resets = <0x2 0x2f 0x2 0x30 0x2 0x31 0x2 0x32 0x2 0x484>;
		reset-names = "init", "cmn", "lane", "pcs_apb", "pma_apb";
		status = "okay";
		rockchip,dp-lane-mux = <0x2 0x3>;

		dp-port {
			#phy-cells = <0x0>;
			status = "okay";
			phandle = <0x183>;
		};

		u3-port {
			#phy-cells = <0x0>;
			status = "okay";
			phandle = <0x182>;
		};
	};

	csi2-dphy1-hw@fedc8000 {
		compatible = "rockchip,rk3588-csi2-dphy-hw";
		reg = <0x0 0xfedc8000 0x0 0x8000>;
		clocks = <0x2 0x10d>;
		clock-names = "pclk";
		resets = <0x2 0x19 0x2 0x18>;
		reset-names = "srst_csiphy1", "srst_p_csiphy1";
		rockchip,grf = <0x1ac>;
		rockchip,sys_grf = <0xa8>;
		status = "disabled";
		phandle = <0x17e>;
	};

	phy@fee10000 {
		compatible = "rockchip,rk3588-naneng-combphy";
		reg = <0x0 0xfee10000 0x0 0x100>;
		#phy-cells = <0x1>;
		clocks = <0x2 0x2be 0x2 0x186 0x2 0x166>;
		clock-names = "refclk", "apbclk", "phpclk";
		assigned-clocks = <0x2 0x2be>;
		assigned-clock-rates = <0x5f5e100>;
		resets = <0x2 0x20006 0x2 0x4d7>;
		reset-names = "combphy-apb", "combphy";
		rockchip,pipe-grf = <0x54>;
		rockchip,pipe-phy-grf = <0x1ad>;
		rockchip,pcie1ln-sel-bits = <0x100 0x0 0x0 0x0>;
		status = "okay";
		phandle = <0x19e>;
	};

	phy@fee80000 {
		compatible = "rockchip,rk3588-pcie3-phy";
		reg = <0x0 0xfee80000 0x0 0x20000>;
		#phy-cells = <0x0>;
		clocks = <0x2 0x188>;
		clock-names = "pclk";
		resets = <0x2 0x2000a>;
		reset-names = "phy";
		rockchip,pipe-grf = <0x54>;
		rockchip,phy-grf = <0x1ae>;
		status = "okay";
		rockchip,pcie30-phymode = <0x4>;
		phandle = <0x19a>;
	};

	adc-keys {
		compatible = "adc-keys";
		io-channels = <0x1af 0x1>;
		io-channel-names = "buttons";
		keyup-threshold-microvolt = <0x1b7740>;
		poll-interval = <0x64>;

		vol-up-key {
			label = "volume up";
			linux,code = <0x73>;
			press-threshold-microvolt = <0x4268>;
		};

		vol-down-key {
			label = "volume down";
			linux,code = <0x72>;
			press-threshold-microvolt = <0x65ce8>;
		};

		menu-key {
			label = "menu";
			linux,code = <0x8b>;
			press-threshold-microvolt = <0xd9490>;
		};

		back-key {
			label = "back";
			linux,code = <0x9e>;
			press-threshold-microvolt = <0x12d838>;
		};
	};

	backlight {
		compatible = "pwm-backlight";
		brightness-levels = <0x0 0x14 0x14 0x15 0x15 0x16 0x16 0x17 0x17 0x18 0x18 0x19 0x19 0x1a 0x1a 0x1b 0x1b 0x1c 0x1c 0x1d 0x1d 0x1e 0x1e 0x1f 0x1f 0x20 0x20 0x21 0x21 0x22 0x22 0x23 0x23 0x24 0x24 0x25 0x25 0x26 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3a 0x3b 0x3c 0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a 0x4b 0x4c 0x4d 0x4e 0x4f 0x50 0x51 0x52 0x53 0x54 0x55 0x56 0x57 0x58 0x59 0x5a 0x5b 0x5c 0x5d 0x5e 0x5f 0x60 0x61 0x62 0x63 0x64 0x65 0x66 0x67 0x68 0x69 0x6a 0x6b 0x6c 0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0xa9 0xaa 0xab 0xac 0xad 0xae 0xaf 0xb0 0xb1 0xb2 0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbb 0xbc 0xbd 0xbe 0xbf 0xc0 0xc1 0xc2 0xc3 0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7 0xf8 0xf9 0xfa 0xfb 0xfc 0xfd 0xfe 0xff>;
		default-brightness-level = <0xc8>;
		pwms = <0x1b0 0x0 0x61a8 0x0>;
		status = "okay";
		phandle = <0xcd>;
	};

	hdmi0-sound {
		status = "okay";
		compatible = "rockchip,hdmi";
		rockchip,mclk-fs = <0x80>;
		rockchip,card-name = "rockchip-hdmi0";
		rockchip,cpu = <0x1b1>;
		rockchip,codec = <0x1b2>;
		rockchip,jack-det;
	};

	hdmi1-sound {
		status = "okay";
		compatible = "rockchip,hdmi";
		rockchip,mclk-fs = <0x80>;
		rockchip,card-name = "rockchip-hdmi1";
		rockchip,cpu = <0x1b3>;
		rockchip,codec = <0x1b4>;
		rockchip,jack-det;
	};

	leds {
		compatible = "gpio-leds";

		work {
			gpios = <0x121 0xf 0x0>;
			linux,default-trigger = "heartbeat";
		};
	};

	spdif-tx1-dc {
		status = "disabled";
		compatible = "linux,spdif-dit";
		#sound-dai-cells = <0x0>;
		phandle = <0x1b6>;
	};

	spdif-tx1-sound {
		status = "disabled";
		compatible = "simple-audio-card";
		simple-audio-card,name = "rockchip,spdif-tx1";

		simple-audio-card,cpu {
			sound-dai = <0x1b5>;
		};

		simple-audio-card,codec {
			sound-dai = <0x1b6>;
		};
	};

	test-power {
		status = "okay";
	};

	vcc12v-dcin {
		compatible = "regulator-fixed";
		regulator-name = "vcc12v_dcin";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0xb71b00>;
		regulator-max-microvolt = <0xb71b00>;
		phandle = <0x1b7>;
	};

	vcc5v0-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x1b7>;
		phandle = <0x13f>;
	};

	vcc5v0-usbdcin {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_usbdcin";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x1b7>;
		phandle = <0x1b8>;
	};

	vcc5v0-usb {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_usb";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x1b8>;
		phandle = <0x1c2>;
	};

	es8388-sound {
		status = "okay";
		compatible = "rockchip,multicodecs-card";
		rockchip,card-name = "rockchip-es8388";
		hp-det-gpio = <0x12d 0x1d 0x1>;
		io-channels = <0x1af 0x3>;
		io-channel-names = "adc-detect";
		keyup-threshold-microvolt = <0x1b7740>;
		poll-interval = <0x64>;
		spk-con-gpio = <0x12d 0x1b 0x0>;
		hp-con-gpio = <0x12d 0x1a 0x0>;
		rockchip,format = "i2s";
		rockchip,mclk-fs = <0x100>;
		rockchip,cpu = <0x1b9>;
		rockchip,codec = <0x1ba>;
		rockchip,audio-routing = "Headphone", "LOUT1", "Headphone", "ROUT1", "Speaker", "LOUT2", "Speaker", "ROUT2", "Headphone", "Headphone Power", "Headphone", "Headphone Power", "Speaker", "Speaker Power", "Speaker", "Speaker Power", "LINPUT1", "Main Mic", "LINPUT2", "Main Mic", "RINPUT1", "Headset Mic", "RINPUT2", "Headset Mic";
		pinctrl-names = "default";
		pinctrl-0 = <0x1bb>;

		play-pause-key {
			label = "playpause";
			linux,code = <0xa4>;
			press-threshold-microvolt = <0x7d0>;
		};
	};

	hdmiin-dc {
		compatible = "rockchip,dummy-codec";
		#sound-dai-cells = <0x0>;
		phandle = <0x1be>;
	};

	hdmiin-sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,name = "rockchip,hdmiin";
		simple-audio-card,bitclock-master = <0x1bc>;
		simple-audio-card,frame-master = <0x1bc>;
		status = "okay";

		simple-audio-card,cpu {
			sound-dai = <0x1bd>;
		};

		simple-audio-card,codec {
			sound-dai = <0x1be>;
			phandle = <0x1bc>;
		};
	};

	pcie20-avdd0v85 {
		compatible = "regulator-fixed";
		regulator-name = "pcie20_avdd0v85";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0xcf850>;
		regulator-max-microvolt = <0xcf850>;
		vin-supply = <0x1bf>;
	};

	pcie20-avdd1v8 {
		compatible = "regulator-fixed";
		regulator-name = "pcie20_avdd1v8";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		vin-supply = <0x1c0>;
	};

	pcie30-avdd0v75 {
		compatible = "regulator-fixed";
		regulator-name = "pcie30_avdd0v75";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0xb71b0>;
		regulator-max-microvolt = <0xb71b0>;
		vin-supply = <0x1c1>;
	};

	pcie30-avdd1v8 {
		compatible = "regulator-fixed";
		regulator-name = "pcie30_avdd1v8";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		vin-supply = <0x1c0>;
	};

	rk-headset {
		status = "disabled";
		compatible = "rockchip_headset";
		headset_gpio = <0x12d 0x1d 0x1>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1bb>;
		io-channels = <0x1af 0x3>;
	};

	vbus5v0-typec {
		compatible = "regulator-fixed";
		regulator-name = "vbus5v0_typec";
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		enable-active-high;
		gpio = <0xe1 0x18 0x0>;
		vin-supply = <0x1c2>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1c3>;
		phandle = <0x123>;
	};

	vcc3v3-lcd0-n {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_lcd0_n";
		regulator-boot-on;
		enable-active-high;
		gpio = <0x12d 0x14 0x0>;
		vin-supply = <0x160>;
		phandle = <0xce>;
	};

	vcc3v3-pcie30 {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_pcie30";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		enable-active-high;
		gpios = <0x121 0x13 0x0>;
		startup-delay-us = <0x1388>;
		vin-supply = <0x1b7>;
		phandle = <0x19b>;
	};

	vcc5v0-host {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_host";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		enable-active-high;
		gpio = <0xe1 0x8 0x0>;
		vin-supply = <0x1c2>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1c4>;
		phandle = <0x53>;
	};

	vcc-mipicsi0-regulator {
		compatible = "regulator-fixed";
		gpio = <0x12d 0x9 0x0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1c5>;
		regulator-name = "vcc_mipicsi0";
		enable-active-high;
	};

	vcc-mipicsi1-regulator {
		compatible = "regulator-fixed";
		gpio = <0x12d 0xa 0x0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1c6>;
		regulator-name = "vcc_mipicsi1";
		enable-active-high;
	};

	vcc-mipidcphy0-regulator {
		compatible = "regulator-fixed";
		gpio = <0xcf 0x14 0x0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1c7>;
		regulator-name = "vcc_mipidcphy0";
		enable-active-high;
		phandle = <0x12e>;
	};

	wireless-bluetooth {
		compatible = "bluetooth-platdata";
		clocks = <0x1c8>;
		clock-names = "ext_clock";
		uart_rts_gpios = <0x121 0x4 0x1>;
		pinctrl-names = "default", "rts_gpio";
		pinctrl-0 = <0x1c9 0x1ca 0x1cb 0x1cc>;
		pinctrl-1 = <0x1cd>;
		BT,reset_gpio = <0x121 0x6 0x0>;
		BT,wake_gpio = <0x121 0x1 0x0>;
		BT,wake_host_irq = <0x121 0x0 0x0>;
		status = "okay";
	};

	wireless-wlan {
		compatible = "wlan-platdata";
		wifi_chip_type = "ap6255";
		pinctrl-names = "default";
		pinctrl-0 = <0x1ce 0x1cf>;
		WIFI,host_wake_irq = <0x121 0x7 0x0>;
		WIFI,poweren_gpio = <0x121 0x9 0x0>;
		status = "okay";
	};

	cam_ircut {
		status = "okay";
		compatible = "rockchip,ircut";
		ircut-open-gpios = <0x121 0x11 0x0>;
		ircut-close-gpios = <0x121 0x10 0x0>;
		rockchip,camera-module-index = <0x0>;
		rockchip,camera-module-facing = "back";
		phandle = <0x12f>;
	};

	chosen {
		bootargs = "earlycon=uart8250,mmio32,0xfeb50000 console=ttyFIQ0 irqchip.gicv3_pseudo_nmi=0 root=PARTUUID=614e0000-0000 rw rootwait";
	};

	cspmu@fd10c000 {
		compatible = "rockchip,cspmu";
		reg = <0x0 0xfd10c000 0x0 0x1000 0x0 0xfd10d000 0x0 0x1000 0x0 0xfd10e000 0x0 0x1000 0x0 0xfd10f000 0x0 0x1000 0x0 0xfd12c000 0x0 0x1000 0x0 0xfd12d000 0x0 0x1000 0x0 0xfd12e000 0x0 0x1000 0x0 0xfd12f000 0x0 0x1000>;
	};

	debug@fd104000 {
		compatible = "rockchip,debug";
		reg = <0x0 0xfd104000 0x0 0x1000 0x0 0xfd105000 0x0 0x1000 0x0 0xfd106000 0x0 0x1000 0x0 0xfd107000 0x0 0x1000 0x0 0xfd124000 0x0 0x1000 0x0 0xfd125000 0x0 0x1000 0x0 0xfd126000 0x0 0x1000 0x0 0xfd127000 0x0 0x1000>;
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <0x2>;
		rockchip,wake-irq = <0x0>;
		rockchip,irq-mode-enable = <0x1>;
		rockchip,baudrate = <0x16e360>;
		interrupts = <0x0 0x1a7 0x8>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1d0>;
		status = "okay";
	};

	ramoops@110000 {
		compatible = "ramoops";
		reg = <0x0 0x110000 0x0 0xf0000>;
		record-size = <0x20000>;
		console-size = <0x80000>;
		ftrace-size = <0x0>;
		pmsg-size = <0x50000>;
	};
};
