Loading plugins phase: Elapsed time ==> 0s.223ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -d CY8C5467AXI-LP108 -s C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0014: warning: One or more rows of flash have been configured to be read protected; however, debugging has been enabled in the System DWR Editor. This means that the read protected flash rows can still be read via SWD or JTAG. To protect these rows of flash, disable debugging in the System DWR Editor.
 * C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cydwr (Enable Device Protection)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.392ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.118ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  F1-TestFixture.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 F1-TestFixture.v -verilog
======================================================================

======================================================================
Compiling:  F1-TestFixture.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 F1-TestFixture.v -verilog
======================================================================

======================================================================
Compiling:  F1-TestFixture.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 -verilog F1-TestFixture.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jan 05 10:50:50 2021


======================================================================
Compiling:  F1-TestFixture.v
Program  :   vpp
Options  :    -yv2 -q10 F1-TestFixture.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jan 05 10:50:50 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'F1-TestFixture.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  F1-TestFixture.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 -verilog F1-TestFixture.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jan 05 10:50:51 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\codegentemp\F1-TestFixture.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\codegentemp\F1-TestFixture.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  F1-TestFixture.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 -verilog F1-TestFixture.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jan 05 10:50:51 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\codegentemp\F1-TestFixture.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\codegentemp\F1-TestFixture.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_230400:BUART:reset_sr\
	\UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_5738
	\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_230400:BUART:sRX:MODULE_5:lt\
	\UART_230400:BUART:sRX:MODULE_5:eq\
	\UART_230400:BUART:sRX:MODULE_5:gt\
	\UART_230400:BUART:sRX:MODULE_5:gte\
	\UART_230400:BUART:sRX:MODULE_5:lte\
	\DEMUX_230400:tmp__DEMUX_230400_3_reg\
	Net_6002
	\DEMUX_CTRL_230400:control_bus_7\
	\DEMUX_CTRL_230400:control_bus_6\
	\DEMUX_CTRL_230400:control_bus_5\
	\DEMUX_CTRL_230400:control_bus_4\
	\DEMUX_CTRL_230400:control_bus_3\
	\DEMUX_CTRL_230400:control_bus_2\
	\UART_115200:BUART:reset_sr\
	\UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_5769
	\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_115200:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_115200:BUART:sRX:MODULE_10:lt\
	\UART_115200:BUART:sRX:MODULE_10:eq\
	\UART_115200:BUART:sRX:MODULE_10:gt\
	\UART_115200:BUART:sRX:MODULE_10:gte\
	\UART_115200:BUART:sRX:MODULE_10:lte\
	\MUX_CTRL_230400:control_bus_7\
	\MUX_CTRL_230400:control_bus_6\
	\MUX_CTRL_230400:control_bus_5\
	\MUX_CTRL_230400:control_bus_4\
	\MUX_CTRL_230400:control_bus_3\
	\MUX_CTRL_230400:control_bus_2\
	\MUX_CTRL_115200:control_bus_7\
	\MUX_CTRL_115200:control_bus_6\
	\MUX_CTRL_115200:control_bus_5\
	\MUX_CTRL_115200:control_bus_4\
	\MUX_CTRL_115200:control_bus_3\
	\MUX_CTRL_115200:control_bus_2\
	Net_6163
	Net_6150
	\UART_460800:BUART:reset_sr\
	\UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_6184
	\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:xeq\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:xlt\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:xlte\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:xgt\
	\UART_460800:BUART:sRX:MODULE_15:g1:a0:xgte\
	\UART_460800:BUART:sRX:MODULE_15:lt\
	\UART_460800:BUART:sRX:MODULE_15:eq\
	\UART_460800:BUART:sRX:MODULE_15:gt\
	\UART_460800:BUART:sRX:MODULE_15:gte\
	\UART_460800:BUART:sRX:MODULE_15:lte\
	\MUX_CTRL_460800:control_bus_7\
	\MUX_CTRL_460800:control_bus_6\
	\MUX_CTRL_460800:control_bus_5\
	\MUX_CTRL_460800:control_bus_4\
	\demux_1:tmp__demux_1_2_reg\
	\demux_1:tmp__demux_1_3_reg\
	Net_6211
	Net_6253
	\DEMUX_CTRL_460800:control_bus_7\
	\DEMUX_CTRL_460800:control_bus_6\
	\DEMUX_CTRL_460800:control_bus_5\
	\DEMUX_CTRL_460800:control_bus_4\
	\DEMUX_CTRL_460800:control_bus_3\
	\DEMUX_CTRL_460800:control_bus_2\
	Net_6266
	\WaveDAC:Net_280\
	\WaveDAC:Net_80\
	Net_6355


Deleted 115 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_RS485_CONT_TX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_RS485_CONT_RX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__CTest_RS485_RELAY_TX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_UART_SIREN_RX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__CTest_RS485_RELAY_RX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_UART_SIREN_TX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing Net_5741 to zero
Aliasing \UART_230400:BUART:tx_hd_send_break\ to zero
Aliasing \UART_230400:BUART:HalfDuplexSend\ to zero
Aliasing \UART_230400:BUART:FinalParityType_1\ to zero
Aliasing \UART_230400:BUART:FinalParityType_0\ to zero
Aliasing \UART_230400:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_230400:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_230400:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_230400:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_230400:BUART:tx_status_6\ to zero
Aliasing \UART_230400:BUART:tx_status_5\ to zero
Aliasing \UART_230400:BUART:tx_status_4\ to zero
Aliasing \UART_230400:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_230400:BUART:rx_status_1\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \DEMUX_CTRL_230400:clk\ to zero
Aliasing \DEMUX_CTRL_230400:rst\ to zero
Aliasing Net_5772 to zero
Aliasing \UART_115200:BUART:tx_hd_send_break\ to zero
Aliasing \UART_115200:BUART:HalfDuplexSend\ to zero
Aliasing \UART_115200:BUART:FinalParityType_1\ to zero
Aliasing \UART_115200:BUART:FinalParityType_0\ to zero
Aliasing \UART_115200:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_115200:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_115200:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_115200:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_115200:BUART:tx_status_6\ to zero
Aliasing \UART_115200:BUART:tx_status_5\ to zero
Aliasing \UART_115200:BUART:tx_status_4\ to zero
Aliasing \UART_115200:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_115200:BUART:rx_status_1\ to zero
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \MUX_CTRL_230400:clk\ to zero
Aliasing \MUX_CTRL_230400:rst\ to zero
Aliasing tmpOE__RTest_RS485_DLink1_RX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \MUX_CTRL_115200:clk\ to zero
Aliasing \MUX_CTRL_115200:rst\ to zero
Aliasing tmpOE__RTest_RS485_DLink2_RX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing Net_12 to zero
Aliasing \Timer_20ms:Net_260\ to zero
Aliasing \Timer_20ms:Net_102\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__PB_NextAction_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \Timer_10ms:Net_260\ to zero
Aliasing \Timer_10ms:Net_102\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__DIAG_UART_TX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing Net_6187 to zero
Aliasing \UART_460800:BUART:tx_hd_send_break\ to zero
Aliasing \UART_460800:BUART:HalfDuplexSend\ to zero
Aliasing \UART_460800:BUART:FinalParityType_1\ to zero
Aliasing \UART_460800:BUART:FinalParityType_0\ to zero
Aliasing \UART_460800:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_460800:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_460800:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_460800:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_460800:BUART:tx_status_6\ to zero
Aliasing \UART_460800:BUART:tx_status_5\ to zero
Aliasing \UART_460800:BUART:tx_status_4\ to zero
Aliasing \UART_460800:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_460800:BUART:sRX:s23Poll:MODIN10_1\ to \UART_460800:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \UART_460800:BUART:sRX:s23Poll:MODIN10_0\ to \UART_460800:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_460800:BUART:sRX:s23Poll:MODIN11_1\ to \UART_460800:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \UART_460800:BUART:sRX:s23Poll:MODIN11_0\ to \UART_460800:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \UART_460800:BUART:rx_status_1\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_2\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_1\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing Net_6017 to zero
Aliasing tmpOE__QUAD_DATA_8_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__QUAD_DATA_1_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__QUAD_DATA_2_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__QUAD_DATA_3_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__QUAD_DATA_4_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__QUAD_DATA_5_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__QUAD_DATA_6_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__QUAD_DATA_7_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \MUX_CTRL_460800:clk\ to zero
Aliasing \MUX_CTRL_460800:rst\ to zero
Aliasing tmpOE__CTest_RS485_OBDII_TX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \DEMUX_CTRL_460800:clk\ to zero
Aliasing \DEMUX_CTRL_460800:rst\ to zero
Aliasing tmpOE__CTest_RS485_QUAD_RX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_RS485_QUAD_TX_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \Timer_50ms:Net_260\ to zero
Aliasing \Timer_50ms:Net_102\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__LED_EN_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_SIREN_EN_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__STest_RRB_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \WaveDAC:VDAC8:Net_83\ to zero
Aliasing \WaveDAC:VDAC8:Net_81\ to zero
Aliasing \WaveDAC:VDAC8:Net_82\ to zero
Aliasing Net_6341 to zero
Aliasing \Timer_DAC:Net_260\ to zero
Aliasing Net_6354 to zero
Aliasing \Timer_DAC:Net_102\ to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing \ADC_AudioStream:vp_ctl_0\ to zero
Aliasing \ADC_AudioStream:vp_ctl_2\ to zero
Aliasing \ADC_AudioStream:vn_ctl_1\ to zero
Aliasing \ADC_AudioStream:vn_ctl_3\ to zero
Aliasing \ADC_AudioStream:vp_ctl_1\ to zero
Aliasing \ADC_AudioStream:vp_ctl_3\ to zero
Aliasing \ADC_AudioStream:vn_ctl_0\ to zero
Aliasing \ADC_AudioStream:vn_ctl_2\ to zero
Aliasing \ADC_AudioStream:soc\ to zero
Aliasing \ADC_AudioStream:Net_383\ to zero
Aliasing tmpOE__RTest_BLOCK_4_EN_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_BLOCK_3_EN_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_BLOCK_2_EN_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_BLOCK_1_EN_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_DEMUX_C_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_DEMUX_B_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_DEMUX_A_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_DEMUX_COM_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__LED1_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__LED2_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_HSide1_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_HSide2_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_HSide3_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_HSide4_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_HSide5_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_HSide6_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_HSide7_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__RTest_HSide8_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__CTest_USB_5V_EN_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing tmpOE__CTest_CONT_VBATT_EN_net_0 to tmpOE__CTest_USB_DEBUG_RX_net_0
Aliasing Net_5739D to zero
Aliasing \UART_230400:BUART:rx_break_status\\D\ to zero
Aliasing Net_5770D to zero
Aliasing \UART_115200:BUART:rx_break_status\\D\ to zero
Aliasing \UART_460800:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_RS485_CONT_TX_net_0[9] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire Net_6001[10] = \DEMUX_230400:tmp__DEMUX_230400_1_reg\[340]
Removing Lhs of wire tmpOE__RTest_RS485_CONT_RX_net_0[16] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire Net_5743[22] = \UART_230400:BUART:rx_interrupt_out\[71]
Removing Lhs of wire tmpOE__CTest_RS485_RELAY_TX_net_0[24] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire Net_6244[25] = \DEMUX_230400:tmp__DEMUX_230400_0_reg\[337]
Removing Lhs of wire tmpOE__RTest_UART_SIREN_RX_net_0[31] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__CTest_RS485_RELAY_RX_net_0[37] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_UART_SIREN_TX_net_0[43] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire Net_6000[44] = \DEMUX_230400:tmp__DEMUX_230400_2_reg\[341]
Removing Rhs of wire Net_5742[50] = \UART_230400:BUART:tx_interrupt_out\[70]
Removing Lhs of wire \UART_230400:Net_61\[53] = \UART_230400:Net_9\[52]
Removing Lhs of wire Net_5741[57] = zero[2]
Removing Lhs of wire \UART_230400:BUART:tx_hd_send_break\[58] = zero[2]
Removing Lhs of wire \UART_230400:BUART:HalfDuplexSend\[59] = zero[2]
Removing Lhs of wire \UART_230400:BUART:FinalParityType_1\[60] = zero[2]
Removing Lhs of wire \UART_230400:BUART:FinalParityType_0\[61] = zero[2]
Removing Lhs of wire \UART_230400:BUART:FinalAddrMode_2\[62] = zero[2]
Removing Lhs of wire \UART_230400:BUART:FinalAddrMode_1\[63] = zero[2]
Removing Lhs of wire \UART_230400:BUART:FinalAddrMode_0\[64] = zero[2]
Removing Lhs of wire \UART_230400:BUART:tx_ctrl_mark\[65] = zero[2]
Removing Rhs of wire \UART_230400:BUART:tx_bitclk_enable_pre\[75] = \UART_230400:BUART:tx_bitclk_dp\[111]
Removing Lhs of wire \UART_230400:BUART:tx_counter_tc\[121] = \UART_230400:BUART:tx_counter_dp\[112]
Removing Lhs of wire \UART_230400:BUART:tx_status_6\[122] = zero[2]
Removing Lhs of wire \UART_230400:BUART:tx_status_5\[123] = zero[2]
Removing Lhs of wire \UART_230400:BUART:tx_status_4\[124] = zero[2]
Removing Lhs of wire \UART_230400:BUART:tx_status_1\[126] = \UART_230400:BUART:tx_fifo_empty\[89]
Removing Lhs of wire \UART_230400:BUART:tx_status_3\[128] = \UART_230400:BUART:tx_fifo_notfull\[88]
Removing Lhs of wire \UART_230400:BUART:rx_count7_bit8_wire\[188] = zero[2]
Removing Rhs of wire Net_568[195] = \MUX_230400:tmp__MUX_230400_reg\[685]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[196] = \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[207]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[198] = \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[208]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[199] = \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[224]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[200] = \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[238]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[201] = MODIN1_1[202]
Removing Rhs of wire MODIN1_1[202] = \UART_230400:BUART:pollcount_1\[194]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[203] = MODIN1_0[204]
Removing Rhs of wire MODIN1_0[204] = \UART_230400:BUART:pollcount_0\[197]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[210] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[211] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[212] = MODIN1_1[202]
Removing Lhs of wire MODIN2_1[213] = MODIN1_1[202]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[214] = MODIN1_0[204]
Removing Lhs of wire MODIN2_0[215] = MODIN1_0[204]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[216] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[217] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[218] = MODIN1_1[202]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[219] = MODIN1_0[204]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[220] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[221] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[226] = MODIN1_1[202]
Removing Lhs of wire MODIN3_1[227] = MODIN1_1[202]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[228] = MODIN1_0[204]
Removing Lhs of wire MODIN3_0[229] = MODIN1_0[204]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[230] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[231] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[232] = MODIN1_1[202]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[233] = MODIN1_0[204]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[234] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[235] = zero[2]
Removing Lhs of wire \UART_230400:BUART:rx_status_1\[242] = zero[2]
Removing Rhs of wire \UART_230400:BUART:rx_status_2\[243] = \UART_230400:BUART:rx_parity_error_status\[244]
Removing Rhs of wire \UART_230400:BUART:rx_status_3\[245] = \UART_230400:BUART:rx_stop_bit_error\[246]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[256] = \UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_0\[305]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[260] = \UART_230400:BUART:sRX:MODULE_5:g1:a0:xneq\[327]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_6\[261] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_5\[262] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_4\[263] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_3\[264] = MODIN4_6[265]
Removing Rhs of wire MODIN4_6[265] = \UART_230400:BUART:rx_count_6\[183]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_2\[266] = MODIN4_5[267]
Removing Rhs of wire MODIN4_5[267] = \UART_230400:BUART:rx_count_5\[184]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_1\[268] = MODIN4_4[269]
Removing Rhs of wire MODIN4_4[269] = \UART_230400:BUART:rx_count_4\[185]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_0\[270] = MODIN4_3[271]
Removing Rhs of wire MODIN4_3[271] = \UART_230400:BUART:rx_count_3\[186]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_6\[272] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_5\[273] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_4\[274] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_3\[275] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_2\[276] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_1\[277] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_0\[278] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_6\[279] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_5\[280] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_4\[281] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_3\[282] = MODIN4_6[265]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_2\[283] = MODIN4_5[267]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_1\[284] = MODIN4_4[269]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_0\[285] = MODIN4_3[271]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_6\[286] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_5\[287] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_4\[288] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_3\[289] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_2\[290] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_1\[291] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_0\[292] = zero[2]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:newa_0\[307] = \UART_230400:BUART:rx_postpoll\[142]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:newb_0\[308] = \UART_230400:BUART:rx_parity_bit\[259]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:dataa_0\[309] = \UART_230400:BUART:rx_postpoll\[142]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:datab_0\[310] = \UART_230400:BUART:rx_parity_bit\[259]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[311] = \UART_230400:BUART:rx_postpoll\[142]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[312] = \UART_230400:BUART:rx_parity_bit\[259]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[314] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[315] = \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[313]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[316] = \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[313]
Removing Rhs of wire Net_5977_1[338] = \DEMUX_CTRL_230400:control_out_1\[358]
Removing Rhs of wire Net_5977_1[338] = \DEMUX_CTRL_230400:control_1\[367]
Removing Rhs of wire Net_5977_0[339] = \DEMUX_CTRL_230400:control_out_0\[359]
Removing Rhs of wire Net_5977_0[339] = \DEMUX_CTRL_230400:control_0\[368]
Removing Lhs of wire \DEMUX_CTRL_230400:clk\[344] = zero[2]
Removing Lhs of wire \DEMUX_CTRL_230400:rst\[345] = zero[2]
Removing Rhs of wire Net_5773[370] = \UART_115200:BUART:tx_interrupt_out\[390]
Removing Lhs of wire \UART_115200:Net_61\[373] = \UART_115200:Net_9\[372]
Removing Lhs of wire Net_5772[377] = zero[2]
Removing Lhs of wire \UART_115200:BUART:tx_hd_send_break\[378] = zero[2]
Removing Lhs of wire \UART_115200:BUART:HalfDuplexSend\[379] = zero[2]
Removing Lhs of wire \UART_115200:BUART:FinalParityType_1\[380] = zero[2]
Removing Lhs of wire \UART_115200:BUART:FinalParityType_0\[381] = zero[2]
Removing Lhs of wire \UART_115200:BUART:FinalAddrMode_2\[382] = zero[2]
Removing Lhs of wire \UART_115200:BUART:FinalAddrMode_1\[383] = zero[2]
Removing Lhs of wire \UART_115200:BUART:FinalAddrMode_0\[384] = zero[2]
Removing Lhs of wire \UART_115200:BUART:tx_ctrl_mark\[385] = zero[2]
Removing Rhs of wire Net_5774[391] = \UART_115200:BUART:rx_interrupt_out\[392]
Removing Rhs of wire \UART_115200:BUART:tx_bitclk_enable_pre\[396] = \UART_115200:BUART:tx_bitclk_dp\[432]
Removing Lhs of wire \UART_115200:BUART:tx_counter_tc\[442] = \UART_115200:BUART:tx_counter_dp\[433]
Removing Lhs of wire \UART_115200:BUART:tx_status_6\[443] = zero[2]
Removing Lhs of wire \UART_115200:BUART:tx_status_5\[444] = zero[2]
Removing Lhs of wire \UART_115200:BUART:tx_status_4\[445] = zero[2]
Removing Lhs of wire \UART_115200:BUART:tx_status_1\[447] = \UART_115200:BUART:tx_fifo_empty\[410]
Removing Lhs of wire \UART_115200:BUART:tx_status_3\[449] = \UART_115200:BUART:tx_fifo_notfull\[409]
Removing Lhs of wire \UART_115200:BUART:rx_count7_bit8_wire\[509] = zero[2]
Removing Rhs of wire Net_822[516] = \mux_3:tmp__mux_3_reg\[719]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[517] = \UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[528]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[519] = \UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[529]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[520] = \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[545]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[521] = \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[559]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[522] = MODIN5_1[523]
Removing Rhs of wire MODIN5_1[523] = \UART_115200:BUART:pollcount_1\[515]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[524] = MODIN5_0[525]
Removing Rhs of wire MODIN5_0[525] = \UART_115200:BUART:pollcount_0\[518]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[531] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[532] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[533] = MODIN5_1[523]
Removing Lhs of wire MODIN6_1[534] = MODIN5_1[523]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[535] = MODIN5_0[525]
Removing Lhs of wire MODIN6_0[536] = MODIN5_0[525]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[537] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[538] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[539] = MODIN5_1[523]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[540] = MODIN5_0[525]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[541] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[542] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[547] = MODIN5_1[523]
Removing Lhs of wire MODIN7_1[548] = MODIN5_1[523]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[549] = MODIN5_0[525]
Removing Lhs of wire MODIN7_0[550] = MODIN5_0[525]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[551] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[552] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[553] = MODIN5_1[523]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[554] = MODIN5_0[525]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[555] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[556] = zero[2]
Removing Lhs of wire \UART_115200:BUART:rx_status_1\[563] = zero[2]
Removing Rhs of wire \UART_115200:BUART:rx_status_2\[564] = \UART_115200:BUART:rx_parity_error_status\[565]
Removing Rhs of wire \UART_115200:BUART:rx_status_3\[566] = \UART_115200:BUART:rx_stop_bit_error\[567]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[577] = \UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_0\[626]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[581] = \UART_115200:BUART:sRX:MODULE_10:g1:a0:xneq\[648]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_6\[582] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_5\[583] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_4\[584] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_3\[585] = MODIN8_6[586]
Removing Rhs of wire MODIN8_6[586] = \UART_115200:BUART:rx_count_6\[504]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_2\[587] = MODIN8_5[588]
Removing Rhs of wire MODIN8_5[588] = \UART_115200:BUART:rx_count_5\[505]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_1\[589] = MODIN8_4[590]
Removing Rhs of wire MODIN8_4[590] = \UART_115200:BUART:rx_count_4\[506]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newa_0\[591] = MODIN8_3[592]
Removing Rhs of wire MODIN8_3[592] = \UART_115200:BUART:rx_count_3\[507]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_6\[593] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_5\[594] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_4\[595] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_3\[596] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_2\[597] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_1\[598] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:newb_0\[599] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:dataa_6\[600] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:dataa_5\[601] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:dataa_4\[602] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:dataa_3\[603] = MODIN8_6[586]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:dataa_2\[604] = MODIN8_5[588]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:dataa_1\[605] = MODIN8_4[590]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:dataa_0\[606] = MODIN8_3[592]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:datab_6\[607] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:datab_5\[608] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:datab_4\[609] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:datab_3\[610] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:datab_2\[611] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:datab_1\[612] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_9:g2:a0:datab_0\[613] = zero[2]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_10:g1:a0:newa_0\[628] = \UART_115200:BUART:rx_postpoll\[463]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_10:g1:a0:newb_0\[629] = \UART_115200:BUART:rx_parity_bit\[580]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_10:g1:a0:dataa_0\[630] = \UART_115200:BUART:rx_postpoll\[463]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_10:g1:a0:datab_0\[631] = \UART_115200:BUART:rx_parity_bit\[580]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[632] = \UART_115200:BUART:rx_postpoll\[463]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[633] = \UART_115200:BUART:rx_parity_bit\[580]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[635] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[636] = \UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[634]
Removing Lhs of wire \UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[637] = \UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[634]
Removing Lhs of wire \MUX_CTRL_230400:clk\[658] = zero[2]
Removing Lhs of wire \MUX_CTRL_230400:rst\[659] = zero[2]
Removing Rhs of wire Net_5974_1[672] = \MUX_CTRL_230400:control_out_1\[673]
Removing Rhs of wire Net_5974_1[672] = \MUX_CTRL_230400:control_1\[683]
Removing Rhs of wire Net_5974_0[674] = \MUX_CTRL_230400:control_out_0\[675]
Removing Rhs of wire Net_5974_0[674] = \MUX_CTRL_230400:control_0\[684]
Removing Lhs of wire tmpOE__RTest_RS485_DLink1_RX_net_0[687] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \MUX_CTRL_115200:clk\[692] = zero[2]
Removing Lhs of wire \MUX_CTRL_115200:rst\[693] = zero[2]
Removing Rhs of wire mywire_5_1[706] = \MUX_CTRL_115200:control_out_1\[707]
Removing Rhs of wire mywire_5_1[706] = \MUX_CTRL_115200:control_1\[717]
Removing Rhs of wire mywire_5_0[708] = \MUX_CTRL_115200:control_out_0\[709]
Removing Rhs of wire mywire_5_0[708] = \MUX_CTRL_115200:control_0\[718]
Removing Lhs of wire tmpOE__RTest_RS485_DLink2_RX_net_0[722] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire Net_12[729] = zero[2]
Removing Lhs of wire \Timer_20ms:Net_260\[731] = zero[2]
Removing Lhs of wire \Timer_20ms:Net_266\[732] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire Net_6134[737] = \Timer_20ms:Net_51\[733]
Removing Lhs of wire \Timer_20ms:Net_102\[738] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__PB_NextAction_net_0[740] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \Timer_10ms:Net_260\[747] = zero[2]
Removing Lhs of wire \Timer_10ms:Net_266\[748] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire Net_6155[753] = \Timer_10ms:Net_51\[749]
Removing Lhs of wire \Timer_10ms:Net_102\[754] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__DIAG_UART_TX_net_0[757] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire Net_5623[763] = \UART_460800:BUART:rx_interrupt_out\[786]
Removing Rhs of wire Net_6188[765] = \UART_460800:BUART:tx_interrupt_out\[785]
Removing Lhs of wire \UART_460800:Net_61\[768] = \UART_460800:Net_9\[767]
Removing Lhs of wire Net_6187[772] = zero[2]
Removing Lhs of wire \UART_460800:BUART:tx_hd_send_break\[773] = zero[2]
Removing Lhs of wire \UART_460800:BUART:HalfDuplexSend\[774] = zero[2]
Removing Lhs of wire \UART_460800:BUART:FinalParityType_1\[775] = zero[2]
Removing Lhs of wire \UART_460800:BUART:FinalParityType_0\[776] = zero[2]
Removing Lhs of wire \UART_460800:BUART:FinalAddrMode_2\[777] = zero[2]
Removing Lhs of wire \UART_460800:BUART:FinalAddrMode_1\[778] = zero[2]
Removing Lhs of wire \UART_460800:BUART:FinalAddrMode_0\[779] = zero[2]
Removing Lhs of wire \UART_460800:BUART:tx_ctrl_mark\[780] = zero[2]
Removing Rhs of wire \UART_460800:BUART:tx_bitclk_enable_pre\[790] = \UART_460800:BUART:tx_bitclk_dp\[826]
Removing Lhs of wire \UART_460800:BUART:tx_counter_tc\[836] = \UART_460800:BUART:tx_counter_dp\[827]
Removing Lhs of wire \UART_460800:BUART:tx_status_6\[837] = zero[2]
Removing Lhs of wire \UART_460800:BUART:tx_status_5\[838] = zero[2]
Removing Lhs of wire \UART_460800:BUART:tx_status_4\[839] = zero[2]
Removing Lhs of wire \UART_460800:BUART:tx_status_1\[841] = \UART_460800:BUART:tx_fifo_empty\[804]
Removing Lhs of wire \UART_460800:BUART:tx_status_3\[843] = \UART_460800:BUART:tx_fifo_notfull\[803]
Removing Lhs of wire \UART_460800:BUART:rx_count7_bit8_wire\[903] = zero[2]
Removing Rhs of wire Net_5518[910] = \mux_1:tmp__mux_1_reg\[1052]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_1\[911] = \UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[922]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_0\[913] = \UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[923]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\[914] = \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[939]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\[915] = \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[953]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[916] = \UART_460800:BUART:sRX:s23Poll:MODIN9_1\[917]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN9_1\[917] = \UART_460800:BUART:pollcount_1\[909]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[918] = \UART_460800:BUART:sRX:s23Poll:MODIN9_0\[919]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN9_0\[919] = \UART_460800:BUART:pollcount_0\[912]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[925] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[926] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[927] = \UART_460800:BUART:pollcount_1\[909]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN10_1\[928] = \UART_460800:BUART:pollcount_1\[909]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[929] = \UART_460800:BUART:pollcount_0\[912]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN10_0\[930] = \UART_460800:BUART:pollcount_0\[912]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[931] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[932] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[933] = \UART_460800:BUART:pollcount_1\[909]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[934] = \UART_460800:BUART:pollcount_0\[912]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[935] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[936] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[941] = \UART_460800:BUART:pollcount_1\[909]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN11_1\[942] = \UART_460800:BUART:pollcount_1\[909]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[943] = \UART_460800:BUART:pollcount_0\[912]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN11_0\[944] = \UART_460800:BUART:pollcount_0\[912]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[945] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[946] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[947] = \UART_460800:BUART:pollcount_1\[909]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[948] = \UART_460800:BUART:pollcount_0\[912]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[949] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[950] = zero[2]
Removing Lhs of wire \UART_460800:BUART:rx_status_1\[957] = zero[2]
Removing Rhs of wire \UART_460800:BUART:rx_status_2\[958] = \UART_460800:BUART:rx_parity_error_status\[959]
Removing Rhs of wire \UART_460800:BUART:rx_status_3\[960] = \UART_460800:BUART:rx_stop_bit_error\[961]
Removing Lhs of wire \UART_460800:BUART:sRX:cmp_vv_vv_MODGEN_14\[971] = \UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_0\[1020]
Removing Lhs of wire \UART_460800:BUART:sRX:cmp_vv_vv_MODGEN_15\[975] = \UART_460800:BUART:sRX:MODULE_15:g1:a0:xneq\[1042]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_6\[976] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_5\[977] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_4\[978] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_3\[979] = \UART_460800:BUART:sRX:MODIN12_6\[980]
Removing Lhs of wire \UART_460800:BUART:sRX:MODIN12_6\[980] = \UART_460800:BUART:rx_count_6\[898]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_2\[981] = \UART_460800:BUART:sRX:MODIN12_5\[982]
Removing Lhs of wire \UART_460800:BUART:sRX:MODIN12_5\[982] = \UART_460800:BUART:rx_count_5\[899]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_1\[983] = \UART_460800:BUART:sRX:MODIN12_4\[984]
Removing Lhs of wire \UART_460800:BUART:sRX:MODIN12_4\[984] = \UART_460800:BUART:rx_count_4\[900]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newa_0\[985] = \UART_460800:BUART:sRX:MODIN12_3\[986]
Removing Lhs of wire \UART_460800:BUART:sRX:MODIN12_3\[986] = \UART_460800:BUART:rx_count_3\[901]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_6\[987] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_5\[988] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_4\[989] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_3\[990] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_2\[991] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_1\[992] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:newb_0\[993] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:dataa_6\[994] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:dataa_5\[995] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:dataa_4\[996] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:dataa_3\[997] = \UART_460800:BUART:rx_count_6\[898]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:dataa_2\[998] = \UART_460800:BUART:rx_count_5\[899]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:dataa_1\[999] = \UART_460800:BUART:rx_count_4\[900]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:dataa_0\[1000] = \UART_460800:BUART:rx_count_3\[901]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:datab_6\[1001] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:datab_5\[1002] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:datab_4\[1003] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:datab_3\[1004] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:datab_2\[1005] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:datab_1\[1006] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_14:g2:a0:datab_0\[1007] = zero[2]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_15:g1:a0:newa_0\[1022] = \UART_460800:BUART:rx_postpoll\[857]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_15:g1:a0:newb_0\[1023] = \UART_460800:BUART:rx_parity_bit\[974]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_15:g1:a0:dataa_0\[1024] = \UART_460800:BUART:rx_postpoll\[857]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_15:g1:a0:datab_0\[1025] = \UART_460800:BUART:rx_parity_bit\[974]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[1026] = \UART_460800:BUART:rx_postpoll\[857]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[1027] = \UART_460800:BUART:rx_parity_bit\[974]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[1029] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[1030] = \UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1028]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[1031] = \UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1028]
Removing Rhs of wire mywire_1_3[1053] = \MUX_CTRL_460800:control_out_3\[1117]
Removing Rhs of wire mywire_1_3[1053] = \MUX_CTRL_460800:control_3\[1126]
Removing Rhs of wire mywire_1_2[1054] = \MUX_CTRL_460800:control_out_2\[1118]
Removing Rhs of wire mywire_1_2[1054] = \MUX_CTRL_460800:control_2\[1127]
Removing Rhs of wire mywire_1_1[1055] = \MUX_CTRL_460800:control_out_1\[1119]
Removing Rhs of wire mywire_1_1[1055] = \MUX_CTRL_460800:control_1\[1128]
Removing Rhs of wire mywire_1_0[1056] = \MUX_CTRL_460800:control_out_0\[1120]
Removing Rhs of wire mywire_1_0[1056] = \MUX_CTRL_460800:control_0\[1129]
Removing Lhs of wire Net_6017[1066] = zero[2]
Removing Lhs of wire tmpOE__QUAD_DATA_8_net_0[1068] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__QUAD_DATA_1_net_0[1073] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__QUAD_DATA_2_net_0[1078] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__QUAD_DATA_3_net_0[1083] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__QUAD_DATA_4_net_0[1088] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__QUAD_DATA_5_net_0[1093] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__QUAD_DATA_6_net_0[1098] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__QUAD_DATA_7_net_0[1103] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \MUX_CTRL_460800:clk\[1107] = zero[2]
Removing Lhs of wire \MUX_CTRL_460800:rst\[1108] = zero[2]
Removing Lhs of wire tmpOE__CTest_RS485_OBDII_TX_net_0[1131] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire Net_6252[1132] = \demux_1:tmp__demux_1_0_reg\[1137]
Removing Rhs of wire Net_5612_1[1138] = \DEMUX_CTRL_460800:control_out_1\[1160]
Removing Rhs of wire Net_5612_1[1138] = \DEMUX_CTRL_460800:control_1\[1169]
Removing Rhs of wire Net_5612_0[1139] = \DEMUX_CTRL_460800:control_out_0\[1161]
Removing Rhs of wire Net_5612_0[1139] = \DEMUX_CTRL_460800:control_0\[1170]
Removing Rhs of wire Net_6210[1143] = \demux_1:tmp__demux_1_1_reg\[1140]
Removing Lhs of wire \DEMUX_CTRL_460800:clk\[1146] = zero[2]
Removing Lhs of wire \DEMUX_CTRL_460800:rst\[1147] = zero[2]
Removing Lhs of wire tmpOE__CTest_RS485_QUAD_RX_net_0[1172] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_RS485_QUAD_TX_net_0[1177] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \Timer_50ms:Net_260\[1183] = zero[2]
Removing Lhs of wire \Timer_50ms:Net_266\[1184] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire Net_6271[1189] = \Timer_50ms:Net_51\[1185]
Removing Lhs of wire \Timer_50ms:Net_102\[1190] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__LED_EN_net_0[1193] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_SIREN_EN_net_0[1199] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__STest_RRB_net_0[1205] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Rhs of wire \WaveDAC:Net_183\[1221] = \WaveDAC:demux:tmp__demux_0_reg\[1226]
Removing Rhs of wire \WaveDAC:Net_107\[1224] = \WaveDAC:demux:tmp__demux_1_reg\[1229]
Removing Rhs of wire \WaveDAC:Net_134\[1227] = \WaveDAC:cydff_1\[1241]
Removing Lhs of wire \WaveDAC:Net_336\[1228] = Net_6342[1230]
Removing Rhs of wire Net_6342[1230] = \Timer_DAC:Net_51\[1249]
Removing Lhs of wire \WaveDAC:VDAC8:Net_83\[1232] = zero[2]
Removing Lhs of wire \WaveDAC:VDAC8:Net_81\[1233] = zero[2]
Removing Lhs of wire \WaveDAC:VDAC8:Net_82\[1234] = zero[2]
Removing Lhs of wire Net_6341[1242] = zero[2]
Removing Lhs of wire \Timer_DAC:Net_260\[1246] = zero[2]
Removing Lhs of wire \Timer_DAC:Net_266\[1247] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire Net_6354[1248] = zero[2]
Removing Lhs of wire \Timer_DAC:Net_102\[1253] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \ADC_AudioStream:vp_ctl_0\[1260] = zero[2]
Removing Lhs of wire \ADC_AudioStream:vp_ctl_2\[1261] = zero[2]
Removing Lhs of wire \ADC_AudioStream:vn_ctl_1\[1262] = zero[2]
Removing Lhs of wire \ADC_AudioStream:vn_ctl_3\[1263] = zero[2]
Removing Lhs of wire \ADC_AudioStream:vp_ctl_1\[1264] = zero[2]
Removing Lhs of wire \ADC_AudioStream:vp_ctl_3\[1265] = zero[2]
Removing Lhs of wire \ADC_AudioStream:vn_ctl_0\[1266] = zero[2]
Removing Lhs of wire \ADC_AudioStream:vn_ctl_2\[1267] = zero[2]
Removing Rhs of wire \ADC_AudioStream:Net_188\[1271] = \ADC_AudioStream:Net_221\[1272]
Removing Lhs of wire \ADC_AudioStream:soc\[1277] = zero[2]
Removing Lhs of wire \ADC_AudioStream:Net_383\[1303] = zero[2]
Removing Lhs of wire tmpOE__RTest_BLOCK_4_EN_net_0[1305] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_BLOCK_3_EN_net_0[1311] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_BLOCK_2_EN_net_0[1317] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_BLOCK_1_EN_net_0[1323] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_DEMUX_C_net_0[1329] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_DEMUX_B_net_0[1335] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_DEMUX_A_net_0[1341] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_DEMUX_COM_net_0[1347] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__LED1_net_0[1353] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__LED2_net_0[1359] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_HSide1_net_0[1365] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_HSide2_net_0[1371] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_HSide3_net_0[1377] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_HSide4_net_0[1383] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_HSide5_net_0[1389] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_HSide6_net_0[1395] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_HSide7_net_0[1401] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__RTest_HSide8_net_0[1407] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__CTest_USB_5V_EN_net_0[1413] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire tmpOE__CTest_CONT_VBATT_EN_net_0[1419] = tmpOE__CTest_USB_DEBUG_RX_net_0[1]
Removing Lhs of wire \UART_230400:BUART:reset_reg\\D\[1424] = zero[2]
Removing Lhs of wire Net_5739D[1429] = zero[2]
Removing Lhs of wire \UART_230400:BUART:rx_bitclk\\D\[1439] = \UART_230400:BUART:rx_bitclk_pre\[177]
Removing Lhs of wire \UART_230400:BUART:rx_parity_error_pre\\D\[1448] = \UART_230400:BUART:rx_parity_error_pre\[254]
Removing Lhs of wire \UART_230400:BUART:rx_break_status\\D\[1449] = zero[2]
Removing Lhs of wire \UART_115200:BUART:reset_reg\\D\[1453] = zero[2]
Removing Lhs of wire Net_5770D[1458] = zero[2]
Removing Lhs of wire \UART_115200:BUART:rx_bitclk\\D\[1468] = \UART_115200:BUART:rx_bitclk_pre\[498]
Removing Lhs of wire \UART_115200:BUART:rx_parity_error_pre\\D\[1477] = \UART_115200:BUART:rx_parity_error_pre\[575]
Removing Lhs of wire \UART_115200:BUART:rx_break_status\\D\[1478] = zero[2]
Removing Lhs of wire \UART_460800:BUART:reset_reg\\D\[1482] = zero[2]
Removing Lhs of wire \UART_460800:BUART:rx_bitclk\\D\[1497] = \UART_460800:BUART:rx_bitclk_pre\[892]
Removing Lhs of wire \UART_460800:BUART:rx_parity_error_pre\\D\[1506] = \UART_460800:BUART:rx_parity_error_pre\[969]
Removing Lhs of wire \UART_460800:BUART:rx_break_status\\D\[1507] = zero[2]
Removing Lhs of wire \WaveDAC:cydff_1\\D\[1511] = zero[2]

------------------------------------------------------
Aliased 0 equations, 428 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__CTest_USB_DEBUG_RX_net_0' (cost = 0):
tmpOE__CTest_USB_DEBUG_RX_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_6336' (cost = 0):
Net_6336 <= (not \UART_230400:BUART:txn\);

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_addressmatch\' (cost = 0):
\UART_230400:BUART:rx_addressmatch\ <= (\UART_230400:BUART:rx_addressmatch2\
	OR \UART_230400:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_bitclk_pre\' (cost = 1):
\UART_230400:BUART:rx_bitclk_pre\ <= ((not \UART_230400:BUART:rx_count_2\ and not \UART_230400:BUART:rx_count_1\ and not \UART_230400:BUART:rx_count_0\));

Note:  Virtual signal Net_568 with ( cost: 120 or cost_inv: 4)  > 90 or with size: 3 > 102 has been made a (soft) node.
Net_568 <= ((not Net_5974_0 and Net_5985 and Net_5974_1)
	OR (not Net_5974_1 and Net_6230 and Net_5974_0)
	OR (not Net_5974_1 and not Net_5974_0 and Net_6121));

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_230400:BUART:rx_bitclk_pre16x\ <= ((not \UART_230400:BUART:rx_count_2\ and \UART_230400:BUART:rx_count_1\ and \UART_230400:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_poll_bit1\' (cost = 1):
\UART_230400:BUART:rx_poll_bit1\ <= ((not \UART_230400:BUART:rx_count_2\ and not \UART_230400:BUART:rx_count_1\ and \UART_230400:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_poll_bit2\' (cost = 1):
\UART_230400:BUART:rx_poll_bit2\ <= ((not \UART_230400:BUART:rx_count_2\ and not \UART_230400:BUART:rx_count_1\ and not \UART_230400:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_230400:BUART:pollingrange\' (cost = 4):
\UART_230400:BUART:pollingrange\ <= ((not \UART_230400:BUART:rx_count_2\ and not \UART_230400:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_115200:BUART:rx_addressmatch\' (cost = 0):
\UART_115200:BUART:rx_addressmatch\ <= (\UART_115200:BUART:rx_addressmatch2\
	OR \UART_115200:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_115200:BUART:rx_bitclk_pre\' (cost = 1):
\UART_115200:BUART:rx_bitclk_pre\ <= ((not \UART_115200:BUART:rx_count_2\ and not \UART_115200:BUART:rx_count_1\ and not \UART_115200:BUART:rx_count_0\));

Note:  Virtual signal Net_822 with ( cost: 120 or cost_inv: 4)  > 90 or with size: 3 > 102 has been made a (soft) node.
Net_822 <= ((not mywire_5_1 and mywire_5_0 and Net_5846)
	OR (not mywire_5_0 and Net_6016 and mywire_5_1)
	OR (not mywire_5_1 and not mywire_5_0 and Net_5849));

Note:  Expanding virtual equation for '\UART_115200:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_115200:BUART:rx_bitclk_pre16x\ <= ((not \UART_115200:BUART:rx_count_2\ and \UART_115200:BUART:rx_count_1\ and \UART_115200:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_115200:BUART:rx_poll_bit1\' (cost = 1):
\UART_115200:BUART:rx_poll_bit1\ <= ((not \UART_115200:BUART:rx_count_2\ and not \UART_115200:BUART:rx_count_1\ and \UART_115200:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_115200:BUART:rx_poll_bit2\' (cost = 1):
\UART_115200:BUART:rx_poll_bit2\ <= ((not \UART_115200:BUART:rx_count_2\ and not \UART_115200:BUART:rx_count_1\ and not \UART_115200:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_115200:BUART:pollingrange\' (cost = 4):
\UART_115200:BUART:pollingrange\ <= ((not \UART_115200:BUART:rx_count_2\ and not \UART_115200:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_115200:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_115200:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for 'Net_5610' (cost = 0):
Net_5610 <= (not \UART_460800:BUART:txn\);

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_addressmatch\' (cost = 0):
\UART_460800:BUART:rx_addressmatch\ <= (\UART_460800:BUART:rx_addressmatch2\
	OR \UART_460800:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_bitclk_pre\' (cost = 1):
\UART_460800:BUART:rx_bitclk_pre\ <= ((not \UART_460800:BUART:rx_count_2\ and not \UART_460800:BUART:rx_count_1\ and not \UART_460800:BUART:rx_count_0\));

Note:  Virtual signal Net_5518 with ( cost: 390 or cost_inv: 14)  > 90 or with size: 9 > 102 has been made a (soft) node.
Net_5518 <= ((not mywire_1_2 and not mywire_1_1 and mywire_1_3 and mywire_1_0 and Net_6203)
	OR (not mywire_1_2 and not mywire_1_1 and not mywire_1_0 and mywire_1_3 and Net_6193)
	OR (not mywire_1_3 and mywire_1_2 and mywire_1_1 and mywire_1_0 and Net_6202)
	OR (not mywire_1_3 and not mywire_1_1 and mywire_1_2 and mywire_1_0 and Net_6200)
	OR (not mywire_1_3 and not mywire_1_2 and mywire_1_1 and mywire_1_0 and Net_6198)
	OR (not mywire_1_3 and not mywire_1_0 and mywire_1_2 and mywire_1_1 and Net_6201)
	OR (not mywire_1_3 and not mywire_1_1 and not mywire_1_0 and mywire_1_2 and Net_6199)
	OR (not mywire_1_3 and not mywire_1_2 and not mywire_1_0 and mywire_1_1 and Net_6197)
	OR (not mywire_1_3 and not mywire_1_2 and not mywire_1_1 and not mywire_1_0 and Net_6237));

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_460800:BUART:rx_bitclk_pre16x\ <= ((not \UART_460800:BUART:rx_count_2\ and \UART_460800:BUART:rx_count_1\ and \UART_460800:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_poll_bit1\' (cost = 1):
\UART_460800:BUART:rx_poll_bit1\ <= ((not \UART_460800:BUART:rx_count_2\ and not \UART_460800:BUART:rx_count_1\ and \UART_460800:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_poll_bit2\' (cost = 1):
\UART_460800:BUART:rx_poll_bit2\ <= ((not \UART_460800:BUART:rx_count_2\ and not \UART_460800:BUART:rx_count_1\ and not \UART_460800:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:pollingrange\' (cost = 4):
\UART_460800:BUART:pollingrange\ <= ((not \UART_460800:BUART:rx_count_2\ and not \UART_460800:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_460800:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ <= (not \UART_460800:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (\UART_460800:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not \UART_460800:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (\UART_460800:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (\UART_460800:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_4\)
	OR (not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (\UART_460800:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\UART_460800:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_4\)
	OR (not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_115200:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_115200:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\UART_460800:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not \UART_460800:BUART:pollcount_1\ and not \UART_460800:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not \UART_460800:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\' (cost = 2):
\UART_460800:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ <= ((not \UART_460800:BUART:pollcount_0\ and \UART_460800:BUART:pollcount_1\)
	OR (not \UART_460800:BUART:pollcount_1\ and \UART_460800:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_postpoll\' (cost = 72):
\UART_230400:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_568 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_568 and not MODIN1_1 and not \UART_230400:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_230400:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_230400:BUART:rx_parity_bit\)
	OR (Net_568 and MODIN1_0 and \UART_230400:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_568 and not MODIN1_1 and not \UART_230400:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_230400:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_230400:BUART:rx_parity_bit\)
	OR (Net_568 and MODIN1_0 and \UART_230400:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_115200:BUART:rx_postpoll\' (cost = 72):
\UART_115200:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_822 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_822 and not MODIN5_1 and not \UART_115200:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_115200:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_115200:BUART:rx_parity_bit\)
	OR (Net_822 and MODIN5_0 and \UART_115200:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_115200:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_822 and not MODIN5_1 and not \UART_115200:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_115200:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_115200:BUART:rx_parity_bit\)
	OR (Net_822 and MODIN5_0 and \UART_115200:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_postpoll\' (cost = 72):
\UART_460800:BUART:rx_postpoll\ <= (\UART_460800:BUART:pollcount_1\
	OR (Net_5518 and \UART_460800:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_460800:BUART:pollcount_1\ and not Net_5518 and not \UART_460800:BUART:rx_parity_bit\)
	OR (not \UART_460800:BUART:pollcount_1\ and not \UART_460800:BUART:pollcount_0\ and not \UART_460800:BUART:rx_parity_bit\)
	OR (\UART_460800:BUART:pollcount_1\ and \UART_460800:BUART:rx_parity_bit\)
	OR (Net_5518 and \UART_460800:BUART:pollcount_0\ and \UART_460800:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_460800:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_460800:BUART:pollcount_1\ and not Net_5518 and not \UART_460800:BUART:rx_parity_bit\)
	OR (not \UART_460800:BUART:pollcount_1\ and not \UART_460800:BUART:pollcount_0\ and not \UART_460800:BUART:rx_parity_bit\)
	OR (\UART_460800:BUART:pollcount_1\ and \UART_460800:BUART:rx_parity_bit\)
	OR (Net_5518 and \UART_460800:BUART:pollcount_0\ and \UART_460800:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 97 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_230400:BUART:rx_status_0\ to zero
Aliasing \UART_230400:BUART:rx_status_6\ to zero
Aliasing \UART_115200:BUART:rx_status_0\ to zero
Aliasing \UART_115200:BUART:rx_status_6\ to zero
Aliasing \UART_460800:BUART:rx_status_0\ to zero
Aliasing \UART_460800:BUART:rx_status_6\ to zero
Aliasing \UART_230400:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_230400:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_230400:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_115200:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_115200:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_115200:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_460800:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_460800:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_460800:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_230400:BUART:rx_bitclk_enable\[141] = \UART_230400:BUART:rx_bitclk\[189]
Removing Lhs of wire \UART_230400:BUART:rx_status_0\[240] = zero[2]
Removing Lhs of wire \UART_230400:BUART:rx_status_6\[249] = zero[2]
Removing Rhs of wire \UART_115200:BUART:rx_bitclk_enable\[462] = \UART_115200:BUART:rx_bitclk\[510]
Removing Lhs of wire \UART_115200:BUART:rx_status_0\[561] = zero[2]
Removing Lhs of wire \UART_115200:BUART:rx_status_6\[570] = zero[2]
Removing Rhs of wire \UART_460800:BUART:rx_bitclk_enable\[856] = \UART_460800:BUART:rx_bitclk\[904]
Removing Lhs of wire \UART_460800:BUART:rx_status_0\[955] = zero[2]
Removing Lhs of wire \UART_460800:BUART:rx_status_6\[964] = zero[2]
Removing Lhs of wire \ADC_AudioStream:Net_188\[1271] = \ADC_AudioStream:Net_385\[1269]
Removing Lhs of wire \UART_230400:BUART:tx_ctrl_mark_last\\D\[1431] = \UART_230400:BUART:tx_ctrl_mark_last\[132]
Removing Lhs of wire \UART_230400:BUART:rx_markspace_status\\D\[1443] = zero[2]
Removing Lhs of wire \UART_230400:BUART:rx_parity_error_status\\D\[1444] = zero[2]
Removing Lhs of wire \UART_230400:BUART:rx_addr_match_status\\D\[1446] = zero[2]
Removing Lhs of wire \UART_230400:BUART:rx_markspace_pre\\D\[1447] = \UART_230400:BUART:rx_markspace_pre\[253]
Removing Lhs of wire \UART_230400:BUART:rx_parity_bit\\D\[1452] = \UART_230400:BUART:rx_parity_bit\[259]
Removing Lhs of wire \UART_115200:BUART:tx_ctrl_mark_last\\D\[1460] = \UART_115200:BUART:tx_ctrl_mark_last\[453]
Removing Lhs of wire \UART_115200:BUART:rx_markspace_status\\D\[1472] = zero[2]
Removing Lhs of wire \UART_115200:BUART:rx_parity_error_status\\D\[1473] = zero[2]
Removing Lhs of wire \UART_115200:BUART:rx_addr_match_status\\D\[1475] = zero[2]
Removing Lhs of wire \UART_115200:BUART:rx_markspace_pre\\D\[1476] = \UART_115200:BUART:rx_markspace_pre\[574]
Removing Lhs of wire \UART_115200:BUART:rx_parity_bit\\D\[1481] = \UART_115200:BUART:rx_parity_bit\[580]
Removing Lhs of wire \UART_460800:BUART:tx_ctrl_mark_last\\D\[1489] = \UART_460800:BUART:tx_ctrl_mark_last\[847]
Removing Lhs of wire \UART_460800:BUART:rx_markspace_status\\D\[1501] = zero[2]
Removing Lhs of wire \UART_460800:BUART:rx_parity_error_status\\D\[1502] = zero[2]
Removing Lhs of wire \UART_460800:BUART:rx_addr_match_status\\D\[1504] = zero[2]
Removing Lhs of wire \UART_460800:BUART:rx_markspace_pre\\D\[1505] = \UART_460800:BUART:rx_markspace_pre\[968]
Removing Lhs of wire \UART_460800:BUART:rx_parity_bit\\D\[1510] = \UART_460800:BUART:rx_parity_bit\[974]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_230400:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_230400:BUART:rx_parity_bit\ and Net_568 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_230400:BUART:rx_parity_bit\)
	OR (not Net_568 and not MODIN1_1 and \UART_230400:BUART:rx_parity_bit\)
	OR (not \UART_230400:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_115200:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_115200:BUART:rx_parity_bit\ and Net_822 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_115200:BUART:rx_parity_bit\)
	OR (not Net_822 and not MODIN5_1 and \UART_115200:BUART:rx_parity_bit\)
	OR (not \UART_115200:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART_460800:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \UART_460800:BUART:rx_parity_bit\ and Net_5518 and \UART_460800:BUART:pollcount_0\)
	OR (not \UART_460800:BUART:pollcount_1\ and not \UART_460800:BUART:pollcount_0\ and \UART_460800:BUART:rx_parity_bit\)
	OR (not \UART_460800:BUART:pollcount_1\ and not Net_5518 and \UART_460800:BUART:rx_parity_bit\)
	OR (not \UART_460800:BUART:rx_parity_bit\ and \UART_460800:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 F1-TestFixture.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.159ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Tuesday, 05 January 2021 10:50:52
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -d CY8C5467AXI-LP108 F1-TestFixture.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_230400:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_5739 from registered to combinatorial
    Converted constant MacroCell: \UART_230400:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_230400:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_230400:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_230400:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_115200:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_5770 from registered to combinatorial
    Converted constant MacroCell: \UART_115200:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_115200:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_115200:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_115200:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'DividedClock'. Fanout=0, Signal=ClockBlock_DividedClock
    Digital Clock 1: Automatic-assigning  clock 'UART_460800_IntClock'. Fanout=1, Signal=\UART_460800:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_230400_IntClock'. Fanout=1, Signal=\UART_230400:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_AudioStream_theACLK'. Fanout=2, Signal=\ADC_AudioStream:Net_385\
    Digital Clock 3: Automatic-assigning  clock 'UART_115200_IntClock'. Fanout=1, Signal=\UART_115200:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'timer_clock_2'. Fanout=1, Signal=Net_6361
    Digital Clock 5: Automatic-assigning  clock 'timer_clock'. Fanout=3, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_230400:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_230400_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_230400_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_115200:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_115200_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_115200_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_460800:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_460800_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_460800_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_460800:BUART:rx_last_split\, Duplicate of Net_5518_split 
    MacroCell: Name=\UART_460800:BUART:rx_last_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !mywire_1_3 * !mywire_1_2 * mywire_1_1 * !mywire_1_0 * Net_6197
            + !mywire_1_3 * !mywire_1_2 * mywire_1_1 * mywire_1_0 * Net_6198
            + !mywire_1_3 * mywire_1_2 * !mywire_1_1 * !mywire_1_0 * Net_6199
            + !mywire_1_3 * mywire_1_2 * !mywire_1_1 * mywire_1_0 * Net_6200
            + !mywire_1_3 * mywire_1_2 * mywire_1_1 * !mywire_1_0 * Net_6201
            + !mywire_1_3 * mywire_1_2 * mywire_1_1 * mywire_1_0 * Net_6202
            + mywire_1_3 * !mywire_1_2 * !mywire_1_1 * !mywire_1_0 * Net_6193
            + mywire_1_3 * !mywire_1_2 * !mywire_1_1 * mywire_1_0 * Net_6203
        );
        Output = \UART_460800:BUART:rx_last_split\ (fanout=1)

    Removing \UART_460800:BUART:rx_parity_bit\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_460800:BUART:rx_address_detected\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_460800:BUART:rx_parity_error_pre\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_460800:BUART:rx_markspace_pre\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_460800:BUART:rx_state_1\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_state_1\ (fanout=8)

    Removing \UART_460800:BUART:tx_parity_bit\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_460800:BUART:tx_mark\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:tx_mark\ (fanout=0)

    Removing \UART_115200:BUART:rx_parity_bit\, Duplicate of \UART_115200:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_115200:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_115200:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_115200:BUART:rx_address_detected\, Duplicate of \UART_115200:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_115200:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_115200:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_115200:BUART:rx_parity_error_pre\, Duplicate of \UART_115200:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_115200:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_115200:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_115200:BUART:rx_markspace_pre\, Duplicate of \UART_115200:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_115200:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_115200:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_115200:BUART:rx_state_1\, Duplicate of \UART_115200:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_115200:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_115200:BUART:rx_state_1\ (fanout=8)

    Removing \UART_115200:BUART:tx_parity_bit\, Duplicate of \UART_115200:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_115200:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_115200:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_115200:BUART:tx_mark\, Duplicate of \UART_115200:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_115200:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_115200:BUART:tx_mark\ (fanout=0)

    Removing \UART_230400:BUART:rx_parity_bit\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_230400:BUART:rx_address_detected\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_230400:BUART:rx_parity_error_pre\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_230400:BUART:rx_markspace_pre\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_230400:BUART:rx_state_1\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_state_1\ (fanout=8)

    Removing \UART_230400:BUART:tx_parity_bit\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_230400:BUART:tx_mark\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CTest_USB_DEBUG_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTest_USB_DEBUG_RX(0)__PA ,
            fb => Net_6016 ,
            pad => CTest_USB_DEBUG_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_RS485_CONT_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_RS485_CONT_TX(0)__PA ,
            pin_input => Net_6001 ,
            pad => RTest_RS485_CONT_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_RS485_CONT_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_RS485_CONT_RX(0)__PA ,
            fb => Net_6230 ,
            pad => RTest_RS485_CONT_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CTest_RS485_RELAY_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTest_RS485_RELAY_TX(0)__PA ,
            pin_input => Net_6244 ,
            pad => CTest_RS485_RELAY_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_UART_SIREN_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_UART_SIREN_RX(0)__PA ,
            fb => Net_5985 ,
            pad => RTest_UART_SIREN_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CTest_RS485_RELAY_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTest_RS485_RELAY_RX(0)__PA ,
            fb => Net_6121 ,
            pad => CTest_RS485_RELAY_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_UART_SIREN_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_UART_SIREN_TX(0)__PA ,
            pin_input => Net_6000 ,
            pad => RTest_UART_SIREN_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_RS485_DLink1_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_RS485_DLink1_RX(0)__PA ,
            fb => Net_5849 ,
            pad => RTest_RS485_DLink1_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_RS485_DLink2_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_RS485_DLink2_RX(0)__PA ,
            fb => Net_5846 ,
            pad => RTest_RS485_DLink2_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PB_NextAction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PB_NextAction(0)__PA ,
            pad => PB_NextAction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIAG_UART_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIAG_UART_TX(0)__PA ,
            pin_input => Net_6243 ,
            pad => DIAG_UART_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_DATA_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DATA_8(0)__PA ,
            fb => Net_6203 ,
            pad => QUAD_DATA_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_DATA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DATA_1(0)__PA ,
            fb => Net_6197 ,
            pad => QUAD_DATA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_DATA_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DATA_2(0)__PA ,
            fb => Net_6198 ,
            pad => QUAD_DATA_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_DATA_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DATA_3(0)__PA ,
            fb => Net_6199 ,
            pad => QUAD_DATA_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_DATA_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DATA_4(0)__PA ,
            fb => Net_6200 ,
            pad => QUAD_DATA_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_DATA_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DATA_5(0)__PA ,
            fb => Net_6201 ,
            pad => QUAD_DATA_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_DATA_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DATA_6(0)__PA ,
            fb => Net_6202 ,
            pad => QUAD_DATA_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_DATA_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DATA_7(0)__PA ,
            fb => Net_6193 ,
            pad => QUAD_DATA_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CTest_RS485_OBDII_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTest_RS485_OBDII_TX(0)__PA ,
            pin_input => Net_6252 ,
            pad => CTest_RS485_OBDII_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CTest_RS485_QUAD_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTest_RS485_QUAD_RX(0)__PA ,
            fb => Net_6237 ,
            pad => CTest_RS485_QUAD_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_RS485_QUAD_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_RS485_QUAD_TX(0)__PA ,
            pin_input => Net_6210 ,
            pad => RTest_RS485_QUAD_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_EN(0)__PA ,
            pad => LED_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_SIREN_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_SIREN_EN(0)__PA ,
            pad => RTest_SIREN_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STest_RRB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STest_RRB(0)__PA ,
            analog_term => Net_6407 ,
            pad => STest_RRB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_BLOCK_4_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_BLOCK_4_EN(0)__PA ,
            pad => RTest_BLOCK_4_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_BLOCK_3_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_BLOCK_3_EN(0)__PA ,
            pad => RTest_BLOCK_3_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_BLOCK_2_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_BLOCK_2_EN(0)__PA ,
            pad => RTest_BLOCK_2_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_BLOCK_1_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_BLOCK_1_EN(0)__PA ,
            pad => RTest_BLOCK_1_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_DEMUX_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_DEMUX_C(0)__PA ,
            pad => RTest_DEMUX_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_DEMUX_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_DEMUX_B(0)__PA ,
            pad => RTest_DEMUX_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_DEMUX_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_DEMUX_A(0)__PA ,
            pad => RTest_DEMUX_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_DEMUX_COM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_DEMUX_COM(0)__PA ,
            pad => RTest_DEMUX_COM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_HSide1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_HSide1(0)__PA ,
            pad => RTest_HSide1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_HSide2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_HSide2(0)__PA ,
            pad => RTest_HSide2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_HSide3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_HSide3(0)__PA ,
            pad => RTest_HSide3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_HSide4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_HSide4(0)__PA ,
            pad => RTest_HSide4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_HSide5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_HSide5(0)__PA ,
            pad => RTest_HSide5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_HSide6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_HSide6(0)__PA ,
            pad => RTest_HSide6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_HSide7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_HSide7(0)__PA ,
            pad => RTest_HSide7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTest_HSide8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTest_HSide8(0)__PA ,
            pad => RTest_HSide8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CTest_USB_5V_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTest_USB_5V_EN(0)__PA ,
            pad => CTest_USB_5V_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CTest_CONT_VBATT_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTest_CONT_VBATT_EN(0)__PA ,
            pad => CTest_CONT_VBATT_EN(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_5518_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !mywire_1_3 * !mywire_1_2 * mywire_1_1 * !mywire_1_0 * Net_6197
            + !mywire_1_3 * !mywire_1_2 * mywire_1_1 * mywire_1_0 * Net_6198
            + !mywire_1_3 * mywire_1_2 * !mywire_1_1 * !mywire_1_0 * Net_6199
            + !mywire_1_3 * mywire_1_2 * !mywire_1_1 * mywire_1_0 * Net_6200
            + !mywire_1_3 * mywire_1_2 * mywire_1_1 * !mywire_1_0 * Net_6201
            + !mywire_1_3 * mywire_1_2 * mywire_1_1 * mywire_1_0 * Net_6202
            + mywire_1_3 * !mywire_1_2 * !mywire_1_1 * !mywire_1_0 * Net_6193
            + mywire_1_3 * !mywire_1_2 * !mywire_1_1 * mywire_1_0 * Net_6203
        );
        Output = Net_5518_split (fanout=2)

    MacroCell: Name=\UART_230400:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\
            + !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\
        );
        Output = \UART_230400:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_fifo_empty\ * 
              \UART_230400:BUART:tx_state_2\
        );
        Output = \UART_230400:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_fifo_notfull\
        );
        Output = \UART_230400:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_568 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_230400:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_230400:BUART:rx_load_fifo\ * 
              \UART_230400:BUART:rx_fifofull\
        );
        Output = \UART_230400:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_230400:BUART:rx_fifonotempty\ * 
              \UART_230400:BUART:rx_state_stop1_reg\
        );
        Output = \UART_230400:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_6244, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:txn\ * !Net_5977_1 * !Net_5977_0
        );
        Output = Net_6244 (fanout=1)

    MacroCell: Name=Net_6001, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:txn\ * !Net_5977_1 * Net_5977_0
        );
        Output = Net_6001 (fanout=1)

    MacroCell: Name=Net_6000, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:txn\ * Net_5977_1 * !Net_5977_0
        );
        Output = Net_6000 (fanout=1)

    MacroCell: Name=Net_6243, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:txn\
        );
        Output = Net_6243 (fanout=1)

    MacroCell: Name=\UART_115200:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\
            + !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\
        );
        Output = \UART_115200:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_115200:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_fifo_empty\ * 
              \UART_115200:BUART:tx_state_2\
        );
        Output = \UART_115200:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_115200:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:tx_fifo_notfull\
        );
        Output = \UART_115200:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_115200:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\
        );
        Output = \UART_115200:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_115200:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_822 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_115200:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_115200:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_115200:BUART:rx_load_fifo\ * 
              \UART_115200:BUART:rx_fifofull\
        );
        Output = \UART_115200:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_115200:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_115200:BUART:rx_fifonotempty\ * 
              \UART_115200:BUART:rx_state_stop1_reg\
        );
        Output = \UART_115200:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_568, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6121 * !Net_5974_1 * !Net_5974_0
            + !Net_5974_1 * Net_5974_0 * Net_6230_SYNCOUT
            + Net_5974_1 * !Net_5974_0 * Net_5985_SYNCOUT
        );
        Output = Net_568 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_822, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6016 * mywire_5_1 * !mywire_5_0
            + Net_5849 * !mywire_5_1 * !mywire_5_0
            + !mywire_5_1 * mywire_5_0 * Net_5846
        );
        Output = Net_822 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART_460800:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\
            + !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\
        );
        Output = \UART_460800:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_fifo_empty\ * 
              \UART_460800:BUART:tx_state_2\
        );
        Output = \UART_460800:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_fifo_notfull\
        );
        Output = \UART_460800:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\
        );
        Output = \UART_460800:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_460800:BUART:pollcount_1\
            + Net_5518 * \UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_460800:BUART:rx_load_fifo\ * 
              \UART_460800:BUART:rx_fifofull\
        );
        Output = \UART_460800:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_460800:BUART:rx_fifonotempty\ * 
              \UART_460800:BUART:rx_state_stop1_reg\
        );
        Output = \UART_460800:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_5518, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !mywire_1_3 * !mywire_1_2 * !mywire_1_1 * !mywire_1_0 * 
              Net_6237
            + Net_5518_split
        );
        Output = Net_5518 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_6252, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:txn\ * !Net_5612_1 * !Net_5612_0
        );
        Output = Net_6252 (fanout=1)

    MacroCell: Name=Net_6210, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:txn\ * !Net_5612_1 * Net_5612_0
        );
        Output = Net_6210 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\UART_230400:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_230400:BUART:txn\ * \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:txn\ * \UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_state_1\ * 
              \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_shift_out\ * 
              !\UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_state_1\ * 
              \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              !\UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_shift_out\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              !\UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:txn\ (fanout=4)

    MacroCell: Name=\UART_230400:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              \UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_230400:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              !\UART_230400:BUART:tx_fifo_empty\
            + !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_fifo_empty\ * 
              !\UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_fifo_empty\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_230400:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              \UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_230400:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_230400:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_230400:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_230400:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              \UART_230400:BUART:rx_state_2\ * !Net_568 * !MODIN1_1
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              \UART_230400:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_230400:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_230400:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_230400:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !Net_568 * 
              \UART_230400:BUART:rx_last\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_230400:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * 
              !\UART_230400:BUART:rx_count_0\
        );
        Output = \UART_230400:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_230400:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * !Net_568 * MODIN1_1
            + !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * Net_568 * !MODIN1_1 * 
              MODIN1_0
            + !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * !Net_568 * MODIN1_0
            + !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * Net_568 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_230400:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\ * 
              !Net_568 * !MODIN1_1
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_230400:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6121 * !Net_5974_1 * !Net_5974_0
            + !Net_5974_1 * Net_5974_0 * Net_6230_SYNCOUT
            + Net_5974_1 * !Net_5974_0 * Net_5985_SYNCOUT
        );
        Output = \UART_230400:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_115200:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_115200:BUART:txn\ * \UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_bitclk\
            + \UART_115200:BUART:txn\ * \UART_115200:BUART:tx_state_2\
            + !\UART_115200:BUART:tx_state_1\ * 
              \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_shift_out\ * 
              !\UART_115200:BUART:tx_state_2\
            + !\UART_115200:BUART:tx_state_1\ * 
              \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\ * 
              !\UART_115200:BUART:tx_bitclk\
            + \UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_shift_out\ * 
              !\UART_115200:BUART:tx_state_2\ * 
              !\UART_115200:BUART:tx_counter_dp\ * 
              \UART_115200:BUART:tx_bitclk\
        );
        Output = \UART_115200:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_115200:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_115200:BUART:tx_state_1\ * \UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_2\ * 
              \UART_115200:BUART:tx_counter_dp\ * 
              \UART_115200:BUART:tx_bitclk\
            + \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\ * \UART_115200:BUART:tx_bitclk\
        );
        Output = \UART_115200:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_115200:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              !\UART_115200:BUART:tx_fifo_empty\
            + !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_fifo_empty\ * 
              !\UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_1\ * \UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_fifo_empty\ * 
              \UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\ * \UART_115200:BUART:tx_bitclk\
        );
        Output = \UART_115200:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_115200:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_1\ * \UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_1\ * \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\ * \UART_115200:BUART:tx_bitclk\
            + \UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_2\ * 
              \UART_115200:BUART:tx_counter_dp\ * 
              \UART_115200:BUART:tx_bitclk\
        );
        Output = \UART_115200:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_115200:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_state_2\
            + !\UART_115200:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_115200:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_115200:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_115200:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_115200:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              \UART_115200:BUART:rx_state_2\ * !Net_822 * !MODIN5_1
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              \UART_115200:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_115200:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_115200:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_115200:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_115200:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\ * \UART_115200:BUART:rx_state_2\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_115200:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_115200:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_2\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !Net_822 * 
              \UART_115200:BUART:rx_last\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_115200:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_115200:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * 
              !\UART_115200:BUART:rx_count_0\
        );
        Output = \UART_115200:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_115200:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_state_3\ * \UART_115200:BUART:rx_state_2\
        );
        Output = \UART_115200:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * !Net_822 * MODIN5_1
            + !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * Net_822 * !MODIN5_1 * 
              MODIN5_0
            + !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * !Net_822 * MODIN5_0
            + !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * Net_822 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\UART_115200:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\ * \UART_115200:BUART:rx_state_2\ * 
              !Net_822 * !MODIN5_1
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\ * \UART_115200:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_115200:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_115200:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6016 * mywire_5_1 * !mywire_5_0
            + Net_5849 * !mywire_5_1 * !mywire_5_0
            + !mywire_5_1 * mywire_5_0 * Net_5846
        );
        Output = \UART_115200:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_460800:BUART:txn\ * \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:txn\ * \UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_state_1\ * 
              \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_shift_out\ * 
              !\UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_state_1\ * 
              \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              !\UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_shift_out\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              !\UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:txn\ (fanout=3)

    MacroCell: Name=\UART_460800:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              \UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_460800:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              !\UART_460800:BUART:tx_fifo_empty\
            + !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_fifo_empty\ * 
              !\UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_fifo_empty\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_460800:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              \UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_460800:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_460800:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_460800:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_460800:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_460800:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_460800:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_460800:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * !Net_5518 * 
              \UART_460800:BUART:rx_last\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_460800:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              !\UART_460800:BUART:rx_count_0\
        );
        Output = \UART_460800:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_460800:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\
        );
        Output = \UART_460800:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              !\UART_460800:BUART:pollcount_1\ * Net_5518 * 
              \UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              \UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              \UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_460800:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * !Net_5518 * 
              \UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * Net_5518 * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_460800:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !mywire_1_3 * !mywire_1_2 * !mywire_1_1 * !mywire_1_0 * 
              Net_6237
            + Net_5518_split
        );
        Output = \UART_460800:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_230400:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            cs_addr_2 => \UART_230400:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_230400:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_230400:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_230400:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_230400:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_230400:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            cs_addr_0 => \UART_230400:BUART:counter_load_not\ ,
            ce0_reg => \UART_230400:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_230400:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_230400:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            cs_addr_2 => \UART_230400:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_230400:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_230400:BUART:rx_bitclk_enable\ ,
            route_si => \UART_230400:BUART:rx_postpoll\ ,
            f0_load => \UART_230400:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_230400:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_230400:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_115200:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_115200:Net_9\ ,
            cs_addr_2 => \UART_115200:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_115200:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_115200:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_115200:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_115200:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_115200:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_115200:Net_9\ ,
            cs_addr_0 => \UART_115200:BUART:counter_load_not\ ,
            ce0_reg => \UART_115200:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_115200:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_115200:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_115200:Net_9\ ,
            cs_addr_2 => \UART_115200:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_115200:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_115200:BUART:rx_bitclk_enable\ ,
            route_si => \UART_115200:BUART:rx_postpoll\ ,
            f0_load => \UART_115200:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_115200:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_115200:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_460800:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            cs_addr_2 => \UART_460800:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_460800:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_460800:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_460800:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_460800:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_460800:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            cs_addr_0 => \UART_460800:BUART:counter_load_not\ ,
            ce0_reg => \UART_460800:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_460800:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_460800:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            cs_addr_2 => \UART_460800:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_460800:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_460800:BUART:rx_bitclk_enable\ ,
            route_si => \UART_460800:BUART:rx_postpoll\ ,
            f0_load => \UART_460800:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_460800:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_460800:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_230400:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            status_3 => \UART_230400:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_230400:BUART:tx_status_2\ ,
            status_1 => \UART_230400:BUART:tx_fifo_empty\ ,
            status_0 => \UART_230400:BUART:tx_status_0\ ,
            interrupt => Net_5742 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_230400:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            status_5 => \UART_230400:BUART:rx_status_5\ ,
            status_4 => \UART_230400:BUART:rx_status_4\ ,
            status_3 => \UART_230400:BUART:rx_status_3\ ,
            interrupt => Net_5743 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_115200:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_115200:Net_9\ ,
            status_3 => \UART_115200:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_115200:BUART:tx_status_2\ ,
            status_1 => \UART_115200:BUART:tx_fifo_empty\ ,
            status_0 => \UART_115200:BUART:tx_status_0\ ,
            interrupt => Net_5773 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_115200:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_115200:Net_9\ ,
            status_5 => \UART_115200:BUART:rx_status_5\ ,
            status_4 => \UART_115200:BUART:rx_status_4\ ,
            status_3 => \UART_115200:BUART:rx_status_3\ ,
            interrupt => Net_5774 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_460800:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            status_3 => \UART_460800:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_460800:BUART:tx_status_2\ ,
            status_1 => \UART_460800:BUART:tx_fifo_empty\ ,
            status_0 => \UART_460800:BUART:tx_status_0\ ,
            interrupt => Net_6188 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_460800:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            status_5 => \UART_460800:BUART:rx_status_5\ ,
            status_4 => \UART_460800:BUART:rx_status_4\ ,
            status_3 => \UART_460800:BUART:rx_status_3\ ,
            interrupt => Net_5623 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =RTest_RS485_CONT_RX(0)_SYNC
        PORT MAP (
            in => Net_6230 ,
            out => Net_6230_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RTest_UART_SIREN_RX(0)_SYNC
        PORT MAP (
            in => Net_5985 ,
            out => Net_5985_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\DEMUX_CTRL_230400:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DEMUX_CTRL_230400:control_7\ ,
            control_6 => \DEMUX_CTRL_230400:control_6\ ,
            control_5 => \DEMUX_CTRL_230400:control_5\ ,
            control_4 => \DEMUX_CTRL_230400:control_4\ ,
            control_3 => \DEMUX_CTRL_230400:control_3\ ,
            control_2 => \DEMUX_CTRL_230400:control_2\ ,
            control_1 => Net_5977_1 ,
            control_0 => Net_5977_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MUX_CTRL_230400:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MUX_CTRL_230400:control_7\ ,
            control_6 => \MUX_CTRL_230400:control_6\ ,
            control_5 => \MUX_CTRL_230400:control_5\ ,
            control_4 => \MUX_CTRL_230400:control_4\ ,
            control_3 => \MUX_CTRL_230400:control_3\ ,
            control_2 => \MUX_CTRL_230400:control_2\ ,
            control_1 => Net_5974_1 ,
            control_0 => Net_5974_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MUX_CTRL_115200:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MUX_CTRL_115200:control_7\ ,
            control_6 => \MUX_CTRL_115200:control_6\ ,
            control_5 => \MUX_CTRL_115200:control_5\ ,
            control_4 => \MUX_CTRL_115200:control_4\ ,
            control_3 => \MUX_CTRL_115200:control_3\ ,
            control_2 => \MUX_CTRL_115200:control_2\ ,
            control_1 => mywire_5_1 ,
            control_0 => mywire_5_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MUX_CTRL_460800:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MUX_CTRL_460800:control_7\ ,
            control_6 => \MUX_CTRL_460800:control_6\ ,
            control_5 => \MUX_CTRL_460800:control_5\ ,
            control_4 => \MUX_CTRL_460800:control_4\ ,
            control_3 => mywire_1_3 ,
            control_2 => mywire_1_2 ,
            control_1 => mywire_1_1 ,
            control_0 => mywire_1_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DEMUX_CTRL_460800:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DEMUX_CTRL_460800:control_7\ ,
            control_6 => \DEMUX_CTRL_460800:control_6\ ,
            control_5 => \DEMUX_CTRL_460800:control_5\ ,
            control_4 => \DEMUX_CTRL_460800:control_4\ ,
            control_3 => \DEMUX_CTRL_460800:control_3\ ,
            control_2 => \DEMUX_CTRL_460800:control_2\ ,
            control_1 => Net_5612_1 ,
            control_0 => Net_5612_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_230400:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            load => \UART_230400:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_230400:BUART:rx_count_2\ ,
            count_1 => \UART_230400:BUART:rx_count_1\ ,
            count_0 => \UART_230400:BUART:rx_count_0\ ,
            tc => \UART_230400:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_115200:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_115200:Net_9\ ,
            load => \UART_115200:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_115200:BUART:rx_count_2\ ,
            count_1 => \UART_115200:BUART:rx_count_1\ ,
            count_0 => \UART_115200:BUART:rx_count_0\ ,
            tc => \UART_115200:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_460800:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            load => \UART_460800:BUART:rx_counter_load\ ,
            count_6 => \UART_460800:BUART:rx_count_6\ ,
            count_5 => \UART_460800:BUART:rx_count_5\ ,
            count_4 => \UART_460800:BUART:rx_count_4\ ,
            count_3 => \UART_460800:BUART:rx_count_3\ ,
            count_2 => \UART_460800:BUART:rx_count_2\ ,
            count_1 => \UART_460800:BUART:rx_count_1\ ,
            count_0 => \UART_460800:BUART:rx_count_0\ ,
            tc => \UART_460800:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC:Wave1_DMA\
        PORT MAP (
            dmareq => Net_6342 ,
            termin => zero ,
            termout => Net_6343 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_6344 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_UART_230400
        PORT MAP (
            interrupt => Net_5743 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_230400:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_5742 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_115200:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_5773 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_UART_115200
        PORT MAP (
            interrupt => Net_5774 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer_20ms
        PORT MAP (
            interrupt => Net_6134 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer_10ms
        PORT MAP (
            interrupt => Net_6155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_UART_460800
        PORT MAP (
            interrupt => Net_5623 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\UART_460800:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6188 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer_50ms
        PORT MAP (
            interrupt => Net_6271 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ADC_AudioStream
        PORT MAP (
            interrupt => Net_6400 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_AudioStream:IRQ\
        PORT MAP (
            interrupt => Net_6400 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   49 :   23 :   72 : 68.06 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   80 :  112 :  192 : 41.67 %
  Unique P-terms              :  148 :  236 :  384 : 38.54 %
  Total P-terms               :  183 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    2 :    2 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    1 :    2 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.652ms
Tech Mapping phase: Elapsed time ==> 0s.749ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : CTest_CONT_VBATT_EN(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : CTest_RS485_OBDII_TX(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : CTest_RS485_QUAD_RX(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : CTest_RS485_RELAY_RX(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : CTest_RS485_RELAY_TX(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : CTest_USB_5V_EN(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : CTest_USB_DEBUG_RX(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : DIAG_UART_TX(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LED_EN(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PB_NextAction(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : QUAD_DATA_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : QUAD_DATA_2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : QUAD_DATA_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : QUAD_DATA_4(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : QUAD_DATA_5(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : QUAD_DATA_6(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : QUAD_DATA_7(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : QUAD_DATA_8(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : RTest_BLOCK_1_EN(0) (fixed)
IO_6@[IOP=(15)][IoId=(6)] : RTest_BLOCK_2_EN(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : RTest_BLOCK_3_EN(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : RTest_BLOCK_4_EN(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : RTest_DEMUX_A(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : RTest_DEMUX_B(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RTest_DEMUX_C(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : RTest_DEMUX_COM(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : RTest_HSide1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : RTest_HSide2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : RTest_HSide3(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : RTest_HSide4(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : RTest_HSide5(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : RTest_HSide6(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : RTest_HSide7(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : RTest_HSide8(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RTest_RS485_CONT_RX(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : RTest_RS485_CONT_TX(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : RTest_RS485_DLink1_RX(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : RTest_RS485_DLink2_RX(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RTest_RS485_QUAD_TX(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : RTest_SIREN_EN(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : RTest_UART_SIREN_RX(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : RTest_UART_SIREN_TX(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : STest_RRB(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_AudioStream:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_AudioStream:vRef_Vdda_1\
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 42% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : CTest_CONT_VBATT_EN(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : CTest_RS485_OBDII_TX(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : CTest_RS485_QUAD_RX(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : CTest_RS485_RELAY_RX(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : CTest_RS485_RELAY_TX(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : CTest_USB_5V_EN(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : CTest_USB_DEBUG_RX(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : DIAG_UART_TX(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LED_EN(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PB_NextAction(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : QUAD_DATA_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : QUAD_DATA_2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : QUAD_DATA_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : QUAD_DATA_4(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : QUAD_DATA_5(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : QUAD_DATA_6(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : QUAD_DATA_7(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : QUAD_DATA_8(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : RTest_BLOCK_1_EN(0) (fixed)
IO_6@[IOP=(15)][IoId=(6)] : RTest_BLOCK_2_EN(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : RTest_BLOCK_3_EN(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : RTest_BLOCK_4_EN(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : RTest_DEMUX_A(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : RTest_DEMUX_B(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RTest_DEMUX_C(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : RTest_DEMUX_COM(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : RTest_HSide1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : RTest_HSide2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : RTest_HSide3(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : RTest_HSide4(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : RTest_HSide5(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : RTest_HSide6(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : RTest_HSide7(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : RTest_HSide8(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RTest_RS485_CONT_RX(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : RTest_RS485_CONT_TX(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : RTest_RS485_DLink1_RX(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : RTest_RS485_DLink2_RX(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RTest_RS485_QUAD_TX(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : RTest_SIREN_EN(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : RTest_UART_SIREN_RX(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : RTest_UART_SIREN_TX(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : STest_RRB(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_AudioStream:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_AudioStream:vRef_Vdda_1\
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.839ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_6407 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_agr5
    agr5
    agr5_x_sar_1_vplus
    sar_1_vplus
    agr2_x_sar_1_vplus
    agr2
    agr2_x_p1_2
    p1_2
    agl5_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC_AudioStream:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_AudioStream:Net_209\ {
  }
  Net: \ADC_AudioStream:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \WaveDAC:VDAC8:Net_77\ {
  }
}
Map of item to net {
  vidac_2_vout                                     -> Net_6407
  agl5_x_vidac_2_vout                              -> Net_6407
  agl5                                             -> Net_6407
  agl5_x_agr5                                      -> Net_6407
  agr5                                             -> Net_6407
  agr5_x_sar_1_vplus                               -> Net_6407
  sar_1_vplus                                      -> Net_6407
  agr2_x_sar_1_vplus                               -> Net_6407
  agr2                                             -> Net_6407
  agr2_x_p1_2                                      -> Net_6407
  p1_2                                             -> Net_6407
  agl5_x_sar_0_vplus                               -> Net_6407
  sar_0_vplus                                      -> Net_6407
  sar_0_vrefhi                                     -> \ADC_AudioStream:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_AudioStream:Net_126\
  sar_0_vminus                                     -> \ADC_AudioStream:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_AudioStream:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_AudioStream:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_AudioStream:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_AudioStream:Net_235\
  sar_0_vref                                       -> \ADC_AudioStream:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.274ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   30 :   18 :   48 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.47
                   Pterms :            5.40
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         17 :      11.47 :       4.71
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_230400:BUART:rx_load_fifo\ * 
              \UART_230400:BUART:rx_fifofull\
        );
        Output = \UART_230400:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_230400:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_230400:BUART:rx_fifonotempty\ * 
              \UART_230400:BUART:rx_state_stop1_reg\
        );
        Output = \UART_230400:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_460800:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5518_split, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !mywire_1_3 * !mywire_1_2 * mywire_1_1 * !mywire_1_0 * Net_6197
            + !mywire_1_3 * !mywire_1_2 * mywire_1_1 * mywire_1_0 * Net_6198
            + !mywire_1_3 * mywire_1_2 * !mywire_1_1 * !mywire_1_0 * Net_6199
            + !mywire_1_3 * mywire_1_2 * !mywire_1_1 * mywire_1_0 * Net_6200
            + !mywire_1_3 * mywire_1_2 * mywire_1_1 * !mywire_1_0 * Net_6201
            + !mywire_1_3 * mywire_1_2 * mywire_1_1 * mywire_1_0 * Net_6202
            + mywire_1_3 * !mywire_1_2 * !mywire_1_1 * !mywire_1_0 * Net_6193
            + mywire_1_3 * !mywire_1_2 * !mywire_1_1 * mywire_1_0 * Net_6203
        );
        Output = Net_5518_split (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_5518, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !mywire_1_3 * !mywire_1_2 * !mywire_1_1 * !mywire_1_0 * 
              Net_6237
            + Net_5518_split
        );
        Output = Net_5518 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_460800:BUART:pollcount_1\
            + Net_5518 * \UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !mywire_1_3 * !mywire_1_2 * !mywire_1_1 * !mywire_1_0 * 
              Net_6237
            + Net_5518_split
        );
        Output = \UART_460800:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_460800:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              !\UART_460800:BUART:pollcount_1\ * Net_5518 * 
              \UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              \UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              \UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_460800:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        cs_addr_2 => \UART_460800:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_460800:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_460800:BUART:rx_bitclk_enable\ ,
        route_si => \UART_460800:BUART:rx_postpoll\ ,
        f0_load => \UART_460800:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_460800:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_460800:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_230400:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        status_5 => \UART_230400:BUART:rx_status_5\ ,
        status_4 => \UART_230400:BUART:rx_status_4\ ,
        status_3 => \UART_230400:BUART:rx_status_3\ ,
        interrupt => Net_5743 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MUX_CTRL_460800:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MUX_CTRL_460800:control_7\ ,
        control_6 => \MUX_CTRL_460800:control_6\ ,
        control_5 => \MUX_CTRL_460800:control_5\ ,
        control_4 => \MUX_CTRL_460800:control_4\ ,
        control_3 => mywire_1_3 ,
        control_2 => mywire_1_2 ,
        control_1 => mywire_1_1 ,
        control_0 => mywire_1_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\
        );
        Output = \UART_460800:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * !Net_5518 * 
              \UART_460800:BUART:rx_last\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\
        );
        Output = \UART_460800:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * !Net_5518 * 
              \UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * Net_5518 * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              !\UART_460800:BUART:rx_count_0\
        );
        Output = \UART_460800:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_460800:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        load => \UART_460800:BUART:rx_counter_load\ ,
        count_6 => \UART_460800:BUART:rx_count_6\ ,
        count_5 => \UART_460800:BUART:rx_count_5\ ,
        count_4 => \UART_460800:BUART:rx_count_4\ ,
        count_3 => \UART_460800:BUART:rx_count_3\ ,
        count_2 => \UART_460800:BUART:rx_count_2\ ,
        count_1 => \UART_460800:BUART:rx_count_1\ ,
        count_0 => \UART_460800:BUART:rx_count_0\ ,
        tc => \UART_460800:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_115200:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6016 * mywire_5_1 * !mywire_5_0
            + Net_5849 * !mywire_5_1 * !mywire_5_0
            + !mywire_5_1 * mywire_5_0 * Net_5846
        );
        Output = \UART_115200:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_822, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6016 * mywire_5_1 * !mywire_5_0
            + Net_5849 * !mywire_5_1 * !mywire_5_0
            + !mywire_5_1 * mywire_5_0 * Net_5846
        );
        Output = Net_822 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_460800:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_460800:BUART:rx_load_fifo\ * 
              \UART_460800:BUART:rx_fifofull\
        );
        Output = \UART_460800:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_230400:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        cs_addr_2 => \UART_230400:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_230400:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_230400:BUART:rx_bitclk_enable\ ,
        route_si => \UART_230400:BUART:rx_postpoll\ ,
        f0_load => \UART_230400:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_230400:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_230400:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_460800:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        status_5 => \UART_460800:BUART:rx_status_5\ ,
        status_4 => \UART_460800:BUART:rx_status_4\ ,
        status_3 => \UART_460800:BUART:rx_status_3\ ,
        interrupt => Net_5623 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MUX_CTRL_115200:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MUX_CTRL_115200:control_7\ ,
        control_6 => \MUX_CTRL_115200:control_6\ ,
        control_5 => \MUX_CTRL_115200:control_5\ ,
        control_4 => \MUX_CTRL_115200:control_4\ ,
        control_3 => \MUX_CTRL_115200:control_3\ ,
        control_2 => \MUX_CTRL_115200:control_2\ ,
        control_1 => mywire_5_1 ,
        control_0 => mywire_5_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_115200:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\ * \UART_115200:BUART:rx_state_2\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_115200:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_115200:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_2\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !Net_822 * 
              \UART_115200:BUART:rx_last\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_115200:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_115200:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_115200:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_115200:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\
        );
        Output = \UART_115200:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_115200:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * 
              !\UART_115200:BUART:rx_count_0\
        );
        Output = \UART_115200:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_460800:BUART:rx_fifonotempty\ * 
              \UART_460800:BUART:rx_state_stop1_reg\
        );
        Output = \UART_460800:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * !Net_822 * MODIN5_1
            + !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * Net_822 * !MODIN5_1 * 
              MODIN5_0
            + !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * !Net_822 * MODIN5_0
            + !\UART_115200:BUART:rx_count_2\ * 
              !\UART_115200:BUART:rx_count_1\ * Net_822 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_115200:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_115200:Net_9\ ,
        load => \UART_115200:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_115200:BUART:rx_count_2\ ,
        count_1 => \UART_115200:BUART:rx_count_1\ ,
        count_0 => \UART_115200:BUART:rx_count_0\ ,
        tc => \UART_115200:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_115200:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              \UART_115200:BUART:rx_state_2\ * !Net_822 * !MODIN5_1
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              \UART_115200:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_115200:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_115200:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_822 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_115200:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_115200:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\ * \UART_115200:BUART:rx_state_2\ * 
              !Net_822 * !MODIN5_1
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\ * \UART_115200:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_115200:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_115200:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_115200:BUART:rx_load_fifo\ * 
              \UART_115200:BUART:rx_fifofull\
        );
        Output = \UART_115200:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_115200:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_115200:BUART:rx_fifonotempty\ * 
              \UART_115200:BUART:rx_state_stop1_reg\
        );
        Output = \UART_115200:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_115200:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_state_3\ * \UART_115200:BUART:rx_state_2\
        );
        Output = \UART_115200:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_115200:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              !\UART_115200:BUART:rx_state_0\ * 
              \UART_115200:BUART:rx_bitclk_enable\ * 
              \UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_115200:BUART:tx_ctrl_mark_last\ * 
              \UART_115200:BUART:rx_state_0\ * 
              !\UART_115200:BUART:rx_state_3\ * 
              !\UART_115200:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_115200:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_115200:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_115200:Net_9\ ,
        cs_addr_2 => \UART_115200:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_115200:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_115200:BUART:rx_bitclk_enable\ ,
        route_si => \UART_115200:BUART:rx_postpoll\ ,
        f0_load => \UART_115200:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_115200:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_115200:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_115200:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_115200:Net_9\ ,
        status_5 => \UART_115200:BUART:rx_status_5\ ,
        status_4 => \UART_115200:BUART:rx_status_4\ ,
        status_3 => \UART_115200:BUART:rx_status_3\ ,
        interrupt => Net_5774 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\ * 
              !Net_568 * !MODIN1_1
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_230400:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * !Net_568 * MODIN1_1
            + !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * Net_568 * !MODIN1_1 * 
              MODIN1_0
            + !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * !Net_568 * MODIN1_0
            + !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * Net_568 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_230400:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              \UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_230400:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              !\UART_230400:BUART:tx_fifo_empty\
            + !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_fifo_empty\ * 
              !\UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_fifo_empty\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_230400:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * 
              !\UART_230400:BUART:rx_count_0\
        );
        Output = \UART_230400:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_230400:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        load => \UART_230400:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_230400:BUART:rx_count_2\ ,
        count_1 => \UART_230400:BUART:rx_count_1\ ,
        count_0 => \UART_230400:BUART:rx_count_0\ ,
        tc => \UART_230400:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_230400:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_fifo_notfull\
        );
        Output = \UART_230400:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              \UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              \UART_230400:BUART:rx_state_2\ * !Net_568 * !MODIN1_1
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              \UART_230400:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !Net_568 * 
              \UART_230400:BUART:rx_last\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        cs_addr_0 => \UART_230400:BUART:counter_load_not\ ,
        ce0_reg => \UART_230400:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_230400:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_230400:BUART:txn\ * \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:txn\ * \UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_state_1\ * 
              \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_shift_out\ * 
              !\UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_state_1\ * 
              \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              !\UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_shift_out\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              !\UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:txn\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_6244, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:txn\ * !Net_5977_1 * !Net_5977_0
        );
        Output = Net_6244 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_568 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_230400:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_230400:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        cs_addr_2 => \UART_230400:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_230400:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_230400:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_230400:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_230400:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_230400:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_230400:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        status_3 => \UART_230400:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_230400:BUART:tx_status_2\ ,
        status_1 => \UART_230400:BUART:tx_fifo_empty\ ,
        status_0 => \UART_230400:BUART:tx_status_0\ ,
        interrupt => Net_5742 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\DEMUX_CTRL_230400:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DEMUX_CTRL_230400:control_7\ ,
        control_6 => \DEMUX_CTRL_230400:control_6\ ,
        control_5 => \DEMUX_CTRL_230400:control_5\ ,
        control_4 => \DEMUX_CTRL_230400:control_4\ ,
        control_3 => \DEMUX_CTRL_230400:control_3\ ,
        control_2 => \DEMUX_CTRL_230400:control_2\ ,
        control_1 => Net_5977_1 ,
        control_0 => Net_5977_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_6000, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:txn\ * Net_5977_1 * !Net_5977_0
        );
        Output = Net_6000 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_6001, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:txn\ * !Net_5977_1 * Net_5977_0
        );
        Output = Net_6001 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6121 * !Net_5974_1 * !Net_5974_0
            + !Net_5974_1 * Net_5974_0 * Net_6230_SYNCOUT
            + Net_5974_1 * !Net_5974_0 * Net_5985_SYNCOUT
        );
        Output = \UART_230400:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_568, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6121 * !Net_5974_1 * !Net_5974_0
            + !Net_5974_1 * Net_5974_0 * Net_6230_SYNCOUT
            + Net_5974_1 * !Net_5974_0 * Net_5985_SYNCOUT
        );
        Output = Net_568 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\MUX_CTRL_230400:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MUX_CTRL_230400:control_7\ ,
        control_6 => \MUX_CTRL_230400:control_6\ ,
        control_5 => \MUX_CTRL_230400:control_5\ ,
        control_4 => \MUX_CTRL_230400:control_4\ ,
        control_3 => \MUX_CTRL_230400:control_3\ ,
        control_2 => \MUX_CTRL_230400:control_2\ ,
        control_1 => Net_5974_1 ,
        control_0 => Net_5974_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RTest_RS485_CONT_RX(0)_SYNC
    PORT MAP (
        in => Net_6230 ,
        out => Net_6230_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_6210, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:txn\ * !Net_5612_1 * Net_5612_0
        );
        Output = Net_6210 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_6252, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:txn\ * !Net_5612_1 * !Net_5612_0
        );
        Output = Net_6252 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\DEMUX_CTRL_460800:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DEMUX_CTRL_460800:control_7\ ,
        control_6 => \DEMUX_CTRL_460800:control_6\ ,
        control_5 => \DEMUX_CTRL_460800:control_5\ ,
        control_4 => \DEMUX_CTRL_460800:control_4\ ,
        control_3 => \DEMUX_CTRL_460800:control_3\ ,
        control_2 => \DEMUX_CTRL_460800:control_2\ ,
        control_1 => Net_5612_1 ,
        control_0 => Net_5612_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RTest_UART_SIREN_RX(0)_SYNC
    PORT MAP (
        in => Net_5985 ,
        out => Net_5985_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\
            + !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\
        );
        Output = \UART_230400:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              \UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_230400:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_fifo_empty\ * 
              \UART_230400:BUART:tx_state_2\
        );
        Output = \UART_230400:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_460800:BUART:txn\ * \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:txn\ * \UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_state_1\ * 
              \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_shift_out\ * 
              !\UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_state_1\ * 
              \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              !\UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_shift_out\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              !\UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        cs_addr_0 => \UART_460800:BUART:counter_load_not\ ,
        ce0_reg => \UART_460800:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_460800:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              !\UART_460800:BUART:tx_fifo_empty\
            + !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_fifo_empty\ * 
              !\UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_fifo_empty\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_fifo_empty\ * 
              \UART_460800:BUART:tx_state_2\
        );
        Output = \UART_460800:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_460800:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_460800:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_fifo_notfull\
        );
        Output = \UART_460800:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              \UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\
            + !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\
        );
        Output = \UART_460800:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_460800:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        cs_addr_2 => \UART_460800:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_460800:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_460800:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_460800:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_460800:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_460800:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_460800:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        status_3 => \UART_460800:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_460800:BUART:tx_status_2\ ,
        status_1 => \UART_460800:BUART:tx_fifo_empty\ ,
        status_0 => \UART_460800:BUART:tx_status_0\ ,
        interrupt => Net_6188 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_115200:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:tx_fifo_notfull\
        );
        Output = \UART_115200:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_115200:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_1\ * \UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_1\ * \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\ * \UART_115200:BUART:tx_bitclk\
            + \UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_2\ * 
              \UART_115200:BUART:tx_counter_dp\ * 
              \UART_115200:BUART:tx_bitclk\
        );
        Output = \UART_115200:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_115200:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_state_2\
            + !\UART_115200:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_115200:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_115200:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_fifo_empty\ * 
              \UART_115200:BUART:tx_state_2\
        );
        Output = \UART_115200:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_115200:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_115200:BUART:tx_state_1\ * \UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_2\ * 
              \UART_115200:BUART:tx_counter_dp\ * 
              \UART_115200:BUART:tx_bitclk\
            + \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\ * \UART_115200:BUART:tx_bitclk\
        );
        Output = \UART_115200:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_115200:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_115200:Net_9\ ,
        cs_addr_2 => \UART_115200:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_115200:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_115200:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_115200:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_115200:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_115200:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_115200:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_115200:Net_9\ ,
        status_3 => \UART_115200:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_115200:BUART:tx_status_2\ ,
        status_1 => \UART_115200:BUART:tx_fifo_empty\ ,
        status_0 => \UART_115200:BUART:tx_status_0\ ,
        interrupt => Net_5773 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_115200:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_115200:BUART:txn\ * \UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_bitclk\
            + \UART_115200:BUART:txn\ * \UART_115200:BUART:tx_state_2\
            + !\UART_115200:BUART:tx_state_1\ * 
              \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_shift_out\ * 
              !\UART_115200:BUART:tx_state_2\
            + !\UART_115200:BUART:tx_state_1\ * 
              \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\ * 
              !\UART_115200:BUART:tx_bitclk\
            + \UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_shift_out\ * 
              !\UART_115200:BUART:tx_state_2\ * 
              !\UART_115200:BUART:tx_counter_dp\ * 
              \UART_115200:BUART:tx_bitclk\
        );
        Output = \UART_115200:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6243, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_115200:BUART:txn\
        );
        Output = Net_6243 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_115200:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\
            + !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\
        );
        Output = \UART_115200:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_115200:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_115200:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              !\UART_115200:BUART:tx_fifo_empty\
            + !\UART_115200:BUART:tx_state_1\ * 
              !\UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_fifo_empty\ * 
              !\UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_1\ * \UART_115200:BUART:tx_state_0\ * 
              \UART_115200:BUART:tx_bitclk_enable_pre\ * 
              \UART_115200:BUART:tx_fifo_empty\ * 
              \UART_115200:BUART:tx_state_2\
            + \UART_115200:BUART:tx_state_0\ * 
              !\UART_115200:BUART:tx_state_2\ * \UART_115200:BUART:tx_bitclk\
        );
        Output = \UART_115200:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_115200:Net_9\ ,
        cs_addr_0 => \UART_115200:BUART:counter_load_not\ ,
        ce0_reg => \UART_115200:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_115200:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_AudioStream:IRQ\
        PORT MAP (
            interrupt => Net_6400 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_115200:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_5773 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_230400:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_5742 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART_460800:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6188 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_ADC_AudioStream
        PORT MAP (
            interrupt => Net_6400 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_Timer_10ms
        PORT MAP (
            interrupt => Net_6155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_Timer_20ms
        PORT MAP (
            interrupt => Net_6134 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_Timer_50ms
        PORT MAP (
            interrupt => Net_6271 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_UART_115200
        PORT MAP (
            interrupt => Net_5774 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_UART_230400
        PORT MAP (
            interrupt => Net_5743 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_UART_460800
        PORT MAP (
            interrupt => Net_5623 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC:Wave1_DMA\
        PORT MAP (
            dmareq => Net_6342 ,
            termin => zero ,
            termout => Net_6343 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_6344 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = RTest_SIREN_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_SIREN_EN(0)__PA ,
        pad => RTest_SIREN_EN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_EN(0)__PA ,
        pad => LED_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = STest_RRB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STest_RRB(0)__PA ,
        analog_term => Net_6407 ,
        pad => STest_RRB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = QUAD_DATA_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DATA_8(0)__PA ,
        fb => Net_6203 ,
        pad => QUAD_DATA_8(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = QUAD_DATA_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DATA_7(0)__PA ,
        fb => Net_6193 ,
        pad => QUAD_DATA_7(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = CTest_RS485_QUAD_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTest_RS485_QUAD_RX(0)__PA ,
        fb => Net_6237 ,
        pad => CTest_RS485_QUAD_RX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CTest_RS485_OBDII_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTest_RS485_OBDII_TX(0)__PA ,
        pin_input => Net_6252 ,
        pad => CTest_RS485_OBDII_TX(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CTest_RS485_RELAY_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTest_RS485_RELAY_RX(0)__PA ,
        fb => Net_6121 ,
        pad => CTest_RS485_RELAY_RX(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CTest_RS485_RELAY_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTest_RS485_RELAY_TX(0)__PA ,
        pin_input => Net_6244 ,
        pad => CTest_RS485_RELAY_TX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CTest_CONT_VBATT_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTest_CONT_VBATT_EN(0)__PA ,
        pad => CTest_CONT_VBATT_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CTest_USB_DEBUG_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTest_USB_DEBUG_RX(0)__PA ,
        fb => Net_6016 ,
        pad => CTest_USB_DEBUG_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RTest_RS485_QUAD_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_RS485_QUAD_TX(0)__PA ,
        pin_input => Net_6210 ,
        pad => RTest_RS485_QUAD_TX(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = RTest_HSide4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_HSide4(0)__PA ,
        pad => RTest_HSide4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RTest_HSide3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_HSide3(0)__PA ,
        pad => RTest_HSide3(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = RTest_UART_SIREN_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_UART_SIREN_TX(0)__PA ,
        pin_input => Net_6000 ,
        pad => RTest_UART_SIREN_TX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RTest_UART_SIREN_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_UART_SIREN_RX(0)__PA ,
        fb => Net_5985 ,
        pad => RTest_UART_SIREN_RX(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PB_NextAction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PB_NextAction(0)__PA ,
        pad => PB_NextAction(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIAG_UART_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIAG_UART_TX(0)__PA ,
        pin_input => Net_6243 ,
        pad => DIAG_UART_TX(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = RTest_BLOCK_3_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_BLOCK_3_EN(0)__PA ,
        pad => RTest_BLOCK_3_EN(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RTest_DEMUX_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_DEMUX_C(0)__PA ,
        pad => RTest_DEMUX_C(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RTest_DEMUX_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_DEMUX_B(0)__PA ,
        pad => RTest_DEMUX_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RTest_DEMUX_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_DEMUX_A(0)__PA ,
        pad => RTest_DEMUX_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = QUAD_DATA_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DATA_4(0)__PA ,
        fb => Net_6200 ,
        pad => QUAD_DATA_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = QUAD_DATA_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DATA_3(0)__PA ,
        fb => Net_6199 ,
        pad => QUAD_DATA_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = QUAD_DATA_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DATA_2(0)__PA ,
        fb => Net_6198 ,
        pad => QUAD_DATA_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = QUAD_DATA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DATA_1(0)__PA ,
        fb => Net_6197 ,
        pad => QUAD_DATA_1(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=3]: 
Pin : Name = CTest_USB_5V_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTest_USB_5V_EN(0)__PA ,
        pad => CTest_USB_5V_EN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RTest_RS485_DLink1_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_RS485_DLink1_RX(0)__PA ,
        fb => Net_5849 ,
        pad => RTest_RS485_DLink1_RX(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RTest_RS485_DLink2_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_RS485_DLink2_RX(0)__PA ,
        fb => Net_5846 ,
        pad => RTest_RS485_DLink2_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RTest_DEMUX_COM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_DEMUX_COM(0)__PA ,
        pad => RTest_DEMUX_COM(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = RTest_HSide8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_HSide8(0)__PA ,
        pad => RTest_HSide8(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RTest_HSide7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_HSide7(0)__PA ,
        pad => RTest_HSide7(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RTest_HSide2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_HSide2(0)__PA ,
        pad => RTest_HSide2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RTest_HSide1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_HSide1(0)__PA ,
        pad => RTest_HSide1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RTest_RS485_CONT_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_RS485_CONT_RX(0)__PA ,
        fb => Net_6230 ,
        pad => RTest_RS485_CONT_RX(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RTest_RS485_CONT_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_RS485_CONT_TX(0)__PA ,
        pin_input => Net_6001 ,
        pad => RTest_RS485_CONT_TX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = QUAD_DATA_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DATA_6(0)__PA ,
        fb => Net_6202 ,
        pad => QUAD_DATA_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = QUAD_DATA_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DATA_5(0)__PA ,
        fb => Net_6201 ,
        pad => QUAD_DATA_5(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = RTest_BLOCK_1_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_BLOCK_1_EN(0)__PA ,
        pad => RTest_BLOCK_1_EN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RTest_HSide6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_HSide6(0)__PA ,
        pad => RTest_HSide6(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RTest_HSide5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_HSide5(0)__PA ,
        pad => RTest_HSide5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RTest_BLOCK_2_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_BLOCK_2_EN(0)__PA ,
        pad => RTest_BLOCK_2_EN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RTest_BLOCK_4_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTest_BLOCK_4_EN(0)__PA ,
        pad => RTest_BLOCK_4_EN(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_DividedClock ,
            dclk_0 => ClockBlock_DividedClock_local ,
            dclk_glb_1 => \UART_460800:Net_9\ ,
            dclk_1 => \UART_460800:Net_9_local\ ,
            dclk_glb_2 => \UART_230400:Net_9\ ,
            dclk_2 => \UART_230400:Net_9_local\ ,
            aclk_glb_0 => \ADC_AudioStream:Net_385\ ,
            aclk_0 => \ADC_AudioStream:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_AudioStream:Net_381\ ,
            clk_a_dig_0 => \ADC_AudioStream:Net_381_local\ ,
            dclk_glb_3 => \UART_115200:Net_9\ ,
            dclk_3 => \UART_115200:Net_9_local\ ,
            dclk_glb_4 => Net_6361 ,
            dclk_4 => Net_6361_local ,
            dclk_glb_5 => Net_10 ,
            dclk_5 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_10ms:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_6155 ,
            cmp => \Timer_10ms:Net_261\ ,
            irq => \Timer_10ms:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_20ms:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_6134 ,
            cmp => \Timer_20ms:Net_261\ ,
            irq => \Timer_20ms:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer_50ms:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_6271 ,
            cmp => \Timer_50ms:Net_261\ ,
            irq => \Timer_50ms:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\Timer_DAC:TimerHW\
        PORT MAP (
            clock => Net_6361 ,
            enable => __ONE__ ,
            tc => Net_6342 ,
            cmp => \Timer_DAC:Net_261\ ,
            irq => \Timer_DAC:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\WaveDAC:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_6342 ,
            vout => Net_6407 ,
            iout => \WaveDAC:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_AudioStream:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_AudioStream:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_AudioStream:ADC_SAR\
        PORT MAP (
            vplus => Net_6407 ,
            vminus => \ADC_AudioStream:Net_126\ ,
            ext_pin => \ADC_AudioStream:Net_209\ ,
            vrefhi_out => \ADC_AudioStream:Net_126\ ,
            vref => \ADC_AudioStream:Net_235\ ,
            clock => \ADC_AudioStream:Net_385\ ,
            pump_clock => \ADC_AudioStream:Net_385\ ,
            irq => \ADC_AudioStream:Net_252\ ,
            next => Net_6403 ,
            data_out_udb_11 => \ADC_AudioStream:Net_207_11\ ,
            data_out_udb_10 => \ADC_AudioStream:Net_207_10\ ,
            data_out_udb_9 => \ADC_AudioStream:Net_207_9\ ,
            data_out_udb_8 => \ADC_AudioStream:Net_207_8\ ,
            data_out_udb_7 => \ADC_AudioStream:Net_207_7\ ,
            data_out_udb_6 => \ADC_AudioStream:Net_207_6\ ,
            data_out_udb_5 => \ADC_AudioStream:Net_207_5\ ,
            data_out_udb_4 => \ADC_AudioStream:Net_207_4\ ,
            data_out_udb_3 => \ADC_AudioStream:Net_207_3\ ,
            data_out_udb_2 => \ADC_AudioStream:Net_207_2\ ,
            data_out_udb_1 => \ADC_AudioStream:Net_207_1\ ,
            data_out_udb_0 => \ADC_AudioStream:Net_207_0\ ,
            eof_udb => Net_6400 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                          | 
Port | Pin | Fixed |      Type |       Drive Mode |                     Name | Connections
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   0 |   0 |     * |      NONE |    RES_PULL_DOWN |        RTest_SIREN_EN(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                LED_EN(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                  LED1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                  LED2(0) | 
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |             STest_RRB(0) | Analog(Net_6407)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           QUAD_DATA_8(0) | FB(Net_6203)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           QUAD_DATA_7(0) | FB(Net_6193)
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |   CTest_RS485_QUAD_RX(0) | FB(Net_6237)
     |   1 |     * |      NONE |         CMOS_OUT |  CTest_RS485_OBDII_TX(0) | In(Net_6252)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |  CTest_RS485_RELAY_RX(0) | FB(Net_6121)
     |   3 |     * |      NONE |         CMOS_OUT |  CTest_RS485_RELAY_TX(0) | In(Net_6244)
     |   4 |     * |      NONE |         CMOS_OUT |   CTest_CONT_VBATT_EN(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    CTest_USB_DEBUG_RX(0) | FB(Net_6016)
     |   7 |     * |      NONE |         CMOS_OUT |   RTest_RS485_QUAD_TX(0) | In(Net_6210)
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   3 |   6 |     * |      NONE |         CMOS_OUT |          RTest_HSide4(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |          RTest_HSide3(0) | 
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   4 |   0 |     * |      NONE |         CMOS_OUT |   RTest_UART_SIREN_TX(0) | In(Net_6000)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |   RTest_UART_SIREN_RX(0) | FB(Net_5985)
     |   3 |     * |      NONE |    RES_PULL_DOWN |         PB_NextAction(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |          DIAG_UART_TX(0) | In(Net_6243)
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   5 |   0 |     * |      NONE |         CMOS_OUT |      RTest_BLOCK_3_EN(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |         RTest_DEMUX_C(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |         RTest_DEMUX_B(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |         RTest_DEMUX_A(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           QUAD_DATA_4(0) | FB(Net_6200)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           QUAD_DATA_3(0) | FB(Net_6199)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           QUAD_DATA_2(0) | FB(Net_6198)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           QUAD_DATA_1(0) | FB(Net_6197)
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   6 |   3 |     * |      NONE |         CMOS_OUT |       CTest_USB_5V_EN(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL | RTest_RS485_DLink1_RX(0) | FB(Net_5849)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | RTest_RS485_DLink2_RX(0) | FB(Net_5846)
     |   7 |     * |      NONE |    RES_PULL_DOWN |       RTest_DEMUX_COM(0) | 
-----+-----+-------+-----------+------------------+--------------------------+-----------------
  12 |   0 |     * |      NONE |         CMOS_OUT |          RTest_HSide8(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |          RTest_HSide7(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |          RTest_HSide2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          RTest_HSide1(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |   RTest_RS485_CONT_RX(0) | FB(Net_6230)
     |   5 |     * |      NONE |         CMOS_OUT |   RTest_RS485_CONT_TX(0) | In(Net_6001)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           QUAD_DATA_6(0) | FB(Net_6202)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           QUAD_DATA_5(0) | FB(Net_6201)
-----+-----+-------+-----------+------------------+--------------------------+-----------------
  15 |   0 |     * |      NONE |         CMOS_OUT |      RTest_BLOCK_1_EN(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |          RTest_HSide6(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          RTest_HSide5(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      RTest_BLOCK_2_EN(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      RTest_BLOCK_4_EN(0) | 
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.380ms
Digital Placement phase: Elapsed time ==> 6s.671ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "F1-TestFixture_r.vh2" --pcf-path "F1-TestFixture.pco" --des-name "F1-TestFixture" --dsf-path "F1-TestFixture.dsf" --sdc-path "F1-TestFixture.sdc" --lib-path "F1-TestFixture_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.751ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.258ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: F1-TestFixture_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/dclk_glb_ff_4" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture_timing.html)
Warning: sta.M0019: F1-TestFixture_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_460800_IntClock ). (File=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture_timing.html)
Warning: sta.M0019: F1-TestFixture_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_115200_IntClock ). (File=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture_timing.html)
Timing report is in F1-TestFixture_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.619ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.456ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.847ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.848ms
API generation phase: Elapsed time ==> 4s.132ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.000ms
