set ::env(PROJECT_NAME) ps2core
set ::env(DESIGN_TOP) ps2
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/ps2core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/ps2core/rtl/ps2.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
