INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Mem_B' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Mem_B'...
WARNING:sim - A core named 'Mem_B' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Mem_B'...
Delivering associated files for 'Mem_B'...
Delivering EJava files for 'Mem_B'...
Generating implementation netlist for 'Mem_B'...
INFO:sim - Pre-processing HDL files for 'Mem_B'...
Running synthesis for 'Mem_B'
Running ngcbuild...
Writing VEO instantiation template for 'Mem_B'...
Writing Verilog behavioral simulation model for 'Mem_B'...
WARNING:sim - Overwriting existing file C:/Users/Deus/Windows Sync/Xilinx
   Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B/doc/blk_mem_gen_v7_3_vinfo.html with
   file from view xilinx_documentation
Delivered 1 file into directory C:/Users/Deus/Windows Sync/Xilinx
Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Mem_B'...
Generating metadata file...
Regenerating ISE project file for 'Mem_B'...
Generating ISE project...
XCO file found: Mem_B.xco
XMDF file found: Mem_B_xmdf.tcl
Adding C:/Users/Deus/Windows Sync/Xilinx
Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B.asy -view all -origin_type imported
Adding C:/Users/Deus/Windows Sync/Xilinx
Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B.ngc -view all -origin_type created
Checking file "C:/Users/Deus/Windows Sync/Xilinx
Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B.ngc" for project device match ...
File "C:/Users/Deus/Windows Sync/Xilinx
Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B.ngc" device information matches project
device.
Adding C:/Users/Deus/Windows Sync/Xilinx
Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B.sym -view all -origin_type imported
Adding C:/Users/Deus/Windows Sync/Xilinx
Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Users/Deus/Windows
   Sync/Xilinx Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Deus/Windows Sync/Xilinx
Workspace/M_C_C/ipcore_dir/tmp/_cg/Mem_B.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Mem_B"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Mem_B'.
