/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [47:0] _05_;
  wire [3:0] _06_;
  wire [6:0] _07_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [7:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [19:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = in_data[20] ? celloutsig_0_4z[4] : celloutsig_0_10z;
  assign celloutsig_1_1z = !(in_data[105] ? in_data[186] : in_data[138]);
  assign celloutsig_1_12z = !(celloutsig_1_7z[5] ? celloutsig_1_7z[14] : celloutsig_1_7z[19]);
  assign celloutsig_0_5z = !(celloutsig_0_1z ? celloutsig_0_4z[5] : celloutsig_0_4z[4]);
  assign celloutsig_0_12z = !(celloutsig_0_0z[1] ? _03_ : celloutsig_0_0z[7]);
  assign celloutsig_0_21z = !(_04_ ? celloutsig_0_11z : in_data[19]);
  assign celloutsig_0_36z = ~(celloutsig_0_22z | celloutsig_0_2z);
  assign celloutsig_1_5z = ~(in_data[112] | celloutsig_1_4z);
  assign celloutsig_1_8z = ~(celloutsig_1_6z | celloutsig_1_4z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[11] | in_data[69]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[125]) & (in_data[123] | celloutsig_1_1z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_0z[14]) & (celloutsig_0_2z | in_data[37]));
  assign celloutsig_0_13z = ~(celloutsig_0_4z[3] ^ celloutsig_0_5z);
  reg [47:0] _21_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 48'h000000000000;
    else _21_ <= { in_data[32:4], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _05_[47:27], _00_, _05_[25:23], _03_, _05_[21:0] } = _21_;
  reg [3:0] _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 4'h0;
    else _22_ <= _05_[6:3];
  assign { _02_, _06_[2:1], _04_ } = _22_;
  reg [6:0] _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 7'h00;
    else _23_ <= { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z };
  assign { _07_[6:5], _01_, _07_[3:0] } = _23_;
  assign celloutsig_0_14z = { celloutsig_0_0z[16:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z } <= { celloutsig_0_0z[13:7], _02_, _06_[2:1], _04_, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_8z = { _05_[46:44], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z } % { 1'h1, _05_[19:3], celloutsig_0_2z, in_data[0] };
  assign celloutsig_1_9z = & { celloutsig_1_4z, celloutsig_1_3z[0], celloutsig_1_2z };
  assign celloutsig_1_18z = & celloutsig_1_7z[11:5];
  assign celloutsig_0_9z = & celloutsig_0_0z[2:0];
  assign celloutsig_0_11z = & { _02_, celloutsig_0_8z, _06_[2], celloutsig_0_5z, celloutsig_0_0z[2:0] };
  assign celloutsig_0_1z = | celloutsig_0_0z[12:7];
  assign celloutsig_1_4z = celloutsig_1_3z[6] & in_data[186];
  assign celloutsig_1_6z = celloutsig_1_1z & celloutsig_1_5z;
  assign celloutsig_0_17z = celloutsig_0_2z & celloutsig_0_14z;
  assign celloutsig_1_19z = ~^ { celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_4z = in_data[60:54] - celloutsig_0_0z[7:1];
  assign celloutsig_0_20z = { celloutsig_0_4z[4:0], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_11z } - { _02_, _06_[2:1], _04_, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[92:76] ^ in_data[88:72];
  assign celloutsig_1_3z = { celloutsig_1_0z[7:1], celloutsig_1_2z } ^ in_data[111:104];
  assign celloutsig_0_35z = ~((celloutsig_0_21z & _07_[2]) | celloutsig_0_25z);
  assign celloutsig_1_13z = ~((celloutsig_1_4z & celloutsig_1_2z) | celloutsig_1_12z);
  assign celloutsig_0_10z = ~((celloutsig_0_5z & in_data[84]) | celloutsig_0_1z);
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 8'h00;
    else if (clkin_data[128]) celloutsig_1_0z = in_data[110:103];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 20'h00000;
    else if (!clkin_data[128]) celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_25z = ~((celloutsig_0_12z & celloutsig_0_20z[6]) | (celloutsig_0_22z & celloutsig_0_13z));
  assign { _05_[26], _05_[22] } = { _00_, _03_ };
  assign { _06_[3], _06_[0] } = { _02_, _04_ };
  assign _07_[4] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
