============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 29 2025  02:48:23 pm
  Module:                 biriscv_multiplier
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-24 ps) Setup Check with Pin Stage1_s_reg[14][53]/CK->D
          Group: clk_i
     Startpoint: (F) opcode_rb_operand_i[0]
          Clock: (R) clk_i
       Endpoint: (R) Stage1_s_reg[14][53]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    3570            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    3670          100     
                                              
             Setup:-     135                  
       Uncertainty:-      50                  
     Required Time:=    3485                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-    3109                  
             Slack:=     -24                  

Exceptions/Constraints:
  input_delay             300             biriscv_multiplier.s_line_30_97_1 

#-------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  opcode_rb_operand_i[0] -       -      F     (arrival)       4 11.7   252     0     400    (-,-) 
  SUB_UNS_OP_g1185/Y     -       A->Y   R     NOR2X8          2  6.2    91   160     560    (-,-) 
  SUB_UNS_OP_g1127/Y     -       B->Y   R     CLKAND2X6       5 12.9    63   137     697    (-,-) 
  SUB_UNS_OP_g1117/Y     -       B->Y   R     CLKAND2X12     11 29.9    76   142     839    (-,-) 
  SUB_UNS_OP_g1103/Y     -       B->Y   R     CLKAND2X12     15 43.6    99   161    1000    (-,-) 
  SUB_UNS_OP_g1095/Y     -       B->Y   F     NAND2X2         1  3.3   132   129    1130    (-,-) 
  SUB_UNS_OP_g1059/Y     -       B->Y   R     CLKXOR2X1       1  3.3    86   206    1336    (-,-) 
  g23317/Y               -       A1->Y  R     AO21X4          4 17.3   125   253    1588    (-,-) 
  g22586__2398/Y         -       B->Y   R     CLKAND2X6       2  6.0    40   139    1727    (-,-) 
  add_178_53_I15_g2070/Y -       A->Y   F     NAND2X2         3  6.6   213   157    1884    (-,-) 
  add_178_53_I15_g1942/Y -       A1N->Y F     AOI2BB1X4       2  6.1    79   250    2134    (-,-) 
  add_178_53_I15_g2085/Y -       B->Y   R     NOR2BX4         1  6.1    97    92    2227    (-,-) 
  add_178_53_I15_g1907/Y -       B->Y   F     NOR2X8          5  9.8    67    76    2302    (-,-) 
  add_178_53_I15_g1857/Y -       A1N->Y F     AOI2BB1X4       2  5.1    71   179    2481    (-,-) 
  add_178_53_I15_g1834/Y -       A1->Y  F     OA21X4          2 10.8   107   216    2697    (-,-) 
  add_178_53_I15_g1827/Y -       A->Y   R     CLKINVX16      13 34.9    74    83    2780    (-,-) 
  add_178_53_I15_g1813/Y -       A1->Y  R     AO21X4          1  4.5    64   211    2991    (-,-) 
  add_178_53_I15_g1795/Y -       B0->Y  F     AOI31X4         1  3.3   161    56    3047    (-,-) 
  add_178_53_I15_g1783/Y -       B->Y   R     XNOR2X1         1  3.3    86   248    3295    (-,-) 
  g14140/Y               -       B->Y   R     CLKMX2X3        1  3.2    54   214    3509    (-,-) 
  Stage1_s_reg[14][53]/D <<<     -      R     DFFRHQX1        1    -     -     0    3509    (-,-) 
#-------------------------------------------------------------------------------------------------

