****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Mon May 26 21:45:21 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              3.03
Critical Path Slack:               5.78
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.92
Critical Path Slack:               7.78
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     53
Critical Path Length:             11.22
Critical Path Slack:              -1.62
Critical Path Clk Period:         10.00
Total Negative Slack:            -34.20
No. of Violating Paths:              45
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              7
Hierarchical Port Count:           2092
Leaf Cell Count:                   2956
Buf/Inv Cell Count:                 474
Buf Cell Count:                       0
Inv Cell Count:                     474
Combinational Cell Count:          2568
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              388
   Integrated Clock-Gating Cell Count:                     4
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       384
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             6057.20
Noncombinational Area:          4484.80
Buf/Inv Area:                    575.20
Total Buffer Area:                 0.00
Total Inverter Area:             575.20
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   27389.42
Net YLength:                   27499.95
----------------------------------------
Cell Area (netlist):                          10542.00
Cell Area (netlist and physical only):        10542.00
Net Length:                    54889.37


Design Rules
----------------------------------------
Total Number of Nets:              2965
Nets with Violations:               373
Max Trans Violations:               373
Max Cap Violations:                   9
----------------------------------------

1
