Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,15
design__inferred_latch__count,0
design__instance__count,8651
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0026962992269545794
power__switching__total,0.0010732366936281323
power__leakage__total,0.000002779853048195946
power__total,0.003772315802052617
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26380193221000225
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2657465711593582
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10708684242459837
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.236874637720339
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107087
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26857292150423234
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27313133083881014
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5929805148082107
timing__setup__ws__corner:nom_slow_1p08V_125C,4.514809098810852
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.592981
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.648234
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2654631312131552
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26804006994849344
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2836521098290379
timing__setup__ws__corner:nom_typ_1p20V_25C,4.969449437055848
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.283652
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26380193221000225
clock__skew__worst_setup,0.2657465711593582
timing__hold__ws,0.10708684242459837
timing__setup__ws,4.514809098810852
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107087
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.648234
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,4234
design__instance__area__stdcell,58331.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.624859
design__instance__utilization__stdcell,0.624859
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,233
design__instance__area__class:inverter,1302.74
design__instance__count__class:sequential_cell,272
design__instance__area__class:sequential_cell,13651.5
design__instance__count__class:multi_input_combinational_cell,2897
design__instance__area__class:multi_input_combinational_cell,28008.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,766
design__instance__area__class:timing_repair_buffer,14058
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,94434.8
design__violations,0
design__instance__count__class:clock_buffer,51
design__instance__area__class:clock_buffer,1202.95
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,99.792
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,318
global_route__vias,27286
global_route__wirelength,163138
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4235
route__net__special,2
route__drc_errors__iter:0,1042
route__wirelength__iter:0,109626
route__drc_errors__iter:1,526
route__wirelength__iter:1,109034
route__drc_errors__iter:2,374
route__wirelength__iter:2,109013
route__drc_errors__iter:3,0
route__wirelength__iter:3,108951
route__drc_errors,0
route__wirelength,108951
route__vias,25276
route__vias__singlecut,25276
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,595.23
design__instance__count__class:fill_cell,4417
design__instance__area__class:fill_cell,35019.7
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19942
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19967
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000581044
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000634755
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00032043
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000634755
design_powergrid__voltage__worst,0.000634755
design_powergrid__voltage__worst__net:VPWR,1.19942
design_powergrid__drop__worst,0.000634755
design_powergrid__drop__worst__net:VPWR,0.000581044
design_powergrid__voltage__worst__net:VGND,0.000634755
design_powergrid__drop__worst__net:VGND,0.000634755
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0003330000000000000169066149968699619421386159956455230712890625
ir__drop__worst,0.000581000000000000027707003358301562911947257816791534423828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
