
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Wed Sep 17 15:12:04 2025
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                
***********************************************************************************************************************************************
                                                                            Clock   Non-clock                                                  
 Clock                       Period       Waveform            Type          Loads       Loads  Sources                                         
-----------------------------------------------------------------------------------------------------------------------------------------------
 DebugCore_JCLK              50.0000      {0.0000 25.0000}    Declared        164           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE           100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
 top|u_pll/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        390           2  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
 top|clk_50M                 1000.0000    {0.0000 500.0000}   Declared          0           0  {clk_50M}                                       
===============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
 Inferred_clock_group_2        asynchronous               top|u_pll/u_pll_e3/CLKOUT0                
 Inferred_clock_group_1        asynchronous               top|clk_50M                               
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK             20.0000 MHz    149.0980 MHz        50.0000         6.7070         43.293
 top|u_pll/u_pll_e3/CLKOUT0
                             1.0000 MHz    295.0723 MHz      1000.0000         3.3890        996.611
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK              23.803       0.000              0            515
 DebugCore_CAPTURE      DebugCore_JCLK              21.258       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE           45.325       0.000              0             16
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                   996.611       0.000              0            717
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK               0.315       0.000              0            515
 DebugCore_CAPTURE      DebugCore_JCLK              22.336       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE            2.566       0.000              0             16
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                     0.312       0.000              0            717
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                   997.580       0.000              0            297
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                     0.607       0.000              0            297
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.102       0.000              0            164
 DebugCore_CAPTURE                                  49.380       0.000              0             11
 top|u_pll/u_pll_e3/CLKOUT0                        499.102       0.000              0            390
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK              24.145       0.000              0            515
 DebugCore_CAPTURE      DebugCore_JCLK              22.187       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE           46.896       0.000              0             16
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                   997.602       0.000              0            717
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK               0.254       0.000              0            515
 DebugCore_CAPTURE      DebugCore_JCLK              23.556       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE            1.784       0.000              0             16
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                     0.251       0.000              0            717
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                   998.223       0.000              0            297
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                     0.455       0.000              0            297
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.282       0.000              0            164
 DebugCore_CAPTURE                                  49.504       0.000              0             11
 top|u_pll/u_pll_e3/CLKOUT0                        499.282       0.000              0            390
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.585       5.574         ntclkbufg_1      
 CLMA_130_96/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_96/Q0                    tco                   0.289       5.863 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.771       6.634         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_56/A4                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.634         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.264%), Route: 0.771ns(72.736%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.552      30.284         ntclkbufg_1      
 CLMA_130_56/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.082      30.437                          

 Data required time                                                 30.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.437                          
 Data arrival time                                                   6.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.585       5.574         ntclkbufg_1      
 CLMA_130_96/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_96/Q0                    tco                   0.289       5.863 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.771       6.634         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_56/B4                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.634         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.264%), Route: 0.771ns(72.736%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.552      30.284         ntclkbufg_1      
 CLMA_130_56/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.080      30.439                          

 Data required time                                                 30.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.439                          
 Data arrival time                                                   6.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.585       5.574         ntclkbufg_1      
 CLMA_130_96/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_96/Q0                    tco                   0.289       5.863 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.762       6.625         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_68/C4                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.498%), Route: 0.762ns(72.502%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.552      30.284         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.083      30.436                          

 Data required time                                                 30.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.436                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.531       5.082         ntclkbufg_1      
 CLMS_118_41/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_41/Q0                    tco                   0.222       5.304 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.087       5.391         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29]
 CLMA_118_40/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.391         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.585       5.574         ntclkbufg_1      
 CLMA_118_40/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       5.111                          
 clock uncertainty                                       0.000       5.111                          

 Hold time                                              -0.035       5.076                          

 Data required time                                                  5.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.076                          
 Data arrival time                                                   5.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.531       5.082         ntclkbufg_1      
 CLMA_130_60/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK

 CLMA_130_60/Q0                    tco                   0.222       5.304 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.389         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_130_60/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.389         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.585       5.574         ntclkbufg_1      
 CLMA_130_60/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.492       5.082                          
 clock uncertainty                                       0.000       5.082                          

 Hold time                                              -0.035       5.047                          

 Data required time                                                  5.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.047                          
 Data arrival time                                                   5.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.531       5.082         ntclkbufg_1      
 CLMA_110_36/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_36/Q0                    tco                   0.222       5.304 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.390         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19]
 CLMA_110_36/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.390         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.585       5.574         ntclkbufg_1      
 CLMA_110_36/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.492       5.082                          
 clock uncertainty                                       0.000       5.082                          

 Hold time                                              -0.035       5.047                          

 Data required time                                                  5.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.047                          
 Data arrival time                                                   5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  2.878
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.878      27.878         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_134_52/Y0                    tco                   0.375      28.253 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.568      28.821         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_134_52/Y3                    td                    0.459      29.280 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.454      29.734         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMS_134_73/Y2                    td                    0.322      30.056 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=12)       0.126      30.182         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_73/Y1                    td                    0.304      30.486 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.408      30.894         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2122
 CLMA_134_68/Y3                    td                    0.210      31.104 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.406      31.510         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_138_72/Y2                    td                    0.210      31.720 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.568      32.288         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2570
 CLMS_134_61/Y0                    td                    0.210      32.498 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.434      32.932         u_CORES/u_debug_core_0/u_rd_addr_gen/_N104
 CLMS_130_69/Y0                    td                    0.320      33.252 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.402      33.654         u_CORES/u_debug_core_0/u_rd_addr_gen/_N432
 CLMS_134_69/B4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.654         Logic Levels: 7  
                                                                                   Logic: 2.410ns(41.724%), Route: 3.366ns(58.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.531      55.082         ntclkbufg_1      
 CLMS_134_69/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.120      54.912                          

 Data required time                                                 54.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.912                          
 Data arrival time                                                  33.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  2.878
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.878      27.878         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_134_52/Y0                    tco                   0.375      28.253 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.568      28.821         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_134_52/Y3                    td                    0.459      29.280 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.454      29.734         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMS_134_73/Y2                    td                    0.322      30.056 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=12)       0.126      30.182         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_73/Y1                    td                    0.304      30.486 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.408      30.894         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2122
 CLMA_134_68/Y3                    td                    0.210      31.104 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.406      31.510         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_138_72/Y2                    td                    0.210      31.720 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.568      32.288         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2570
 CLMS_134_61/Y0                    td                    0.210      32.498 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.125      32.623         u_CORES/u_debug_core_0/u_rd_addr_gen/_N104
 CLMS_134_61/Y1                    td                    0.212      32.835 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.290      33.125         u_CORES/u_debug_core_0/u_rd_addr_gen/_N430
 CLMS_134_69/A1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  33.125         Logic Levels: 7  
                                                                                   Logic: 2.302ns(43.873%), Route: 2.945ns(56.127%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.531      55.082         ntclkbufg_1      
 CLMS_134_69/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.231      54.801                          

 Data required time                                                 54.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.801                          
 Data arrival time                                                  33.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  2.878
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.878      27.878         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_134_52/Y0                    tco                   0.375      28.253 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.568      28.821         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_134_52/Y3                    td                    0.459      29.280 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.454      29.734         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMS_134_73/Y2                    td                    0.322      30.056 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=12)       0.126      30.182         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_73/Y1                    td                    0.304      30.486 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.408      30.894         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2122
 CLMA_134_68/Y3                    td                    0.210      31.104 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.406      31.510         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_138_72/Y2                    td                    0.210      31.720 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.568      32.288         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2570
 CLMS_134_61/Y0                    td                    0.210      32.498 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.612      33.110         u_CORES/u_debug_core_0/u_rd_addr_gen/_N104
 CLMS_130_61/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.110         Logic Levels: 6  
                                                                                   Logic: 2.090ns(39.946%), Route: 3.142ns(60.054%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.531      55.082         ntclkbufg_1      
 CLMS_130_61/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.121      54.911                          

 Data required time                                                 54.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.911                          
 Data arrival time                                                  33.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  2.457
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.457      27.457         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_134_52/Q2                    tco                   0.224      27.681 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.332      28.013         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_130_49/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.013         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.288%), Route: 0.332ns(59.712%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.585       5.574         ntclkbufg_1      
 CLMS_130_49/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                               0.053       5.677                          

 Data required time                                                  5.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.677                          
 Data arrival time                                                  28.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  2.457
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.457      27.457         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_134_52/Y0                    tco                   0.293      27.750 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.228      27.978         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_130_49/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.978         Logic Levels: 0  
                                                                                   Logic: 0.293ns(56.238%), Route: 0.228ns(43.762%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.585       5.574         ntclkbufg_1      
 CLMS_130_49/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                              -0.014       5.610                          

 Data required time                                                  5.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.610                          
 Data arrival time                                                  27.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  2.457
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.457      27.457         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_134_52/Y0                    tco                   0.284      27.741 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.224      27.965         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_134_48/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.965         Logic Levels: 0  
                                                                                   Logic: 0.284ns(55.906%), Route: 0.224ns(44.094%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.585       5.574         ntclkbufg_1      
 CLMA_134_48/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                              -0.080       5.544                          

 Data required time                                                  5.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.544                          
 Data arrival time                                                  27.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.457
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.610      80.734         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q0                    tco                   0.287      81.021 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.444      81.465         u_CORES/conf_sel [0]
 CLMA_134_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.465         Logic Levels: 0  
                                                                                   Logic: 0.287ns(39.261%), Route: 0.444ns(60.739%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.457     127.457         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.457                          
 clock uncertainty                                      -0.050     127.407                          

 Setup time                                             -0.617     126.790                          

 Data required time                                                126.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.790                          
 Data arrival time                                                  81.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.457
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.610      80.734         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q0                    tco                   0.287      81.021 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.444      81.465         u_CORES/conf_sel [0]
 CLMA_134_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.465         Logic Levels: 0  
                                                                                   Logic: 0.287ns(39.261%), Route: 0.444ns(60.739%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.457     127.457         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.457                          
 clock uncertainty                                      -0.050     127.407                          

 Setup time                                             -0.617     126.790                          

 Data required time                                                126.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.790                          
 Data arrival time                                                  81.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.457
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.610      80.734         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q0                    tco                   0.287      81.021 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.444      81.465         u_CORES/conf_sel [0]
 CLMA_134_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.465         Logic Levels: 0  
                                                                                   Logic: 0.287ns(39.261%), Route: 0.444ns(60.739%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.457     127.457         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.457                          
 clock uncertainty                                      -0.050     127.407                          

 Setup time                                             -0.617     126.790                          

 Data required time                                                126.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.790                          
 Data arrival time                                                  81.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.026
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.552     130.284         ntclkbufg_1      
 CLMA_130_56/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_56/Q1                    tco                   0.224     130.508 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.187     130.695         u_CORES/id_o [0] 
 CLMS_130_57/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.695         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.026     128.026         u_CORES/capt_o   
 CLMS_130_57/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.026                          
 clock uncertainty                                       0.050     128.076                          

 Hold time                                               0.053     128.129                          

 Data required time                                                128.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.129                          
 Data arrival time                                                 130.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.026
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.552     130.284         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q3                    tco                   0.221     130.505 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.272     130.777         u_CORES/id_o [1] 
 CLMS_130_57/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 130.777         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.828%), Route: 0.272ns(55.172%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.026     128.026         u_CORES/capt_o   
 CLMS_130_57/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.026                          
 clock uncertainty                                       0.050     128.076                          

 Hold time                                              -0.024     128.052                          

 Data required time                                                128.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.052                          
 Data arrival time                                                 130.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.725                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.026
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      1.552     130.284         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q1                    tco                   0.224     130.508 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.361     130.869         u_CORES/id_o [2] 
 CLMS_130_57/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.869         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.291%), Route: 0.361ns(61.709%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.026     128.026         u_CORES/capt_o   
 CLMS_130_57/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.026                          
 clock uncertainty                                       0.050     128.076                          

 Hold time                                               0.053     128.129                          

 Data required time                                                128.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.129                          
 Data arrival time                                                 130.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMS_146_45/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_146_45/Q1                    tco                   0.291       2.954 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.601       3.555         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]
 CLMS_150_57/Y0                    td                    0.210       3.765 r       u_CORES/u_debug_core_0/u_Storage_Condition/N433_7/gateop_perm/Z
                                   net (fanout=1)        0.265       4.030         u_CORES/u_debug_core_0/u_Storage_Condition/_N2691
 CLMS_150_53/Y2                    td                    0.341       4.371 f       u_CORES/u_debug_core_0/u_Storage_Condition/N433_10/gateop_perm/Z
                                   net (fanout=1)        0.253       4.624         u_CORES/u_debug_core_0/u_Storage_Condition/_N2694
 CLMS_150_57/Y1                    td                    0.460       5.084 r       u_CORES/u_debug_core_0/u_Storage_Condition/N433_11/gateop_perm/Z
                                   net (fanout=1)        0.585       5.669         u_CORES/u_debug_core_0/u_Storage_Condition/N433_inv_1
 CLMA_150_44/D0                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   5.669         Logic Levels: 3  
                                                                                   Logic: 1.302ns(43.313%), Route: 1.704ns(56.687%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531    1002.590         ntclkbufg_0      
 CLMA_150_44/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.197    1002.280                          

 Data required time                                               1002.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.280                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_134_40/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_40/Q0                    tco                   0.289       2.952 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.670       3.622         u_CORES/u_debug_core_0/trigger
 CLMA_154_48/Y3                    td                    0.468       4.090 r       u_CORES/u_debug_core_0/u_Storage_Condition/N460_3/gateop_perm/Z
                                   net (fanout=4)        0.549       4.639         u_CORES/u_debug_core_0/u_Storage_Condition/N460
 CLMA_154_41/CECO                  td                    0.184       4.823 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.823         ntR98            
 CLMA_154_45/CECO                  td                    0.184       5.007 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.007         ntR97            
 CLMA_154_49/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.007         Logic Levels: 3  
                                                                                   Logic: 1.125ns(47.995%), Route: 1.219ns(52.005%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531    1002.590         ntclkbufg_0      
 CLMA_154_49/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.729    1001.748                          

 Data required time                                               1001.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.748                          
 Data arrival time                                                   5.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CE
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_134_40/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_40/Q0                    tco                   0.289       2.952 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.670       3.622         u_CORES/u_debug_core_0/trigger
 CLMA_154_48/Y3                    td                    0.468       4.090 r       u_CORES/u_debug_core_0/u_Storage_Condition/N460_3/gateop_perm/Z
                                   net (fanout=4)        0.549       4.639         u_CORES/u_debug_core_0/u_Storage_Condition/N460
 CLMA_154_41/CECO                  td                    0.184       4.823 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.823         ntR98            
 CLMA_154_45/CECO                  td                    0.184       5.007 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.007         ntR97            
 CLMA_154_49/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   5.007         Logic Levels: 3  
                                                                                   Logic: 1.125ns(47.995%), Route: 1.219ns(52.005%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531    1002.590         ntclkbufg_0      
 CLMA_154_49/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.729    1001.748                          

 Data required time                                               1001.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.748                          
 Data arrival time                                                   5.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531       2.590         ntclkbufg_0      
 CLMA_138_32/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_32/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       2.896         u_CORES/u_debug_core_0/data_pipe[3] [23]
 CLMA_138_33/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_138_33/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       2.619                          
 clock uncertainty                                       0.000       2.619                          

 Hold time                                              -0.035       2.584                          

 Data required time                                                  2.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.584                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531       2.590         ntclkbufg_0      
 CLMS_114_25/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_25/Q1                    tco                   0.224       2.814 f       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       2.898         u_CORES/u_debug_core_0/data_pipe[1] [14]
 CLMA_114_24/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.898         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_114_24/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       2.619                          
 clock uncertainty                                       0.000       2.619                          

 Hold time                                              -0.034       2.585                          

 Data required time                                                  2.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.585                          
 Data arrival time                                                   2.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531       2.590         ntclkbufg_0      
 CLMS_122_25/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK

 CLMS_122_25/Q2                    tco                   0.224       2.814 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/Q
                                   net (fanout=1)        0.084       2.898         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7]
 CLMA_122_24/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.898         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_122_24/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       2.619                          
 clock uncertainty                                       0.000       2.619                          

 Hold time                                              -0.035       2.584                          

 Data required time                                                  2.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.584                          
 Data arrival time                                                   2.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.287       2.950 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      1.330       4.280         u_CORES/u_debug_core_0/resetn
 CLMA_138_72/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.280         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.749%), Route: 1.330ns(82.251%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531    1002.590         ntclkbufg_0      
 CLMA_138_72/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Recovery time                                          -0.617    1001.860                          

 Data required time                                               1001.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.860                          
 Data arrival time                                                   4.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.287       2.950 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      1.330       4.280         u_CORES/u_debug_core_0/resetn
 CLMA_138_72/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.280         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.749%), Route: 1.330ns(82.251%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531    1002.590         ntclkbufg_0      
 CLMA_138_72/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Recovery time                                          -0.617    1001.860                          

 Data required time                                               1001.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.860                          
 Data arrival time                                                   4.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.287       2.950 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      1.295       4.245         u_CORES/u_debug_core_0/resetn
 CLMA_138_57/RS                                                            f       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.245         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.142%), Route: 1.295ns(81.858%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531    1002.590         ntclkbufg_0      
 CLMA_138_57/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Recovery time                                          -0.617    1001.860                          

 Data required time                                               1001.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.860                          
 Data arrival time                                                   4.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.615                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531       2.590         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.316       3.128         u_CORES/u_debug_core_0/resetn
 CLMA_126_20/RSCO                  td                    0.105       3.233 r       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.233         ntR6             
 CLMA_126_24/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/RS

 Data arrival time                                                   3.233         Logic Levels: 1  
                                                                                   Logic: 0.327ns(50.855%), Route: 0.316ns(49.145%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_126_24/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                            0.000       2.626                          

 Data required time                                                  2.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.626                          
 Data arrival time                                                   3.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531       2.590         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.316       3.128         u_CORES/u_debug_core_0/resetn
 CLMA_126_20/RSCO                  td                    0.105       3.233 r       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.233         ntR6             
 CLMA_126_24/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/RS

 Data arrival time                                                   3.233         Logic Levels: 1  
                                                                                   Logic: 0.327ns(50.855%), Route: 0.316ns(49.145%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_126_24/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                            0.000       2.626                          

 Data required time                                                  2.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.626                          
 Data arrival time                                                   3.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.531       2.590         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.316       3.128         u_CORES/u_debug_core_0/resetn
 CLMA_126_20/RSCO                  td                    0.105       3.233 r       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.233         ntR6             
 CLMA_126_24/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/RS

 Data arrival time                                                   3.233         Logic Levels: 1  
                                                                                   Logic: 0.327ns(50.855%), Route: 0.316ns(49.145%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      1.585       2.663         ntclkbufg_0      
 CLMA_126_24/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                            0.000       2.626                          

 Data required time                                                  2.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.626                          
 Data arrival time                                                   3.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.607                          
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075       1.516 f       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.303         _N0              
 PLL_158_55/CLK_OUT0               td                    0.104       2.407 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.485         nt_ad_clk2       
 USCM_84_110/CLK_USCM              td                    0.000       3.485 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.790       5.275         ntR175           
 IOL_23_6/DO                       td                    0.139       5.414 f       ad_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.414         ad_clk2_obuf/ntO 
 IOBD_21_0/PAD                     td                    3.853       9.267 f       ad_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.078       9.345         ad_clk2          
 AA4                                                                       f       ad_clk2 (port)   

 Data arrival time                                                   9.345         Logic Levels: 6  
                                                                                   Logic: 5.538ns(59.262%), Route: 3.807ns(40.738%)
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk1 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075       1.516 f       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.303         _N0              
 PLL_158_55/CLK_OUT0               td                    0.104       2.407 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.485         nt_ad_clk2       
 USCM_84_110/CLK_USCM              td                    0.000       3.485 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.779       5.264         ntR175           
 IOL_155_6/DO                      td                    0.139       5.403 f       ad_clk1_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.403         ad_clk1_obuf/ntO 
 IOBD_153_0/PAD                    td                    3.853       9.256 f       ad_clk1_obuf/opit_0/O
                                   net (fanout=1)        0.063       9.319         ad_clk1          
 W12                                                                       f       ad_clk1 (port)   

 Data arrival time                                                   9.319         Logic Levels: 6  
                                                                                   Logic: 5.538ns(59.427%), Route: 3.781ns(40.573%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[1] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W8                                                      0.000       0.000 f       ad_data2[1] (port)
                                   net (fanout=1)        0.078       0.078         ad_data2[1]      
 IOBS_TB_44_0/DIN                  td                    1.367       1.445 f       ad_data2_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.445         ad_data2_ibuf[1]/ntD
 IOL_47_5/RX_DATA_DD               td                    0.127       1.572 f       ad_data2_ibuf[1]/opit_1/OUT
                                   net (fanout=2)        1.792       3.364         nt_ad_data2[1]   
 CLMA_118_28/M1                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                   3.364         Logic Levels: 2  
                                                                                   Logic: 1.494ns(44.411%), Route: 1.870ns(55.589%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[3] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB8                                                     0.000       0.000 r       ad_data2[3] (port)
                                   net (fanout=1)        0.084       0.084         ad_data2[3]      
 IOBS_TB_116_0/DIN                 td                    1.047       1.131 r       ad_data2_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       1.131         ad_data2_ibuf[3]/ntD
 IOL_119_5/RX_DATA_DD              td                    0.082       1.213 r       ad_data2_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        0.313       1.526         nt_ad_data2[3]   
 CLMA_118_16/M2                                                            r       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/D

 Data arrival time                                                   1.526         Logic Levels: 2  
                                                                                   Logic: 1.129ns(73.984%), Route: 0.397ns(26.016%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data1[7] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y10                                                     0.000       0.000 r       ad_data1[7] (port)
                                   net (fanout=1)        0.044       0.044         ad_data1[7]      
 IOBS_TB_120_0/DIN                 td                    1.047       1.091 r       ad_data1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       1.091         ad_data1_ibuf[7]/ntD
 IOL_123_5/RX_DATA_DD              td                    0.082       1.173 r       ad_data1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.432       1.605         nt_ad_data1[7]   
 CLMS_122_25/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D

 Data arrival time                                                   1.605         Logic Levels: 2  
                                                                                   Logic: 1.129ns(70.343%), Route: 0.476ns(29.657%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data1[3] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W11                                                     0.000       0.000 r       ad_data1[3] (port)
                                   net (fanout=1)        0.041       0.041         ad_data1[3]      
 IOBS_TB_132_0/DIN                 td                    1.047       1.088 r       ad_data1_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       1.088         ad_data1_ibuf[3]/ntD
 IOL_135_5/RX_DATA_DD              td                    0.082       1.170 r       ad_data1_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        0.555       1.725         nt_ad_data1[3]   
 CLMA_126_29/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D

 Data arrival time                                                   1.725         Logic Levels: 2  
                                                                                   Logic: 1.129ns(65.449%), Route: 0.596ns(34.551%)
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_142_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_142_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_130_57/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_130_57/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_130_57/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

{top|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_142_44/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_142_44/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_142_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.925       3.379         ntclkbufg_1      
 CLMA_130_96/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_96/Q0                    tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.540       4.140         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_56/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.140         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.041%), Route: 0.540ns(70.959%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.918      28.463         ntclkbufg_1      
 CLMA_130_56/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.070      28.393                          
 clock uncertainty                                      -0.050      28.343                          

 Setup time                                             -0.058      28.285                          

 Data required time                                                 28.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.285                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.145                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.925       3.379         ntclkbufg_1      
 CLMA_130_96/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_96/Q0                    tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.540       4.140         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_56/A4                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.140         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.041%), Route: 0.540ns(70.959%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.918      28.463         ntclkbufg_1      
 CLMA_130_56/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.070      28.393                          
 clock uncertainty                                      -0.050      28.343                          

 Setup time                                             -0.058      28.285                          

 Data required time                                                 28.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.285                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.145                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.925       3.379         ntclkbufg_1      
 CLMA_130_96/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_96/Q0                    tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.499       4.099         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_68/A4                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.099         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.694%), Route: 0.499ns(69.306%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.918      28.463         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.070      28.393                          
 clock uncertainty                                      -0.050      28.343                          

 Setup time                                             -0.058      28.285                          

 Data required time                                                 28.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.285                          
 Data arrival time                                                   4.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.895       3.146         ntclkbufg_1      
 CLMS_118_41/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_41/Q0                    tco                   0.179       3.325 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.386         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29]
 CLMA_118_40/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.386         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.925       3.379         ntclkbufg_1      
 CLMA_118_40/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.161                          
 clock uncertainty                                       0.000       3.161                          

 Hold time                                              -0.029       3.132                          

 Data required time                                                  3.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.132                          
 Data arrival time                                                   3.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.895       3.146         ntclkbufg_1      
 CLMA_114_40/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_40/Q1                    tco                   0.180       3.326 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.385         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10]
 CLMA_114_40/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.925       3.379         ntclkbufg_1      
 CLMA_114_40/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.232       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Hold time                                              -0.028       3.119                          

 Data required time                                                  3.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.119                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.895       3.146         ntclkbufg_1      
 CLMA_110_36/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_36/Q0                    tco                   0.179       3.325 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.384         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19]
 CLMA_110_36/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.384         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.925       3.379         ntclkbufg_1      
 CLMA_110_36/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.232       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Hold time                                              -0.029       3.118                          

 Data required time                                                  3.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.118                          
 Data arrival time                                                   3.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  1.813
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.813      26.813         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_134_52/Y0                    tco                   0.283      27.096 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.367      27.463         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_134_52/Y3                    td                    0.358      27.821 f       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.301      28.122         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMS_134_73/Y2                    td                    0.264      28.386 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=12)       0.074      28.460         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_73/Y1                    td                    0.244      28.704 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.261      28.965         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2122
 CLMA_134_68/Y3                    td                    0.162      29.127 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.244      29.371         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_138_72/Y2                    td                    0.150      29.521 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.361      29.882         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2570
 CLMS_134_61/Y0                    td                    0.162      30.044 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.264      30.308         u_CORES/u_debug_core_0/u_rd_addr_gen/_N104
 CLMS_130_69/Y0                    td                    0.264      30.572 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.258      30.830         u_CORES/u_debug_core_0/u_rd_addr_gen/_N432
 CLMS_134_69/B4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.830         Logic Levels: 7  
                                                                                   Logic: 1.887ns(46.975%), Route: 2.130ns(53.025%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.895      53.146         ntclkbufg_1      
 CLMS_134_69/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.079      53.017                          

 Data required time                                                 53.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.017                          
 Data arrival time                                                  30.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  1.813
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.813      26.813         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_134_52/Y0                    tco                   0.283      27.096 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.367      27.463         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_134_52/Y3                    td                    0.358      27.821 f       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.301      28.122         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMS_134_73/Y2                    td                    0.264      28.386 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=12)       0.074      28.460         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_73/Y1                    td                    0.244      28.704 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.261      28.965         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2122
 CLMA_134_68/Y3                    td                    0.162      29.127 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.244      29.371         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_138_72/Y2                    td                    0.150      29.521 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.361      29.882         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2570
 CLMS_134_61/Y0                    td                    0.162      30.044 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.076      30.120         u_CORES/u_debug_core_0/u_rd_addr_gen/_N104
 CLMS_134_61/Y1                    td                    0.151      30.271 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.183      30.454         u_CORES/u_debug_core_0/u_rd_addr_gen/_N430
 CLMS_134_69/A1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.454         Logic Levels: 7  
                                                                                   Logic: 1.774ns(48.723%), Route: 1.867ns(51.277%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.895      53.146         ntclkbufg_1      
 CLMS_134_69/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.191      52.905                          

 Data required time                                                 52.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.905                          
 Data arrival time                                                  30.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  1.813
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.813      26.813         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_134_52/Y0                    tco                   0.283      27.096 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.367      27.463         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_134_52/Y3                    td                    0.358      27.821 f       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.301      28.122         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMS_134_73/Y2                    td                    0.264      28.386 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=12)       0.074      28.460         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_73/Y1                    td                    0.244      28.704 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.261      28.965         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2122
 CLMA_134_68/Y3                    td                    0.162      29.127 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.244      29.371         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_138_72/Y2                    td                    0.150      29.521 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.361      29.882         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2570
 CLMS_134_61/Y0                    td                    0.162      30.044 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.373      30.417         u_CORES/u_debug_core_0/u_rd_addr_gen/_N104
 CLMS_130_61/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.417         Logic Levels: 6  
                                                                                   Logic: 1.623ns(45.033%), Route: 1.981ns(54.967%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.895      53.146         ntclkbufg_1      
 CLMS_130_61/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.093      53.003                          

 Data required time                                                 53.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.003                          
 Data arrival time                                                  30.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.757  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  1.622
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.622      26.622         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_134_52/Q2                    tco                   0.183      26.805 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.214      27.019         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_130_49/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.019         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.096%), Route: 0.214ns(53.904%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.925       3.379         ntclkbufg_1      
 CLMS_130_49/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                               0.034       3.463                          

 Data required time                                                  3.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.463                          
 Data arrival time                                                  27.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.757  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  1.622
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.622      26.622         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_134_52/Y0                    tco                   0.236      26.858 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.148      27.006         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_130_49/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.006         Logic Levels: 0  
                                                                                   Logic: 0.236ns(61.458%), Route: 0.148ns(38.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.925       3.379         ntclkbufg_1      
 CLMS_130_49/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                              -0.011       3.418                          

 Data required time                                                  3.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.418                          
 Data arrival time                                                  27.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.757  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  1.622
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.622      26.622         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_134_52/Q1                    tco                   0.184      26.806 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.217      27.023         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_130_49/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.023         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.885%), Route: 0.217ns(54.115%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.925       3.379         ntclkbufg_1      
 CLMS_130_49/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                              -0.011       3.418                          

 Data required time                                                  3.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.418                          
 Data arrival time                                                  27.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.622
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.950      78.685         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q0                    tco                   0.221      78.906 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.294      79.200         u_CORES/conf_sel [0]
 CLMA_134_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.200         Logic Levels: 0  
                                                                                   Logic: 0.221ns(42.913%), Route: 0.294ns(57.087%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.622     126.622         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.622                          
 clock uncertainty                                      -0.050     126.572                          

 Setup time                                             -0.476     126.096                          

 Data required time                                                126.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.096                          
 Data arrival time                                                  79.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.622
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.950      78.685         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q0                    tco                   0.221      78.906 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.294      79.200         u_CORES/conf_sel [0]
 CLMA_134_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.200         Logic Levels: 0  
                                                                                   Logic: 0.221ns(42.913%), Route: 0.294ns(57.087%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.622     126.622         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.622                          
 clock uncertainty                                      -0.050     126.572                          

 Setup time                                             -0.476     126.096                          

 Data required time                                                126.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.096                          
 Data arrival time                                                  79.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.622
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.950      78.685         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q0                    tco                   0.221      78.906 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.294      79.200         u_CORES/conf_sel [0]
 CLMA_134_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.200         Logic Levels: 0  
                                                                                   Logic: 0.221ns(42.913%), Route: 0.294ns(57.087%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.622     126.622         u_CORES/capt_o   
 CLMA_134_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.622                          
 clock uncertainty                                      -0.050     126.572                          

 Setup time                                             -0.476     126.096                          

 Data required time                                                126.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.096                          
 Data arrival time                                                  79.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.900
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.918     128.463         ntclkbufg_1      
 CLMA_130_56/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_56/Q1                    tco                   0.180     128.643 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.131     128.774         u_CORES/id_o [0] 
 CLMS_130_57/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.774         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.878%), Route: 0.131ns(42.122%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.900     126.900         u_CORES/capt_o   
 CLMS_130_57/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.900                          
 clock uncertainty                                       0.050     126.950                          

 Hold time                                               0.040     126.990                          

 Data required time                                                126.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.990                          
 Data arrival time                                                 128.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.900
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.918     128.463         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q3                    tco                   0.178     128.641 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.184     128.825         u_CORES/id_o [1] 
 CLMS_130_57/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.825         Logic Levels: 0  
                                                                                   Logic: 0.178ns(49.171%), Route: 0.184ns(50.829%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.900     126.900         u_CORES/capt_o   
 CLMS_130_57/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.900                          
 clock uncertainty                                       0.050     126.950                          

 Hold time                                              -0.020     126.930                          

 Data required time                                                126.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.930                          
 Data arrival time                                                 128.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.900
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=164)      0.918     128.463         ntclkbufg_1      
 CLMA_130_68/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_68/Q1                    tco                   0.180     128.643 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.248     128.891         u_CORES/id_o [2] 
 CLMS_130_57/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.891         Logic Levels: 0  
                                                                                   Logic: 0.180ns(42.056%), Route: 0.248ns(57.944%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.900     126.900         u_CORES/capt_o   
 CLMS_130_57/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.900                          
 clock uncertainty                                       0.050     126.950                          

 Hold time                                               0.040     126.990                          

 Data required time                                                126.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.990                          
 Data arrival time                                                 128.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMS_146_45/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_146_45/Q1                    tco                   0.223       1.762 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.379       2.141         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]
 CLMS_150_57/Y0                    td                    0.162       2.303 r       u_CORES/u_debug_core_0/u_Storage_Condition/N433_7/gateop_perm/Z
                                   net (fanout=1)        0.159       2.462         u_CORES/u_debug_core_0/u_Storage_Condition/_N2691
 CLMS_150_53/Y2                    td                    0.264       2.726 f       u_CORES/u_debug_core_0/u_Storage_Condition/N433_10/gateop_perm/Z
                                   net (fanout=1)        0.170       2.896         u_CORES/u_debug_core_0/u_Storage_Condition/_N2694
 CLMS_150_57/Y1                    td                    0.359       3.255 f       u_CORES/u_debug_core_0/u_Storage_Condition/N433_11/gateop_perm/Z
                                   net (fanout=1)        0.365       3.620         u_CORES/u_debug_core_0/u_Storage_Condition/N433_inv_1
 CLMA_150_44/D0                                                            f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   3.620         Logic Levels: 3  
                                                                                   Logic: 1.008ns(48.438%), Route: 1.073ns(51.562%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895    1001.498         ntclkbufg_0      
 CLMA_150_44/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.148    1001.222                          

 Data required time                                               1001.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.222                          
 Data arrival time                                                   3.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_134_40/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_40/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.435       2.195         u_CORES/u_debug_core_0/trigger
 CLMA_154_48/Y3                    td                    0.360       2.555 f       u_CORES/u_debug_core_0/u_Storage_Condition/N460_3/gateop_perm/Z
                                   net (fanout=4)        0.358       2.913         u_CORES/u_debug_core_0/u_Storage_Condition/N460
 CLMA_154_41/CECO                  td                    0.132       3.045 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.045         ntR98            
 CLMA_154_45/CECO                  td                    0.132       3.177 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.177         ntR97            
 CLMA_154_49/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   3.177         Logic Levels: 3  
                                                                                   Logic: 0.845ns(51.587%), Route: 0.793ns(48.413%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895    1001.498         ntclkbufg_0      
 CLMA_154_49/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.576    1000.794                          

 Data required time                                               1000.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.794                          
 Data arrival time                                                   3.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CE
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_134_40/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_40/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.435       2.195         u_CORES/u_debug_core_0/trigger
 CLMA_154_48/Y3                    td                    0.360       2.555 f       u_CORES/u_debug_core_0/u_Storage_Condition/N460_3/gateop_perm/Z
                                   net (fanout=4)        0.358       2.913         u_CORES/u_debug_core_0/u_Storage_Condition/N460
 CLMA_154_41/CECO                  td                    0.132       3.045 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.045         ntR98            
 CLMA_154_45/CECO                  td                    0.132       3.177 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.177         ntR97            
 CLMA_154_49/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   3.177         Logic Levels: 3  
                                                                                   Logic: 0.845ns(51.587%), Route: 0.793ns(48.413%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895    1001.498         ntclkbufg_0      
 CLMA_154_49/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.576    1000.794                          

 Data required time                                               1000.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.794                          
 Data arrival time                                                   3.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895       1.498         ntclkbufg_0      
 CLMA_138_32/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_32/Q0                    tco                   0.179       1.677 f       u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       1.735         u_CORES/u_debug_core_0/data_pipe[3] [23]
 CLMA_138_33/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.735         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_138_33/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.026       1.513                          
 clock uncertainty                                       0.000       1.513                          

 Hold time                                              -0.029       1.484                          

 Data required time                                                  1.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.484                          
 Data arrival time                                                   1.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895       1.498         ntclkbufg_0      
 CLMS_114_25/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_25/Q1                    tco                   0.180       1.678 f       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.060       1.738         u_CORES/u_debug_core_0/data_pipe[1] [14]
 CLMA_114_24/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.738         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_114_24/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.026       1.513                          
 clock uncertainty                                       0.000       1.513                          

 Hold time                                              -0.028       1.485                          

 Data required time                                                  1.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.485                          
 Data arrival time                                                   1.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895       1.498         ntclkbufg_0      
 CLMA_114_32/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK

 CLMA_114_32/Q2                    tco                   0.180       1.678 f       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/Q
                                   net (fanout=2)        0.059       1.737         u_CORES/u_debug_core_0/TRIG0_ff[1] [12]
 CLMS_114_33/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.737         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMS_114_33/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.026       1.513                          
 clock uncertainty                                       0.000       1.513                          

 Hold time                                              -0.029       1.484                          

 Data required time                                                  1.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.484                          
 Data arrival time                                                   1.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.911       2.671         u_CORES/u_debug_core_0/resetn
 CLMA_138_72/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.671         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.523%), Route: 0.911ns(80.477%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895    1001.498         ntclkbufg_0      
 CLMA_138_72/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Recovery time                                          -0.476    1000.894                          

 Data required time                                               1000.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.894                          
 Data arrival time                                                   2.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.911       2.671         u_CORES/u_debug_core_0/resetn
 CLMA_138_72/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.671         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.523%), Route: 0.911ns(80.477%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895    1001.498         ntclkbufg_0      
 CLMA_138_72/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Recovery time                                          -0.476    1000.894                          

 Data required time                                               1000.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.894                          
 Data arrival time                                                   2.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.899       2.659         u_CORES/u_debug_core_0/resetn
 CLMA_138_57/RS                                                            f       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.659         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.732%), Route: 0.899ns(80.268%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895    1001.498         ntclkbufg_0      
 CLMA_138_57/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Recovery time                                          -0.476    1000.894                          

 Data required time                                               1000.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.894                          
 Data arrival time                                                   2.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895       1.498         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.182       1.680 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.200       1.880         u_CORES/u_debug_core_0/resetn
 CLMA_126_20/RSCO                  td                    0.092       1.972 f       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       1.972         ntR6             
 CLMA_126_24/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/RS

 Data arrival time                                                   1.972         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.806%), Route: 0.200ns(42.194%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_126_24/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   1.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895       1.498         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.182       1.680 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.200       1.880         u_CORES/u_debug_core_0/resetn
 CLMA_126_20/RSCO                  td                    0.092       1.972 f       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       1.972         ntR6             
 CLMA_126_24/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/RS

 Data arrival time                                                   1.972         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.806%), Route: 0.200ns(42.194%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_126_24/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   1.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.895       1.498         ntclkbufg_0      
 CLMA_130_20/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_20/Q0                    tco                   0.182       1.680 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.200       1.880         u_CORES/u_debug_core_0/resetn
 CLMA_126_20/RSCO                  td                    0.092       1.972 f       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       1.972         ntR6             
 CLMA_126_24/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/RS

 Data arrival time                                                   1.972         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.806%), Route: 0.200ns(42.194%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=390)      0.925       1.539         ntclkbufg_0      
 CLMA_126_24/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   1.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057       1.049 f       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=1)        0.471       1.520         _N0              
 PLL_158_55/CLK_OUT0               td                    0.081       1.601 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.608       2.209         nt_ad_clk2       
 USCM_84_110/CLK_USCM              td                    0.000       2.209 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.074       3.283         ntR175           
 IOL_23_6/DO                       td                    0.106       3.389 f       ad_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.389         ad_clk2_obuf/ntO 
 IOBD_21_0/PAD                     td                    3.238       6.627 f       ad_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.078       6.705         ad_clk2          
 AA4                                                                       f       ad_clk2 (port)   

 Data arrival time                                                   6.705         Logic Levels: 6  
                                                                                   Logic: 4.400ns(65.623%), Route: 2.305ns(34.377%)
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk1 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057       1.049 f       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=1)        0.471       1.520         _N0              
 PLL_158_55/CLK_OUT0               td                    0.081       1.601 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.608       2.209         nt_ad_clk2       
 USCM_84_110/CLK_USCM              td                    0.000       2.209 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.065       3.274         ntR175           
 IOL_155_6/DO                      td                    0.106       3.380 f       ad_clk1_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.380         ad_clk1_obuf/ntO 
 IOBD_153_0/PAD                    td                    3.238       6.618 f       ad_clk1_obuf/opit_0/O
                                   net (fanout=1)        0.063       6.681         ad_clk1          
 W12                                                                       f       ad_clk1 (port)   

 Data arrival time                                                   6.681         Logic Levels: 6  
                                                                                   Logic: 4.400ns(65.858%), Route: 2.281ns(34.142%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[1] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W8                                                      0.000       0.000 f       ad_data2[1] (port)
                                   net (fanout=1)        0.078       0.078         ad_data2[1]      
 IOBS_TB_44_0/DIN                  td                    0.918       0.996 f       ad_data2_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.996         ad_data2_ibuf[1]/ntD
 IOL_47_5/RX_DATA_DD               td                    0.097       1.093 f       ad_data2_ibuf[1]/opit_1/OUT
                                   net (fanout=2)        1.228       2.321         nt_ad_data2[1]   
 CLMA_118_28/M1                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                   2.321         Logic Levels: 2  
                                                                                   Logic: 1.015ns(43.731%), Route: 1.306ns(56.269%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[3] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB8                                                     0.000       0.000 r       ad_data2[3] (port)
                                   net (fanout=1)        0.084       0.084         ad_data2[3]      
 IOBS_TB_116_0/DIN                 td                    0.735       0.819 r       ad_data2_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.819         ad_data2_ibuf[3]/ntD
 IOL_119_5/RX_DATA_DD              td                    0.066       0.885 r       ad_data2_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        0.183       1.068         nt_ad_data2[3]   
 CLMA_118_16/M2                                                            r       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/D

 Data arrival time                                                   1.068         Logic Levels: 2  
                                                                                   Logic: 0.801ns(75.000%), Route: 0.267ns(25.000%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data1[7] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y10                                                     0.000       0.000 r       ad_data1[7] (port)
                                   net (fanout=1)        0.044       0.044         ad_data1[7]      
 IOBS_TB_120_0/DIN                 td                    0.735       0.779 r       ad_data1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.779         ad_data1_ibuf[7]/ntD
 IOL_123_5/RX_DATA_DD              td                    0.066       0.845 r       ad_data1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.254       1.099         nt_ad_data1[7]   
 CLMS_122_25/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D

 Data arrival time                                                   1.099         Logic Levels: 2  
                                                                                   Logic: 0.801ns(72.884%), Route: 0.298ns(27.116%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data1[3] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W11                                                     0.000       0.000 r       ad_data1[3] (port)
                                   net (fanout=1)        0.041       0.041         ad_data1[3]      
 IOBS_TB_132_0/DIN                 td                    0.735       0.776 r       ad_data1_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.776         ad_data1_ibuf[3]/ntD
 IOL_135_5/RX_DATA_DD              td                    0.066       0.842 r       ad_data1_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        0.329       1.171         nt_ad_data1[3]   
 CLMA_126_29/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D

 Data arrival time                                                   1.171         Logic Levels: 2  
                                                                                   Logic: 0.801ns(68.403%), Route: 0.370ns(31.597%)
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_142_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_142_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_130_57/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_130_57/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_130_57/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

{top|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_142_44/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_142_44/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_142_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------+
| Type       | File Name                                     
+-------------------------------------------------------------+
| Input      | E:/3pa1030_test/place_route/top_pnr.adf       
| Output     | E:/3pa1030_test/report_timing/top_rtp.adf     
|            | E:/3pa1030_test/report_timing/top.rtr         
|            | E:/3pa1030_test/report_timing/rtr.db          
+-------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 892 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:6s
Total real time to report_timing completion : 0h:0m:8s
