///// current value of the addr must be one greater than the previous value if start assert


module tb;
  bit clk, start;
  bit [3:0] addr;
    
  initial begin
    clk = 0;
    start = 0;
    addr = 0;
    #10 start = 1;
  end
  
  always @(posedge clk) begin
    if(start) 
      addr = addr + 1;
  end
  initial begin
     $dumpfile("dump.vcd"); 
      $dumpvars;
      #100;
      $finish();
 end
  
  always #5 clk = ~clk;
 property p1;
   @(posedge clk) $rose(start) |=> (addr == $past(addr+1));
 endproperty
                                     
  assert property (p1)
   $info("assertion success $time");
   else
     $error("assertion failed $time");
endmodule
   
   
    
