

================================================================
== Vitis HLS Report for 'ClefiaF1Xor_3'
================================================================
* Date:           Tue Dec  6 21:01:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    415|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     79|    -|
|Register         |        -|    -|     309|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     309|    494|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln124_27_fu_207_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln124_28_fu_217_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln124_fu_196_p2        |         +|   0|  0|  15|           8|           1|
    |select_ln131_10_fu_683_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_11_fu_725_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_1_fu_323_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_2_fu_365_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_3_fu_523_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_4_fu_565_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_5_fu_607_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_6_fu_649_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_7_fu_399_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_8_fu_441_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_9_fu_483_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_281_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln124_31_fu_232_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_32_fu_247_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_33_fu_252_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_34_fu_769_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_35_fu_773_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_36_fu_778_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_37_fu_784_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_38_fu_789_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_39_fu_795_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_40_fu_799_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_41_fu_804_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_42_fu_810_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_43_fu_815_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_44_fu_503_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_45_fu_821_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_46_fu_825_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_47_fu_830_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_48_fu_836_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_49_fu_840_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_50_fu_845_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_51_fu_851_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_227_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_10_fu_677_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_11_fu_719_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_1_fu_317_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_2_fu_359_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_3_fu_517_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_4_fu_559_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_5_fu_601_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_6_fu_643_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_7_fu_393_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_8_fu_435_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_9_fu_477_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_275_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 415|         309|         327|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |rk_address0              |  14|          3|    8|         24|
    |rk_address1              |  14|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  79|         17|   34|        101|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |  1|   0|    1|          0|
    |ap_port_reg_src_10_read              |  8|   0|    8|          0|
    |ap_port_reg_src_11_read              |  8|   0|    8|          0|
    |ap_port_reg_src_12_read              |  8|   0|    8|          0|
    |ap_port_reg_src_13_read              |  8|   0|    8|          0|
    |ap_port_reg_src_14_read              |  8|   0|    8|          0|
    |ap_port_reg_src_15_read              |  8|   0|    8|          0|
    |ap_port_reg_src_8_read               |  8|   0|    8|          0|
    |ap_port_reg_src_9_read               |  8|   0|    8|          0|
    |reg_183                              |  8|   0|    8|          0|
    |reg_187                              |  8|   0|    8|          0|
    |rk_offset_read_reg_901               |  8|   0|    8|          0|
    |src_10_read_1_reg_943                |  8|   0|    8|          0|
    |src_10_read_1_reg_943_pp0_iter1_reg  |  8|   0|    8|          0|
    |src_11_read_1_reg_937                |  8|   0|    8|          0|
    |src_11_read_1_reg_937_pp0_iter1_reg  |  8|   0|    8|          0|
    |src_12_read_1_reg_932                |  8|   0|    8|          0|
    |src_12_read_1_reg_932_pp0_iter1_reg  |  8|   0|    8|          0|
    |src_13_read_1_reg_927                |  8|   0|    8|          0|
    |src_13_read_1_reg_927_pp0_iter1_reg  |  8|   0|    8|          0|
    |src_14_read_1_reg_922                |  8|   0|    8|          0|
    |src_14_read_1_reg_922_pp0_iter1_reg  |  8|   0|    8|          0|
    |src_15_read_1_reg_917                |  8|   0|    8|          0|
    |src_15_read_1_reg_917_pp0_iter1_reg  |  8|   0|    8|          0|
    |src_8_read_1_reg_955                 |  8|   0|    8|          0|
    |src_8_read_1_reg_955_pp0_iter1_reg   |  8|   0|    8|          0|
    |src_9_read_1_reg_949                 |  8|   0|    8|          0|
    |src_9_read_1_reg_949_pp0_iter1_reg   |  8|   0|    8|          0|
    |tmp_12_reg_1006                      |  1|   0|    1|          0|
    |tmp_20_reg_1054                      |  1|   0|    1|          0|
    |tmp_26_reg_1016                      |  1|   0|    1|          0|
    |tmp_30_reg_1064                      |  1|   0|    1|          0|
    |trunc_ln134_11_reg_1059              |  7|   0|    7|          0|
    |trunc_ln134_2_reg_1001               |  7|   0|    7|          0|
    |trunc_ln134_6_reg_1049               |  7|   0|    7|          0|
    |trunc_ln134_9_reg_1011               |  7|   0|    7|          0|
    |x_assign_1_reg_1043                  |  8|   0|    8|          0|
    |x_assign_s_reg_1037                  |  8|   0|    8|          0|
    |xor_ln124_44_reg_1021                |  8|   0|    8|          0|
    |z_1_reg_986                          |  8|   0|    8|          0|
    |z_2_reg_1027                         |  8|   0|    8|          0|
    |z_3_reg_1032                         |  8|   0|    8|          0|
    |z_reg_981                            |  8|   0|    8|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |309|   0|  309|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_return_3  |  out|    8|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_return_4  |  out|    8|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_return_5  |  out|    8|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_return_6  |  out|    8|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|ap_return_7  |  out|    8|  ap_ctrl_hs|  ClefiaF1Xor.3|  return value|
|src_8_read   |   in|    8|     ap_none|     src_8_read|        scalar|
|src_9_read   |   in|    8|     ap_none|     src_9_read|        scalar|
|src_10_read  |   in|    8|     ap_none|    src_10_read|        scalar|
|src_11_read  |   in|    8|     ap_none|    src_11_read|        scalar|
|src_12_read  |   in|    8|     ap_none|    src_12_read|        scalar|
|src_13_read  |   in|    8|     ap_none|    src_13_read|        scalar|
|src_14_read  |   in|    8|     ap_none|    src_14_read|        scalar|
|src_15_read  |   in|    8|     ap_none|    src_15_read|        scalar|
|rk_address0  |  out|    8|   ap_memory|             rk|         array|
|rk_ce0       |  out|    1|   ap_memory|             rk|         array|
|rk_q0        |   in|    8|   ap_memory|             rk|         array|
|rk_address1  |  out|    8|   ap_memory|             rk|         array|
|rk_ce1       |  out|    1|   ap_memory|             rk|         array|
|rk_q1        |   in|    8|   ap_memory|             rk|         array|
|rk_offset    |   in|    8|     ap_none|      rk_offset|        scalar|
+-------------+-----+-----+------------+---------------+--------------+

