Analysis & Synthesis report for convolution_simple
Thu Sep 17 16:53:26 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize
 13. State Machine - |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|fsm
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram
 22. Source assignments for platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram
 23. Source assignments for platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 24. Source assignments for platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 25. Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 26. Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 27. Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 29. Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_ujh1:auto_generated
 34. Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 36. Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 37. Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_002:rsp_demux_001
 39. Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:rsp_demux_002
 40. Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:rsp_demux_003
 41. Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller_001
 44. Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Source assignments for sld_signaltap:auto_signaltap_0
 47. Source assignments for platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0|shift_taps_14m:auto_generated|altsyncram_sr71:altsyncram2
 48. Source assignments for platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_i2m:auto_generated|altsyncram_4p71:altsyncram2
 49. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution
 50. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution
 51. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1
 52. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt
 53. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt|lpm_mult:multiply
 54. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt
 55. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt|lpm_mult:multiply
 56. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt
 57. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt|lpm_mult:multiply
 58. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt
 59. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt|lpm_mult:multiply
 60. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt
 61. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt|lpm_mult:multiply
 62. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt
 63. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt|lpm_mult:multiply
 64. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt
 65. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt|lpm_mult:multiply
 66. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt
 67. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt|lpm_mult:multiply
 68. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt
 69. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt|lpm_mult:multiply
 70. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree
 71. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera
 72. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera
 73. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera
 74. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera
 75. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc
 76. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb
 77. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera
 78. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|zero_count:zc
 79. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc
 80. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|zero_count:zc
 81. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb
 82. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera
 83. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera
 84. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|zero_count:zc
 85. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb
 86. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera
 87. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc
 88. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc
 89. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|zero_count:zc
 90. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc
 91. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|zero_count:zc
 92. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb
 93. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera
 94. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera
 95. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera
 96. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc
 97. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb
 98. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera
 99. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|zero_count:zc
100. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc
101. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|zero_count:zc
102. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb
103. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera
104. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera
105. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|zero_count:zc
106. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb
107. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera
108. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc
109. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc
110. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|zero_count:zc
111. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc
112. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|zero_count:zc
113. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add:adderc
114. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add:adderc|zero_count:zc
115. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer
116. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo
117. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|fp_add:adder
118. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|fp_add:adder|zero_count:zc
119. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer
120. Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo
121. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo
122. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo
123. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a
124. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram
125. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b
126. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b|altsyncram:the_altsyncram
127. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
128. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram
129. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram
130. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
131. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
132. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
133. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
134. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy
135. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram
136. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram
137. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator
138. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator
139. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator
140. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
141. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator
142. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
143. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_translator
144. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent
145. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent
146. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent
147. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent
148. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo
151. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent
152. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo
155. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
156. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo
159. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent
160. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo
163. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router:router|platform_designer_block_mm_interconnect_0_router_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_001:router_001|platform_designer_block_mm_interconnect_0_router_001_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_002:router_002|platform_designer_block_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_003:router_003|platform_designer_block_mm_interconnect_0_router_003_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_004:router_004|platform_designer_block_mm_interconnect_0_router_004_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_005|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_006|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter
171. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
172. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
173. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
174. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
175. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
176. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
177. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
178. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
179. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
180. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
181. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
182. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
183. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
184. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
185. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
186. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter
196. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter
197. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
198. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
199. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
200. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
201. Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
202. Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller
203. Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
204. Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
205. Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller_001
206. Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
207. Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
208. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
209. Parameter Settings for Inferred Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0
210. Parameter Settings for Inferred Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0
211. lpm_mult Parameter Settings by Entity Instance
212. scfifo Parameter Settings by Entity Instance
213. altsyncram Parameter Settings by Entity Instance
214. altshift_taps Parameter Settings by Entity Instance
215. Port Connectivity Checks: "platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
216. Port Connectivity Checks: "platform_designer_block:u0|altera_reset_controller:rst_controller_001"
217. Port Connectivity Checks: "platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
218. Port Connectivity Checks: "platform_designer_block:u0|altera_reset_controller:rst_controller"
219. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
220. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter"
221. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter"
222. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
223. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
224. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
225. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
226. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
227. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
228. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
229. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
230. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
231. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
232. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
233. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
234. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
235. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_005|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode"
236. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_004:router_004|platform_designer_block_mm_interconnect_0_router_004_default_decode:the_default_decode"
237. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_003:router_003|platform_designer_block_mm_interconnect_0_router_003_default_decode:the_default_decode"
238. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_002:router_002|platform_designer_block_mm_interconnect_0_router_002_default_decode:the_default_decode"
239. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_001:router_001|platform_designer_block_mm_interconnect_0_router_001_default_decode:the_default_decode"
240. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router:router|platform_designer_block_mm_interconnect_0_router_default_decode:the_default_decode"
241. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo"
242. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo"
243. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent"
244. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo"
245. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
246. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
247. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo"
248. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo"
249. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent"
250. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo"
251. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo"
252. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent"
253. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent"
254. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent"
255. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent"
256. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_translator"
257. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
258. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator"
259. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
260. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator"
261. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator"
262. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator"
263. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram"
264. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy"
265. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
266. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
267. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_pib:the_platform_designer_block_nios_cpu_nios2_oci_pib"
268. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo|platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc"
269. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace|platform_designer_block_nios_cpu_nios2_oci_td_mode:platform_designer_block_nios_cpu_nios2_oci_trc_ctrl_td_mode"
270. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_itrace:the_platform_designer_block_nios_cpu_nios2_oci_itrace"
271. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk"
272. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_xbrk:the_platform_designer_block_nios_cpu_nios2_oci_xbrk"
273. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug"
274. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci"
275. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_test_bench:the_platform_designer_block_nios_cpu_test_bench"
276. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios"
277. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic"
278. Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart"
279. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|fp_add:adder|zero_count:zc"
280. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer"
281. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb"
282. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb"
283. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb"
284. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc"
285. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree"
286. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt"
287. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt"
288. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt"
289. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt"
290. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt"
291. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt"
292. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt"
293. Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt"
294. Port Connectivity Checks: "platform_designer_block:u0"
295. Signal Tap Logic Analyzer Settings
296. Post-Synthesis Netlist Statistics for Top Partition
297. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
298. Elapsed Time Per Partition
299. Connections to In-System Debugging Instance "auto_signaltap_0"
300. Analysis & Synthesis Messages
301. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 17 16:53:25 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; convolution_simple                              ;
; Top-level Entity Name              ; convolution_simple                              ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 7,964                                           ;
;     Total combinational functions  ; 5,592                                           ;
;     Dedicated logic registers      ; 4,828                                           ;
; Total registers                    ; 4828                                            ;
; Total pins                         ; 1                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 917,248                                         ;
; Embedded Multiplier 9-bit elements ; 9                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; convolution_simple ; convolution_simple ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; File Name with User-Entered Path                                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                                                     ; Library                 ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; ../../../../../../verilog/memory_access/line_buffer.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv                                                                                                                                                                               ;                         ;
; ../../../../../../verilog/math_functions/floating_point/zero_count.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/zero_count.sv                                                                                                                                                                ;                         ;
; ../../../../../../verilog/math_functions/floating_point/fp_mlt.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv                                                                                                                                                                    ;                         ;
; ../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv                                                                                                                                                               ;                         ;
; ../../../../../../verilog/math_functions/floating_point/fp_add.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add.sv                                                                                                                                                                    ;                         ;
; ../../../../../../verilog/machine_learning/sum_of_products.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv                                                                                                                                                                        ;                         ;
; ../../../../../../verilog/machine_learning/convolution_calc.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/convolution_calc.sv                                                                                                                                                                       ;                         ;
; platform_designer_block/synthesis/platform_designer_block.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v                                                                 ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_reset_controller.v                                                      ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v                                                      ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v                                                    ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v                                                    ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv                                          ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v                                    ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v                  ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv                                                 ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv                                             ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                            ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv                       ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv                                                    ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv                       ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv                           ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv                         ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv                       ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv                       ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv                           ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv                     ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv                     ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv                         ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv                                                 ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                            ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv                        ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv                        ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv                        ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv                        ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv                        ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv                            ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v                                                        ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v                                                        ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv                                                   ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv                                                  ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv                                              ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv                                             ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.hex                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.hex                                         ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v                                           ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v                                           ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_nios.v                                                 ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios.v                                                 ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v                                             ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v                                             ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v                          ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v                          ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v                             ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v                             ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v                         ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v                         ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v                                  ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v                                  ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v                                            ; platform_designer_block ;
; platform_designer_block/synthesis/submodules/convolution_burst.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv                                                           ; platform_designer_block ;
; convolution_simple.sv                                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/convolution_simple.sv                                                                                                       ;                         ;
; lpm_mult.tdf                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                                                                                   ;                         ;
; aglobal181.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                                                                                 ;                         ;
; lpm_add_sub.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                                                ;                         ;
; multcore.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                                                                                                                   ;                         ;
; bypassff.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                                                                   ;                         ;
; altshift.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                                                                                   ;                         ;
; db/mult_0nn.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/mult_0nn.tdf                                                                                                             ;                         ;
; scfifo.tdf                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                                                     ;                         ;
; a_regfifo.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                                                  ;                         ;
; a_dpfifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                                                   ;                         ;
; a_i2fifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                                                   ;                         ;
; a_fffifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                                                   ;                         ;
; a_f2fifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                                                   ;                         ;
; db/scfifo_h2v.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_h2v.tdf                                                                                                           ;                         ;
; db/a_dpfifo_4qu.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf                                                                                                         ;                         ;
; db/altsyncram_v7b1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_v7b1.tdf                                                                                                      ;                         ;
; db/cmpr_c78.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_c78.tdf                                                                                                             ;                         ;
; db/cntr_nka.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_nka.tdf                                                                                                             ;                         ;
; db/cntr_4l6.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_4l6.tdf                                                                                                             ;                         ;
; db/cntr_oka.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_oka.tdf                                                                                                             ;                         ;
; db/scfifo_9621.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_9621.tdf                                                                                                          ;                         ;
; db/a_dpfifo_bb01.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf                                                                                                        ;                         ;
; db/a_fefifo_7cf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_fefifo_7cf.tdf                                                                                                         ;                         ;
; db/cntr_337.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_337.tdf                                                                                                             ;                         ;
; db/altsyncram_dtn1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_dtn1.tdf                                                                                                      ;                         ;
; db/cntr_n2b.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_n2b.tdf                                                                                                             ;                         ;
; alt_jtag_atlantic.v                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                                                                            ;                         ;
; sld_jtag_endpoint_adapter.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                                  ;                         ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                              ;                         ;
; altsyncram.tdf                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                                                 ;                         ;
; stratix_ram_block.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                                          ;                         ;
; lpm_mux.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                                                    ;                         ;
; lpm_decode.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                                                 ;                         ;
; a_rdenreg.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                                                  ;                         ;
; altrom.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                                                     ;                         ;
; altram.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                                                     ;                         ;
; altdpram.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                                                   ;                         ;
; db/altsyncram_s0c1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_s0c1.tdf                                                                                                      ;                         ;
; altera_std_synchronizer.v                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                                                      ;                         ;
; db/altsyncram_0n61.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_0n61.tdf                                                                                                      ;                         ;
; sld_virtual_jtag_basic.v                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                                                       ;                         ;
; db/altsyncram_ujh1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_ujh1.tdf                                                                                                      ;                         ;
; sld_signaltap.vhd                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                                                                              ;                         ;
; sld_signaltap_impl.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                                                                         ;                         ;
; sld_ela_control.vhd                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                                                                            ;                         ;
; lpm_shiftreg.tdf                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                                                                               ;                         ;
; lpm_constant.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                                                                               ;                         ;
; dffeea.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                                                                     ;                         ;
; sld_mbpmg.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                                                                                  ;                         ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                                                                                   ;                         ;
; sld_buffer_manager.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                                                                         ;                         ;
; db/altsyncram_6p14.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_6p14.tdf                                                                                                      ;                         ;
; altdpram.tdf                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                                                                                   ;                         ;
; memmodes.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                                                                                 ;                         ;
; a_hdffe.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                                                                                    ;                         ;
; alt_le_rden_reg.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                                                                            ;                         ;
; altsyncram.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                                                                                 ;                         ;
; lpm_mux.tdf                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                                                                                    ;                         ;
; muxlut.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                                                                                     ;                         ;
; db/mux_j7c.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/mux_j7c.tdf                                                                                                              ;                         ;
; lpm_decode.tdf                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                                                                                 ;                         ;
; declut.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                                                                                                                                                     ;                         ;
; lpm_compare.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                                                                ;                         ;
; db/decode_3af.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/decode_3af.tdf                                                                                                           ;                         ;
; lpm_counter.tdf                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                                                                                ;                         ;
; cmpconst.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                                                                                   ;                         ;
; lpm_counter.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                                                                ;                         ;
; alt_counter_stratix.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                                                                        ;                         ;
; db/cntr_rsh.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_rsh.tdf                                                                                                             ;                         ;
; db/cmpr_krb.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_krb.tdf                                                                                                             ;                         ;
; db/cntr_cki.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_cki.tdf                                                                                                             ;                         ;
; db/cntr_6rh.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_6rh.tdf                                                                                                             ;                         ;
; db/cmpr_hrb.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_hrb.tdf                                                                                                             ;                         ;
; db/cntr_odi.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_odi.tdf                                                                                                             ;                         ;
; db/cmpr_drb.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_drb.tdf                                                                                                             ;                         ;
; sld_rom_sr.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                                 ;                         ;
; sld_hub.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                                                    ; altera_sld              ;
; db/ip/sld919a6a33/alt_sld_fab.v                                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/alt_sld_fab.v                                                                                             ; alt_sld_fab             ;
; db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab.v                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab.v                                                                      ; alt_sld_fab             ;
; db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                               ; alt_sld_fab             ;
; db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                            ; alt_sld_fab             ;
; db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                          ; alt_sld_fab             ;
; db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                            ; alt_sld_fab             ;
; sld_jtag_hub.vhd                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                                               ;                         ;
; altshift_taps.tdf                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                                                                                              ;                         ;
; db/shift_taps_14m.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/shift_taps_14m.tdf                                                                                                       ;                         ;
; db/altsyncram_sr71.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_sr71.tdf                                                                                                      ;                         ;
; db/cntr_g5f.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_g5f.tdf                                                                                                             ;                         ;
; db/cmpr_grb.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_grb.tdf                                                                                                             ;                         ;
; db/shift_taps_i2m.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/shift_taps_i2m.tdf                                                                                                       ;                         ;
; db/altsyncram_4p71.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_4p71.tdf                                                                                                      ;                         ;
; db/cntr_v3f.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_v3f.tdf                                                                                                             ;                         ;
; db/cmpr_frb.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_frb.tdf                                                                                                             ;                         ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 7,964         ;
;                                             ;               ;
; Total combinational functions               ; 5592          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 2308          ;
;     -- 3 input functions                    ; 2243          ;
;     -- <=2 input functions                  ; 1041          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 4538          ;
;     -- arithmetic mode                      ; 1054          ;
;                                             ;               ;
; Total registers                             ; 4828          ;
;     -- Dedicated logic registers            ; 4828          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 1             ;
; Total memory bits                           ; 917248        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 9             ;
;                                             ;               ;
; Maximum fan-out node                        ; clock50~input ;
; Maximum fan-out                             ; 4227          ;
; Total fan-out                               ; 40323         ;
; Average fan-out                             ; 3.71          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                             ; Library Name            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------------------+
; |convolution_simple                                                                                                                     ; 5592 (2)            ; 4828 (0)                  ; 917248      ; 0          ; 9            ; 9       ; 0         ; 1    ; 0            ; 0          ; |convolution_simple                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; convolution_simple                                      ; work                    ;
;    |platform_designer_block:u0|                                                                                                         ; 4529 (0)            ; 2509 (0)                  ; 290560      ; 0          ; 9            ; 9       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; platform_designer_block                                 ; platform_designer_block ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                 ; platform_designer_block ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                               ; platform_designer_block ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                               ; platform_designer_block ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                 ; platform_designer_block ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                               ; platform_designer_block ;
;       |convolution_burst:convolution|                                                                                                   ; 2441 (346)          ; 1271 (214)                ; 17152       ; 0          ; 9            ; 9       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution                                                                                                                                                                                                                                                                                                                                                                                                                   ; convolution_burst                                       ; platform_designer_block ;
;          |convolution_calc:convolution|                                                                                                 ; 1840 (32)           ; 917 (320)                 ; 768         ; 0          ; 9            ; 9       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution                                                                                                                                                                                                                                                                                                                                                                                      ; convolution_calc                                        ; work                    ;
;             |altshift_taps:buffer[18][1][15]_rtl_0|                                                                                     ; 10 (0)              ; 4 (0)                     ; 448         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0                                                                                                                                                                                                                                                                                                                                                ; altshift_taps                                           ; work                    ;
;                |shift_taps_14m:auto_generated|                                                                                          ; 10 (0)              ; 4 (0)                     ; 448         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0|shift_taps_14m:auto_generated                                                                                                                                                                                                                                                                                                                  ; shift_taps_14m                                          ; work                    ;
;                   |altsyncram_sr71:altsyncram2|                                                                                         ; 0 (0)               ; 0 (0)                     ; 448         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0|shift_taps_14m:auto_generated|altsyncram_sr71:altsyncram2                                                                                                                                                                                                                                                                                      ; altsyncram_sr71                                         ; work                    ;
;                   |cntr_g5f:cntr1|                                                                                                      ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0|shift_taps_14m:auto_generated|cntr_g5f:cntr1                                                                                                                                                                                                                                                                                                   ; cntr_g5f                                                ; work                    ;
;                      |cmpr_grb:cmpr4|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0|shift_taps_14m:auto_generated|cntr_g5f:cntr1|cmpr_grb:cmpr4                                                                                                                                                                                                                                                                                    ; cmpr_grb                                                ; work                    ;
;             |altshift_taps:buffer[3][1][15]_rtl_0|                                                                                      ; 8 (0)               ; 3 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0                                                                                                                                                                                                                                                                                                                                                 ; altshift_taps                                           ; work                    ;
;                |shift_taps_i2m:auto_generated|                                                                                          ; 8 (0)               ; 3 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_i2m:auto_generated                                                                                                                                                                                                                                                                                                                   ; shift_taps_i2m                                          ; work                    ;
;                   |altsyncram_4p71:altsyncram2|                                                                                         ; 0 (0)               ; 0 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_i2m:auto_generated|altsyncram_4p71:altsyncram2                                                                                                                                                                                                                                                                                       ; altsyncram_4p71                                         ; work                    ;
;                   |cntr_v3f:cntr1|                                                                                                      ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_i2m:auto_generated|cntr_v3f:cntr1                                                                                                                                                                                                                                                                                                    ; cntr_v3f                                                ; work                    ;
;             |sum_of_products:sop1|                                                                                                      ; 1790 (0)            ; 590 (0)                   ; 0           ; 0          ; 9            ; 9       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1                                                                                                                                                                                                                                                                                                                                                                 ; sum_of_products                                         ; work                    ;
;                |fp_add_tree:adder_tree|                                                                                                 ; 1475 (0)            ; 445 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree                                                                                                                                                                                                                                                                                                                                          ; fp_add_tree                                             ; work                    ;
;                   |fp_add:adderc|                                                                                                       ; 163 (146)           ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add:adderc                                                                                                                                                                                                                                                                                                                            ; fp_add                                                  ; work                    ;
;                      |zero_count:zc|                                                                                                    ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add:adderc|zero_count:zc                                                                                                                                                                                                                                                                                                              ; zero_count                                              ; work                    ;
;                   |fp_add_tree:addera|                                                                                                  ; 180 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera                                                                                                                                                                                                                                                                                                                       ; fp_add_tree                                             ; work                    ;
;                      |fp_add:adderc|                                                                                                    ; 65 (48)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc                                                                                                                                                                                                                                                                                                         ; fp_add                                                  ; work                    ;
;                         |zero_count:zc|                                                                                                 ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|zero_count:zc                                                                                                                                                                                                                                                                                           ; zero_count                                              ; work                    ;
;                      |fp_add_tree:addera|                                                                                               ; 4 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera                                                                                                                                                                                                                                                                                                    ; fp_add_tree                                             ; work                    ;
;                         |fp_add:adderc|                                                                                                 ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc                                                                                                                                                                                                                                                                                      ; fp_add                                                  ; work                    ;
;                         |fp_add_tree:addera|                                                                                            ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera                                                                                                                                                                                                                                                                                 ; fp_add_tree                                             ; work                    ;
;                            |fp_add:addera|                                                                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera                                                                                                                                                                                                                                                                   ; fp_add                                                  ; work                    ;
;                      |fp_add_tree:adderb|                                                                                               ; 111 (0)             ; 67 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb                                                                                                                                                                                                                                                                                                    ; fp_add_tree                                             ; work                    ;
;                         |fp_add:adderc|                                                                                                 ; 65 (47)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc                                                                                                                                                                                                                                                                                      ; fp_add                                                  ; work                    ;
;                            |zero_count:zc|                                                                                              ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|zero_count:zc                                                                                                                                                                                                                                                                        ; zero_count                                              ; work                    ;
;                         |fp_add_tree:adderb|                                                                                            ; 46 (0)              ; 33 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb                                                                                                                                                                                                                                                                                 ; fp_add_tree                                             ; work                    ;
;                            |fp_add:addera|                                                                                              ; 46 (34)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera                                                                                                                                                                                                                                                                   ; fp_add                                                  ; work                    ;
;                               |zero_count:zc|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc                                                                                                                                                                                                                                                     ; zero_count                                              ; work                    ;
;                   |fp_add_tree:adderb|                                                                                                  ; 1132 (0)            ; 294 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb                                                                                                                                                                                                                                                                                                                       ; fp_add_tree                                             ; work                    ;
;                      |fp_add:adderc|                                                                                                    ; 161 (144)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc                                                                                                                                                                                                                                                                                                         ; fp_add                                                  ; work                    ;
;                         |zero_count:zc|                                                                                                 ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|zero_count:zc                                                                                                                                                                                                                                                                                           ; zero_count                                              ; work                    ;
;                      |fp_add_tree:addera|                                                                                               ; 483 (0)             ; 126 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera                                                                                                                                                                                                                                                                                                    ; fp_add_tree                                             ; work                    ;
;                         |fp_add:adderc|                                                                                                 ; 162 (144)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc                                                                                                                                                                                                                                                                                      ; fp_add                                                  ; work                    ;
;                            |zero_count:zc|                                                                                              ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|zero_count:zc                                                                                                                                                                                                                                                                        ; zero_count                                              ; work                    ;
;                         |fp_add_tree:addera|                                                                                            ; 160 (0)             ; 42 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera                                                                                                                                                                                                                                                                                 ; fp_add_tree                                             ; work                    ;
;                            |fp_add:addera|                                                                                              ; 160 (144)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera                                                                                                                                                                                                                                                                   ; fp_add                                                  ; work                    ;
;                               |zero_count:zc|                                                                                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc                                                                                                                                                                                                                                                     ; zero_count                                              ; work                    ;
;                         |fp_add_tree:adderb|                                                                                            ; 161 (0)             ; 42 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb                                                                                                                                                                                                                                                                                 ; fp_add_tree                                             ; work                    ;
;                            |fp_add:addera|                                                                                              ; 161 (144)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera                                                                                                                                                                                                                                                                   ; fp_add                                                  ; work                    ;
;                               |zero_count:zc|                                                                                           ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|zero_count:zc                                                                                                                                                                                                                                                     ; zero_count                                              ; work                    ;
;                      |fp_add_tree:adderb|                                                                                               ; 488 (0)             ; 126 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb                                                                                                                                                                                                                                                                                                    ; fp_add_tree                                             ; work                    ;
;                         |fp_add:adderc|                                                                                                 ; 163 (144)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc                                                                                                                                                                                                                                                                                      ; fp_add                                                  ; work                    ;
;                            |zero_count:zc|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|zero_count:zc                                                                                                                                                                                                                                                                        ; zero_count                                              ; work                    ;
;                         |fp_add_tree:addera|                                                                                            ; 162 (0)             ; 42 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera                                                                                                                                                                                                                                                                                 ; fp_add_tree                                             ; work                    ;
;                            |fp_add:addera|                                                                                              ; 162 (144)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera                                                                                                                                                                                                                                                                   ; fp_add                                                  ; work                    ;
;                               |zero_count:zc|                                                                                           ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|zero_count:zc                                                                                                                                                                                                                                                     ; zero_count                                              ; work                    ;
;                         |fp_add_tree:adderb|                                                                                            ; 163 (0)             ; 42 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb                                                                                                                                                                                                                                                                                 ; fp_add_tree                                             ; work                    ;
;                            |fp_add:addera|                                                                                              ; 163 (146)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera                                                                                                                                                                                                                                                                   ; fp_add                                                  ; work                    ;
;                               |zero_count:zc|                                                                                           ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc                                                                                                                                                                                                                                                     ; zero_count                                              ; work                    ;
;                |fp_mlt:mx[0].mlt|                                                                                                       ; 35 (35)             ; 17 (17)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt                                                                                                                                                                                                                                                                                                                                                ; fp_mlt                                                  ; work                    ;
;                   |lpm_mult:multiply|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                                ; work                    ;
;                      |mult_0nn:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt|lpm_mult:multiply|mult_0nn:auto_generated                                                                                                                                                                                                                                                                                                      ; mult_0nn                                                ; work                    ;
;                |fp_mlt:mx[1].mlt|                                                                                                       ; 35 (35)             ; 16 (16)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt                                                                                                                                                                                                                                                                                                                                                ; fp_mlt                                                  ; work                    ;
;                   |lpm_mult:multiply|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                                ; work                    ;
;                      |mult_0nn:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt|lpm_mult:multiply|mult_0nn:auto_generated                                                                                                                                                                                                                                                                                                      ; mult_0nn                                                ; work                    ;
;                |fp_mlt:mx[2].mlt|                                                                                                       ; 35 (35)             ; 16 (16)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt                                                                                                                                                                                                                                                                                                                                                ; fp_mlt                                                  ; work                    ;
;                   |lpm_mult:multiply|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                                ; work                    ;
;                      |mult_0nn:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt|lpm_mult:multiply|mult_0nn:auto_generated                                                                                                                                                                                                                                                                                                      ; mult_0nn                                                ; work                    ;
;                |fp_mlt:mx[3].mlt|                                                                                                       ; 35 (35)             ; 16 (16)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt                                                                                                                                                                                                                                                                                                                                                ; fp_mlt                                                  ; work                    ;
;                   |lpm_mult:multiply|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                                ; work                    ;
;                      |mult_0nn:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt|lpm_mult:multiply|mult_0nn:auto_generated                                                                                                                                                                                                                                                                                                      ; mult_0nn                                                ; work                    ;
;                |fp_mlt:mx[4].mlt|                                                                                                       ; 35 (35)             ; 16 (16)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt                                                                                                                                                                                                                                                                                                                                                ; fp_mlt                                                  ; work                    ;
;                   |lpm_mult:multiply|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                                ; work                    ;
;                      |mult_0nn:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt|lpm_mult:multiply|mult_0nn:auto_generated                                                                                                                                                                                                                                                                                                      ; mult_0nn                                                ; work                    ;
;                |fp_mlt:mx[5].mlt|                                                                                                       ; 35 (35)             ; 16 (16)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt                                                                                                                                                                                                                                                                                                                                                ; fp_mlt                                                  ; work                    ;
;                   |lpm_mult:multiply|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                                ; work                    ;
;                      |mult_0nn:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt|lpm_mult:multiply|mult_0nn:auto_generated                                                                                                                                                                                                                                                                                                      ; mult_0nn                                                ; work                    ;
;                |fp_mlt:mx[6].mlt|                                                                                                       ; 35 (35)             ; 16 (16)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt                                                                                                                                                                                                                                                                                                                                                ; fp_mlt                                                  ; work                    ;
;                   |lpm_mult:multiply|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                                ; work                    ;
;                      |mult_0nn:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt|lpm_mult:multiply|mult_0nn:auto_generated                                                                                                                                                                                                                                                                                                      ; mult_0nn                                                ; work                    ;
;                |fp_mlt:mx[7].mlt|                                                                                                       ; 35 (35)             ; 16 (16)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt                                                                                                                                                                                                                                                                                                                                                ; fp_mlt                                                  ; work                    ;
;                   |lpm_mult:multiply|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                                ; work                    ;
;                      |mult_0nn:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt|lpm_mult:multiply|mult_0nn:auto_generated                                                                                                                                                                                                                                                                                                      ; mult_0nn                                                ; work                    ;
;                |fp_mlt:mx[8].mlt|                                                                                                       ; 35 (35)             ; 16 (16)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt                                                                                                                                                                                                                                                                                                                                                ; fp_mlt                                                  ; work                    ;
;                   |lpm_mult:multiply|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                                ; work                    ;
;                      |mult_0nn:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt|lpm_mult:multiply|mult_0nn:auto_generated                                                                                                                                                                                                                                                                                                      ; mult_0nn                                                ; work                    ;
;          |fp_add:adder|                                                                                                                 ; 167 (149)           ; 77 (77)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|fp_add:adder                                                                                                                                                                                                                                                                                                                                                                                                      ; fp_add                                                  ; work                    ;
;             |zero_count:zc|                                                                                                             ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|fp_add:adder|zero_count:zc                                                                                                                                                                                                                                                                                                                                                                                        ; zero_count                                              ; work                    ;
;          |line_buffer:dest_buffer|                                                                                                      ; 39 (0)              ; 27 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer                                                                                                                                                                                                                                                                                                                                                                                           ; line_buffer                                             ; work                    ;
;             |scfifo:src_fifo|                                                                                                           ; 39 (0)              ; 27 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo                                                                                                                                                                                                                                                                                                                                                                           ; scfifo                                                  ; work                    ;
;                |scfifo_h2v:auto_generated|                                                                                              ; 39 (0)              ; 27 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated                                                                                                                                                                                                                                                                                                                                                 ; scfifo_h2v                                              ; work                    ;
;                   |a_dpfifo_4qu:dpfifo|                                                                                                 ; 39 (20)             ; 27 (10)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo                                                                                                                                                                                                                                                                                                                             ; a_dpfifo_4qu                                            ; work                    ;
;                      |altsyncram_v7b1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram                                                                                                                                                                                                                                                                                                     ; altsyncram_v7b1                                         ; work                    ;
;                      |cntr_nka:rd_ptr_msb|                                                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cntr_nka:rd_ptr_msb                                                                                                                                                                                                                                                                                                         ; cntr_nka                                                ; work                    ;
;                      |cntr_oka:wr_ptr|                                                                                                  ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cntr_oka:wr_ptr                                                                                                                                                                                                                                                                                                             ; cntr_oka                                                ; work                    ;
;          |line_buffer:result_buffer|                                                                                                    ; 49 (0)              ; 36 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer                                                                                                                                                                                                                                                                                                                                                                                         ; line_buffer                                             ; work                    ;
;             |scfifo:src_fifo|                                                                                                           ; 49 (0)              ; 36 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo                                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                  ; work                    ;
;                |scfifo_h2v:auto_generated|                                                                                              ; 49 (0)              ; 36 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated                                                                                                                                                                                                                                                                                                                                               ; scfifo_h2v                                              ; work                    ;
;                   |a_dpfifo_4qu:dpfifo|                                                                                                 ; 49 (20)             ; 36 (10)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo                                                                                                                                                                                                                                                                                                                           ; a_dpfifo_4qu                                            ; work                    ;
;                      |altsyncram_v7b1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram                                                                                                                                                                                                                                                                                                   ; altsyncram_v7b1                                         ; work                    ;
;                      |cntr_4l6:usedw_counter|                                                                                           ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cntr_4l6:usedw_counter                                                                                                                                                                                                                                                                                                    ; cntr_4l6                                                ; work                    ;
;                      |cntr_nka:rd_ptr_msb|                                                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cntr_nka:rd_ptr_msb                                                                                                                                                                                                                                                                                                       ; cntr_nka                                                ; work                    ;
;                      |cntr_oka:wr_ptr|                                                                                                  ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cntr_oka:wr_ptr                                                                                                                                                                                                                                                                                                           ; cntr_oka                                                ; work                    ;
;       |platform_designer_block_jtag_uart:jtag_uart|                                                                                     ; 140 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                     ; platform_designer_block_jtag_uart                       ; platform_designer_block ;
;          |alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|                                                        ; 53 (53)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                       ; work                    ;
;          |platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|                                    ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                           ; platform_designer_block_jtag_uart_scfifo_r              ; platform_designer_block ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                              ; scfifo                                                  ; work                    ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                   ; scfifo_9621                                             ; work                    ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                              ; a_dpfifo_bb01                                           ; work                    ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                      ; a_fefifo_7cf                                            ; work                    ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                 ; cntr_337                                                ; work                    ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                      ; altsyncram_dtn1                                         ; work                    ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                        ; cntr_n2b                                                ; work                    ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                              ; cntr_n2b                                                ; work                    ;
;          |platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                           ; platform_designer_block_jtag_uart_scfifo_w              ; platform_designer_block ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                              ; scfifo                                                  ; work                    ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                   ; scfifo_9621                                             ; work                    ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                              ; a_dpfifo_bb01                                           ; work                    ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                      ; a_fefifo_7cf                                            ; work                    ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                 ; cntr_337                                                ; work                    ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                      ; altsyncram_dtn1                                         ; work                    ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                        ; cntr_n2b                                                ; work                    ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                              ; cntr_n2b                                                ; work                    ;
;       |platform_designer_block_mm_interconnect_0:mm_interconnect_0|                                                                     ; 971 (0)             ; 530 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                     ; platform_designer_block_mm_interconnect_0               ; platform_designer_block ;
;          |altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|                                                                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                   ; platform_designer_block ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                   ; platform_designer_block ;
;          |altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|                                                                  ; 12 (12)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                   ; platform_designer_block ;
;          |altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|                                                                    ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                   ; platform_designer_block ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo|                                                                         ; 69 (69)             ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                   ; platform_designer_block ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                           ; 26 (26)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                   ; platform_designer_block ;
;          |altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|                                                                      ; 182 (0)             ; 102 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter                                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                             ; platform_designer_block ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 182 (182)           ; 102 (102)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter_13_1                        ; platform_designer_block ;
;          |altera_merlin_master_agent:convolution_avalon_master_agent|                                                                   ; 14 (14)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                              ; platform_designer_block ;
;          |altera_merlin_master_agent:nios_data_master_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                              ; platform_designer_block ;
;          |altera_merlin_master_translator:convolution_avalon_master_translator|                                                         ; 69 (69)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                         ; platform_designer_block ;
;          |altera_merlin_master_translator:nios_data_master_translator|                                                                  ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                         ; platform_designer_block ;
;          |altera_merlin_master_translator:nios_instruction_master_translator|                                                           ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                         ; platform_designer_block ;
;          |altera_merlin_slave_agent:convolution_slave_agent|                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                               ; platform_designer_block ;
;          |altera_merlin_slave_agent:nios_debug_mem_slave_agent|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                               ; platform_designer_block ;
;          |altera_merlin_slave_agent:onchip_ram_s1_agent|                                                                                ; 29 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                               ; platform_designer_block ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 29 (29)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                        ; platform_designer_block ;
;          |altera_merlin_slave_translator:convolution_slave_translator|                                                                  ; 2 (2)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                          ; platform_designer_block ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                          ; platform_designer_block ;
;          |altera_merlin_slave_translator:nios_debug_mem_slave_translator|                                                               ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                          ; platform_designer_block ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                          ; platform_designer_block ;
;          |altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|                                                      ; 234 (159)           ; 114 (75)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                             ; platform_designer_block ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 75 (75)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                        ; platform_designer_block ;
;          |altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|                                                      ; 72 (72)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                             ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; platform_designer_block_mm_interconnect_0_cmd_demux     ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; platform_designer_block_mm_interconnect_0_cmd_demux_001 ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                               ; platform_designer_block_mm_interconnect_0_cmd_demux_002 ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_cmd_demux_002:rsp_demux_001|                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_002:rsp_demux_001                                                                                                                                                                                                                                                                                                               ; platform_designer_block_mm_interconnect_0_cmd_demux_002 ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|                                                                    ; 80 (70)             ; 7 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; platform_designer_block_mm_interconnect_0_cmd_mux       ; platform_designer_block ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (7)              ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                ; platform_designer_block ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                ; altera_merlin_arb_adder                                 ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                            ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                   ; platform_designer_block_mm_interconnect_0_cmd_mux_001   ; platform_designer_block ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_router_001:router_001|                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; platform_designer_block_mm_interconnect_0_router_001    ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_router_002:router_002|                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                     ; platform_designer_block_mm_interconnect_0_router_002    ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_router_003:router_003|                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                     ; platform_designer_block_mm_interconnect_0_router_003    ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux|                                                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; platform_designer_block_mm_interconnect_0_rsp_demux     ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                            ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; platform_designer_block_mm_interconnect_0_rsp_mux_001   ; platform_designer_block ;
;          |platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                            ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                   ; platform_designer_block_mm_interconnect_0_rsp_mux_002   ; platform_designer_block ;
;       |platform_designer_block_nios:nios|                                                                                               ; 969 (0)             ; 576 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios                                                                                                                                                                                                                                                                                                                                                                                                               ; platform_designer_block_nios                            ; platform_designer_block ;
;          |platform_designer_block_nios_cpu:cpu|                                                                                         ; 969 (681)           ; 576 (307)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                          ; platform_designer_block_nios_cpu                        ; platform_designer_block ;
;             |platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|                                 ; 288 (35)            ; 269 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci                                                                                                                                                                                                                                                                                ; platform_designer_block_nios_cpu_nios2_oci              ; platform_designer_block ;
;                |platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|          ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper                                                                                                                                                                  ; platform_designer_block_nios_cpu_debug_slave_wrapper    ; platform_designer_block ;
;                   |platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|         ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk                                                      ; platform_designer_block_nios_cpu_debug_slave_sysclk     ; platform_designer_block ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                 ; work                    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                 ; work                    ;
;                   |platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|               ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck                                                            ; platform_designer_block_nios_cpu_debug_slave_tck        ; platform_designer_block ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                 ; work                    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                 ; work                    ;
;                   |sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy|                                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy                                                                                          ; sld_virtual_jtag_basic                                  ; work                    ;
;                |platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|                ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg                                                                                                                                                                        ; platform_designer_block_nios_cpu_nios2_avalon_reg       ; platform_designer_block ;
;                |platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break|                  ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break                                                                                                                                                                          ; platform_designer_block_nios_cpu_nios2_oci_break        ; platform_designer_block ;
;                |platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|                  ; 8 (8)               ; 8 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug                                                                                                                                                                          ; platform_designer_block_nios_cpu_nios2_oci_debug        ; platform_designer_block ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                      ; altera_std_synchronizer                                 ; work                    ;
;                |platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|                        ; 112 (112)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem                                                                                                                                                                                ; platform_designer_block_nios_cpu_nios2_ocimem           ; platform_designer_block ;
;                   |platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram                                                                           ; platform_designer_block_nios_cpu_ociram_sp_ram_module   ; platform_designer_block ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                              ; work                    ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                         ; work                    ;
;             |platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a                                                                                                                                                                                                                                                                 ; platform_designer_block_nios_cpu_register_bank_a_module ; platform_designer_block ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                              ; work                    ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                        ; altsyncram_s0c1                                         ; work                    ;
;             |platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b                                                                                                                                                                                                                                                                 ; platform_designer_block_nios_cpu_register_bank_b_module ; platform_designer_block ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                              ; work                    ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                        ; altsyncram_s0c1                                         ; work                    ;
;       |platform_designer_block_onchip_ram:onchip_ram|                                                                                   ; 1 (1)               ; 0 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                                                                                                   ; platform_designer_block_onchip_ram                      ; platform_designer_block ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                              ; work                    ;
;             |altsyncram_ujh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_ujh1:auto_generated                                                                                                                                                                                                                                                                                                                                          ; altsyncram_ujh1                                         ; work                    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 185 (1)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                 ; altera_sld              ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 184 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                             ; altera_sld              ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 184 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                        ; alt_sld_fab                                             ; alt_sld_fab             ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 184 (1)             ; 112 (7)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab                                 ; alt_sld_fab             ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 183 (0)             ; 105 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                       ; alt_sld_fab             ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 183 (140)           ; 105 (76)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                           ; sld_jtag_hub                                            ; work                    ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                   ; sld_rom_sr                                              ; work                    ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                 ; sld_shadow_jsm                                          ; altera_sld              ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 876 (2)             ; 2207 (306)                ; 626688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                           ; work                    ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 874 (0)             ; 1901 (0)                  ; 626688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                      ; work                    ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 874 (88)            ; 1901 (696)                ; 626688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap_implb                                     ; work                    ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                 ; altdpram                                                ; work                    ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                             ; lpm_decode                                              ; work                    ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                                                                                                                   ; decode_3af                                              ; work                    ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                                                                     ; lpm_mux                                                 ; work                    ;
;                   |mux_j7c:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                                                                                                                                                              ; mux_j7c                                                 ; work                    ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 626688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                                ; altsyncram                                              ; work                    ;
;                |altsyncram_6p14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 626688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6p14:auto_generated                                                                                                                                                                                                                                                                                 ; altsyncram_6p14                                         ; work                    ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                                 ; lpm_shiftreg                                            ; work                    ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                   ; lpm_shiftreg                                            ; work                    ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                        ; serial_crc_16                                           ; work                    ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                     ; sld_buffer_manager                                      ; work                    ;
;             |sld_ela_control:ela_control|                                                                                               ; 359 (1)             ; 781 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                                    ; sld_ela_control                                         ; work                    ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                            ; lpm_shiftreg                                            ; work                    ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 306 (0)             ; 765 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                                             ; sld_ela_basic_multi_level_trigger                       ; work                    ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 459 (459)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                  ; lpm_shiftreg                                            ; work                    ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 306 (0)             ; 306 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                                              ; sld_mbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                                                                                                      ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                                                                       ; sld_sbpmg                                               ; work                    ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                                                                        ; sld_sbpmg                                               ; work                    ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 52 (52)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                      ; sld_ela_trigger_flow_mgr                                ; work                    ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                              ; lpm_shiftreg                                            ; work                    ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 246 (11)            ; 229 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                               ; sld_offload_buffer_mgr                                  ; work                    ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                                     ; lpm_counter                                             ; work                    ;
;                   |cntr_rsh:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rsh:auto_generated                                                                                                                                                                                             ; cntr_rsh                                                ; work                    ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                              ; lpm_counter                                             ; work                    ;
;                   |cntr_cki:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                                                                                                                                                      ; cntr_cki                                                ; work                    ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                                    ; lpm_counter                                             ; work                    ;
;                   |cntr_6rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated                                                                                                                                                                                                            ; cntr_6rh                                                ; work                    ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                                       ; lpm_counter                                             ; work                    ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                                                                                                                               ; cntr_odi                                                ; work                    ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                              ; lpm_shiftreg                                            ; work                    ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 153 (153)           ; 153 (153)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                               ; lpm_shiftreg                                            ; work                    ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                            ; lpm_shiftreg                                            ; work                    ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |convolution_simple|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                          ; sld_rom_sr                                              ; work                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0|shift_taps_14m:auto_generated|altsyncram_sr71:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 14           ; 32           ; 14           ; 32           ; 448    ; None                                   ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_i2m:auto_generated|altsyncram_4p71:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 5            ; 64           ; 5            ; 64           ; 320    ; None                                   ;
; platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                                   ;
; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                                   ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                   ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                   ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                   ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                   ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                   ;
; platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_ujh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; platform_designer_block_onchip_ram.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6p14:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 4096         ; 153          ; 4096         ; 153          ; 626688 ; None                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 9           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 9           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 9           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                          ; IP Include File              ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                  ;                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                              ;                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit    ;                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric  ;                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter    ;                              ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0                                                                                                                                                                                                                                           ; platform_designer_block.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_irq_mapper:irq_mapper                                                                                                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart                                                                                                                                                                                               ; platform_designer_block.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                               ; platform_designer_block.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                 ; platform_designer_block.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; platform_designer_block.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                             ; platform_designer_block.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; platform_designer_block.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                             ; platform_designer_block.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; platform_designer_block.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                             ; platform_designer_block.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; platform_designer_block.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                 ; platform_designer_block.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                         ; platform_designer_block.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                         ; platform_designer_block.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                     ; platform_designer_block.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent                                                                                                                    ; platform_designer_block.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter                                                                                                       ; platform_designer_block.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter                                                                                                       ; platform_designer_block.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator                                                                                                          ; platform_designer_block.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent                                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo                                                                                                                      ; platform_designer_block.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo                                                                                                                        ; platform_designer_block.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_translator                                                                                                                   ; platform_designer_block.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                   ; platform_designer_block.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                            ; platform_designer_block.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                              ; platform_designer_block.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                         ; platform_designer_block.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                   ; platform_designer_block.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent                                                                                                                          ; platform_designer_block.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo                                                                                                                   ; platform_designer_block.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                     ; platform_designer_block.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                ; platform_designer_block.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent                                                                                                                      ; platform_designer_block.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                            ; platform_designer_block.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                                                 ; platform_designer_block.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo                                                                                                                          ; platform_designer_block.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                            ; platform_designer_block.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter                                                                                                                       ; platform_designer_block.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                       ; platform_designer_block.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router:router                                                                                                                       ; platform_designer_block.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_001:router_001                                                                                                               ; platform_designer_block.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_002:router_002                                                                                                               ; platform_designer_block.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_003:router_003                                                                                                               ; platform_designer_block.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_004:router_004                                                                                                               ; platform_designer_block.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_005                                                                                                               ; platform_designer_block.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_006                                                                                                               ; platform_designer_block.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                 ; platform_designer_block.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_002:rsp_demux_001                                                                                                         ; platform_designer_block.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:rsp_demux_002                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:rsp_demux_003                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                     ; platform_designer_block.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios                                                                                                                                                                                                         ; platform_designer_block.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu                                                                                                                                                                    ; platform_designer_block.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram                                                                                                                                                                                             ; platform_designer_block.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; platform_designer_block.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |convolution_simple|platform_designer_block:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                ; platform_designer_block.qsys ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                    ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                    ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                    ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|fsm ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------------------------+
; Name   ; fsm.S8 ; fsm.S7 ; fsm.S6 ; fsm.S5 ; fsm.S4 ; fsm.S3 ; fsm.S2 ; fsm.S1                   ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------------------------+
; fsm.S1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0                        ;
; fsm.S2 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1                        ;
; fsm.S3 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1                        ;
; fsm.S4 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1                        ;
; fsm.S5 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1                        ;
; fsm.S6 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1                        ;
; fsm.S7 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1                        ;
; fsm.S8 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1                        ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|byteen_reg[2,3]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|locked[1,2]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_im:the_platform_designer_block_nios_cpu_nios2_oci_im|trc_wrap                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_im:the_platform_designer_block_nios_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_xbrk:the_platform_designer_block_nios_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|offset[0]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|ea_reg[0..7]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|ma_reg[0..7]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|ea_reg[0..7]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sb_reg                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|ma_reg[0..7]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|ea_reg[0..7]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|sb_reg                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|sa_reg                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|ma_reg[0..7]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[15]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[15]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[15]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..9]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|sb_reg                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|sa_reg                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[15]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cntr_4l6:usedw_counter|counter_reg_bit[0..8]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|source_pointer_reg[16..31]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                                           ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_byteen_field[0]                                                                                                                                                                                                                                      ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_bwrap_field[0,1]                                                                                                                                                                                                                                     ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_byteen_field[1]                                                                                                                                                                                                                                      ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_last_field[50]                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_last_field[36,60,61]                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_last_field[33]                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_last_field[34]                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                                                          ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                                                          ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[7,8]                                                                                                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|convolution_burst:convolution|m_burstcount[6]                                                                                                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent|hold_waitrequest                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                           ; Merged with platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                           ; Merged with platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                                             ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                                                                                             ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                                             ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                                             ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                                                             ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                                                                                             ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                                                                                             ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                                                                                             ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                                                                                             ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                                                                                             ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                                                     ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                                                                                            ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                                                    ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                                                                                            ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                                                    ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                                                                                            ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                                                    ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                                                                                            ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                                                                                                    ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                                                                                            ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                                                                                    ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                   ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[6,7]                                                                                                                                                                                                                          ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[5]                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[8]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[8]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[8]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[8]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[7]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[7]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[7]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[7]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[6]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[6]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[6]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[6]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[5]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[5]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[5]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[5]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[4]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[4]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[4]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[4]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[3]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[3]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[3]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[3]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[2]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[2]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[2]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[2]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[1]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[1]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[1]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[1]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[0]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[0]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[0]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[0]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[9]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[9]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[9]                                                                                                                                                                                                         ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[9]                                                                                                                                                                                                         ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[10]                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[10]                                                                                                                                                                                                        ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[10]                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[10]                                                                                                                                                                                                        ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[11]                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[11]                                                                                                                                                                                                        ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[11]                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[11]                                                                                                                                                                                                        ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[13,14]                                                                                                                                                                                                     ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[12]                                                                                                                                                                                                        ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12..14]                                                                                                                                                                                                    ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[12]                                                                                                                                                                                                        ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12..14]                                                                                                                                                                                                    ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[12]                                                                                                                                                                                                        ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[0]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[0]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[1]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[1]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[1]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[1]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[2]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[2]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[3]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[3]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[3]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[3]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[4]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[4]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[4]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[5]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[5]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[5]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[5]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[6]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[6]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[6]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[6]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[7]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[7]                                                                                                                                                                                                       ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[7]                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[7]                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break|trigger_state                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[0..7]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[9..12]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[2..5]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[0..8]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[0,1]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|mb_shift[0..7]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ma_reg[0..7]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3..9]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|sb_reg                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|mb_shift[0..7]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[0..14]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator|burstcount_register_lint[0]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break|trigbrktype                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|offset[1]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[7]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[7]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[0,1,3..6]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[0,1,3..6]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                               ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                               ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                       ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                        ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                                  ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                              ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                 ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~3                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~4                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~5                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~6                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~7                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~8                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~9                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~10                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~11                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|fsm~12                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize.011 ; Merged with platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize.001 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15..31]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[30]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[29]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[28]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[27]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[26]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[25]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[24]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[23]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[22]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[21]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                                                         ; Merged with platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                                                         ;
; Total Number of Removed Registers = 859                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                                                                  ; Lost Fanouts              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[31],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[30],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[29],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[28],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[27],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[26],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[25],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[24],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[23],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[22],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[21],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[19],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[17],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[16],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[15]                                                                                                                                                                                                                                    ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sb_reg                                                                                                                                                                                                          ; Stuck at GND              ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[15],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|sb_reg,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|sa_reg,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[15],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[9],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[10],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[11],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[12],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[13],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[14],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[8],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[7],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[6],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[5],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[4],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[3],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[2],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[1],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result[0],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[7],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[0],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[1],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[3],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[4],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[5],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[6],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[2]                                                                                                                                                                                                                                             ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|sb_reg                                                                                                                                                                                                          ; Stuck at GND              ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[15],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[7],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[6],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[5],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[4],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[3],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[0],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|mb_shift[0],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|mb_shift[1],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|mb_shift[2],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|mb_shift[3],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|mb_shift[4],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|mb_shift[5],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|mb_shift[6],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ma_reg[0],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ma_reg[1],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ma_reg[2],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ma_reg[3],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ma_reg[4],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ma_reg[5],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ma_reg[6]                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][113],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][12],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][13],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][14],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][15],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][17],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][18],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][19],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][20],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][21],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][22],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][8],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][9],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][2],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][4],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][5],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][6],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][7],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                                                  ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][12],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][13],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][14],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][15],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][17],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][18],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][19],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][20],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][21],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][22],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][8],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][9],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][2],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][4],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][5],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][6],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][7],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                                        ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|ea_reg[0]                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[9],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[10],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[11],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[12],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[2],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[3],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[4],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[5],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[8],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ea_reg[1],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|mb_shift[7],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|ma_reg[7],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[7],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[3],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[4],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[5],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[6],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                                                                                                                                                                                                          ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                                            ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][75],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][75],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                                                                                        ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                    ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                          ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                              ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                             ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][113],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                             ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                                 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break|trigbrktype                                                                                                              ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                                                                                                                   ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|locked[0],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator|burstcount_register_lint[0]                                                                                                                                                                                                                                  ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                    ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                               ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break|trigger_state                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg                                                                                                                                                                                                          ; Stuck at GND              ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[15]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                                   ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                         ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                                         ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|DRsize.101 ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; Stuck at GND              ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4828  ;
; Number of registers using Synchronous Clear  ; 360   ;
; Number of registers using Synchronous Load   ; 422   ;
; Number of registers using Asynchronous Clear ; 1760  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1999  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                               ; 21      ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                               ; 3       ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|i_read                                                                                                                                                                                                                        ; 4       ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                           ; 6       ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                       ; 2       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent|sop_enable                                                                                                                                                                    ; 2       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                       ; 2       ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                ; 19      ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                           ; 11      ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                    ; 1       ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                    ; 4       ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|count_eq_zero                                                                                                                                                    ; 14      ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[1]              ; 2       ;
; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg|oci_ienable[0]              ; 2       ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                    ; 3       ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                    ; 1       ;
; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                               ; 3       ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                    ; 1       ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; 1       ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; 1       ;
; platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 38                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                           ; Megafunction                                                                                                  ; Type       ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[33][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[32][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[30][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[29][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[28][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[27][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[26][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[25][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[24][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[23][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[22][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[21][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[20][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[19][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0 ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][1][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][1][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][1][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][1][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][1][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][1][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][1][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][15] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][15]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][14] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][14]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][13] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][13]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][12] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][12]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][11] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][11]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][10] ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][10]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][9]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][9]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][8]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][8]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][7]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][7]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][6]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][6]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][5]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][5]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][4]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][4]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][3]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][3]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][2]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][2]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][1]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][1]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[16][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[15][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[14][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[13][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[12][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[11][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[10][0][0]  ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[9][0][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[8][0][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[7][0][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[6][0][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[5][0][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[4][0][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][0][0]   ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0  ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[0][2][4]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|word_count[3]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator|burstcount_register_lint[9]                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|fp_add:adder|result[3]                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|fp_add:adder|mb_shift[4]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add:adderc|result[4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add:adderc|mb_shift[6]                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|result[1]                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[5]                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[7]                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|result[5]                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[2]                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[1]                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|mb_shift[7]                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[7]                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result[1]                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[4]                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[2]                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[4]                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[5]                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[7]                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[5]                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|mb_shift[6]                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|count[9]                                                                                                                                                                                                                                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator|address_register[11]                                                                                                                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_alu_result[19]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|fp_add:adder|mb_shift[2]                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|MonDReg[10]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|MonDReg[18]                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break|break_readreg[29]                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add:adderc|mb_shift[3]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|mb_shift[2]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|mb_shift[2]                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[2]                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2]                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[3]                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|mb_shift[3]                                                                                                                                                                                                   ;
; 16:1               ; 16 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|s_readdata[25]                                                                                                                                                                                                                                                                                                                                                ;
; 16:1               ; 13 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|s_readdata[15]                                                                                                                                                                                                                                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|s_readdata[1]                                                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|sr[24] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|MonAReg[3]                                                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|m_address[31]                                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 25 bits   ; 75 LEs        ; 50 LEs               ; 25 LEs                 ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|m_address[11]                                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|y_count[0]                                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|x_count[0]                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[11]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|E_logic_result[11]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|p0_address_field[4]                                                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |convolution_simple|platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                                                                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |convolution_simple|platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                      ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |convolution_simple|platform_designer_block:u0|convolution_burst:convolution|fsm                                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                    ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |convolution_simple|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_ujh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_002:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                        ;
+-------------------+-------+------+-----------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                    ;
+-------------------+-------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0|shift_taps_14m:auto_generated|altsyncram_sr71:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_i2m:auto_generated|altsyncram_4p71:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; MAX_XRES       ; 34    ; Signed Integer                                                               ;
; XRES1          ; 34    ; Signed Integer                                                               ;
; XRES2          ; 18    ; Signed Integer                                                               ;
; XRES3          ; 10    ; Signed Integer                                                               ;
; XRES4          ; 6     ; Signed Integer                                                               ;
; XRES5          ; 6     ; Signed Integer                                                               ;
; YRES1          ; 34    ; Signed Integer                                                               ;
; YRES2          ; 18    ; Signed Integer                                                               ;
; YRES3          ; 10    ; Signed Integer                                                               ;
; YRES4          ; 6     ; Signed Integer                                                               ;
; YRES5          ; 6     ; Signed Integer                                                               ;
; RESOLUTIONS    ; 3     ; Signed Integer                                                               ;
; KX             ; 3     ; Signed Integer                                                               ;
; KY             ; 3     ; Signed Integer                                                               ;
; EXP            ; 8     ; Signed Integer                                                               ;
; MANT           ; 7     ; Signed Integer                                                               ;
; WIDTHF         ; 16    ; Signed Integer                                                               ;
; FIFO_DEPTH     ; 512   ; Signed Integer                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                               ;
; WIDTHBE        ; 2     ; Signed Integer                                                               ;
; WIDTHBC        ; 9     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; MAX_XRES       ; 34    ; Signed Integer                                                                                            ;
; XRES1          ; 34    ; Signed Integer                                                                                            ;
; XRES2          ; 18    ; Signed Integer                                                                                            ;
; XRES3          ; 10    ; Signed Integer                                                                                            ;
; XRES4          ; 6     ; Signed Integer                                                                                            ;
; XRES5          ; 6     ; Signed Integer                                                                                            ;
; RESOLUTIONS    ; 3     ; Signed Integer                                                                                            ;
; KX             ; 3     ; Signed Integer                                                                                            ;
; KY             ; 3     ; Signed Integer                                                                                            ;
; CHAN           ; 1     ; Signed Integer                                                                                            ;
; EXP            ; 8     ; Signed Integer                                                                                            ;
; MANT           ; 7     ; Signed Integer                                                                                            ;
; WIDTH          ; 16    ; Signed Integer                                                                                            ;
; ADDER_PIPELINE ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                 ;
; MANT           ; 7     ; Signed Integer                                                                                                                 ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                 ;
; NUM            ; 9     ; Signed Integer                                                                                                                 ;
; ADDER_PIPELINE ; 1     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                  ;
; USE_HW_MULT    ; AUTO  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt|lpm_mult:multiply ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_0nn ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                  ;
; USE_HW_MULT    ; AUTO  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt|lpm_mult:multiply ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_0nn ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                  ;
; USE_HW_MULT    ; AUTO  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt|lpm_mult:multiply ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_0nn ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                  ;
; USE_HW_MULT    ; AUTO  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt|lpm_mult:multiply ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_0nn ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                  ;
; USE_HW_MULT    ; AUTO  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt|lpm_mult:multiply ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_0nn ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                  ;
; USE_HW_MULT    ; AUTO  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt|lpm_mult:multiply ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_0nn ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                  ;
; USE_HW_MULT    ; AUTO  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt|lpm_mult:multiply ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_0nn ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                  ;
; USE_HW_MULT    ; AUTO  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt|lpm_mult:multiply ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_0nn ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                  ;
; USE_HW_MULT    ; AUTO  ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt|lpm_mult:multiply ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_0nn ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                                                                                        ;
; ITEMS          ; 16    ; Signed Integer                                                                                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                        ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                           ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                           ;
; ITEMS          ; 8     ; Signed Integer                                                                                                                                                           ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                           ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                              ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                              ;
; ITEMS          ; 4     ; Signed Integer                                                                                                                                                                              ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                              ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; ITEMS          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; ITEMS          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|zero_count:zc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                            ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                            ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                            ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|zero_count:zc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                          ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                              ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                              ;
; ITEMS          ; 4     ; Signed Integer                                                                                                                                                                              ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                              ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; ITEMS          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|zero_count:zc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; ITEMS          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                            ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                            ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                            ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|zero_count:zc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                          ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                         ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                         ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                         ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|zero_count:zc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                       ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                       ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                           ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                           ;
; ITEMS          ; 8     ; Signed Integer                                                                                                                                                           ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                           ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                              ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                              ;
; ITEMS          ; 4     ; Signed Integer                                                                                                                                                                              ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                              ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; ITEMS          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; ITEMS          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|zero_count:zc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                            ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                            ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                            ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|zero_count:zc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                          ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                              ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                              ;
; ITEMS          ; 4     ; Signed Integer                                                                                                                                                                              ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                              ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; ITEMS          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|zero_count:zc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; ITEMS          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                 ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                                            ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                                            ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                            ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|zero_count:zc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                          ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                                         ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                                         ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                         ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|zero_count:zc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                       ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                                       ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add:adderc ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                                      ;
; MANT           ; 7     ; Signed Integer                                                                                                                                                      ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                      ;
; EXTRA_PIPELINE ; 1     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add:adderc|zero_count:zc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                    ;
; WIDTHR         ; 4     ; Signed Integer                                                                                                                                                                    ;
; REGISTERED     ; 0     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                       ;
; FIFO_DEPTH     ; 512   ; Signed Integer                                                                                       ;
; WIDTHFD        ; 9     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo ;
+-------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                   ;
+-------------------------+------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON         ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF        ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON         ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF        ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 16         ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 512        ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 9          ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; ON         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF        ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF        ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF        ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF        ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0          ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0          ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE      ; Untyped                                                                                                ;
; USE_EAB                 ; ON         ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5          ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10     ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_h2v ; Untyped                                                                                                ;
+-------------------------+------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|fp_add:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                            ;
; MANT           ; 7     ; Signed Integer                                                                            ;
; WIDTH          ; 16    ; Signed Integer                                                                            ;
; EXTRA_PIPELINE ; 2     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|fp_add:adder|zero_count:zc ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                          ;
; WIDTHR         ; 4     ; Signed Integer                                                                                          ;
; REGISTERED     ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                         ;
; FIFO_DEPTH     ; 512   ; Signed Integer                                                                                         ;
; WIDTHFD        ; 9     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                     ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON         ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF        ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON         ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF        ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 16         ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 512        ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 9          ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; ON         ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF        ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF        ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF        ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF        ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0          ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0          ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE      ; Untyped                                                                                                  ;
; USE_EAB                 ; ON         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5          ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10     ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5          ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_h2v ; Untyped                                                                                                  ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram ;
+----------------+----------------------------------------+-------------------------------------------------------------+
; Parameter Name ; Value                                  ; Type                                                        ;
+----------------+----------------------------------------+-------------------------------------------------------------+
; INIT_FILE      ; platform_designer_block_onchip_ram.hex ; String                                                      ;
+----------------+----------------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                              ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                           ;
; WIDTH_A                            ; 32                                     ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                                     ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                                   ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                           ;
; WIDTH_B                            ; 1                                      ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 4                                      ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                           ;
; INIT_FILE                          ; platform_designer_block_onchip_ram.hex ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 8192                                   ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                           ;
; DEVICE_FAMILY                      ; MAX 10                                 ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ujh1                        ; Untyped                                                           ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                     ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 9     ; Signed Integer                                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                                                                                                                     ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                                                             ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                                             ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_QOS_L                 ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_H               ; 107   ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_L               ; 104   ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 100   ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 100   ; Signed Integer                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 91    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 90    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 96    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 95    ; Signed Integer                                                                                                                                           ;
; PKT_QOS_L                 ; 95    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_H               ; 107   ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_L               ; 104   ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 100   ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 100   ; Signed Integer                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 89    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 91    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 90    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 96    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                           ;
; ID                        ; 2     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 94    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 96    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 89    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 87    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 114   ; Signed Integer                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 94    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 96    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 114   ; Signed Integer                                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 96    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 114   ; Signed Integer                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 96    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 114   ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router:router|platform_designer_block_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_001:router_001|platform_designer_block_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_002:router_002|platform_designer_block_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_003:router_003|platform_designer_block_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_004:router_004|platform_designer_block_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_005|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_006|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 94    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 91    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 90    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 89    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 87    ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 94    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 91    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 90    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 89    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 87    ; Signed Integer                                                                                                                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 86    ; Signed Integer                                                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                      ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 86    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 87    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 89    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 108   ; Signed Integer                                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 109   ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 90    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 91    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 110   ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 112   ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                      ;
; IN_ST_DATA_W                  ; 113   ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                                                      ;
; OUT_ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                      ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                      ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 65    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 66    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 68    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 69    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 71    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 90    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 91    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 72    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 73    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 92    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 94    ; Signed Integer                                                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                                      ;
; IN_ST_DATA_W                  ; 95    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 87    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 89    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 90    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 91    ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                                                      ;
; OUT_ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                      ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; both  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 485                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                    ;
; TAP_DISTANCE   ; 16             ; Untyped                                                                                                                                    ;
; WIDTH          ; 32             ; Untyped                                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_14m ; Untyped                                                                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                      ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                   ;
; NUMBER_OF_TAPS ; 2              ; Untyped                                                                                                                                   ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                                                   ;
; WIDTH          ; 32             ; Untyped                                                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_i2m ; Untyped                                                                                                                                   ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                        ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                         ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 9                                                                                                                                             ;
; Entity Instance                       ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt|lpm_mult:multiply ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt|lpm_mult:multiply ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt|lpm_mult:multiply ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt|lpm_mult:multiply ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt|lpm_mult:multiply ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt|lpm_mult:multiply ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt|lpm_mult:multiply ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt|lpm_mult:multiply ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt|lpm_mult:multiply ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                             ;
; Entity Instance            ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo                                                                              ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                  ;
;     -- lpm_width           ; 16                                                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                            ;
; Entity Instance            ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo                                                                            ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                  ;
;     -- lpm_width           ; 16                                                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                            ;
; Entity Instance            ; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                            ;
; Entity Instance            ; platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                           ;
; Entity Instance            ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                           ;
;     -- TAP_DISTANCE        ; 16                                                                                                                          ;
;     -- WIDTH               ; 32                                                                                                                          ;
; Entity Instance            ; platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                           ;
;     -- TAP_DISTANCE        ; 7                                                                                                                           ;
;     -- WIDTH               ; 32                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                       ;
+----------------+-------+----------+---------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                  ;
+----------------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; b[10..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; b[10..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; b[10..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                              ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                              ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                              ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                              ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                              ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                    ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_005|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_004:router_004|platform_designer_block_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_003:router_003|platform_designer_block_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_002:router_002|platform_designer_block_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_001:router_001|platform_designer_block_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router:router|platform_designer_block_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                         ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_pib:the_platform_designer_block_nios_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo|platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace|platform_designer_block_nios_cpu_nios2_oci_td_mode:platform_designer_block_nios_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_itrace:the_platform_designer_block_nios_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_xbrk:the_platform_designer_block_nios_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_test_bench:the_platform_designer_block_nios_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_nios:nios" ;
+---------------------+--------+----------+------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                        ;
+---------------------+--------+----------+------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected                         ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected                         ;
+---------------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic"          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart"                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|fp_add:adder|zero_count:zc"     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clock     ; Input  ; Info     ; Explicitly unconnected                                                              ;
; result[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer" ;
+-------+--------+----------+----------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:adderb" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Explicitly unconnected                                                                                                                        ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                           ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:adderb" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
; result[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; data[15..9] ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[8].mlt" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; result_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[7].mlt" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; result_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[6].mlt" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; result_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[5].mlt" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; result_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[4].mlt" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; result_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[3].mlt" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; result_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[2].mlt" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; result_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[1].mlt" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; result_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "platform_designer_block:u0" ;
+---------------+-------+----------+---------------------+
; Port          ; Type  ; Severity ; Details             ;
+---------------+-------+----------+---------------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC        ;
+---------------+-------+----------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 153                 ; 153              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 193                         ;
; cycloneiii_ff         ; 2509                        ;
;     CLR               ; 362                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 75                          ;
;     ENA               ; 579                         ;
;     ENA CLR           ; 403                         ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA CLR SCLR SLD  ; 19                          ;
;     ENA CLR SLD       ; 31                          ;
;     ENA SCLR          ; 19                          ;
;     ENA SCLR SLD      ; 45                          ;
;     ENA SLD           ; 76                          ;
;     SCLR              ; 164                         ;
;     SLD               ; 56                          ;
;     plain             ; 616                         ;
; cycloneiii_lcell_comb ; 4531                        ;
;     arith             ; 955                         ;
;         2 data inputs ; 410                         ;
;         3 data inputs ; 545                         ;
;     normal            ; 3576                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 83                          ;
;         2 data inputs ; 360                         ;
;         3 data inputs ; 1377                        ;
;         4 data inputs ; 1743                        ;
; cycloneiii_mac_mult   ; 9                           ;
; cycloneiii_mac_out    ; 9                           ;
; cycloneiii_ram_block  ; 272                         ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 4.85                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 239                                      ;
; cycloneiii_ff         ; 112                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 50                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 185                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 176                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 56                                       ;
;         4 data inputs ; 89                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.95                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                ; Details ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clock50                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock50                                                                                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|go_irq_flag     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|go_irq_flag                                                                                                             ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|go_irq_flag     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|go_irq_flag                                                                                                             ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|irq_ena_flag    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|irq_ena_flag                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|irq_ena_flag    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|irq_ena_flag                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[0]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[0]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[10]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[10]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[11]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[11]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[12]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[12]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[13]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[13]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[14]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[14]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[15]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[15]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[16]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[16]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[17]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[17]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[18]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[18]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[19]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[19]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[1]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[1]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[20]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[20]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[21]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[21]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[22]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[22]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[23]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[23]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[24]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[24]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[25]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[25]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[26]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[26]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[27]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[27]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[28]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[28]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[29]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[29]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[2]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[2]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[30]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[30]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[31]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[31]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[3]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[3]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[4]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[4]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[5]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[5]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[6]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[6]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[7]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[7]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[8]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[8]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[9]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_address[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_address[9]                                                                                                            ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[0]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[0]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[1]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[1]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[2]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[2]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[3]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[3]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[4]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[4]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[5]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[5]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[6]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[6]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[6]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[6]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[6]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_burstcount[6]                                                                                                         ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_byteenable[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                              ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_byteenable[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                              ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_byteenable[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                              ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_byteenable[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                              ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_read                                                                                                                  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_read                                                                                                                  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[0]~2     ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[0]~2     ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[10]~5    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[10]~5    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[11]~8    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[11]~8    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[12]~11   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[12]~11   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[13]~14   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[13]~14   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[14]~17   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[14]~17   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[15]~20   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[15]~20   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[1]~23    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[1]~23    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[2]~26    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[2]~26    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[3]~29    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[3]~29    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[4]~32    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[4]~32    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[5]~35    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[5]~35    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[6]~38    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[6]~38    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[7]~41    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[7]~41    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[8]~44    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[8]~44    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[9]~47    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter|out_data[9]~47    ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent|av_readdatavalid~0             ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent|av_readdatavalid~0             ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent|av_waitrequest~0_wirecell      ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent|av_waitrequest~0_wirecell      ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_write                                                                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|m_write                                                                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[0]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[0]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[10] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[10] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[11] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[11] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[12] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[12] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[13] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[13] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[14] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[14] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[15] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[15] ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[1]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[1]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[2]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[2]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[3]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[3]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[4]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[4]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[5]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[5]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[6]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[6]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[7]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[7]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[8]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[8]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[9]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|m_writedata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|line_buffer:result_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram|q_b[9]  ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_alu_result[2]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_alu_result[2]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_alu_result[3]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_alu_result[3]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_alu_result[4]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_alu_result[4]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_alu_result[5]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|W_alu_result[5]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_irq           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_irq                                                                                                                   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_irq           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_irq                                                                                                                   ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|m0_read~0                               ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|m0_read~0                               ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[0]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[0]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[10]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[10]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[11]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[11]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[12]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[12]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[13]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[13]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[14]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[14]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[15]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[15]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[16]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[16]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[17]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[17]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[18]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[18]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[19]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[19]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[1]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[1]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[20]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[20]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[21]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[21]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[22]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[22]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[23]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[23]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[24]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[24]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[25]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[25]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[26]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[26]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[27]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[27]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[28]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[28]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[29]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[29]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[2]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[2]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[30]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[30]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[31]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[31]                                                                                                          ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[3]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[3]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[4]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[4]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[5]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[5]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[6]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[6]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[7]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[7]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[8]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[8]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[9]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_readdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_readdata[9]                                                                                                           ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_waitrequest~0_wirecell                                                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|convolution_burst:convolution|s_waitrequest~0_wirecell                                                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|m0_write~1                              ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent|m0_write~1                              ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[0]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[0]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[10]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[10]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[11]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[11]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[12]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[12]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[13]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[13]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[14]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[14]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[15]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[15]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[16]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[16]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[17]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[17]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[18]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[18]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[19]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[19]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[1]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[1]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[20]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[20]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[21]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[21]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[22]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[22]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[23]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[23]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[24]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[24]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[25]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[25]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[26]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[26]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[27]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[27]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[28]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[28]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[29]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[29]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[2]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[2]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[30]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[30]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[31]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[31]                                                                ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[3]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[3]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[4]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[4]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[5]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[5]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[6]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[6]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[7]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[7]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[8]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[8]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[9]                                                                 ; N/A     ;
; platform_designer_block:u0|convolution_burst:convolution|s_writedata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|d_writedata[9]                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                              ; N/A     ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Sep 17 16:52:27 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off convolution_simple -c convolution_simple
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/memory_access/line_buffer.sv
    Info (12023): Found entity 1: line_buffer File: C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/zero_count.sv
    Info (12023): Found entity 1: zero_count File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/zero_count.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_mlt.sv
    Info (12023): Found entity 1: fp_mlt File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add_tree.sv
    Info (12023): Found entity 1: fp_add_tree File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add.sv
    Info (12023): Found entity 1: fp_add File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/machine_learning/sum_of_products.sv
    Info (12023): Found entity 1: sum_of_products File: C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/machine_learning/convolution_calc.sv
    Info (12023): Found entity 1: convolution_calc File: C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/convolution_calc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/platform_designer_block.v
    Info (12023): Found entity 1: platform_designer_block File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv
    Info (12023): Found entity 1: platform_designer_block_irq_mapper File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_avalon_st_adapter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_rsp_mux_002 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_rsp_mux_001 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_rsp_mux File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_rsp_demux File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_cmd_mux_002 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_cmd_mux_001 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_cmd_mux File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_cmd_demux_002 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_cmd_demux_001 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_cmd_demux File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_router_005_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: platform_designer_block_mm_interconnect_0_router_005 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_router_004_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: platform_designer_block_mm_interconnect_0_router_004 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_router_003_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: platform_designer_block_mm_interconnect_0_router_003 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_router_002_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: platform_designer_block_mm_interconnect_0_router_002 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_router_001_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: platform_designer_block_mm_interconnect_0_router_001 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: platform_designer_block_mm_interconnect_0_router_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: platform_designer_block_mm_interconnect_0_router File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v
    Info (12023): Found entity 1: platform_designer_block_onchip_ram File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios.v
    Info (12023): Found entity 1: platform_designer_block_nios File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v
    Info (12023): Found entity 1: platform_designer_block_nios_cpu_register_bank_a_module File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 21
    Info (12023): Found entity 2: platform_designer_block_nios_cpu_register_bank_b_module File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 87
    Info (12023): Found entity 3: platform_designer_block_nios_cpu_nios2_oci_debug File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 153
    Info (12023): Found entity 4: platform_designer_block_nios_cpu_nios2_oci_break File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 295
    Info (12023): Found entity 5: platform_designer_block_nios_cpu_nios2_oci_xbrk File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 588
    Info (12023): Found entity 6: platform_designer_block_nios_cpu_nios2_oci_dbrk File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 795
    Info (12023): Found entity 7: platform_designer_block_nios_cpu_nios2_oci_itrace File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 982
    Info (12023): Found entity 8: platform_designer_block_nios_cpu_nios2_oci_td_mode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1115
    Info (12023): Found entity 9: platform_designer_block_nios_cpu_nios2_oci_dtrace File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1183
    Info (12023): Found entity 10: platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1265
    Info (12023): Found entity 11: platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1337
    Info (12023): Found entity 12: platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1380
    Info (12023): Found entity 13: platform_designer_block_nios_cpu_nios2_oci_fifo File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1427
    Info (12023): Found entity 14: platform_designer_block_nios_cpu_nios2_oci_pib File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1913
    Info (12023): Found entity 15: platform_designer_block_nios_cpu_nios2_oci_im File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1936
    Info (12023): Found entity 16: platform_designer_block_nios_cpu_nios2_performance_monitors File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2006
    Info (12023): Found entity 17: platform_designer_block_nios_cpu_nios2_avalon_reg File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2023
    Info (12023): Found entity 18: platform_designer_block_nios_cpu_ociram_sp_ram_module File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2116
    Info (12023): Found entity 19: platform_designer_block_nios_cpu_nios2_ocimem File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2181
    Info (12023): Found entity 20: platform_designer_block_nios_cpu_nios2_oci File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2362
    Info (12023): Found entity 21: platform_designer_block_nios_cpu File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: platform_designer_block_nios_cpu_debug_slave_sysclk File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: platform_designer_block_nios_cpu_debug_slave_tck File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: platform_designer_block_nios_cpu_debug_slave_wrapper File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v
    Info (12023): Found entity 1: platform_designer_block_nios_cpu_test_bench File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v
    Info (12023): Found entity 1: platform_designer_block_jtag_uart_sim_scfifo_w File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 21
    Info (12023): Found entity 2: platform_designer_block_jtag_uart_scfifo_w File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 78
    Info (12023): Found entity 3: platform_designer_block_jtag_uart_sim_scfifo_r File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 164
    Info (12023): Found entity 4: platform_designer_block_jtag_uart_scfifo_r File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 243
    Info (12023): Found entity 5: platform_designer_block_jtag_uart File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file platform_designer_block/synthesis/submodules/convolution_burst.sv
    Info (12023): Found entity 1: convolution_burst File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file convolution_simple.sv
    Info (12023): Found entity 1: convolution_simple File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/convolution_simple.sv Line: 1
Info (12127): Elaborating entity "convolution_simple" for the top level hierarchy
Info (12128): Elaborating entity "platform_designer_block" for hierarchy "platform_designer_block:u0" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/convolution_simple.sv Line: 8
Info (12128): Elaborating entity "convolution_burst" for hierarchy "platform_designer_block:u0|convolution_burst:convolution" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v Line: 108
Warning (10270): Verilog HDL Case Statement warning at convolution_burst.sv(221): incomplete case statement has no default case item File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv Line: 221
Info (10264): Verilog HDL Case Statement information at convolution_burst.sv(221): all case item expressions in this case statement are onehot File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv Line: 221
Info (12128): Elaborating entity "convolution_calc" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv Line: 108
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "kernel" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "buffer" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "buffer_taps" into its bus
Info (12128): Elaborating entity "sum_of_products" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1" File: C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/convolution_calc.sv Line: 123
Info (12128): Elaborating entity "fp_mlt" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt" File: C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv Line: 43
Info (12128): Elaborating entity "lpm_mult" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt|lpm_mult:multiply" File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv Line: 85
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt|lpm_mult:multiply" File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv Line: 85
Info (12133): Instantiated megafunction "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt|lpm_mult:multiply" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv Line: 85
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_widthp" = "16"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0nn.tdf
    Info (12023): Found entity 1: mult_0nn File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/mult_0nn.tdf Line: 28
Info (12128): Elaborating entity "mult_0nn" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_mlt:mx[0].mlt|lpm_mult:multiply|mult_0nn:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree" File: C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv Line: 59
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera" File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv Line: 92
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera" File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv Line: 92
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera" File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv Line: 92
Info (12128): Elaborating entity "fp_add" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera" File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv Line: 74
Info (12128): Elaborating entity "zero_count" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|sum_of_products:sop1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc" File: C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add.sv Line: 155
Info (12128): Elaborating entity "line_buffer" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv Line: 123
Info (12128): Elaborating entity "scfifo" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo" File: C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv Line: 41
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo" File: C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv Line: 41
Info (12133): Instantiated megafunction "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv Line: 41
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_h2v.tdf
    Info (12023): Found entity 1: scfifo_h2v File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_h2v.tdf Line: 24
Info (12128): Elaborating entity "scfifo_h2v" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4qu.tdf
    Info (12023): Found entity 1: a_dpfifo_4qu File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_4qu" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_h2v.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v7b1.tdf
    Info (12023): Found entity 1: altsyncram_v7b1 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_v7b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v7b1" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|altsyncram_v7b1:FIFOram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf
    Info (12023): Found entity 1: cmpr_c78 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_c78.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cmpr_c78:almost_full_comparer" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf Line: 52
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cmpr_c78:three_comparison" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf
    Info (12023): Found entity 1: cntr_nka File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_nka.tdf Line: 25
Info (12128): Elaborating entity "cntr_nka" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cntr_nka:rd_ptr_msb" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf
    Info (12023): Found entity 1: cntr_4l6 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_4l6.tdf Line: 25
Info (12128): Elaborating entity "cntr_4l6" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cntr_4l6:usedw_counter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf
    Info (12023): Found entity 1: cntr_oka File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_oka.tdf Line: 25
Info (12128): Elaborating entity "cntr_oka" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|line_buffer:dest_buffer|scfifo:src_fifo|scfifo_h2v:auto_generated|a_dpfifo_4qu:dpfifo|cntr_oka:wr_ptr" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_4qu.tdf Line: 56
Info (12128): Elaborating entity "fp_add" for hierarchy "platform_designer_block:u0|convolution_burst:convolution|fp_add:adder" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv Line: 140
Info (12128): Elaborating entity "platform_designer_block_jtag_uart" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v Line: 121
Info (12128): Elaborating entity "platform_designer_block_jtag_uart_scfifo_w" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_w:the_platform_designer_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "platform_designer_block_jtag_uart_scfifo_r" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|platform_designer_block_jtag_uart_scfifo_r:the_platform_designer_block_jtag_uart_scfifo_r" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "platform_designer_block:u0|platform_designer_block_jtag_uart:jtag_uart|alt_jtag_atlantic:platform_designer_block_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "platform_designer_block_nios" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v Line: 150
Info (12128): Elaborating entity "platform_designer_block_nios_cpu" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios.v Line: 65
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_test_bench" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_test_bench:the_platform_designer_block_nios_cpu_test_bench" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 3545
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_register_bank_a_module" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 58
Info (12133): Instantiated megafunction "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_a_module:platform_designer_block_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_register_bank_b_module" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_register_bank_b_module:platform_designer_block_nios_cpu_register_bank_b" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 4079
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 4575
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_debug" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 220
Info (12133): Instantiated megafunction "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_debug:the_platform_designer_block_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_break" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_break:the_platform_designer_block_nios_cpu_nios2_oci_break" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2561
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_xbrk" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_xbrk:the_platform_designer_block_nios_cpu_nios2_oci_xbrk" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2582
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_dbrk" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dbrk:the_platform_designer_block_nios_cpu_nios2_oci_dbrk" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2608
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_itrace" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_itrace:the_platform_designer_block_nios_cpu_nios2_oci_itrace" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2624
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_dtrace" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2639
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_td_mode" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_dtrace:the_platform_designer_block_nios_cpu_nios2_oci_dtrace|platform_designer_block_nios_cpu_nios2_oci_td_mode:platform_designer_block_nios_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1233
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_fifo" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2654
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo|platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt:the_platform_designer_block_nios_cpu_nios2_oci_compute_input_tm_cnt" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1546
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo|platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_wrptr_inc" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1555
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_fifo:the_platform_designer_block_nios_cpu_nios2_oci_fifo|platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc:the_platform_designer_block_nios_cpu_nios2_oci_fifo_cnt_inc" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 1564
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_pib" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_pib:the_platform_designer_block_nios_cpu_nios2_oci_pib" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2659
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_oci_im" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_oci_im:the_platform_designer_block_nios_cpu_nios2_oci_im" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2673
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_avalon_reg" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_avalon_reg:the_platform_designer_block_nios_cpu_nios2_avalon_reg" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2692
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_nios2_ocimem" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2712
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_ociram_sp_ram_module" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2156
Info (12133): Instantiated megafunction "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_nios2_ocimem:the_platform_designer_block_nios_cpu_nios2_ocimem|platform_designer_block_nios_cpu_ociram_sp_ram_module:platform_designer_block_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_debug_slave_wrapper" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu.v Line: 2814
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_debug_slave_tck" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_tck:the_platform_designer_block_nios_cpu_debug_slave_tck" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "platform_designer_block_nios_cpu_debug_slave_sysclk" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|platform_designer_block_nios_cpu_debug_slave_sysclk:the_platform_designer_block_nios_cpu_debug_slave_sysclk" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_nios_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "platform_designer_block:u0|platform_designer_block_nios:nios|platform_designer_block_nios_cpu:cpu|platform_designer_block_nios_cpu_nios2_oci:the_platform_designer_block_nios_cpu_nios2_oci|platform_designer_block_nios_cpu_debug_slave_wrapper:the_platform_designer_block_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:platform_designer_block_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "platform_designer_block_onchip_ram" for hierarchy "platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v Line: 164
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v Line: 69
Info (12133): Instantiated megafunction "platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_onchip_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "platform_designer_block_onchip_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ujh1.tdf
    Info (12023): Found entity 1: altsyncram_ujh1 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_ujh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ujh1" for hierarchy "platform_designer_block:u0|platform_designer_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_ujh1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v Line: 219
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_avalon_master_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 501
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 561
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 621
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 685
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 749
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 813
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 877
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_avalon_master_agent" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 958
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1039
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1120
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1204
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1245
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1286
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router:router" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1800
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_default_decode" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router:router|platform_designer_block_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_001" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_001:router_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1816
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_001_default_decode" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_001:router_001|platform_designer_block_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_001.sv Line: 182
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_002" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_002:router_002" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1832
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_002_default_decode" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_002:router_002|platform_designer_block_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_003" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_003:router_003" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1848
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_003_default_decode" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_003:router_003|platform_designer_block_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_004" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_004:router_004" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1864
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_004_default_decode" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_004:router_004|platform_designer_block_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_005" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_005" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1880
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_router_005_default_decode" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_router_005:router_005|platform_designer_block_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1946
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3) File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 794
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_cmd_demux" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1963
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_cmd_demux_001" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 1998
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_cmd_demux_002" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2021
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_cmd_mux" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2050
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_cmd_mux_001" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2073
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_cmd_mux_002" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2090
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_rsp_demux" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2136
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_rsp_mux" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2210
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_rsp_mux_001" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2245
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_001.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_rsp_mux_002" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2268
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_rsp_width_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2334
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2400
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_avalon_master_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_avalon_st_adapter" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0.v Line: 2429
Info (12128): Elaborating entity "platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "platform_designer_block:u0|platform_designer_block_mm_interconnect_0:mm_interconnect_0|platform_designer_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_designer_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/platform_designer_block_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "platform_designer_block_irq_mapper" for hierarchy "platform_designer_block:u0|platform_designer_block_irq_mapper:irq_mapper" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v Line: 227
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "platform_designer_block:u0|altera_reset_controller:rst_controller" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v Line: 290
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform_designer_block:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "platform_designer_block:u0|altera_reset_controller:rst_controller_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/platform_designer_block.v Line: 353
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform_designer_block:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6p14.tdf
    Info (12023): Found entity 1: altsyncram_6p14 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_6p14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf
    Info (12023): Found entity 1: mux_j7c File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/mux_j7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rsh.tdf
    Info (12023): Found entity 1: cntr_rsh File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_rsh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_krb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf
    Info (12023): Found entity 1: cntr_cki File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_cki.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf
    Info (12023): Found entity 1: cntr_6rh File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_6rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.09.17.16:52:57 Progress: Loading sld919a6a33/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/ip/sld919a6a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[18][1][15]_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 32
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|buffer[3][1][15]_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 2
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 32
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0"
Info (12133): Instantiated megafunction "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[18][1][15]_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_14m.tdf
    Info (12023): Found entity 1: shift_taps_14m File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/shift_taps_14m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sr71.tdf
    Info (12023): Found entity 1: altsyncram_sr71 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_sr71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf
    Info (12023): Found entity 1: cntr_g5f File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_g5f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_grb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0"
Info (12133): Instantiated megafunction "platform_designer_block:u0|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "2"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_i2m.tdf
    Info (12023): Found entity 1: shift_taps_i2m File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/shift_taps_i2m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4p71.tdf
    Info (12023): Found entity 1: altsyncram_4p71 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/altsyncram_4p71.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v3f.tdf
    Info (12023): Found entity 1: cntr_v3f File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cntr_v3f.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf
    Info (12023): Found entity 1: cmpr_frb File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/db/cmpr_frb.tdf Line: 22
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 157 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "platform_designer_block:u0|convolution_burst:convolution|Add8~0" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/platform_designer_block/synthesis/submodules/convolution_burst.sv Line: 321
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/output_files/convolution_simple.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 339 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8717 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 8277 logic cells
    Info (21064): Implemented 425 RAM segments
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4975 megabytes
    Info: Processing ended: Thu Sep 17 16:53:26 2020
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/convolution_simple/output_files/convolution_simple.map.smsg.


