<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2681822-A1" country="EP" doc-number="2681822" kind="A1" date="20140108" family-id="44625273" file-reference-id="263462" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585682" ucid="EP-2681822-A1"><document-id><country>EP</country><doc-number>2681822</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-11706252-A" is-representative="NO"><document-id mxw-id="PAPP154847874" load-source="docdb" format="epo"><country>EP</country><doc-number>11706252</doc-number><kind>A</kind><date>20110303</date><lang>EN</lang></document-id><document-id mxw-id="PAPP220439943" load-source="docdb" format="original"><country>EP</country><doc-number>11706252.1</doc-number><date>20110303</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140553624" ucid="EP-2011053158-W" linkage-type="A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>2011053158</doc-number><kind>W</kind><date>20110303</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989318929" load-source="docdb">H02H   3/02        20060101AFI20120917BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2128531196" load-source="docdb" scheme="CPC">H02H   3/021       20130101 LI20141203BHEP        </classification-cpc><classification-cpc mxw-id="PCL1991316904" load-source="docdb" scheme="CPC">H01H  47/22        20130101 FI20131226BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132361679" lang="DE" load-source="patent-office">STEUERUNGSVORRICHTUNG ZUR STEUERUNG EINES SCHUTZSCHALTERS UND VERFAHREN</invention-title><invention-title mxw-id="PT132361680" lang="EN" load-source="patent-office">A CONTROL DEVICE FOR CONTROLLING A CIRCUIT BREAKER, AND METHODS</invention-title><invention-title mxw-id="PT132361681" lang="FR" load-source="patent-office">DISPOSITIF DE COMMANDE DESTINÉ À COMMANDER UN COUPE-CIRCUIT, ET PROCÉDÉS CORRESPONDANTS</invention-title><citations><non-patent-citations><nplcit><text>See references of WO 2012116748A1</text><sources><source mxw-id="PNPL67455660" load-source="docdb" name="SEA"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919543304" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ABB TECHNOLOGY AG</last-name><address><country>CH</country></address></addressbook></applicant><applicant mxw-id="PPAR919517354" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ABB TECHNOLOGY AG</last-name></addressbook></applicant><applicant mxw-id="PPAR919011242" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>ABB Technology AG</last-name><iid>101038920</iid><address><street>Affolternstrasse 44</street><city>8050 Zürich</city><country>CH</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919515456" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>MENEZES JOSEPH</last-name><address><country>SE</country></address></addressbook></inventor><inventor mxw-id="PPAR919534595" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>MENEZES, Joseph</last-name></addressbook></inventor><inventor mxw-id="PPAR919012972" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>MENEZES, Joseph</last-name><address><street>Rösegårdsgatan 104</street><city>S-72476 Västerås</city><country>SE</country></address></addressbook></inventor><inventor mxw-id="PPAR919529252" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>FORSMAN SOEREN</last-name><address><country>SE</country></address></addressbook></inventor><inventor mxw-id="PPAR919511131" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>FORSMAN, SOEREN</last-name></addressbook></inventor><inventor mxw-id="PPAR919013129" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>FORSMAN, Sören</last-name><address><street>Skälbygatan 73</street><city>S-724 76 Västerås</city><country>SE</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919006296" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Savela, Reino Aleksi</last-name><iid>101210699</iid><address><street>ABB AB Intellectual Property Ingenjör Bååths Gata 11</street><city>721 83 Västerås</city><country>SE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="EP-2011053158-W"><document-id><country>EP</country><doc-number>2011053158</doc-number><kind>W</kind><date>20110303</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012116748-A1"><document-id><country>WO</country><doc-number>2012116748</doc-number><kind>A1</kind><date>20120907</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549832615" load-source="docdb">AL</country><country mxw-id="DS549823022" load-source="docdb">AT</country><country mxw-id="DS549832616" load-source="docdb">BE</country><country mxw-id="DS549911286" load-source="docdb">BG</country><country mxw-id="DS549755102" load-source="docdb">CH</country><country mxw-id="DS549828117" load-source="docdb">CY</country><country mxw-id="DS549823023" load-source="docdb">CZ</country><country mxw-id="DS549832617" load-source="docdb">DE</country><country mxw-id="DS549828122" load-source="docdb">DK</country><country mxw-id="DS549828123" load-source="docdb">EE</country><country mxw-id="DS549751865" load-source="docdb">ES</country><country mxw-id="DS549911287" load-source="docdb">FI</country><country mxw-id="DS549911288" load-source="docdb">FR</country><country mxw-id="DS549832626" load-source="docdb">GB</country><country mxw-id="DS549828124" load-source="docdb">GR</country><country mxw-id="DS549832627" load-source="docdb">HR</country><country mxw-id="DS549823024" load-source="docdb">HU</country><country mxw-id="DS549755103" load-source="docdb">IE</country><country mxw-id="DS549832628" load-source="docdb">IS</country><country mxw-id="DS549911289" load-source="docdb">IT</country><country mxw-id="DS549828125" load-source="docdb">LI</country><country mxw-id="DS549828651" load-source="docdb">LT</country><country mxw-id="DS549823025" load-source="docdb">LU</country><country mxw-id="DS549828652" load-source="docdb">LV</country><country mxw-id="DS549828653" load-source="docdb">MC</country><country mxw-id="DS549750810" load-source="docdb">MK</country><country mxw-id="DS549750811" load-source="docdb">MT</country><country mxw-id="DS549823030" load-source="docdb">NL</country><country mxw-id="DS549832629" load-source="docdb">NO</country><country mxw-id="DS549828126" load-source="docdb">PL</country><country mxw-id="DS549828658" load-source="docdb">PT</country><country mxw-id="DS549823031" load-source="docdb">RO</country><country mxw-id="DS549828659" load-source="docdb">RS</country><country mxw-id="DS549828127" load-source="docdb">SE</country><country mxw-id="DS549828660" load-source="docdb">SI</country><country mxw-id="DS549832634" load-source="docdb">SK</country><country mxw-id="DS549828128" load-source="docdb">SM</country><country mxw-id="DS549750812" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99836783" ref-ucid="WO-2012116748-A1" lang="EN" load-source="patent-office"><p num="0000">The invention relates to a control device (4) for controlling a circuit breaker (11). The control device (4) comprises a central processing unit (7) and is arranged to communicate with an output module (9, 9') arranged to output operational commands to the circuit breaker (11). The output module (9, 9') comprises processing means (12) arranged to execute an operational command at a point of time received from the central processing unit (7). The invention also encompasses related methods.</p></abstract><abstract mxw-id="PA100332555" ref-ucid="WO-2012116748-A1" lang="EN" source="national office" load-source="docdb"><p>The invention relates to a control device (4) for controlling a circuit breaker (11). The control device (4) comprises a central processing unit (7) and is arranged to communicate with an output module (9, 9') arranged to output operational commands to the circuit breaker (11). The output module (9, 9') comprises processing means (12) arranged to execute an operational command at a point of time received from the central processing unit (7). The invention also encompasses related methods.</p></abstract><abstract mxw-id="PA99836784" ref-ucid="WO-2012116748-A1" lang="FR" load-source="patent-office"><p num="0000">L'invention concerne un dispositif de commande (4) destiné à commander un coupe-circuit (11). Le dispositif de commande (4) comprend une unité centrale de traitement (7) et est conçu pour communiquer avec un module de sortie (9, 9') conçu pour produire des instructions de fonctionnement pour le coupe-circuit (11). Le module de sortie (9, 9') comprend un moyen de traitement (12) conçu pour exécuter l'instruction de fonctionnement à un instant où elle est reçue de l'unité centrale de traitement (7). L'invention concerne en outre des procédés correspondants.</p></abstract><abstract mxw-id="PA100332556" ref-ucid="WO-2012116748-A1" lang="FR" source="national office" load-source="docdb"><p>L'invention concerne un dispositif de commande (4) destiné à commander un coupe-circuit (11). Le dispositif de commande (4) comprend une unité centrale de traitement (7) et est conçu pour communiquer avec un module de sortie (9, 9') conçu pour produire des instructions de fonctionnement pour le coupe-circuit (11). Le module de sortie (9, 9') comprend un moyen de traitement (12) conçu pour exécuter l'instruction de fonctionnement à un instant où elle est reçue de l'unité centrale de traitement (7). L'invention concerne en outre des procédés correspondants.</p></abstract><description mxw-id="PDES51233396" ref-ucid="WO-2012116748-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001">A control device for controlling a circuit breaker, and methods </p><p id="p0002" num="0002">Field of the invention </p><p id="p0003" num="0003">The invention relates generally to the field of protection and control of equipment of electrical power systems, and in particular to control devices and methods therefore. </p><p id="p0004" num="0004">Background of the invention </p><p id="p0005" num="0005">Intelligent electronic devices (IEDs) are devices that are used for protection, control and monitoring of a power system network. The IED receives data from sensors and power equipment, and can issue control commands, such as tripping commands for opening e.g. circuit breakers, contactors or contact switches if they detect voltage, current, or frequency anomalies, or can effectuate a close command for closing circuit breaker or raising/lowering voltage levels in order to maintain a desired level. </p><p id="p0006" num="0006">The IED executes specific application functions on a platform which comprises hardware and firmware. The hardware platform typically comprises an analog handling part, for example transformer modules or A/D conversion, and provides input presented to a main Central Processing Unit/Digital Signal Processor (CPU/DSP) for processing. The main CPU/DSP is where the application functions are executed in the runtime environment. Binary status data from the power system network is transferred via binary input modules to the</p><p id="p0007" num="0007">CPU/DSP for processing and logical computation. The commands to the process, for example a process such as opening and closing of a circuit breaker, are performed via binary 
<!-- EPO <DP n="3"/>-->
output modules. All input/output modules either of analog or Boolean type communicates with the main CPU/DSP via a communication backplane or an external field/process bus. In addition, the IED can support a local machine interface screen, communication ports and time synchronization ports. </p><p id="p0008" num="0008">Controlled switching, or point-of-wave switching, of the circuit breakers is highly desirable in the power system network. Transient disturbances in power systems may damage equipment of the power system, and such voltage and current transients may be introduced during normal switching operations, e.g. during opening/closing operations of the circuit breaker. By means of a controlled switching of the circuit breaker, the harmful transients can be highly reduced. One of the most common applications for controlled switching of circuit breakers is in Shunt Capacitor Banks (SCB) , during which high magnitude and high frequency transients can occur. Other application examples comprise Reactor Banks and Power Transformer bays. </p><p id="p0009" num="0009">In the controlled switching, sensors such as voltage transformers are used for measuring voltages at both sides of the circuit breaker and/or a sensor such as current transformer is used for measuring the current through the circuit breaker. In algorithms used for determining when to close the circuit breaker, parameters such as voltage difference, frequency difference and phase difference between the both sides of the current breaker are used. In the case when to open the circuit breaker, the conditions and algorithm can be different from the ones used for closing the circuit breaker. Algorithms for calculating such synchronization are known. 
<!-- EPO <DP n="4"/>-->
The implementation of point-on-wave switching comprises well-known algorithms for determining the best point for switching. In some applications, but not necessarily for all kinds of applications, a zero-current crossing is optimal, providing the least amount of current for the current breaker to break, thus providing the safest possible breaking and further e.g. minimizing wear on contactors of the circuit breaker and other damage to the electric power system or equipment. </p><p id="p0010" num="0010">However, to actually effectuate the switching at the desired switching point can be difficult, even when suitable algorithms for calculating it are used. One difficulty is various types of time delays. An example of such time delay is the operating time of the circuit breaker, i.e. the time for the circuit breaker to actually close (time from energizing a closing coil until contacts close) , which for example could be some milliseconds. The CPU/DSP of the IED can be arranged to compensate for this circuit breaker operating time as the operating times are generally well known . </p><p id="p0011" num="0011">Still, there may be further delays introduced in the IED. As another example, when the CPU/DSP of the IED transmits a trip signal to the output module, this communication is conveyed in the earlier mentioned communication backplane or external field/process bus. Delays may be introduced in this communication backplane or external field/process bus, and the output module thus outputs the trip signal later than intended and the circuit breaker is tripped at another point of time than the intended. 
<!-- EPO <DP n="5"/>-->
From the above, it is clear that there is a need for an improvement on this situation in this field of technology. </p><p id="p0012" num="0012">Summary of the invention </p><p id="p0013" num="0013">It is an object of the invention to overcome or at least alleviate the above mentioned drawback. In particular, it is an object of the invention to provide an improved accuracy of operational commands sent from a control device such as an intelligent electronic device. </p><p id="p0014" num="0014">The object is according to one aspect achieved by a control device for controlling a circuit breaker. The control device comprises a central processing unit which is arrange to communicate with an output module. The output module is arranged to output operational commands to the circuit breaker. The output module comprises processing means arranged to execute an operational command at a point of time received from the central processing unit. By means of the invention a much improved accuracy of operational commands can be obtained. Commands can be sent from the control device with a high accuracy, which in turn entails an improved safety and protection of equipment in the electrical power system. The switching, e.g. point-on-wave switching, is independent of the control device internal time and also of the message transfer time from the central processing unit to the output module. In an embodiment, the point of time comprises an absolute time in a time-domain internal to the control device. </p><p id="p0015" num="0015">In an embodiment, the point of time is independent of a message transfer time over a communication backplane or 
<!-- EPO <DP n="6"/>-->
field/process bus from the central processing unit to the output module. </p><p id="p0016" num="0016">In an embodiment, the central processing unit is arranged to process an input analog signal waveform and commands for circuit breaker open or close; to compensate for a settable open or close angle of the waveform and for circuit breaker operating time; and to transfer, based on the processing and compensating, a point of time from the central processing unit to the output module at which an operational command is to be transmitted by the output module to the circuit breaker . </p><p id="p0017" num="0017">In an embodiment, the control device is further arranged to communicate with an input module. The input module is arranged to receive measurements from equipment, such as a current transformer and/or voltage transformer, within an electrical power system in which the circuit breaker is arranged . </p><p id="p0018" num="0018">In an embodiment, the input module is an analog input module and the control device further comprises an analog-to- digital converter arranged to receive analog data from the input module, to convert the analog data to digital data proportional to the analog data, and to output digital data to the central processing unit. </p><p id="p0019" num="0019">In an embodiment, the control device further comprises a binary input module arranged to receive binary status data from the circuit breaker. </p><p id="p0020" num="0020">In an embodiment, the central processing unit and the output module are synchronized. 
<!-- EPO <DP n="7"/>-->
In an embodiment, the operational command comprises an open command or a close command to the circuit breaker controlled by the control device. </p><p id="p0021" num="0021">In an embodiment, the processing means of the output module comprises a microcontroller or a Field-programmable Gate Array . </p><p id="p0022" num="0022">In an embodiment, the central processing unit and the output module communicate over a communication backplane or external field/process bus. The output module may be part of the control device, or remotely located therefrom. Depending on arrangement, the communication between the modules may be arranged to be performed over an internal communication backplane or over an external field/process bus. A flexible solution is thus provided, suitable for remote input/output devices as well as local input/output devices. </p><p id="p0023" num="0023">The object is according to a second aspect achieved by a method in a control device for controlling a circuit breaker, the control device comprising a central processing unit and being arranged to communicate with an output module. The output module is arranged to output operational commands to the circuit breaker. The method comprises: </p><p id="p0024" num="0024">processing an analog signal waveform and commands for circuit breaker open or close; compensating for a settable open or close angle of the waveform and for circuit breaker operating time; and transferring, based on the processing and compensating, a point of time from the central </p><p id="p0025" num="0025">processing unit to the output module at which an operational command is to be transmitted by the output module to the circuit breaker. Advantages corresponding to the earlier described advantages for the control device are obtained. 
<!-- EPO <DP n="8"/>-->
In an embodiment, the processing of the analog signal waveform comprises converting the analog signal waveform from a frequency domain to an internal time domain that is known to the CPU and the output module . </p><p id="p0026" num="0026">Further features and advantages thereof will become clear upon reading the following description and the accompanying drawings . </p><p id="p0027" num="0027">Brief description of the drawings </p><p id="p0028" num="0028">Figure 1 illustrates schematically an environment in which embodiments of the invention may be implemented. </p><p id="p0029" num="0029">Figure 2 illustrates a control device implementing </p><p id="p0030" num="0030">embodiments of the invention. </p><p id="p0031" num="0031">Figure 3 illustrates a graph over a current waveform. </p><p id="p0032" num="0032">Figure 4 illustrates a flow charts over steps of a method of an aspect of the invention. </p><p id="p0033" num="0033">Detailed description of embodiments </p><p id="p0034" num="0034">In the following description, for purposes of explanation and not limitation, specific details are set forth such as particular architectures, interfaces, techniques, etc. in order to provide a thorough understanding of the invention. However, it will be apparent to those skilled in the art that the invention may be practiced in other embodiments that depart from these specific details. In other instances, detailed descriptions of well-known devices, circuits, and methods are omitted so as not to obscure the description of the invention with unnecessary detail. Like numbers refer to like elements throughout the description. 
<!-- EPO <DP n="9"/>-->
Figure 1 illustrates schematically an environment in which embodiments of the invention may be implemented. In </p><p id="p0035" num="0035">particular, figure 1 illustrates schematically an electrical power system 1 comprising a number of circuit breakers CB1, CB2, CB3, CB4 arranged for protecting equipment of the electrical power system 1. Such equipment may for example comprise generators 2, transformers 3, transmission lines or distribution lines . Each such equipment or part of the electrical power system 1 may be arranged with one or more circuit breakers CB1, CB2, CB3, CB4. Respective control devices 4 (only one illustrated) output operational commands to the respective circuit breaker CB1, CB2, CB3, CB4. In the figure the control device 4 may for example output </p><p id="p0036" num="0036">(illustrated by the arrow) operational commands such as closing or opening operations to the circuit breaker CB4. </p><p id="p0037" num="0037">Figure 2 illustrates schematically the control device 4 in which embodiments of the invention may be implemented. The control device 4, e.g. an intelligent electronic device IED, is arranged to control, monitor and protect an equipment of or a part of the electrical power system 1. In figure 2, a transmission/distribution line 13 is arranged with a circuit breaker 11 and the control device 4 controls the circuit breaker 11, which can be tripped (opened) e.g. if a fault is detected on the transmission/distribution line 13. The circuit breaker 11 is thus connected in the </p><p id="p0038" num="0038">transmission/distribution line 13. A current transformer 14 is arranged so as to measure the current through the circuit breaker 11, and voltage transformers 15 are typically arranged at both sides of the circuit breaker 11, as is mentioned in the background section. 
<!-- EPO <DP n="10"/>-->
Measurements from the current transformers 14 and voltage transformers 15 are input to the control device 4 and in particular to a transformer module 5 thereof. The </p><p id="p0039" num="0039">transformer module 5 receives these analog values and outputs them to an analog to digital converter 6, by means of a number of channels CHI, CH2,..., CHn . </p><p id="p0040" num="0040">The analog to digital converter 6 quantizes the time-varying signals received from the transformer module 5 by turning them into a sequence of digital samples. The result is quantized in both time and value in known manner. </p><p id="p0041" num="0041">The analog to digital converter 6 thus outputs digital values to a processing unit 7, e.g. central processing unit (CPU) and/or digital signal processor (DSP) . In the </p><p id="p0042" num="0042">following CPU 7 is used for denoting the processing unit of the control device 4, although the processing unit 7 could comprise a DSP or a combination of both. The CPU 7 may comprise a number of microprocessors. The CPU performs a number of calculations and algorithms, such as providing and obtaining sample values, root-mean-square (rms) values, real and imaginary phasor calculations, discrete Fourier </p><p id="p0043" num="0043">transforms etc. The CPU 7 is where application functions are executed in the run-time environment. </p><p id="p0044" num="0044">Binary status data from the electrical power system 1 is transferred to the CPU 7 via a binary input module 8. The binary input module 8 may for example be arranged to receive binary input such as circuit breaker open/closed, </p><p id="p0045" num="0045">disconnector position (open/close), local/remote control etc. All such data is transferred to the CPU 7 for </p><p id="p0046" num="0046">processing and logical computation. 
<!-- EPO <DP n="11"/>-->
In an embodiment, the control device 4 further comprises an output module 9, which is arranged to transmit operational commands to the equipment of the electrical power system 1, for example the circuit breaker 11. The operational commands may for example comprise a close command or an open command. </p><p id="p0047" num="0047">In another embodiment the output module 9' is not a part of the control device 4. The output module 9' is then able to communicate with the CPU over a communication means, such as a field/process bus 10' . The field/process bus 10' is in such case external to the control device 4. For the </p><p id="p0048" num="0048">embodiment wherein the control device 4 comprises the output module 9, the communication means, such as communication backplane 10 can be internal to the control device 4. </p><p id="p0049" num="0049">It is thus noted that the invention encompasses both local input/output (LIO) modules, meaning that the control device 4 comprises such input/output modules, and remote </p><p id="p0050" num="0050">input/output (RIO) modules, meaning that such input/output modules are located elsewhere, and apart from the control device 4. In case of the RIO modules, the RIO modules communicate with the control device 4 over the external field/process bus 10'. The invention further encompasses mixtures of LIO and RIO arrangements. That is, the control device 4 may comprise one or more LIO(s) and also be </p><p id="p0051" num="0051">communicating with one or more RIO(s) . In line with the above, the input module 8 need not be part of the control device 4, but can be a separate module located elsewhere. Additional external input modules 5' may also be communicating data to the control device 4 over the field/process bus 10'. 
<!-- EPO <DP n="12"/>-->
In case of a RIO arrangement, analog processing can be done by a remote unit and data can be sent over the field/process bus 10' . Further, the transformer module 5 and the analog to digital converter 6 can be omitted for a control device 4 adapting to such RIO arrangement. </p><p id="p0052" num="0052">In case of a RIO arrangement, the synchronization between the CPU 7 and output modules 9<sup>'</sup> comprises a mechanism equivalent to the case where the LIO arrangement is </p><p id="p0053" num="0053">implemented. That is, the CPU 7 will synchronize also the remote 10 modules 5', 8', 9'. </p><p id="p0054" num="0054">The communication between the different parts of the control device 4 is performed by means of the communication </p><p id="p0055" num="0055">backplane 10 or external field/process bus 10'. The </p><p id="p0056" num="0056">communication backplane 10 may for example comprise a CAN bus (Controller-area network) adapting to the message based protocols of the CAN standard. </p><p id="p0057" num="0057">The transfer time of a message from the CPU 7 to the output module 9, 9' over the communication backplane 10 or external field/process bus 10' is difficult to predict. Such delay is taken into consideration in the present invention, and problems related to such communication delay are overcome. In particular, such delay may cause a point-on-wave </p><p id="p0058" num="0058">switching to be effectuated at a less than optimal point, which is detrimental e.g. to the electrical power system 1 as well as the service time of the circuit breaker 11. </p><p id="p0059" num="0059">The CPU 7 and the output modules 9, 9' are synchronized. The CPU 7 may act as a clock master and broadcast </p><p id="p0060" num="0060">synchronization messages regularly, e.g. every second, in a specified format. External synchronization to real-time 
<!-- EPO <DP n="13"/>-->
clock like GPS (Global Positioning System) clocks is not necessary since the power system waveform is equated to time that is used in accordance with the invention. </p><p id="p0061" num="0061">The actual controlled switching (point-on-wave-switching) functionality is executed on the CPU 7. Briefly, the point- on-wave-switching aims at operating the circuit breaker 11 at a specified point on the wave, e.g. a zero current crossing, in order to avoid or at least minimize arcing and harmful transients. With reference to figure 3, a current waveform 20 for a single phase is illustrated. The desired switching of the circuit breaker 11 at a given point on the waveform, e.g. at a zero current crossing (one of which is indicated at reference numeral 21) requires that </p><p id="p0062" num="0062">consideration is taken to the circuit breaker operating time. In view of this, the CPU 7 compensates for the circuit breaker operating time in algorithms for enabling timely signaling an operational command (open/close) to the circuit breaker 11. If the operational command is sent at point 22 on the current waveform 20, the zero crossing 21 could be met. This is known and algorithms for compensating such delay are known. However, as explained earlier, also other delays exist, resulting in that the switching commands are still being sent too late and the switching e.g. being effectuated at point 23. It is noted that the point-on-wave can be set suitably. The desire may be the zero-crossing, but can be other points as well, for example a point on the wave going down before the zero crossing is ideal for some applications. </p><p id="p0063" num="0063">In accordance with the invention, the effects of different delays are eliminated by having the CPU 7 calculate a point 
<!-- EPO <DP n="14"/>-->
of time comprising an absolute time in a time-domain internal to the control device 4, which will be described more in detail in the following. With reference to figure 4, steps of a method performed in the control device 4, and in particular by the CPU 7, are illustrated. </p><p id="p0064" num="0064">The method 30 comprises a first step of processing 31 the analog signal waveform and the command for circuit breaker open or close. The analog signal waveform is converted from the frequency domain to an internal time domain that is known to the CPU 7 and the output module 9. The processing of the command for circuit breaker open or close comprises receiving input data indicating the need for circuit breaker operation . </p><p id="p0065" num="0065">The method 30 comprises a second step of compensating 32 for the settable open or close angle of the waveform and for the circuit breaker operating time. Since e.g. the circuit breakers or contactors have operating delays for </p><p id="p0066" num="0066">opening/closing the contacts, these operating times are compensated for. Circuit breaker operating times are typically known and provided by manufacturers thereof. </p><p id="p0067" num="0067">The method 30 comprises a third step of transferring, based on the processing of the first step and the compensating of the second step, a point of time from the central processing unit 7 to the output module 9, 9' at which point of time an operational command is to be transmitted by the output module 9, 9' to the circuit breaker 11. The point of time may be provided using Epoch or some other system for describing points in time. 
<!-- EPO <DP n="15"/>-->
When all the above has been computed the CPU 7 sends the exact computed time to the output module 9, 9' as to when to send out the operational command, i.e. close or open as the case may be. The control device 4 internal time or the message transfer time from the CPU 7 to the output module 9, 9' are then not critical. However, the transfer time should be considered, e.g. estimated, so that the exact time that is computed by the CPU 7 for an operational command that is ahead in time, does not arrive to the output module 9, 9' too late. </p><p id="p0068" num="0068">The output module 9, 9' is provided with its own processing means 12 for executing based on the point of time received by the CPU 7, the closing or opening command to the circuit breaker 11. The processing means 12 may for example comprise a microcontroller or a Field-programmable gate array (FPGA) . The output module 9, 9' is thereby able to execute a point- on-wave switching that is independent of the control device 4 internal time or the message transfer time from the CPU 7 to the output module 9, 9' . Therefore the closing or opening of the circuit breaker 11 is only dependent on the closing or opening time, which is computed and defined by the CPU 7. </p><p id="p0069" num="0069">A point-on-wave switching application function in the CPU 7 is connected to an output channel (s) of the output module 9, 9' . In contrast to the conventional way, wherein binary output channels connections are logical (Boolean) </p><p id="p0070" num="0070">connections, in the present invention the connection will be a time connection, and notably the time to execute the command. Stated differently, in prior art, the CPU 7 outputs an open/close command to the output module 9, 9', which acts accordingly to output the command to the circuit breaker. In 
<!-- EPO <DP n="16"/>-->
contrast, in accordance with the invention, the CPU 7 outputs a point of time to the added processing means 12 of the output module 9, 9' . The output module 9, 9' is thus able to effectuate the command at the point of time given to it. Effects of communication delays for communication over the communication backplane 10 or external field/process bus 10' are thus efficiently eliminated. 
</p></description><claims mxw-id="PCLM44852569" ref-ucid="WO-2012116748-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="17"/>-->Claims </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A control device (4) for controlling a circuit breaker (11), the control device (4) comprising a central processing unit (7) and arranged to communicate with an output module (9, 9'), the output module (9, 9') arranged to output operational commands to the circuit breaker (11), </claim-text><claim-text>characterized in that the output module (9, 9') comprises processing means (12) arranged to execute an operational command at a point of time received from the central processing unit (7) . </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The control device (4) as claimed in claim 1, wherein the point of time comprises an absolute time in a time-domain internal to the control device (4) . </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The control device (4) as claimed in claim 1 or 2, wherein the point of time is independent of a message transfer time over a communication backplane (10) or external field/process bus (10') from the central processing unit (7) to the output module (9, 9') . </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The control device (4) as claimed in claim 1, 2 or 3, wherein the central processing unit (7) is arranged to process an input analog signal waveform and commands for circuit breaker open or close; to compensate for a settable open or close angle of the waveform and for circuit breaker operating time; and to transfer, based on the processing and compensating, a point of time from the central processing unit (7) to the output module (9, 9') at which an </claim-text><claim-text>operational command is to be transmitted by the output module (9, 9') to the circuit breaker (11) . <!-- EPO <DP n="18"/>--> </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The control device (4) as claimed in any of the preceding claims, further arranged to communicate with an input module (5, 5', 8), the input module (5, 5', 8) arranged to receive measurements from equipment (14, 15), such as a current transformer (14) and/or voltage transformer (15), within an electrical power system (1) in which the circuit breaker (11) is arranged. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The control device (4) as claimed in claim 4, wherein the input module (5, 5', 8) is an analog input module and the control device (4) further comprises an analog-to-digital converter arranged to receive analog data from the input module (5, 5' ) , to convert the analog data to digital data proportional to the analog data, and to output digital data to the central processing unit (7) . </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The control device (4) as claimed in any of the preceding claims, further arranged to communicate with a binary input module (8, 8'), the binary input module (8, 8') arranged to receive binary status data from the circuit breaker (11) . </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The control device (4) as claimed in any of the preceding claims, wherein the central processing unit (7) and the output module (9, 9') are synchronized. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The control device (4) as claimed in any of the preceding claims, wherein the operational command comprises an open command or a close command to the circuit breaker (11) controlled by the control device (4) . </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. The control device (4) as claimed in any of the </claim-text><claim-text>preceding claims, wherein the processing means (12) of the <!-- EPO <DP n="19"/>--> output module (9, 9') comprises a microcontroller or a Field-programmable Gate Array. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. The control device (4) as claimed in any of the </claim-text><claim-text>preceding claims, wherein the central processing unit (7) and the output module (9, 9') communicate over a </claim-text><claim-text>communication backplane (10) or external field/process bus (10' ) . </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. A method (30) in a control device (4) for controlling a circuit breaker (11), the control device (4) comprising a central processing unit (7) and arranged to communicate with an output module (9, 9') , the output module (9, 9') arranged to output operational commands to the circuit breaker (11), the method comprising: </claim-text><claim-text>- processing (31) an analog signal waveform and commands for circuit breaker open or close, </claim-text><claim-text>- compensating (32) for a settable open or close angle of the waveform and for circuit breaker operating time, </claim-text><claim-text>- transferring (33), based on the processing and </claim-text><claim-text>compensating, a point of time from the central processing unit (7) to the output module (9, 9') at which an </claim-text><claim-text>operational command is to be transmitted by the output module (9, 9') to the circuit breaker (11) . </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. The method (30) as claimed in claim 12, wherein the processing of the analog signal waveform comprises </claim-text><claim-text>converting the analog signal waveform from a frequency domain to an internal time domain that is known to the CPU (7) and the output module (9, 9') . </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
