INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/IF_Stage/tb01_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb01_IF
