Classic Timing Analyzer report for behavioural
Fri Oct 29 09:22:12 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 18.023 ns   ; X[13] ; Y[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5Q208C7        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 18.023 ns       ; X[13] ; Y[4] ;
; N/A   ; None              ; 17.815 ns       ; X[12] ; Y[4] ;
; N/A   ; None              ; 17.779 ns       ; X[15] ; Y[4] ;
; N/A   ; None              ; 17.641 ns       ; X[13] ; Y[3] ;
; N/A   ; None              ; 17.559 ns       ; X[14] ; Y[4] ;
; N/A   ; None              ; 17.439 ns       ; X[13] ; Y[2] ;
; N/A   ; None              ; 17.433 ns       ; X[12] ; Y[3] ;
; N/A   ; None              ; 17.397 ns       ; X[15] ; Y[3] ;
; N/A   ; None              ; 17.316 ns       ; X[11] ; Y[4] ;
; N/A   ; None              ; 17.231 ns       ; X[12] ; Y[2] ;
; N/A   ; None              ; 17.195 ns       ; X[15] ; Y[2] ;
; N/A   ; None              ; 17.177 ns       ; X[14] ; Y[3] ;
; N/A   ; None              ; 16.975 ns       ; X[14] ; Y[2] ;
; N/A   ; None              ; 16.934 ns       ; X[11] ; Y[3] ;
; N/A   ; None              ; 16.926 ns       ; X[10] ; Y[4] ;
; N/A   ; None              ; 16.861 ns       ; X[9]  ; Y[4] ;
; N/A   ; None              ; 16.778 ns       ; X[13] ; Y[1] ;
; N/A   ; None              ; 16.732 ns       ; X[11] ; Y[2] ;
; N/A   ; None              ; 16.570 ns       ; X[12] ; Y[1] ;
; N/A   ; None              ; 16.544 ns       ; X[10] ; Y[3] ;
; N/A   ; None              ; 16.534 ns       ; X[15] ; Y[1] ;
; N/A   ; None              ; 16.479 ns       ; X[9]  ; Y[3] ;
; N/A   ; None              ; 16.427 ns       ; X[8]  ; Y[4] ;
; N/A   ; None              ; 16.353 ns       ; X[8]  ; Y[3] ;
; N/A   ; None              ; 16.342 ns       ; X[10] ; Y[2] ;
; N/A   ; None              ; 16.314 ns       ; X[14] ; Y[1] ;
; N/A   ; None              ; 16.277 ns       ; X[9]  ; Y[2] ;
; N/A   ; None              ; 16.212 ns       ; X[8]  ; Y[2] ;
; N/A   ; None              ; 16.164 ns       ; X[5]  ; Y[4] ;
; N/A   ; None              ; 16.090 ns       ; X[5]  ; Y[3] ;
; N/A   ; None              ; 16.071 ns       ; X[11] ; Y[1] ;
; N/A   ; None              ; 16.064 ns       ; X[7]  ; Y[4] ;
; N/A   ; None              ; 16.063 ns       ; X[6]  ; Y[4] ;
; N/A   ; None              ; 15.990 ns       ; X[7]  ; Y[3] ;
; N/A   ; None              ; 15.989 ns       ; X[6]  ; Y[3] ;
; N/A   ; None              ; 15.949 ns       ; X[5]  ; Y[2] ;
; N/A   ; None              ; 15.849 ns       ; X[7]  ; Y[2] ;
; N/A   ; None              ; 15.848 ns       ; X[6]  ; Y[2] ;
; N/A   ; None              ; 15.707 ns       ; X[12] ; Y[0] ;
; N/A   ; None              ; 15.681 ns       ; X[10] ; Y[1] ;
; N/A   ; None              ; 15.616 ns       ; X[9]  ; Y[1] ;
; N/A   ; None              ; 15.551 ns       ; X[8]  ; Y[1] ;
; N/A   ; None              ; 15.540 ns       ; X[13] ; Y[0] ;
; N/A   ; None              ; 15.296 ns       ; X[15] ; Y[0] ;
; N/A   ; None              ; 15.288 ns       ; X[5]  ; Y[1] ;
; N/A   ; None              ; 15.208 ns       ; X[11] ; Y[0] ;
; N/A   ; None              ; 15.188 ns       ; X[7]  ; Y[1] ;
; N/A   ; None              ; 15.187 ns       ; X[6]  ; Y[1] ;
; N/A   ; None              ; 15.131 ns       ; X[4]  ; Y[2] ;
; N/A   ; None              ; 15.125 ns       ; X[2]  ; Y[2] ;
; N/A   ; None              ; 15.087 ns       ; X[8]  ; Y[0] ;
; N/A   ; None              ; 15.076 ns       ; X[14] ; Y[0] ;
; N/A   ; None              ; 15.054 ns       ; X[4]  ; Y[4] ;
; N/A   ; None              ; 15.048 ns       ; X[2]  ; Y[4] ;
; N/A   ; None              ; 15.035 ns       ; X[3]  ; Y[2] ;
; N/A   ; None              ; 15.025 ns       ; X[4]  ; Y[3] ;
; N/A   ; None              ; 15.019 ns       ; X[2]  ; Y[3] ;
; N/A   ; None              ; 14.958 ns       ; X[3]  ; Y[4] ;
; N/A   ; None              ; 14.929 ns       ; X[3]  ; Y[3] ;
; N/A   ; None              ; 14.824 ns       ; X[5]  ; Y[0] ;
; N/A   ; None              ; 14.819 ns       ; X[10] ; Y[0] ;
; N/A   ; None              ; 14.754 ns       ; X[9]  ; Y[0] ;
; N/A   ; None              ; 14.724 ns       ; X[7]  ; Y[0] ;
; N/A   ; None              ; 14.723 ns       ; X[6]  ; Y[0] ;
; N/A   ; None              ; 14.470 ns       ; X[4]  ; Y[1] ;
; N/A   ; None              ; 14.464 ns       ; X[2]  ; Y[1] ;
; N/A   ; None              ; 14.374 ns       ; X[3]  ; Y[1] ;
; N/A   ; None              ; 14.005 ns       ; X[4]  ; Y[0] ;
; N/A   ; None              ; 13.999 ns       ; X[2]  ; Y[0] ;
; N/A   ; None              ; 13.909 ns       ; X[3]  ; Y[0] ;
; N/A   ; None              ; 12.496 ns       ; X[0]  ; Y[2] ;
; N/A   ; None              ; 12.494 ns       ; X[1]  ; Y[2] ;
; N/A   ; None              ; 12.419 ns       ; X[0]  ; Y[4] ;
; N/A   ; None              ; 12.417 ns       ; X[1]  ; Y[4] ;
; N/A   ; None              ; 12.390 ns       ; X[0]  ; Y[3] ;
; N/A   ; None              ; 12.388 ns       ; X[1]  ; Y[3] ;
; N/A   ; None              ; 12.234 ns       ; X[0]  ; Y[0] ;
; N/A   ; None              ; 12.188 ns       ; X[0]  ; Y[1] ;
; N/A   ; None              ; 12.186 ns       ; X[1]  ; Y[1] ;
; N/A   ; None              ; 11.879 ns       ; X[1]  ; Y[0] ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 29 09:22:12 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Info: Longest tpd from source pin "X[13]" to destination pin "Y[4]" is 18.023 ns
    Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_185; Fanout = 2; PIN Node = 'X[13]'
    Info: 2: + IC(5.919 ns) + CELL(0.521 ns) = 7.333 ns; Loc. = LCCOMB_X10_Y7_N2; Fanout = 3; COMB Node = 'bit_counter:inst|Add1~1'
    Info: 3: + IC(0.320 ns) + CELL(0.521 ns) = 8.174 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 4; COMB Node = 'bit_counter:inst|Add4~3'
    Info: 4: + IC(0.330 ns) + CELL(0.544 ns) = 9.048 ns; Loc. = LCCOMB_X10_Y7_N0; Fanout = 2; COMB Node = 'bit_counter:inst|Add5~3'
    Info: 5: + IC(0.889 ns) + CELL(0.517 ns) = 10.454 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 2; COMB Node = 'bit_counter:inst|Add9~3'
    Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 10.912 ns; Loc. = LCCOMB_X10_Y6_N26; Fanout = 2; COMB Node = 'bit_counter:inst|Add9~4'
    Info: 7: + IC(0.294 ns) + CELL(0.495 ns) = 11.701 ns; Loc. = LCCOMB_X10_Y6_N18; Fanout = 1; COMB Node = 'bit_counter:inst|Add12~5'
    Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 12.159 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 2; COMB Node = 'bit_counter:inst|Add12~6'
    Info: 9: + IC(0.319 ns) + CELL(0.517 ns) = 12.995 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 1; COMB Node = 'bit_counter:inst|Add13~9'
    Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 13.453 ns; Loc. = LCCOMB_X10_Y6_N12; Fanout = 1; COMB Node = 'bit_counter:inst|Add13~10'
    Info: 11: + IC(1.670 ns) + CELL(2.900 ns) = 18.023 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'Y[4]'
    Info: Total cell delay = 8.282 ns ( 45.95 % )
    Info: Total interconnect delay = 9.741 ns ( 54.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Fri Oct 29 09:22:12 2010
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


