v 20070216 1
P 100 2200 400 2200 1 0 0
{
T 300 2250 5 8 1 1 0 6 1
pinnumber=1
T 300 2150 5 8 0 1 0 8 1
pinseq=1
T 450 2200 9 8 1 1 0 0 1
pinlabel=LVDS_23p INIT_DONE
T 450 2200 5 8 0 1 0 2 1
pintype=io
}
P 100 2000 400 2000 1 0 0
{
T 300 2050 5 8 1 1 0 6 1
pinnumber=2
T 300 1950 5 8 0 1 0 8 1
pinseq=2
T 450 2000 9 8 1 1 0 0 1
pinlabel=LVDS_23n
T 450 2000 5 8 0 1 0 2 1
pintype=io
}
P 100 1800 400 1800 1 0 0
{
T 300 1850 5 8 1 1 0 6 1
pinnumber=3
T 300 1750 5 8 0 1 0 8 1
pinseq=3
T 450 1800 9 8 1 1 0 0 1
pinlabel=LVDS_22p CLKUSR
T 450 1800 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=4
T 300 1550 5 8 0 1 0 8 1
pinseq=4
T 450 1600 9 8 1 1 0 0 1
pinlabel=LVDS_22n
T 450 1600 5 8 0 1 0 2 1
pintype=io
}
P 100 1400 400 1400 1 0 0
{
T 300 1450 5 8 1 1 0 6 1
pinnumber=5
T 300 1350 5 8 0 1 0 8 1
pinseq=5
T 450 1400 9 8 1 1 0 0 1
pinlabel=VREF_0B1
T 450 1400 5 8 0 1 0 2 1
pintype=io
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=6
T 300 1150 5 8 0 1 0 8 1
pinseq=6
T 450 1200 9 8 0 1 0 0 1
pinlabel=
T 450 1200 5 8 0 1 0 2 1
pintype=io
}
P 100 1000 400 1000 1 0 0
{
T 300 1050 5 8 1 1 0 6 1
pinnumber=7
T 300 950 5 8 0 1 0 8 1
pinseq=7
T 450 1000 9 8 1 1 0 0 1
pinlabel=LVDS_21p
T 450 1000 5 8 0 1 0 2 1
pintype=io
}
P 100 800 400 800 1 0 0
{
T 300 850 5 8 1 1 0 6 1
pinnumber=8
T 300 750 5 8 0 1 0 8 1
pinseq=8
T 450 800 9 8 1 1 0 0 1
pinlabel=LVDS_21n
T 450 800 5 8 0 1 0 2 1
pintype=io
}
P 100 600 400 600 1 0 0
{
T 300 650 5 8 1 1 0 6 1
pinnumber=9
T 300 550 5 8 0 1 0 8 1
pinseq=9
T 450 600 9 8 1 1 0 0 1
pinlabel=VCCIO_1
T 450 600 5 8 0 1 0 2 1
pintype=pwr
}
P 100 400 400 400 1 0 0
{
T 300 450 5 8 1 1 0 6 1
pinnumber=10
T 300 350 5 8 0 1 0 8 1
pinseq=10
T 450 400 9 8 1 1 0 0 1
pinlabel=GND
T 450 400 5 8 0 1 0 2 1
pintype=pwr
}
P 800 4700 800 4400 1 0 0
{
T 750 4550 5 8 1 1 90 0 1
pinnumber=240
T 850 4550 5 8 0 1 90 2 1
pinseq=11
T 800 4350 9 8 1 1 90 6 1
pinlabel=LVDS_24p / DEV_CLRn 
T 800 4350 5 8 0 1 90 8 1
pintype=io
}
P 1000 4700 1000 4400 1 0 0
{
T 950 4550 5 8 1 1 90 0 1
pinnumber=239
T 1050 4550 5 8 0 1 90 2 1
pinseq=12
T 1000 4350 9 8 1 1 90 6 1
pinlabel=LVDS_24n / DEV_OE 
T 1000 4350 5 8 0 1 90 8 1
pintype=io
}
P 1200 4700 1200 4400 1 0 0
{
T 1150 4550 5 8 1 1 90 0 1
pinnumber=238
T 1250 4550 5 8 0 1 90 2 1
pinseq=13
T 1200 4350 9 8 1 1 90 6 1
pinlabel=LVDS_25p
T 1200 4350 5 8 0 1 90 8 1
pintype=io
}
P 1400 4700 1400 4400 1 0 0
{
T 1350 4550 5 8 1 1 90 0 1
pinnumber=237
T 1450 4550 5 8 0 1 90 2 1
pinseq=14
T 1400 4350 9 8 1 1 90 6 1
pinlabel=LVDS_25n
T 1400 4350 5 8 0 1 90 8 1
pintype=io
}
P 1600 4700 1600 4400 1 0 0
{
T 1550 4550 5 8 1 1 90 0 1
pinnumber=236
T 1650 4550 5 8 0 1 90 2 1
pinseq=15
T 1600 4350 9 8 1 1 90 6 1
pinlabel=LVDS_26p
T 1600 4350 5 8 0 1 90 8 1
pintype=io
}
P 1800 4700 1800 4400 1 0 0
{
T 1750 4550 5 8 1 1 90 0 1
pinnumber=235
T 1850 4550 5 8 0 1 90 2 1
pinseq=16
T 1800 4350 9 8 1 1 90 6 1
pinlabel=LVDS_26n
T 1800 4350 5 8 0 1 90 8 1
pintype=io
}
P 2000 4700 2000 4400 1 0 0
{
T 1950 4550 5 8 1 1 90 0 1
pinnumber=234
T 2050 4550 5 8 0 1 90 2 1
pinseq=17
T 2000 4350 9 8 1 1 90 6 1
pinlabel=LVDS_27p
T 2000 4350 5 8 0 1 90 8 1
pintype=io
}
P 2200 4700 2200 4400 1 0 0
{
T 2150 4550 5 8 1 1 90 0 1
pinnumber=233
T 2250 4550 5 8 0 1 90 2 1
pinseq=18
T 2200 4350 9 8 1 1 90 6 1
pinlabel=LVDS_27n
T 2200 4350 5 8 0 1 90 8 1
pintype=io
}
P 2400 4700 2400 4400 1 0 0
{
T 2350 4550 5 8 1 1 90 0 1
pinnumber=232
T 2450 4550 5 8 0 1 90 2 1
pinseq=19
T 2400 4350 9 8 1 1 90 6 1
pinlabel=GND
T 2400 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 2600 4700 2600 4400 1 0 0
{
T 2550 4550 5 8 1 1 90 0 1
pinnumber=231
T 2650 4550 5 8 0 1 90 2 1
pinseq=20
T 2600 4350 9 8 1 1 90 6 1
pinlabel=VCCIO_2
T 2600 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 2800 4700 2800 4400 1 0 0
{
T 2750 4550 5 8 1 1 90 0 1
pinnumber=230
T 2850 4550 5 8 0 1 90 2 1
pinseq=21
T 2800 4350 9 8 1 1 90 6 1
pinlabel=GND
T 2800 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 3000 4700 3000 4400 1 0 0
{
T 2950 4550 5 8 1 1 90 0 1
pinnumber=229
T 3050 4550 5 8 0 1 90 2 1
pinseq=22
T 3000 4350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 3000 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 3200 4700 3200 4400 1 0 0
{
T 3150 4550 5 8 1 1 90 0 1
pinnumber=228
T 3250 4550 5 8 0 1 90 2 1
pinseq=23
T 3200 4350 9 8 1 1 90 6 1
pinlabel=DPCLK2
T 3200 4350 5 8 0 1 90 8 1
pintype=io
}
P 3400 4700 3400 4400 1 0 0
{
T 3350 4550 5 8 1 1 90 0 1
pinnumber=227
T 3450 4550 5 8 0 1 90 2 1
pinseq=24
T 3400 4350 9 8 1 1 90 6 1
pinlabel=VREF_2B2
T 3400 4350 5 8 0 1 90 8 1
pintype=io
}
P 3600 4700 3600 4400 1 0 0
{
T 3550 4550 5 8 1 1 90 0 1
pinnumber=226
T 3650 4550 5 8 0 1 90 2 1
pinseq=25
T 3600 4350 9 8 1 1 90 6 1
pinlabel=LVDS_28p
T 3600 4350 5 8 0 1 90 8 1
pintype=io
}
P 3800 4700 3800 4400 1 0 0
{
T 3750 4550 5 8 1 1 90 0 1
pinnumber=225
T 3850 4550 5 8 0 1 90 2 1
pinseq=26
T 3800 4350 9 8 1 1 90 6 1
pinlabel=LVDS_28n
T 3800 4350 5 8 0 1 90 8 1
pintype=io
}
P 4000 4700 4000 4400 1 0 0
{
T 3950 4550 5 8 1 1 90 0 1
pinnumber=224
T 4050 4550 5 8 0 1 90 2 1
pinseq=27
T 4000 4350 9 8 1 1 90 6 1
pinlabel=LVDS_29p
T 4000 4350 5 8 0 1 90 8 1
pintype=io
}
P 4200 4700 4200 4400 1 0 0
{
T 4150 4550 5 8 1 1 90 0 1
pinnumber=223
T 4250 4550 5 8 0 1 90 2 1
pinseq=28
T 4200 4350 9 8 1 1 90 6 1
pinlabel=LVDS_29n
T 4200 4350 5 8 0 1 90 8 1
pintype=io
}
P 4400 4700 4400 4400 1 0 0
{
T 4350 4550 5 8 1 1 90 0 1
pinnumber=222
T 4450 4550 5 8 0 1 90 2 1
pinseq=29
T 4400 4350 9 8 1 1 90 6 1
pinlabel=LVDS_30p
T 4400 4350 5 8 0 1 90 8 1
pintype=io
}
P 4600 4700 4600 4400 1 0 0
{
T 4550 4550 5 8 1 1 90 0 1
pinnumber=221
T 4650 4550 5 8 0 1 90 2 1
pinseq=30
T 4600 4350 9 8 1 1 90 6 1
pinlabel=GND
T 4600 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 4800 4700 4800 4400 1 0 0
{
T 4750 4550 5 8 1 1 90 0 1
pinnumber=220
T 4850 4550 5 8 0 1 90 2 1
pinseq=31
T 4800 4350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 4800 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 5000 4700 5000 4400 1 0 0
{
T 4950 4550 5 8 1 1 90 0 1
pinnumber=219
T 5050 4550 5 8 0 1 90 2 1
pinseq=32
T 5000 4350 9 8 1 1 90 6 1
pinlabel=LVDS_31p
T 5000 4350 5 8 0 1 90 8 1
pintype=io
}
P 5200 4700 5200 4400 1 0 0
{
T 5150 4550 5 8 1 1 90 0 1
pinnumber=218
T 5250 4550 5 8 0 1 90 2 1
pinseq=33
T 5200 4350 9 8 1 1 90 6 1
pinlabel=LVDS_31n
T 5200 4350 5 8 0 1 90 8 1
pintype=io
}
P 5400 4700 5400 4400 1 0 0
{
T 5350 4550 5 8 1 1 90 0 1
pinnumber=217
T 5450 4550 5 8 0 1 90 2 1
pinseq=34
T 5400 4350 9 8 1 1 90 6 1
pinlabel=LVDS_32p
T 5400 4350 5 8 0 1 90 8 1
pintype=io
}
P 5600 4700 5600 4400 1 0 0
{
T 5550 4550 5 8 1 1 90 0 1
pinnumber=216
T 5650 4550 5 8 0 1 90 2 1
pinseq=35
T 5600 4350 9 8 1 1 90 6 1
pinlabel=LVDS_32n
T 5600 4350 5 8 0 1 90 8 1
pintype=io
}
P 5800 4700 5800 4400 1 0 0
{
T 5750 4550 5 8 1 1 90 0 1
pinnumber=215
T 5850 4550 5 8 0 1 90 2 1
pinseq=36
T 5800 4350 9 8 1 1 90 6 1
pinlabel=LVDS_33p
T 5800 4350 5 8 0 1 90 8 1
pintype=io
}
P 6000 4700 6000 4400 1 0 0
{
T 5950 4550 5 8 1 1 90 0 1
pinnumber=214
T 6050 4550 5 8 0 1 90 2 1
pinseq=37
T 6000 4350 9 8 1 1 90 6 1
pinlabel=LVDS_33n
T 6000 4350 5 8 0 1 90 8 1
pintype=io
}
P 6200 4700 6200 4400 1 0 0
{
T 6150 4550 5 8 1 1 90 0 1
pinnumber=213
T 6250 4550 5 8 0 1 90 2 1
pinseq=38
T 6200 4350 9 8 1 1 90 6 1
pinlabel=LVDS_34p
T 6200 4350 5 8 0 1 90 8 1
pintype=io
}
P 6400 4700 6400 4400 1 0 0
{
T 6350 4550 5 8 1 1 90 0 1
pinnumber=212
T 6450 4550 5 8 0 1 90 2 1
pinseq=39
T 6400 4350 9 8 1 1 90 6 1
pinlabel=GND
T 6400 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 6600 4700 6600 4400 1 0 0
{
T 6550 4550 5 8 1 1 90 0 1
pinnumber=211
T 6650 4550 5 8 0 1 90 2 1
pinseq=40
T 6600 4350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 6600 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 6800 4700 6800 4400 1 0 0
{
T 6750 4550 5 8 1 1 90 0 1
pinnumber=210
T 6850 4550 5 8 0 1 90 2 1
pinseq=41
T 6800 4350 9 8 1 1 90 6 1
pinlabel=GND
T 6800 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 7000 4700 7000 4400 1 0 0
{
T 6950 4550 5 8 1 1 90 0 1
pinnumber=209
T 7050 4550 5 8 0 1 90 2 1
pinseq=42
T 7000 4350 9 8 1 1 90 6 1
pinlabel=VCCIO_2
T 7000 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 7200 4700 7200 4400 1 0 0
{
T 7150 4550 5 8 1 1 90 0 1
pinnumber=208
T 7250 4550 5 8 0 1 90 2 1
pinseq=43
T 7200 4350 9 8 1 1 90 6 1
pinlabel=VREF_1B2
T 7200 4350 5 8 0 1 90 8 1
pintype=io
}
P 7400 4700 7400 4400 1 0 0
{
T 7350 4550 5 8 1 1 90 0 1
pinnumber=207
T 7450 4550 5 8 0 1 90 2 1
pinseq=44
T 7400 4350 9 8 1 1 90 6 1
pinlabel=LVDS_39p
T 7400 4350 5 8 0 1 90 8 1
pintype=io
}
P 7600 4700 7600 4400 1 0 0
{
T 7550 4550 5 8 1 1 90 0 1
pinnumber=206
T 7650 4550 5 8 0 1 90 2 1
pinseq=45
T 7600 4350 9 8 1 1 90 6 1
pinlabel=LVDS_39n
T 7600 4350 5 8 0 1 90 8 1
pintype=io
}
P 7800 4700 7800 4400 1 0 0
{
T 7750 4550 5 8 1 1 90 0 1
pinnumber=205
T 7850 4550 5 8 0 1 90 2 1
pinseq=46
T 7800 4350 9 8 1 1 90 6 1
pinlabel=GND
T 7800 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 8000 4700 8000 4400 1 0 0
{
T 7950 4550 5 8 1 1 90 0 1
pinnumber=204
T 8050 4550 5 8 0 1 90 2 1
pinseq=47
T 8000 4350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 8000 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 8200 4700 8200 4400 1 0 0
{
T 8150 4550 5 8 1 1 90 0 1
pinnumber=203
T 8250 4550 5 8 0 1 90 2 1
pinseq=48
T 8200 4350 9 8 1 1 90 6 1
pinlabel=LVDS_40p
T 8200 4350 5 8 0 1 90 8 1
pintype=io
}
P 8400 4700 8400 4400 1 0 0
{
T 8350 4550 5 8 1 1 90 0 1
pinnumber=202
T 8450 4550 5 8 0 1 90 2 1
pinseq=49
T 8400 4350 9 8 1 1 90 6 1
pinlabel=LVDS_40n
T 8400 4350 5 8 0 1 90 8 1
pintype=io
}
P 8600 4700 8600 4400 1 0 0
{
T 8550 4550 5 8 1 1 90 0 1
pinnumber=201
T 8650 4550 5 8 0 1 90 2 1
pinseq=50
T 8600 4350 9 8 1 1 90 6 1
pinlabel=LVDS_41p
T 8600 4350 5 8 0 1 90 8 1
pintype=io
}
P 8800 4700 8800 4400 1 0 0
{
T 8750 4550 5 8 1 1 90 0 1
pinnumber=200
T 8850 4550 5 8 0 1 90 2 1
pinseq=51
T 8800 4350 9 8 1 1 90 6 1
pinlabel=LVDS_41n
T 8800 4350 5 8 0 1 90 8 1
pintype=io
}
P 9000 4700 9000 4400 1 0 0
{
T 8950 4550 5 8 1 1 90 0 1
pinnumber=199
T 9050 4550 5 8 0 1 90 2 1
pinseq=52
T 9000 4350 9 8 1 1 90 6 1
pinlabel=GND
T 9000 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 9200 4700 9200 4400 1 0 0
{
T 9150 4550 5 8 1 1 90 0 1
pinnumber=198
T 9250 4550 5 8 0 1 90 2 1
pinseq=53
T 9200 4350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 9200 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 9400 4700 9400 4400 1 0 0
{
T 9350 4550 5 8 1 1 90 0 1
pinnumber=197
T 9450 4550 5 8 0 1 90 2 1
pinseq=54
T 9400 4350 9 8 1 1 90 6 1
pinlabel=LVDS_46p
T 9400 4350 5 8 0 1 90 8 1
pintype=io
}
P 9600 4700 9600 4400 1 0 0
{
T 9550 4550 5 8 1 1 90 0 1
pinnumber=196
T 9650 4550 5 8 0 1 90 2 1
pinseq=55
T 9600 4350 9 8 1 1 90 6 1
pinlabel=LVDS_46n
T 9600 4350 5 8 0 1 90 8 1
pintype=io
}
P 9800 4700 9800 4400 1 0 0
{
T 9750 4550 5 8 1 1 90 0 1
pinnumber=195
T 9850 4550 5 8 0 1 90 2 1
pinseq=56
T 9800 4350 9 8 0 1 90 6 1
pinlabel=
T 9800 4350 5 8 0 1 90 8 1
pintype=io
}
P 10000 4700 10000 4400 1 0 0
{
T 9950 4550 5 8 1 1 90 0 1
pinnumber=194
T 10050 4550 5 8 0 1 90 2 1
pinseq=57
T 10000 4350 9 8 1 1 90 6 1
pinlabel=VREF_0B2
T 10000 4350 5 8 0 1 90 8 1
pintype=io
}
P 10200 4700 10200 4400 1 0 0
{
T 10150 4550 5 8 1 1 90 0 1
pinnumber=193
T 10250 4550 5 8 0 1 90 2 1
pinseq=58
T 10200 4350 9 8 1 1 90 6 1
pinlabel=DPCLK3
T 10200 4350 5 8 0 1 90 8 1
pintype=io
}
P 10400 4700 10400 4400 1 0 0
{
T 10350 4550 5 8 1 1 90 0 1
pinnumber=192
T 10450 4550 5 8 0 1 90 2 1
pinseq=59
T 10400 4350 9 8 1 1 90 6 1
pinlabel=GND
T 10400 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 10600 4700 10600 4400 1 0 0
{
T 10550 4550 5 8 1 1 90 0 1
pinnumber=191
T 10650 4550 5 8 0 1 90 2 1
pinseq=60
T 10600 4350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 10600 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 10800 4700 10800 4400 1 0 0
{
T 10750 4550 5 8 1 1 90 0 1
pinnumber=190
T 10850 4550 5 8 0 1 90 2 1
pinseq=61
T 10800 4350 9 8 1 1 90 6 1
pinlabel=GND
T 10800 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 11000 4700 11000 4400 1 0 0
{
T 10950 4550 5 8 1 1 90 0 1
pinnumber=189
T 11050 4550 5 8 0 1 90 2 1
pinseq=62
T 11000 4350 9 8 1 1 90 6 1
pinlabel=VCCIO_2
T 11000 4350 5 8 0 1 90 8 1
pintype=pwr
}
P 11200 4700 11200 4400 1 0 0
{
T 11150 4550 5 8 1 1 90 0 1
pinnumber=188
T 11250 4550 5 8 0 1 90 2 1
pinseq=63
T 11200 4350 9 8 1 1 90 6 1
pinlabel=LVDS_47p
T 11200 4350 5 8 0 1 90 8 1
pintype=io
}
P 11400 4700 11400 4400 1 0 0
{
T 11350 4550 5 8 1 1 90 0 1
pinnumber=187
T 11450 4550 5 8 0 1 90 2 1
pinseq=64
T 11400 4350 9 8 1 1 90 6 1
pinlabel=LVDS_47n
T 11400 4350 5 8 0 1 90 8 1
pintype=io
}
P 11600 4700 11600 4400 1 0 0
{
T 11550 4550 5 8 1 1 90 0 1
pinnumber=186
T 11650 4550 5 8 0 1 90 2 1
pinseq=65
T 11600 4350 9 8 1 1 90 6 1
pinlabel=LVDS_48p
T 11600 4350 5 8 0 1 90 8 1
pintype=io
}
P 11800 4700 11800 4400 1 0 0
{
T 11750 4550 5 8 1 1 90 0 1
pinnumber=185
T 11850 4550 5 8 0 1 90 2 1
pinseq=66
T 11800 4350 9 8 1 1 90 6 1
pinlabel=LVDS_48n
T 11800 4350 5 8 0 1 90 8 1
pintype=io
}
P 12000 4700 12000 4400 1 0 0
{
T 11950 4550 5 8 1 1 90 0 1
pinnumber=184
T 12050 4550 5 8 0 1 90 2 1
pinseq=67
T 12000 4350 9 8 1 1 90 6 1
pinlabel=LVDS_49p
T 12000 4350 5 8 0 1 90 8 1
pintype=io
}
P 12200 4700 12200 4400 1 0 0
{
T 12150 4550 5 8 1 1 90 0 1
pinnumber=183
T 12250 4550 5 8 0 1 90 2 1
pinseq=68
T 12200 4350 9 8 1 1 90 6 1
pinlabel=LVDS_49n
T 12200 4350 5 8 0 1 90 8 1
pintype=io
}
P 12400 4700 12400 4400 1 0 0
{
T 12350 4550 5 8 1 1 90 0 1
pinnumber=182
T 12450 4550 5 8 0 1 90 2 1
pinseq=69
T 12400 4350 9 8 1 1 90 6 1
pinlabel=LVDS_50p
T 12400 4350 5 8 0 1 90 8 1
pintype=io
}
P 12600 4700 12600 4400 1 0 0
{
T 12550 4550 5 8 1 1 90 0 1
pinnumber=181
T 12650 4550 5 8 0 1 90 2 1
pinseq=70
T 12600 4350 9 8 1 1 90 6 1
pinlabel=LVDS_50n
T 12600 4350 5 8 0 1 90 8 1
pintype=io
}
P 13300 2200 13000 2200 1 0 0
{
T 13100 2250 5 8 1 1 0 0 1
pinnumber=180
T 13100 2150 5 8 0 1 0 2 1
pinseq=71
T 12950 2200 9 8 1 1 0 6 1
pinlabel=LVDS_51p
T 12950 2200 5 8 0 1 0 8 1
pintype=io
}
P 13300 2000 13000 2000 1 0 0
{
T 13100 2050 5 8 1 1 0 0 1
pinnumber=179
T 13100 1950 5 8 0 1 0 2 1
pinseq=72
T 12950 2000 9 8 1 1 0 6 1
pinlabel=LVDS_51n
T 12950 2000 5 8 0 1 0 8 1
pintype=io
}
P 13300 1800 13000 1800 1 0 0
{
T 13100 1850 5 8 1 1 0 0 1
pinnumber=178
T 13100 1750 5 8 0 1 0 2 1
pinseq=73
T 12950 1800 9 8 1 1 0 6 1
pinlabel=LVDS_52p
T 12950 1800 5 8 0 1 0 8 1
pintype=io
}
P 13300 1600 13000 1600 1 0 0
{
T 13100 1650 5 8 1 1 0 0 1
pinnumber=177
T 13100 1550 5 8 0 1 0 2 1
pinseq=74
T 12950 1600 9 8 1 1 0 6 1
pinlabel=LVDS_52n
T 12950 1600 5 8 0 1 0 8 1
pintype=io
}
P 13300 1400 13000 1400 1 0 0
{
T 13100 1450 5 8 1 1 0 0 1
pinnumber=176
T 13100 1350 5 8 0 1 0 2 1
pinseq=75
T 12950 1400 9 8 1 1 0 6 1
pinlabel=VREF_0B3
T 12950 1400 5 8 0 1 0 8 1
pintype=io
}
P 13300 1200 13000 1200 1 0 0
{
T 13100 1250 5 8 1 1 0 0 1
pinnumber=175
T 13100 1150 5 8 0 1 0 2 1
pinseq=76
T 12950 1200 9 8 0 1 0 6 1
pinlabel=
T 12950 1200 5 8 0 1 0 8 1
pintype=io
}
P 13300 1000 13000 1000 1 0 0
{
T 13100 1050 5 8 1 1 0 0 1
pinnumber=174
T 13100 950 5 8 0 1 0 2 1
pinseq=77
T 12950 1000 9 8 1 1 0 6 1
pinlabel=LVDS_53p
T 12950 1000 5 8 0 1 0 8 1
pintype=io
}
P 13300 800 13000 800 1 0 0
{
T 13100 850 5 8 1 1 0 0 1
pinnumber=173
T 13100 750 5 8 0 1 0 2 1
pinseq=78
T 12950 800 9 8 1 1 0 6 1
pinlabel=LVDS_53n
T 12950 800 5 8 0 1 0 8 1
pintype=io
}
P 13300 600 13000 600 1 0 0
{
T 13100 650 5 8 1 1 0 0 1
pinnumber=172
T 13100 550 5 8 0 1 0 2 1
pinseq=79
T 12950 600 9 8 1 1 0 6 1
pinlabel=VCCIO_3
T 12950 600 5 8 0 1 0 8 1
pintype=pwr
}
P 13300 400 13000 400 1 0 0
{
T 13100 450 5 8 1 1 0 0 1
pinnumber=171
T 13100 350 5 8 0 1 0 2 1
pinseq=80
T 12950 400 9 8 1 1 0 6 1
pinlabel=GND
T 12950 400 5 8 0 1 0 8 1
pintype=pwr
}
B 400 0 12600 4500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 4200 8 10 1 1 0 6 1
refdes=U?
T 4400 4500 9 10 1 0 0 0 1

T 400 6000 5 10 0 0 0 0 1
device=EP1C12Q240
T 400 6200 5 10 0 0 0 0 1
footprint=PQFP-240
T 400 6400 5 10 0 0 0 0 1
author=Paul Pham
T 400 6600 5 10 0 0 0 0 1
documentation=
T 400 6800 5 10 0 0 0 0 1
description="Altera Cyclone FPGA EP1C12, Package PQFP-240, Northside"
T 400 7000 5 10 0 0 0 0 1
numslots=0
T 5000 1700 9 24 1 0 0 4 1
Top Quarter
