<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>

<head>
  <meta http-equiv="content-type" content="text/html; charset=utf-8" />
<style type="text/css"></style>
<meta http-equiv="Content-Type" content="text/html; charset=gb2312"/> 
        <style type="text/css">         
               @page {margin:1in 1in 0.5in 1in}

                .style1
                {
                        font-family:Arial;
                        font-size:13px;
                }

pre {
 white-space: pre-wrap;       /* css-3 */
 white-space: -moz-pre-wrap;  /* Mozilla, since 1999 */
 white-space: -pre-wrap;      /* Opera 4-6 */
 white-space: -o-pre-wrap;    /* Opera 7 */
 white-space: pre-line;
 word-wrap: break-word;       /* Internet Explorer 5.5+ */
}

        </style>
</head><body>

<table border="0" style="width:600px; BORDER-COLLAPSE: collapse;">
  <tr>
    <td align="center" valign="middle"><img src="https://ebridge.xjtlu.edu.cn/jiaotong_files/logo.gif"/>
    </td>
  </tr>
</table>

<p > <b>MODULE SPECIFICATION</b></p>
<br/>

		<table border="1" style="width: 600px; BORDER-COLLAPSE: collapse;">
            <tr>
                <td width=50% bgcolor="#ADD8E6"><b>Module Title</b> </td>
                <td width=50%>Integrated Circuits – Concepts and Design </td>
            </tr>
            <tr>
                <td bgcolor="#ADD8E6"><b>Module Code</b></td>	
                <td>EEE337</td>
            </tr>
            <tr>
                <td bgcolor="#ADD8E6"><b>Originating Department/School</b></td>
                <td>Department of Electrical and Electronic Engineering</td>
            </tr>
            <tr>
                <td bgcolor="#ADD8E6"> <b>Module Level<sup>1</sup></b> </td>
                <td> 3  ( FHEQ level 6 )</td>
            </tr>
            <tr> 
                <td bgcolor="#ADD8E6"><b>Module Credits</b>&nbsp;<em>(normally 5)</em></td>
                <td>5</td>
            </tr>
            <tr> 
                <td bgcolor="#ADD8E6"><b>Pre-requisites</b>&nbsp;<em>(including Year 1)</em></td>
                 <td>EEE201 AND<br>EEE205 <br></td>
            </tr>
            <tr> 
                <td bgcolor="#ADD8E6"><b>Shared Programme(s)</b>&nbsp;<em>(please name all)</em></td>
                <td>
BEng Electronic Science and Technology</p>
</td>
            </tr>
        </table>


	<p>	<b>Mode of Delivery and Hours</b>	</p>	
		<table border="1" style="width: 600px; BORDER-COLLAPSE: collapse;">		
			<tr>
				<td bgcolor="#ADD8E6">&nbsp; &nbsp;</td>
				<td bgcolor="#ADD8E6"><b>Lectures</b></td>
				<td bgcolor="#ADD8E6"><b>Seminars</b></td>
				<td bgcolor="#ADD8E6"><b>Tutorials</b></td>
				<td bgcolor="#ADD8E6"><b>Lab / Practicals</b></td>
				<td bgcolor="#ADD8E6"><b>Fieldwork / Placement</b></td>
				<td bgcolor="#ADD8E6"><b>Other</b> <em>(Private study)</em></td>
				<td bgcolor="#ADD8E6"><b>Total</b></td>
			</tr>
			
			<tr>
				<td bgcolor="#ADD8E6"><b>Hours / Semester</b></td>
				<td>40
</td>
				<td></td>
				<td>12</td>
				<td>24</td>
				<td></td>
				<td>74</td>
				<td>150</td>
			</tr>
			
			<tr>
				<td bgcolor="#ADD8E6"><b>Delivery Pattern</b></td>
				<td>10*4</td>
				<td></td>
				<td>6*2</td>
				<td>4*6</td>
				<td></td>
				<td></td>
				<td></td>
			</tr>					
		</table>
		

               	
         	<p>	  <b>Description</b> </p>
        <table border="1" style="width: 600px; text-align: left; BORDER-COLLAPSE: collapse;">
            <tr><td bgcolor="#ADD8E6"><b>Aims and Fit of Module</b><em>(i.e. relationship to programme)</em></td></tr>			
			<tr><td><pre>This module aims to familiarise students with some basic concepts of silicon based microelectronics, IC technology, and IC design by using a professional design tool; to prepare students for entering the Si semiconductor industry.</pre></td> </tr>

			<tr><td bgcolor="#ADD8E6"><b>Learning Outcomes</b><em>(for accreditation and other reasons,sub-headings could be added to this section)<br/>Students completing the module successfully should be able to:</em></td></tr>		
			<tr><td><pre>A. Gain the knowledge of how to analyse, design and lay-out simple MOS integrated circuits (ICs).
B.  Understand silicon IC technology and theoretical underpinning. 
C. Understand fabrication steps and related manufacturing issues for MOS-based IC design.
D. Use a professional design tool (Tanner Tools) to design, layout and test by simulation digital circuit cells and show the experience and enhancement of the IC design skills.
E. Understand fundamental design issues for silicon IC's taking into account manufacturing limitations.
</pre></td> </tr>

			<tr><td bgcolor="#ADD8E6"><b>Method of Teaching and Learning</b></td></tr>	
			<tr><td><pre>This module will be delivered through a combination of formal lectures, tutorials and both supervised and unsupervised laboratory (CMOS IC design) sessions.</pre></td></tr>

			<tr><td bgcolor="#ADD8E6"><b>Syllabus</b></td></tr>	
			<tr><td><pre>Week 1  
Lecture 1: Review of the MOST-transistor physics and models, plus design considerations.
Lecture 2:  CMOS inverters
Review of CMOS fabrication processes. Layout and design rules, Latch up and transient response. Model for parasitics in a CMOS inverter. Effect on transient response. Calculation of delay time.

Week 2
Lecture 3: Introduction to Assignment 1(Assignment 1 hand-in, week4).
Matlab/C program transient response calculations of a CMOS inverter. 
Tutorial 1 (Assignment 1): Transient response calculation of a CMOS inverter. 

Week 3
Lecture 4:  Historical Evolution of MOS logic families with circuit analysis.
Resistor, saturated and unsaturated MOST load, depletion load (nMOS) technologies: basic inverter operation advantages and disadvantages of each. Size scaling.
Lecture 5: CMOS circuits, Static NAND & NOR gates, Combinational logic, fan-out, JK flip-flop.

Week 4
Lecture 6: Introduction to Assignment 2(Assignment 2 hand-in, week6).
Introduction to Tanner Tools-walk through 1-10 of CMOS inverter transient response and power dissipation of CMOS inverters.
Tutorial 2 (Assignment 2): Tanner Tools: L-Edit, DRC, T-Spice, W-Spice.

Week 5 
Lecture 7: Introduction to Assignment 3 (Assignment 3 hand-in, week8).
Investigate effects of capacitive load on transient response and power of dissipation of a 2-input NAND and JK flip-flop.
Tutorial 3 (Assignment 3): Design of a CMOS 2-input NAND gate and JK flip-flop.

Week 6
Lecture 8: Introduction to Assignment 4 (Assignment 4 hand-in, week 10).
Investigate effects of parasitics, design of a Master-Slave JK flip-flop, and design of a decade counter.
Tutorial 4 (Assignment 4): Design of Master-Slave JK flip-flop and decade counter.

Week 7
Lectures 9-10:  Dynamic CMOS circuits.
nMOS and CMOS transfer gates, shift register, pre-charge concept and domino logic, designWeek 8
Lectures 11: Introduction to static and dynamic memory
Read only memory: FAMOS device and operation of sense amplifier; D-RAMs, 3 and 1 MOST storage cells, 1-MOST VLSI RAM layout: operation of sense amplifier using dummy cells.
Tutorial 5: Feedback on Assignments 1 & 2.

Week 9
Lecture 12-13: Analogue CMOS circuits.
Basic building blocks, common source amplifier with active loads -active-R, current source, CMOS differential amplifier, frequency response, ultra-low power design in sub-threshold. Temperature effects.

Week 10
Lectures 14-15   Ingot, oxidation and oxides.   
From sand to wafers, crystal growth. Thermal oxidation of Si: wet and dry oxidation, thick and thin oxides, models for thin oxides, description of modern oxidation systems. Brief revision of MOS-capacitor physics: leakage currents in oxides (Fowler Nordheim and Poole Frenkel mechanisms, Trap assisted tunnelling, Stress Induced Leakage (SILC)).   

Week 11
Lecture 16  Thin Film Deposition and Metallization  
PVD and CVD systems, dielectric thin films deposition, semiconductor epitaxial growth techniques. Metallization: ohmic contacts, gate contacts, and interconnect. Advanced technology: high-k, low-k, metal gate.  
Lectures 17  Photolithography and Etching.
Photolithography processes: photoresist coating, UV light exposure, Development, Positive resist and negative resist, Cleanroom concept, Chemical and physical etching, Dry and wet etching, Methods for etching trenches, isolation in Si, 
Etching

Week 12
Lectures 18-19   Doping semiconductors    
Solid-state diffusion theory, Pre-deposition and drive-in, Ion implantation: range and straggle, defects, Rapid thermal annealing schedules and equipment.

Week 13
Lecture 20   Process Integration & Packing    
Integrated circuit components: resistors, capacitors, bipolar, MOSFET, memory devices. Package types and packaging requirements.
Tutorial 6: Feedback on Assignments issues: charge sharing, charge coupling and de</pre></td> </tr>
        </table>	


			<p>	<b>Assessment</b><br><br>
<i><font style="color:red">The Assessment Method for midterm and final exams may change in response to<br> the situation of the pandemic control, and details should be sought from module leaders.</font></i></p>
		<em>Initial Assessment</em>
     <table border="1" style="width: 600px; text-align: center; BORDER-COLLAPSE: collapse;">
			<tr>
				<td bgcolor="#ADD8E6"><b>Sequence</b></td>
				<td bgcolor="#ADD8E6"><b>Method</b></td>
                                           <td bgcolor="#ADD8E6"><b>Assessment Type(EXAM or CW)<sup>2</sup></b></td>
				<td bgcolor="#ADD8E6"><b>Learning outcomes assessed</b><em>(use codes under Learning Outcomes)</em></td>	
				<td bgcolor="#ADD8E6"><b>Duration</b></td>
                                            <td bgcolor="#ADD8E6"><b>Week</b></td>				
				<td bgcolor="#ADD8E6"><b>% of Final Mark</b></td>
				<td bgcolor="#ADD8E6"><b>Resit(Y/N/S)<sup>3</sup></b></td>
			</tr>
					
            <tr>
				<td>001</td>
				<td>Assignment 1 - Transient Response Calculation Of A Cmos Inverter</td>
				<td>CW</td>
				<td>A,E</td>
				<td></td>	
				<td></td>	
				<td>10</td>
                                             <td>N</td>
			</tr>	
					
            <tr>
				<td>002</td>
				<td>Assignment 2 - Design Of Cmos Inverters</td>
				<td>CW</td>
				<td>A, C, D, E</td>
				<td></td>	
				<td></td>	
				<td>10</td>
                                             <td>N</td>
			</tr>	
					
            <tr>
				<td>003</td>
				<td>Assignment 3 - Design Of 2-Input Nand Gate And Jk Flip-Flop</td>
				<td>CW</td>
				<td>A, C, D, E</td>
				<td></td>	
				<td></td>	
				<td>15</td>
                                             <td>N</td>
			</tr>	
					
            <tr>
				<td>004</td>
				<td>Assignment 4 - Design Of Master-Slave Jk Flip-Flop And Decade Counter</td>
				<td>CW</td>
				<td>A, C, D, E</td>
				<td></td>	
				<td></td>	
				<td>15</td>
                                             <td>N</td>
			</tr>	
					
            <tr>
				<td>005</td>
				<td>Final Exam</td>
				<td>EXAM</td>
				<td>ALL</td>
				<td>3 hours</td>	
				<td></td>	
				<td>50</td>
                                             <td>N</td>
			</tr>	
			
	 </table>

	<em>Resit Assessment</em>
     <table border="1" style="width: 600px; text-align: left; BORDER-COLLAPSE: collapse;">
			<tr>
                <td bgcolor="#ADD8E6"><b>Sequence</b></td>
                <td bgcolor="#ADD8E6"><b>Assessment Type<br/>(EXAM or CW)</b></td>
				<td bgcolor="#ADD8E6"><b>Learning outcomes assessed</b><em><br/>(use codes under Learning Outcomes)</em></td>	
				<td bgcolor="#ADD8E6"><b>Duration</b></td>
                <td bgcolor="#ADD8E6"><b>Week</b></td>				
				<td bgcolor="#ADD8E6"><b>% of Final Mark</b></td>
			</tr>
			

			
	 </table>

		 <table border="0" style="width: 600px; text-align: left; BORDER-COLLAPSE: collapse;">

			<tr><td  class="style1">Reassessment opportunities in the same academic year are not available for final year undergraduate students. Any students eligible to be reassessed in a failed Year 4 (Level 3) module will have the resit opportunity at the next ordinary sitting of the examination/assessment</td></tr>

		 </table>
		

			<p>	<b>Textbooks</b><sup>4</sup></p>
                                <em>Mandatory Textbooks</em>
		<table border="1" style="width: 600px; text-align: left; BORDER-COLLAPSE: collapse;">
			<tr>
				<th style="width: 300px; text-align: left;" bgcolor="#ADD8E6">Title</th>
				<th style="width: 150px; text-align: left;" bgcolor="#ADD8E6">Author</th>
				<th style="width: 150px; text-align: left;" bgcolor="#ADD8E6">ISBN/Publisher</th>
			</tr>				
				
			
			<tr>
				<td style="font-size:13px;">FUNDAMENTALS OF SEMICONDUCTOR FABRICATION</td>
				<td style="font-size:13px;">GARY S.MAY SIMON M.SZE</td>
				<td style="font-size:13px;">9780471232797 /JOHN WILEY&SO</td>
			</tr>
			 	
		</table>

                                <em>Optional Textbooks</em>
		<table border="1" style="width: 600px; text-align: left; BORDER-COLLAPSE: collapse;">
			<tr>
				<th style="width: 300px; text-align: left;" bgcolor="#ADD8E6">Title</th>
				<th style="width: 150px; text-align: left;" bgcolor="#ADD8E6">Author</th>
				<th style="width: 150px; text-align: left;" bgcolor="#ADD8E6">ISBN/Publisher</th>
			</tr>
			
			
			

			<tr>
				<td style="font-size:13px;">DIGITAL INTEGRATED CIRCUITS: A DESIGN PERSPECTIVE</td>
				<td style="font-size:13px;">J.M.RABAEY</td>
				<td style="font-size:13px;">0130909963 /CAMBRIDGE UNI</td>
			</tr>
			

			<tr>
				<td style="font-size:13px;">ANALOGUE CMOS DESIGN</td>
				<td style="font-size:13px;">ALLEN AND HOLBERG</td>
				<td style="font-size:13px;">0071188398 /PRENTICE HALL</td>
			</tr>
			
		</table>

                                <em>Reference Textbooks</em>
		<table border="1" style="width: 600px; text-align: left; BORDER-COLLAPSE: collapse; ">
			<tr>
				<th style="width: 300px; text-align: left;" bgcolor="#ADD8E6">Title</th>
				<th style="width: 150px; text-align: left;" bgcolor="#ADD8E6">Author</th>
				<th style="width: 150px; text-align: left;" bgcolor="#ADD8E6">ISBN/Publisher</th>
			</tr>
			
			
			

			<tr>
				<td style="font-size:13px;">CMOS DIGITAL INTEGRATED CIRCUITS - ANALYSIS AND DESIGN</td>
				<td style="font-size:13px;">SUNG-MO KANG AND YUSUF LEBLEBICI</td>
				<td style="font-size:13px;"> MCGRAWHILL</td>
			</tr>
			

			<tr>
				<td style="font-size:13px;">FUNDAMENTALS OF MODERN VLSI DEVICES</td>
				<td style="font-size:13px;">Y TAUR AND TH NING</td>
				<td style="font-size:13px;">9781107635715 /MACMILLAN</td>
			</tr>
			
		</table>

<table border="0" style="width: 600px; text-align: left; BORDER-COLLAPSE: collapse;">
<tr><td align="left">&nbsp;</td></tr>
<tr><td align="left"><hr width="30%" align="left"></td></tr>
<tr>
<td class="style1"><sup>1</sup>Undergraduate programmes Year 1/Level 0 is equivalent to FHEQ Level 3, Year 2/Level 1 is equivalent to FHEQ Level 4, Year 3/Level 2 is equivalent to FHEQ Level 5, Year 4/Level 3 is equivalent to FHEQ Level 6, and Master programme Level 4 is equivalent to FHEQ Level 7.  FHEQ stands for “The Frameworks for HE Qualifications of UK Degree-Awarding Bodies”. It applies to degrees, diplomas, certificates and other academic awards (other than honorary degrees and higher doctorates) granted by a higher education provider in the exercise of its degree awarding powers. FHEQ is an important reference point for providers of higher education. These are numbered 4-8, succeeding levels 1-3 which precede higher education in “The National Qualifications Framework and The Qualifications and Credit Framework (NQF/QCF)”.  For more information please refer to: <a href='https://www.qaa.ac.uk/quality-code/qualifications-and-credit-frameworks'>https://www.qaa.ac.uk/quality-code/qualifications-and-credit-frameworks</a>.</td>
</tr>
<tr>
<td class="style1"><sup>2</sup>Examination (EXAM) is an assessment task formally scheduled and supervised by the University which takes place over a specified period, in a specified location and at a specified time, e.g. mid-term, final, resit etc. Coursework or continuously assessed work (CW) is different than EXAM; it is undertaken throughout the semester organized by the department.</td>
</tr>
<tr>
<td class="style1"><sup>3</sup>“Y” means that the corresponding resit is an independent assessment covering the same learning outcomes, in the same assessment type and bearing the same weighting with the original assessment; “N” means there is no resit opportunity for the particular component; “S” means there will be a single resit that will be designed to assess all learning outcomes of the module, and will be weighted as 100% of the final module mark, disregarding any marks achieved at the original assessment.</td>
</tr>
<td class="style1"><sup>4</sup>Mandatory: every student will be charged for a copy of the text, whether or not they collect it<br>
Optional: the Library will purchase a number of copies for students to purchase if they wish<br>
Reference: the Library will add a couple of copies to their collection<br>
Textbooks are subject to change until the final procurement complete.
</td>
</tr>
</table>


<br>

</body>

</html>