# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do vga_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:25 on Feb 01,2019
# vcom -reportprogress 300 -93 -work work C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity vga
# -- Compiling architecture behavior of vga
# ** Warning: C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd(63): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd(65): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd(68): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd(70): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd(84): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd(86): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd(89): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga.vhd(91): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 13:25:25 on Feb 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# 
# vcom -93 -work work {C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:25 on Feb 01,2019
# vcom -reportprogress 300 -93 -work work C:/Users/xiuzi/OneDrive - University of Massachusetts Lowell - UMass Lowell/3_ Field Programmable Gate Arrays Logic Design/project/homework4/vga_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity vga_tb
# -- Compiling architecture behavior of vga_tb
# End time: 13:25:25 on Feb 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  vga_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" vga_tb 
# Start time: 13:25:25 on Feb 01,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_tb(behavior)
# Loading work.vga(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 13:31:36 on Feb 01,2019, Elapsed time: 0:06:11
# Errors: 0, Warnings: 0
