set_max_delay 10 -from and1 -rise_from {clk1 clk2} -fall_from [get_clocks {core_clk}] -rise_through ff1 -fall_through pin2 -to [get_ports {clk0}] -rise_to [get_ports clk2] -ignore_clock_latency -reset_path
