#ifndef __ASM_OFFSETS_H__
#define __ASM_OFFSETS_H__
/*
 * DO NOT MODIFY.
 *
 * This file was generated by Kbuild
 */

#define TSK_ACTIVE_MM 700 /* offsetof(struct task_struct, active_mm)	@ */

#define TI_FLAGS 0 /* offsetof(struct thread_info, flags)	@ */
#define TI_PREEMPT 4 /* offsetof(struct thread_info, preempt_count)	@ */
#define TI_ADDR_LIMIT 8 /* offsetof(struct thread_info, addr_limit)	@ */
#define TI_TASK 12 /* offsetof(struct thread_info, task)	@ */
#define TI_CPU 16 /* offsetof(struct thread_info, cpu)	@ */
#define TI_CPU_DOMAIN 20 /* offsetof(struct thread_info, cpu_domain)	@ */
#define TI_CPU_SAVE 24 /* offsetof(struct thread_info, cpu_context)	@ */
#define TI_USED_CP 76 /* offsetof(struct thread_info, used_cp)	@ */
#define TI_TP_VALUE 92 /* offsetof(struct thread_info, tp_value)	@ */
#define TI_FPSTATE 104 /* offsetof(struct thread_info, fpstate)	@ */
#define TI_VFPSTATE 248 /* offsetof(struct thread_info, vfpstate)	@ */
#define VFP_CPU 272 /* offsetof(union vfp_state, hard.cpu)	@ */
#define TI_THUMBEE_STATE 528 /* offsetof(struct thread_info, thumbee_state)	@ */

#define S_R0 0 /* offsetof(struct pt_regs, ARM_r0)	@ */
#define S_R1 4 /* offsetof(struct pt_regs, ARM_r1)	@ */
#define S_R2 8 /* offsetof(struct pt_regs, ARM_r2)	@ */
#define S_R3 12 /* offsetof(struct pt_regs, ARM_r3)	@ */
#define S_R4 16 /* offsetof(struct pt_regs, ARM_r4)	@ */
#define S_R5 20 /* offsetof(struct pt_regs, ARM_r5)	@ */
#define S_R6 24 /* offsetof(struct pt_regs, ARM_r6)	@ */
#define S_R7 28 /* offsetof(struct pt_regs, ARM_r7)	@ */
#define S_R8 32 /* offsetof(struct pt_regs, ARM_r8)	@ */
#define S_R9 36 /* offsetof(struct pt_regs, ARM_r9)	@ */
#define S_R10 40 /* offsetof(struct pt_regs, ARM_r10)	@ */
#define S_FP 44 /* offsetof(struct pt_regs, ARM_fp)	@ */
#define S_IP 48 /* offsetof(struct pt_regs, ARM_ip)	@ */
#define S_SP 52 /* offsetof(struct pt_regs, ARM_sp)	@ */
#define S_LR 56 /* offsetof(struct pt_regs, ARM_lr)	@ */
#define S_PC 60 /* offsetof(struct pt_regs, ARM_pc)	@ */
#define S_PSR 64 /* offsetof(struct pt_regs, ARM_cpsr)	@ */
#define S_OLD_R0 68 /* offsetof(struct pt_regs, ARM_ORIG_r0)	@ */
#define S_FRAME_SIZE 72 /* sizeof(struct pt_regs)	@ */

#define L2X0_R_PHY_BASE 0 /* offsetof(struct l2x0_regs, phy_base)	@ */
#define L2X0_R_AUX_CTRL 4 /* offsetof(struct l2x0_regs, aux_ctrl)	@ */
#define L2X0_R_TAG_LATENCY 8 /* offsetof(struct l2x0_regs, tag_latency)	@ */
#define L2X0_R_DATA_LATENCY 12 /* offsetof(struct l2x0_regs, data_latency)	@ */
#define L2X0_R_FILTER_START 16 /* offsetof(struct l2x0_regs, filter_start)	@ */
#define L2X0_R_FILTER_END 20 /* offsetof(struct l2x0_regs, filter_end)	@ */
#define L2X0_R_PREFETCH_CTRL 24 /* offsetof(struct l2x0_regs, prefetch_ctrl)	@ */
#define L2X0_R_PWR_CTRL 28 /* offsetof(struct l2x0_regs, pwr_ctrl)	@ */

#define MM_CONTEXT_ID 432 /* offsetof(struct mm_struct, context.id.counter)	@ */

#define VMA_VM_MM 32 /* offsetof(struct vm_area_struct, vm_mm)	@ */
#define VMA_VM_FLAGS 48 /* offsetof(struct vm_area_struct, vm_flags)	@ */

#define VM_EXEC 4 /* VM_EXEC	@ */

#define PAGE_SZ 4096 /* PAGE_SIZE	@ */

#define SYS_ERROR0 10420224 /* 0x9f0000	@ */

#define SIZEOF_MACHINE_DESC 104 /* sizeof(struct machine_desc)	@ */
#define MACHINFO_TYPE 0 /* offsetof(struct machine_desc, nr)	@ */
#define MACHINFO_NAME 4 /* offsetof(struct machine_desc, name)	@ */

#define PROC_INFO_SZ 52 /* sizeof(struct proc_info_list)	@ */
#define PROCINFO_INITFUNC 16 /* offsetof(struct proc_info_list, __cpu_flush)	@ */
#define PROCINFO_MM_MMUFLAGS 8 /* offsetof(struct proc_info_list, __cpu_mm_mmu_flags)	@ */
#define PROCINFO_IO_MMUFLAGS 12 /* offsetof(struct proc_info_list, __cpu_io_mmu_flags)	@ */

#define CPU_SLEEP_SIZE 36 /* offsetof(struct processor, suspend_size)	@ */
#define CPU_DO_SUSPEND 40 /* offsetof(struct processor, do_suspend)	@ */
#define CPU_DO_RESUME 44 /* offsetof(struct processor, do_resume)	@ */
#define SLEEP_SAVE_SP_SZ 8 /* sizeof(struct sleep_save_sp)	@ */
#define SLEEP_SAVE_SP_PHYS 4 /* offsetof(struct sleep_save_sp, save_ptr_stash_phys)	@ */
#define SLEEP_SAVE_SP_VIRT 0 /* offsetof(struct sleep_save_sp, save_ptr_stash)	@ */

#define DMA_BIDIRECTIONAL 0 /* DMA_BIDIRECTIONAL	@ */
#define DMA_TO_DEVICE 1 /* DMA_TO_DEVICE	@ */
#define DMA_FROM_DEVICE 2 /* DMA_FROM_DEVICE	@ */

#define CACHE_WRITEBACK_ORDER 6 /* __CACHE_WRITEBACK_ORDER	@ */
#define CACHE_WRITEBACK_GRANULE 64 /* __CACHE_WRITEBACK_GRANULE	@ */

#define VCPU_KVM 0 /* offsetof(struct kvm_vcpu, kvm)	@ */
#define VCPU_MIDR 532 /* offsetof(struct kvm_vcpu, arch.midr)	@ */
#define VCPU_CP15 408 /* offsetof(struct kvm_vcpu, arch.cp15)	@ */
#define VCPU_VFP_GUEST 560 /* offsetof(struct kvm_vcpu, arch.vfp_guest)	@ */
#define VCPU_VFP_HOST 840 /* offsetof(struct kvm_vcpu, arch.host_cpu_context)	@ */
#define VCPU_REGS 248 /* offsetof(struct kvm_vcpu, arch.regs)	@ */
#define VCPU_USR_REGS 248 /* offsetof(struct kvm_vcpu, arch.regs.usr_regs)	@ */
#define VCPU_SVC_REGS 320 /* offsetof(struct kvm_vcpu, arch.regs.svc_regs)	@ */
#define VCPU_ABT_REGS 332 /* offsetof(struct kvm_vcpu, arch.regs.abt_regs)	@ */
#define VCPU_UND_REGS 344 /* offsetof(struct kvm_vcpu, arch.regs.und_regs)	@ */
#define VCPU_IRQ_REGS 356 /* offsetof(struct kvm_vcpu, arch.regs.irq_regs)	@ */
#define VCPU_FIQ_REGS 368 /* offsetof(struct kvm_vcpu, arch.regs.fiq_regs)	@ */
#define VCPU_PC 308 /* offsetof(struct kvm_vcpu, arch.regs.usr_regs.ARM_pc)	@ */
#define VCPU_CPSR 312 /* offsetof(struct kvm_vcpu, arch.regs.usr_regs.ARM_cpsr)	@ */
#define VCPU_HCR 536 /* offsetof(struct kvm_vcpu, arch.hcr)	@ */
#define VCPU_IRQ_LINES 540 /* offsetof(struct kvm_vcpu, arch.irq_lines)	@ */
#define VCPU_HSR 544 /* offsetof(struct kvm_vcpu, arch.fault.hsr)	@ */
#define VCPU_HxFAR 548 /* offsetof(struct kvm_vcpu, arch.fault.hxfar)	@ */
#define VCPU_HPFAR 552 /* offsetof(struct kvm_vcpu, arch.fault.hpfar)	@ */
#define VCPU_HYP_PC 556 /* offsetof(struct kvm_vcpu, arch.fault.hyp_pc)	@ */
#define VCPU_VGIC_CPU 848 /* offsetof(struct kvm_vcpu, arch.vgic_cpu)	@ */
#define VGIC_V2_CPU_HCR 40 /* offsetof(struct vgic_cpu, vgic_v2.vgic_hcr)	@ */
#define VGIC_V2_CPU_VMCR 44 /* offsetof(struct vgic_cpu, vgic_v2.vgic_vmcr)	@ */
#define VGIC_V2_CPU_MISR 48 /* offsetof(struct vgic_cpu, vgic_v2.vgic_misr)	@ */
#define VGIC_V2_CPU_EISR 56 /* offsetof(struct vgic_cpu, vgic_v2.vgic_eisr)	@ */
#define VGIC_V2_CPU_ELRSR 64 /* offsetof(struct vgic_cpu, vgic_v2.vgic_elrsr)	@ */
#define VGIC_V2_CPU_APR 72 /* offsetof(struct vgic_cpu, vgic_v2.vgic_apr)	@ */
#define VGIC_V2_CPU_LR 76 /* offsetof(struct vgic_cpu, vgic_v2.vgic_lr)	@ */
#define VGIC_CPU_NR_LR 36 /* offsetof(struct vgic_cpu, nr_lr)	@ */
#define VCPU_TIMER_CNTV_CTL 1184 /* offsetof(struct kvm_vcpu, arch.timer_cpu.cntv_ctl)	@ */
#define VCPU_TIMER_CNTV_CVAL 1192 /* offsetof(struct kvm_vcpu, arch.timer_cpu.cntv_cval)	@ */
#define KVM_TIMER_CNTVOFF 768 /* offsetof(struct kvm, arch.timer.cntvoff)	@ */
#define KVM_TIMER_ENABLED 760 /* offsetof(struct kvm, arch.timer.enabled)	@ */
#define KVM_VGIC_VCTRL 840 /* offsetof(struct kvm, arch.vgic.vctrl_base)	@ */
#define KVM_VTTBR 752 /* offsetof(struct kvm, arch.vttbr)	@ */

#define VDSO_DATA_SIZE 4096 /* sizeof(union vdso_data_store)	@ */

#endif
