Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> 
Reading design: IFU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IFU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IFU"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : IFU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../InstructionFetchUnit.v" in library work
Module <InstructionMemory> compiled
Module <IFU> compiled
Module <testIFU> compiled
No errors in compilation
Analysis of file <"IFU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <IFU> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IFU>.
Module <IFU> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
INFO:Xst:2546 - "../../InstructionFetchUnit.v" line 47: reading initialization file "program_hex.dat".
INFO:Xst:1433 - Contents of array <mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <InstructionMemory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <InstructionMemory>.
    Related source file is "../../InstructionFetchUnit.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<29:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <mem> is used but never assigned. Tied to default value.
    Found 38x32-bit ROM for signal <DataOut>.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <IFU>.
    Related source file is "../../InstructionFetchUnit.v".
WARNING:Xst:647 - Input <JumpTo<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit adder carry in for signal <newPC$addsub0000>.
    Found 1-bit xor2 for signal <newPC$xor0000> created at line 86.
    Found 30-bit register for signal <PC>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <IFU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 38x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 30-bit adder carry in                                 : 1
# Registers                                            : 1
 30-bit register                                       : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <IFU>.
INFO:Xst:3044 - The ROM <instrMem/Mrom_DataOut> will be implemented as a read-only BLOCK RAM, absorbing the register: <PC>.
INFO:Xst:3225 - The RAM <instrMem/Mrom_DataOut> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 38-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <newPC>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Instruction>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <IFU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 38x32-bit single-port block RAM                       : 1
# Adders/Subtractors                                   : 1
 30-bit adder carry in                                 : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IFU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IFU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : IFU.ngr
Top Level Output File Name         : IFU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 142

Cell Usage :
# BELS                             : 198
#      GND                         : 2
#      LUT2                        : 15
#      LUT3                        : 88
#      LUT4                        : 4
#      MULT_AND                    : 28
#      MUXCY                       : 29
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 30
#      FD                          : 30
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 139
#      IBUF                        : 77
#      OBUF                        : 62
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       60  out of   7680     0%  
 Number of Slice Flip Flops:             30  out of  15360     0%  
 Number of 4 input LUTs:                107  out of  15360     0%  
 Number of IOs:                         142
 Number of bonded IOBs:                 140  out of    173    80%  
 Number of BRAMs:                         1  out of     24     4%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.243ns (Maximum Frequency: 138.071MHz)
   Minimum input arrival time before clock: 9.842ns
   Maximum output required time after clock: 6.306ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.243ns (frequency: 138.071MHz)
  Total number of paths / destination ports: 490 / 36
-------------------------------------------------------------------------
Delay:               7.243ns (Levels of Logic = 32)
  Source:            PC_1 (FF)
  Destination:       PC_29 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PC_1 to PC_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   0.804  PC_1 (PC_1)
     LUT3:I2->O            1   0.479   0.740  newPC_mux0001<1>1 (newPC_mux0001<1>)
     LUT3:I2->O            1   0.479   0.000  Madd_newPC_addsub0000_lut<1> (Madd_newPC_addsub0000_lut<1>)
     MUXCY:S->O            1   0.435   0.000  Madd_newPC_addsub0000_cy<1> (Madd_newPC_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<2> (Madd_newPC_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<3> (Madd_newPC_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<4> (Madd_newPC_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<5> (Madd_newPC_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<6> (Madd_newPC_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<7> (Madd_newPC_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<8> (Madd_newPC_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<9> (Madd_newPC_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<10> (Madd_newPC_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<11> (Madd_newPC_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<12> (Madd_newPC_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<13> (Madd_newPC_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<14> (Madd_newPC_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<15> (Madd_newPC_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<16> (Madd_newPC_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<17> (Madd_newPC_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<18> (Madd_newPC_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<19> (Madd_newPC_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<20> (Madd_newPC_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<21> (Madd_newPC_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<22> (Madd_newPC_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<23> (Madd_newPC_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<24> (Madd_newPC_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<25> (Madd_newPC_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<26> (Madd_newPC_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<27> (Madd_newPC_addsub0000_cy<27>)
     MUXCY:CI->O           0   0.056   0.000  Madd_newPC_addsub0000_cy<28> (Madd_newPC_addsub0000_cy<28>)
     XORCY:CI->O           1   0.786   0.740  Madd_newPC_addsub0000_xor<29> (newPC_addsub0000<29>)
     LUT3:I2->O            1   0.479   0.000  newPC<29>1 (newPC<29>)
     FD:D                      0.176          PC_29
    ----------------------------------------
    Total                      7.243ns (4.959ns logic, 2.284ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5871 / 36
-------------------------------------------------------------------------
Offset:              9.842ns (Levels of Logic = 35)
  Source:            Branch (PAD)
  Destination:       PC_29 (FF)
  Destination Clock: clk rising

  Data Path: Branch to PC_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  Branch_IBUF (Branch_IBUF)
     LUT3:I0->O           31   0.479   1.740  newPC_and00001 (newPC_and0000)
     LUT3:I1->O            1   0.479   0.740  newPC_mux0000<29>1 (newPC_mux0000<29>)
     LUT4:I2->O            1   0.479   0.000  Madd_newPC_addsub0000_lut<0> (Madd_newPC_addsub0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Madd_newPC_addsub0000_cy<0> (Madd_newPC_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<1> (Madd_newPC_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<2> (Madd_newPC_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<3> (Madd_newPC_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<4> (Madd_newPC_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<5> (Madd_newPC_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<6> (Madd_newPC_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<7> (Madd_newPC_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<8> (Madd_newPC_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<9> (Madd_newPC_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<10> (Madd_newPC_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<11> (Madd_newPC_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<12> (Madd_newPC_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<13> (Madd_newPC_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<14> (Madd_newPC_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<15> (Madd_newPC_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<16> (Madd_newPC_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<17> (Madd_newPC_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<18> (Madd_newPC_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<19> (Madd_newPC_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<20> (Madd_newPC_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<21> (Madd_newPC_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<22> (Madd_newPC_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<23> (Madd_newPC_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<24> (Madd_newPC_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<25> (Madd_newPC_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<26> (Madd_newPC_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  Madd_newPC_addsub0000_cy<27> (Madd_newPC_addsub0000_cy<27>)
     MUXCY:CI->O           0   0.056   0.000  Madd_newPC_addsub0000_cy<28> (Madd_newPC_addsub0000_cy<28>)
     XORCY:CI->O           1   0.786   0.740  Madd_newPC_addsub0000_xor<29> (newPC_addsub0000<29>)
     LUT3:I2->O            1   0.479   0.000  newPC<29>1 (newPC<29>)
     FD:D                      0.176          PC_29
    ----------------------------------------
    Total                      9.842ns (5.582ns logic, 4.260ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            PC_29 (FF)
  Destination:       PCout<29> (PAD)
  Source Clock:      clk rising

  Data Path: PC_29 to PCout<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.626   0.771  PC_29 (PC_29)
     OBUF:I->O                 4.909          PCout_29_OBUF (PCout<29>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.95 secs
 
--> 


Total memory usage is 519176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    5 (   0 filtered)

