set design_path        "../../../../../../../bench/vhdl/model"
set verification_path  "../../../../../../../bench/vhdl/tests"
set simulation_path    "../../../../../../../sim/vhdl/tests"
