
hearmeout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ddc0  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b24  0800df80  0800df80  0000ef80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eaa4  0800eaa4  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eaa4  0800eaa4  0000faa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eaac  0800eaac  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800eaac  0800eaac  0000faac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eab4  0800eab4  0000fab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20040000  0800eab8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004698  200401d8  0800ec90  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20044870  0800ec90  00010870  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bfc8  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d6a  00000000  00000000  0002c1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017c0  00000000  00000000  0002ff40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000126f  00000000  00000000  00031700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030faf  00000000  00000000  0003296f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f7b5  00000000  00000000  0006391e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00110a36  00000000  00000000  000830d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00193b09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000735c  00000000  00000000  00193b4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0019aea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d8 	.word	0x200401d8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800df68 	.word	0x0800df68

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401dc 	.word	0x200401dc
 80001fc:	0800df68 	.word	0x0800df68

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <_ZN2SD12resample_CCREs>:
	TIM_HandleTypeDef* htim_ptr; // pointer to timer handle for transducers
	DMA_HandleTypeDef* hdma_ptr; // pointer to dma handle for tim up
	bool need_refill; // bool that represents if a refill is needed for producer_buf

	// resamples the input to be a 16 bit unsigned int with value from 0 to ARR
	uint16_t resample_CCR (int16_t s16) {
 8000f04:	b480      	push	{r7}
 8000f06:	b087      	sub	sp, #28
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	807b      	strh	r3, [r7, #2]
		uint16_t u16 = s16 + 32768u;
 8000f10:	887b      	ldrh	r3, [r7, #2]
 8000f12:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8000f16:	82fb      	strh	r3, [r7, #22]
		uint32_t t = (uint32_t)u16 * (uint32_t)(htim_ptr->Instance->ARR + 1) / 2;
 8000f18:	8afb      	ldrh	r3, [r7, #22]
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8000f20:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000f22:	6812      	ldr	r2, [r2, #0]
 8000f24:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000f26:	3201      	adds	r2, #1
 8000f28:	fb02 f303 	mul.w	r3, r2, r3
 8000f2c:	085b      	lsrs	r3, r3, #1
 8000f2e:	613b      	str	r3, [r7, #16]
		uint16_t resampled = (uint16_t)(t >> 16) + 200;
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	0c1b      	lsrs	r3, r3, #16
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	33c8      	adds	r3, #200	@ 0xc8
 8000f38:	81fb      	strh	r3, [r7, #14]
		return resampled;
 8000f3a:	89fb      	ldrh	r3, [r7, #14]
	}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	371c      	adds	r7, #28
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <_ZN2SD16wav_seek_to_dataEPm>:

	// Minimal WAV header skip: find "data" chunk and its size.
	FRESULT wav_seek_to_data (uint32_t *data_bytes_out) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b08a      	sub	sp, #40	@ 0x28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
		typedef struct { char id[4]; uint32_t size; } chunk_t;
		uint8_t hdr[12];
		UINT br;

		// Read RIFF header (12 bytes): "RIFF", size, "WAVE"
		FRESULT fr = f_read(&file, hdr, sizeof(hdr), &br);
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	f107 0118 	add.w	r1, r7, #24
 8000f5c:	220c      	movs	r2, #12
 8000f5e:	f009 fd85 	bl	800aa6c <f_read>
 8000f62:	4603      	mov	r3, r0
 8000f64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (fr != FR_OK || br != sizeof(hdr))
 8000f68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d102      	bne.n	8000f76 <_ZN2SD16wav_seek_to_dataEPm+0x2e>
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	2b0c      	cmp	r3, #12
 8000f74:	d001      	beq.n	8000f7a <_ZN2SD16wav_seek_to_dataEPm+0x32>
			return FR_DISK_ERR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e04d      	b.n	8001016 <_ZN2SD16wav_seek_to_dataEPm+0xce>

		if (memcmp(hdr, "RIFF", 4) || memcmp(hdr+8, "WAVE", 4))
 8000f7a:	f107 0318 	add.w	r3, r7, #24
 8000f7e:	2204      	movs	r2, #4
 8000f80:	4927      	ldr	r1, [pc, #156]	@ (8001020 <_ZN2SD16wav_seek_to_dataEPm+0xd8>)
 8000f82:	4618      	mov	r0, r3
 8000f84:	f00b fa02 	bl	800c38c <memcmp>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d10a      	bne.n	8000fa4 <_ZN2SD16wav_seek_to_dataEPm+0x5c>
 8000f8e:	f107 0318 	add.w	r3, r7, #24
 8000f92:	3308      	adds	r3, #8
 8000f94:	2204      	movs	r2, #4
 8000f96:	4923      	ldr	r1, [pc, #140]	@ (8001024 <_ZN2SD16wav_seek_to_dataEPm+0xdc>)
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f00b f9f7 	bl	800c38c <memcmp>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <_ZN2SD16wav_seek_to_dataEPm+0x60>
			return FR_INT_ERR;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	e036      	b.n	8001016 <_ZN2SD16wav_seek_to_dataEPm+0xce>

		// Iterate chunks until we find "data"
		while (true) {
			chunk_t ck;
			fr = f_read(&file, &ck, sizeof(ck), &br);
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f107 0314 	add.w	r3, r7, #20
 8000fae:	f107 010c 	add.w	r1, r7, #12
 8000fb2:	2208      	movs	r2, #8
 8000fb4:	f009 fd5a 	bl	800aa6c <f_read>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (fr != FR_OK || br != sizeof(ck))
 8000fbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d102      	bne.n	8000fcc <_ZN2SD16wav_seek_to_dataEPm+0x84>
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	2b08      	cmp	r3, #8
 8000fca:	d001      	beq.n	8000fd0 <_ZN2SD16wav_seek_to_dataEPm+0x88>
				return FR_DISK_ERR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e022      	b.n	8001016 <_ZN2SD16wav_seek_to_dataEPm+0xce>

			if (!memcmp(ck.id, "data", 4)) {
 8000fd0:	f107 030c 	add.w	r3, r7, #12
 8000fd4:	2204      	movs	r2, #4
 8000fd6:	4914      	ldr	r1, [pc, #80]	@ (8001028 <_ZN2SD16wav_seek_to_dataEPm+0xe0>)
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f00b f9d7 	bl	800c38c <memcmp>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d107      	bne.n	8000ff4 <_ZN2SD16wav_seek_to_dataEPm+0xac>
				if (data_bytes_out)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d002      	beq.n	8000ff0 <_ZN2SD16wav_seek_to_dataEPm+0xa8>
					*data_bytes_out = ck.size;
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	601a      	str	r2, [r3, #0]

				return FR_OK; // file pointer now at start of PCM data
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	e010      	b.n	8001016 <_ZN2SD16wav_seek_to_dataEPm+0xce>
			}

			// Skip this chunk
			fr = f_lseek(&file, f_tell(&file) + ck.size);
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	699a      	ldr	r2, [r3, #24]
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	4619      	mov	r1, r3
 8001000:	f009 fe93 	bl	800ad2a <f_lseek>
 8001004:	4603      	mov	r3, r0
 8001006:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (fr != FR_OK) return fr;
 800100a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0ca      	beq.n	8000fa8 <_ZN2SD16wav_seek_to_dataEPm+0x60>
 8001012:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
		}
	}
 8001016:	4618      	mov	r0, r3
 8001018:	3728      	adds	r7, #40	@ 0x28
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	0800df80 	.word	0x0800df80
 8001024:	0800df88 	.word	0x0800df88
 8001028:	0800df90 	.word	0x0800df90

0800102c <_ZN2SD13fill_from_wavEPt>:

	// Fill a CCR buffer from the WAV file
	void fill_from_wav (uint16_t *dst) {
 800102c:	b590      	push	{r4, r7, lr}
 800102e:	b089      	sub	sp, #36	@ 0x24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
		UINT received = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	60bb      	str	r3, [r7, #8]

		// Read directly into dst buffer
		FRESULT fr = f_read(&file, (uint8_t*)dst, BUFFER_SIZE * sizeof(int16_t), &received);
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f107 0308 	add.w	r3, r7, #8
 8001040:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001044:	6839      	ldr	r1, [r7, #0]
 8001046:	f009 fd11 	bl	800aa6c <f_read>
 800104a:	4603      	mov	r3, r0
 800104c:	75fb      	strb	r3, [r7, #23]
		if (fr != FR_OK)
 800104e:	7dfb      	ldrb	r3, [r7, #23]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d004      	beq.n	800105e <_ZN2SD13fill_from_wavEPt+0x32>
			printf("f_read failed with code: %d\r\n", fr);
 8001054:	7dfb      	ldrb	r3, [r7, #23]
 8001056:	4619      	mov	r1, r3
 8001058:	481b      	ldr	r0, [pc, #108]	@ (80010c8 <_ZN2SD13fill_from_wavEPt+0x9c>)
 800105a:	f00b f84f 	bl	800c0fc <iprintf>

		// Rescale in place
		uint32_t samples_read = received / sizeof(int16_t); //same as received >> 1
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	085b      	lsrs	r3, r3, #1
 8001062:	613b      	str	r3, [r7, #16]
		for (uint32_t i = 0; i < samples_read; i++) {
 8001064:	2300      	movs	r3, #0
 8001066:	61fb      	str	r3, [r7, #28]
 8001068:	e014      	b.n	8001094 <_ZN2SD13fill_from_wavEPt+0x68>
			int16_t s16 = ((int16_t*)dst)[i];
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	4413      	add	r3, r2
 8001072:	881b      	ldrh	r3, [r3, #0]
 8001074:	81fb      	strh	r3, [r7, #14]
			dst[i] = resample_CCR(s16);
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	683a      	ldr	r2, [r7, #0]
 800107c:	18d4      	adds	r4, r2, r3
 800107e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001082:	4619      	mov	r1, r3
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff ff3d 	bl	8000f04 <_ZN2SD12resample_CCREs>
 800108a:	4603      	mov	r3, r0
 800108c:	8023      	strh	r3, [r4, #0]
		for (uint32_t i = 0; i < samples_read; i++) {
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	3301      	adds	r3, #1
 8001092:	61fb      	str	r3, [r7, #28]
 8001094:	69fa      	ldr	r2, [r7, #28]
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	429a      	cmp	r2, r3
 800109a:	d3e6      	bcc.n	800106a <_ZN2SD13fill_from_wavEPt+0x3e>
		}

		// Pad remainder with zeros (i.e if end of file reached)
		for (uint32_t i = samples_read; i < BUFFER_SIZE; i++)
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	61bb      	str	r3, [r7, #24]
 80010a0:	e008      	b.n	80010b4 <_ZN2SD13fill_from_wavEPt+0x88>
			dst[i] = 0;
 80010a2:	69bb      	ldr	r3, [r7, #24]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	4413      	add	r3, r2
 80010aa:	2200      	movs	r2, #0
 80010ac:	801a      	strh	r2, [r3, #0]
		for (uint32_t i = samples_read; i < BUFFER_SIZE; i++)
 80010ae:	69bb      	ldr	r3, [r7, #24]
 80010b0:	3301      	adds	r3, #1
 80010b2:	61bb      	str	r3, [r7, #24]
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80010ba:	d3f2      	bcc.n	80010a2 <_ZN2SD13fill_from_wavEPt+0x76>
	}
 80010bc:	bf00      	nop
 80010be:	bf00      	nop
 80010c0:	3724      	adds	r7, #36	@ 0x24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd90      	pop	{r4, r7, pc}
 80010c6:	bf00      	nop
 80010c8:	0800df98 	.word	0x0800df98

080010cc <_ZN2SD4initEPKcP17TIM_HandleTypeDefP19__DMA_HandleTypeDef>:

public:
	SD() = default;

	void init(const char* filename_in, TIM_HandleTypeDef* htim_in, DMA_HandleTypeDef* hdma_in) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
 80010d8:	603b      	str	r3, [r7, #0]
		// set member variable values
		filename = filename_in;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80010e0:	461a      	mov	r2, r3
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	6313      	str	r3, [r2, #48]	@ 0x30
		htim_ptr = htim_in;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80010ec:	461a      	mov	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	63d3      	str	r3, [r2, #60]	@ 0x3c
		hdma_ptr = hdma_in;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80010f8:	461a      	mov	r2, r3
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	6413      	str	r3, [r2, #64]	@ 0x40

		// mount the SD card
		sd_mount();
 80010fe:	f000 fc6b 	bl	80019d8 <sd_mount>

		// open the file
		FRESULT fr = f_open(&file, filename, FA_READ);
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800110a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110c:	2201      	movs	r2, #1
 800110e:	4619      	mov	r1, r3
 8001110:	f009 fad4 	bl	800a6bc <f_open>
 8001114:	4603      	mov	r3, r0
 8001116:	75fb      	strb	r3, [r7, #23]
		if (fr != FR_OK)
 8001118:	7dfb      	ldrb	r3, [r7, #23]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d005      	beq.n	800112a <_ZN2SD4initEPKcP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x5e>
			printf("f_open failed with code: %d\r\n", fr);
 800111e:	7dfb      	ldrb	r3, [r7, #23]
 8001120:	4619      	mov	r1, r3
 8001122:	4836      	ldr	r0, [pc, #216]	@ (80011fc <_ZN2SD4initEPKcP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x130>)
 8001124:	f00a ffea 	bl	800c0fc <iprintf>
 8001128:	e007      	b.n	800113a <_ZN2SD4initEPKcP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x6e>
		else
			printf("f_open opened file %s\n", filename);
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	4619      	mov	r1, r3
 8001134:	4832      	ldr	r0, [pc, #200]	@ (8001200 <_ZN2SD4initEPKcP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x134>)
 8001136:	f00a ffe1 	bl	800c0fc <iprintf>

		uint32_t data_bytes = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	613b      	str	r3, [r7, #16]
		fr = wav_seek_to_data(&data_bytes);
 800113e:	f107 0310 	add.w	r3, r7, #16
 8001142:	4619      	mov	r1, r3
 8001144:	68f8      	ldr	r0, [r7, #12]
 8001146:	f7ff feff 	bl	8000f48 <_ZN2SD16wav_seek_to_dataEPm>
 800114a:	4603      	mov	r3, r0
 800114c:	75fb      	strb	r3, [r7, #23]
		if (fr != FR_OK)
 800114e:	7dfb      	ldrb	r3, [r7, #23]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d004      	beq.n	800115e <_ZN2SD4initEPKcP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x92>
			printf("wav_seek_to_data failed with code: %d\r\n", fr);
 8001154:	7dfb      	ldrb	r3, [r7, #23]
 8001156:	4619      	mov	r1, r3
 8001158:	482a      	ldr	r0, [pc, #168]	@ (8001204 <_ZN2SD4initEPKcP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x138>)
 800115a:	f00a ffcf 	bl	800c0fc <iprintf>

		// fill consumer and producer buffers
		fill_from_wav(consumer_buf);
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001166:	4619      	mov	r1, r3
 8001168:	68f8      	ldr	r0, [r7, #12]
 800116a:	f7ff ff5f 	bl	800102c <_ZN2SD13fill_from_wavEPt>
		fill_from_wav(producer_buf);
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001176:	4619      	mov	r1, r3
 8001178:	68f8      	ldr	r0, [r7, #12]
 800117a:	f7ff ff57 	bl	800102c <_ZN2SD13fill_from_wavEPt>

		// start tim PWM
		HAL_TIM_PWM_Start(htim_ptr, TIM_CHANNEL_1);
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f005 f921 	bl	80063d0 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(htim_ptr, TIM_CHANNEL_1);
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f006 f839 	bl	8007210 <HAL_TIMEx_PWMN_Start>

		// initialize DMA
		__HAL_TIM_ENABLE_DMA(htim_ptr, TIM_DMA_UPDATE);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80011a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	68da      	ldr	r2, [r3, #12]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80011b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80011b8:	60da      	str	r2, [r3, #12]
		HAL_DMA_RegisterCallback(hdma_ptr, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_XferCpltCallback);
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	4a11      	ldr	r2, [pc, #68]	@ (8001208 <_ZN2SD4initEPKcP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x13c>)
 80011c4:	2100      	movs	r1, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f001 fe90 	bl	8002eec <HAL_DMA_RegisterCallback>
		HAL_DMA_Start_IT(hdma_ptr, (uint32_t)consumer_buf, (uint32_t)&htim_ptr->Instance->CCR1, BUFFER_SIZE);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80011d2:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80011da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011dc:	4619      	mov	r1, r3
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80011e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	3334      	adds	r3, #52	@ 0x34
 80011ea:	461a      	mov	r2, r3
 80011ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80011f0:	f001 fd52 	bl	8002c98 <HAL_DMA_Start_IT>
	}
 80011f4:	bf00      	nop
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	0800dfb8 	.word	0x0800dfb8
 8001200:	0800dfd8 	.word	0x0800dfd8
 8001204:	0800dff0 	.word	0x0800dff0
 8001208:	08001325 	.word	0x08001325

0800120c <_ZN2SD13handle_dma_cbEv>:

	// this function gets called when a buffer is emptied
	void handle_dma_cb() {
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
		//swap buffers
		uint16_t* temp_buf = consumer_buf;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800121a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800121c:	60fb      	str	r3, [r7, #12]
		consumer_buf = producer_buf;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800122c:	6353      	str	r3, [r2, #52]	@ 0x34
		producer_buf = temp_buf;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001234:	461a      	mov	r2, r3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6393      	str	r3, [r2, #56]	@ 0x38

		// launch next DMA on the new consumer_buf
		HAL_DMA_Start_IT(
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001240:	6c18      	ldr	r0, [r3, #64]	@ 0x40
			hdma_ptr,
			(uint32_t)consumer_buf,
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
		HAL_DMA_Start_IT(
 800124a:	4619      	mov	r1, r3
			(uint32_t)&htim_ptr->Instance->CCR1,
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	3334      	adds	r3, #52	@ 0x34
		HAL_DMA_Start_IT(
 8001258:	461a      	mov	r2, r3
 800125a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800125e:	f001 fd1b 	bl	8002c98 <HAL_DMA_Start_IT>
			BUFFER_SIZE
		);

		//signal to refil the (now empty) producerbuffer
		need_refill = true;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001268:	2201      	movs	r2, #1
 800126a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
 800126e:	bf00      	nop
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <_ZN2SD10check_prodEv>:

	// checks if the producer buffer needs to be refilled, called by main driver
	void check_prod() {
 8001276:	b580      	push	{r7, lr}
 8001278:	b082      	sub	sp, #8
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
		if (need_refill) {
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001284:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001288:	2b00      	cmp	r3, #0
 800128a:	d00d      	beq.n	80012a8 <_ZN2SD10check_prodEv+0x32>
			fill_from_wav(producer_buf);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001294:	4619      	mov	r1, r3
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fec8 	bl	800102c <_ZN2SD13fill_from_wavEPt>
			need_refill = false;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		}
	}
 80012a8:	bf00      	nop
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_ZN2SDC1Ev>:
	SD() = default;
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80012be:	3314      	adds	r3, #20
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 80012c6:	6353      	str	r3, [r2, #52]	@ 0x34
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80012ce:	3334      	adds	r3, #52	@ 0x34
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 80012d6:	6393      	str	r3, [r2, #56]	@ 0x38
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4618      	mov	r0, r3
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <_Z10event_loopv>:

const char* filename = "433.wav"; // name of audio file to update CCR
SD sd; // sd object used to handle updating CCR based on audio file

// main loop
void event_loop() {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	while (true) {
        sd.check_prod();
 80012ec:	4801      	ldr	r0, [pc, #4]	@ (80012f4 <_Z10event_loopv+0xc>)
 80012ee:	f7ff ffc2 	bl	8001276 <_ZN2SD10check_prodEv>
 80012f2:	e7fb      	b.n	80012ec <_Z10event_loopv+0x4>
 80012f4:	200401f4 	.word	0x200401f4

080012f8 <_Z4initv>:
    }
}

// initialize program and start event_loop
void init() {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
	sd.init(filename, &htim1, &hdma_tim1_up);
 80012fc:	4b05      	ldr	r3, [pc, #20]	@ (8001314 <_Z4initv+0x1c>)
 80012fe:	6819      	ldr	r1, [r3, #0]
 8001300:	4b05      	ldr	r3, [pc, #20]	@ (8001318 <_Z4initv+0x20>)
 8001302:	4a06      	ldr	r2, [pc, #24]	@ (800131c <_Z4initv+0x24>)
 8001304:	4806      	ldr	r0, [pc, #24]	@ (8001320 <_Z4initv+0x28>)
 8001306:	f7ff fee1 	bl	80010cc <_ZN2SD4initEPKcP17TIM_HandleTypeDefP19__DMA_HandleTypeDef>
	event_loop();
 800130a:	f7ff ffed 	bl	80012e8 <_Z10event_loopv>
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20040000 	.word	0x20040000
 8001318:	20043440 	.word	0x20043440
 800131c:	200433f4 	.word	0x200433f4
 8001320:	200401f4 	.word	0x200401f4

08001324 <HAL_DMA_XferCpltCallback>:

// HAL C functions
extern "C" {

void HAL_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	if(hdma == &hdma_tim1_up)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a05      	ldr	r2, [pc, #20]	@ (8001344 <HAL_DMA_XferCpltCallback+0x20>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d102      	bne.n	800133a <HAL_DMA_XferCpltCallback+0x16>
		sd.handle_dma_cb();
 8001334:	4804      	ldr	r0, [pc, #16]	@ (8001348 <HAL_DMA_XferCpltCallback+0x24>)
 8001336:	f7ff ff69 	bl	800120c <_ZN2SD13handle_dma_cbEv>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20043440 	.word	0x20043440
 8001348:	200401f4 	.word	0x200401f4

0800134c <HAL_PostInit>:

// called by main.h allows for C++ projects
void HAL_PostInit() {
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
    init();
 8001350:	f7ff ffd2 	bl	80012f8 <_Z4initv>
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}

08001358 <_Z41__static_initialization_and_destruction_0v>:

}
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
SD sd; // sd object used to handle updating CCR based on audio file
 800135c:	4802      	ldr	r0, [pc, #8]	@ (8001368 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800135e:	f7ff ffa7 	bl	80012b0 <_ZN2SDC1Ev>
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	200401f4 	.word	0x200401f4

0800136c <_GLOBAL__sub_I_filename>:
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
 8001370:	f7ff fff2 	bl	8001358 <_Z41__static_initialization_and_destruction_0v>
 8001374:	bd80      	pop	{r7, pc}

08001376 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800137a:	f001 fa5e 	bl	800283a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137e:	f000 f80e 	bl	800139e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001382:	f000 f9d7 	bl	8001734 <MX_GPIO_Init>
  MX_DMA_Init();
 8001386:	f000 f993 	bl	80016b0 <MX_DMA_Init>
  MX_TIM1_Init();
 800138a:	f000 f8e3 	bl	8001554 <MX_TIM1_Init>
  MX_SPI1_Init();
 800138e:	f000 f8a3 	bl	80014d8 <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 8001392:	f000 f855 	bl	8001440 <MX_LPUART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_PostInit();
 8001396:	f7ff ffd9 	bl	800134c <HAL_PostInit>
  while (1)
 800139a:	bf00      	nop
 800139c:	e7fd      	b.n	800139a <main+0x24>

0800139e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b096      	sub	sp, #88	@ 0x58
 80013a2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	2244      	movs	r2, #68	@ 0x44
 80013aa:	2100      	movs	r1, #0
 80013ac:	4618      	mov	r0, r3
 80013ae:	f00a fffd 	bl	800c3ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b2:	463b      	mov	r3, r7
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80013c0:	2000      	movs	r0, #0
 80013c2:	f002 f8d5 	bl	8003570 <HAL_PWREx_ControlVoltageScaling>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80013cc:	f000 fa1c 	bl	8001808 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80013d0:	2310      	movs	r3, #16
 80013d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013d4:	2301      	movs	r3, #1
 80013d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013dc:	2360      	movs	r3, #96	@ 0x60
 80013de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e0:	2302      	movs	r3, #2
 80013e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013e4:	2301      	movs	r3, #1
 80013e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013e8:	2301      	movs	r3, #1
 80013ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80013ec:	233c      	movs	r3, #60	@ 0x3c
 80013ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013f0:	2302      	movs	r3, #2
 80013f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013f4:	2302      	movs	r3, #2
 80013f6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	4618      	mov	r0, r3
 8001402:	f002 f969 	bl	80036d8 <HAL_RCC_OscConfig>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800140c:	f000 f9fc 	bl	8001808 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001410:	230f      	movs	r3, #15
 8001412:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001414:	2303      	movs	r3, #3
 8001416:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001418:	2300      	movs	r3, #0
 800141a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001420:	2300      	movs	r3, #0
 8001422:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001424:	463b      	mov	r3, r7
 8001426:	2105      	movs	r1, #5
 8001428:	4618      	mov	r0, r3
 800142a:	f002 fd6f 	bl	8003f0c <HAL_RCC_ClockConfig>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001434:	f000 f9e8 	bl	8001808 <Error_Handler>
  }
}
 8001438:	bf00      	nop
 800143a:	3758      	adds	r7, #88	@ 0x58
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001444:	4b22      	ldr	r3, [pc, #136]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 8001446:	4a23      	ldr	r2, [pc, #140]	@ (80014d4 <MX_LPUART1_UART_Init+0x94>)
 8001448:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800144a:	4b21      	ldr	r3, [pc, #132]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 800144c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001450:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001452:	4b1f      	ldr	r3, [pc, #124]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001458:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800145e:	4b1c      	ldr	r3, [pc, #112]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001464:	4b1a      	ldr	r3, [pc, #104]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 8001466:	220c      	movs	r2, #12
 8001468:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146a:	4b19      	ldr	r3, [pc, #100]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001470:	4b17      	ldr	r3, [pc, #92]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 8001472:	2200      	movs	r2, #0
 8001474:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001476:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 8001478:	2200      	movs	r2, #0
 800147a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800147c:	4b14      	ldr	r3, [pc, #80]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 800147e:	2200      	movs	r2, #0
 8001480:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001482:	4b13      	ldr	r3, [pc, #76]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 8001484:	2200      	movs	r2, #0
 8001486:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001488:	4811      	ldr	r0, [pc, #68]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 800148a:	f006 f8a6 	bl	80075da <HAL_UART_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001494:	f000 f9b8 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001498:	2100      	movs	r1, #0
 800149a:	480d      	ldr	r0, [pc, #52]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 800149c:	f006 fed0 	bl	8008240 <HAL_UARTEx_SetTxFifoThreshold>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80014a6:	f000 f9af 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014aa:	2100      	movs	r1, #0
 80014ac:	4808      	ldr	r0, [pc, #32]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 80014ae:	f006 ff05 	bl	80082bc <HAL_UARTEx_SetRxFifoThreshold>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80014b8:	f000 f9a6 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80014bc:	4804      	ldr	r0, [pc, #16]	@ (80014d0 <MX_LPUART1_UART_Init+0x90>)
 80014be:	f006 fe86 	bl	80081ce <HAL_UARTEx_DisableFifoMode>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80014c8:	f000 f99e 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	2004323c 	.word	0x2004323c
 80014d4:	40008000 	.word	0x40008000

080014d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014dc:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <MX_SPI1_Init+0x74>)
 80014de:	4a1c      	ldr	r2, [pc, #112]	@ (8001550 <MX_SPI1_Init+0x78>)
 80014e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014e2:	4b1a      	ldr	r3, [pc, #104]	@ (800154c <MX_SPI1_Init+0x74>)
 80014e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014ea:	4b18      	ldr	r3, [pc, #96]	@ (800154c <MX_SPI1_Init+0x74>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014f0:	4b16      	ldr	r3, [pc, #88]	@ (800154c <MX_SPI1_Init+0x74>)
 80014f2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80014f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014f8:	4b14      	ldr	r3, [pc, #80]	@ (800154c <MX_SPI1_Init+0x74>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014fe:	4b13      	ldr	r3, [pc, #76]	@ (800154c <MX_SPI1_Init+0x74>)
 8001500:	2200      	movs	r2, #0
 8001502:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001504:	4b11      	ldr	r3, [pc, #68]	@ (800154c <MX_SPI1_Init+0x74>)
 8001506:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800150a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800150c:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <MX_SPI1_Init+0x74>)
 800150e:	2220      	movs	r2, #32
 8001510:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <MX_SPI1_Init+0x74>)
 8001514:	2200      	movs	r2, #0
 8001516:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001518:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <MX_SPI1_Init+0x74>)
 800151a:	2200      	movs	r2, #0
 800151c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800151e:	4b0b      	ldr	r3, [pc, #44]	@ (800154c <MX_SPI1_Init+0x74>)
 8001520:	2200      	movs	r2, #0
 8001522:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001524:	4b09      	ldr	r3, [pc, #36]	@ (800154c <MX_SPI1_Init+0x74>)
 8001526:	2207      	movs	r2, #7
 8001528:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800152a:	4b08      	ldr	r3, [pc, #32]	@ (800154c <MX_SPI1_Init+0x74>)
 800152c:	2200      	movs	r2, #0
 800152e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001530:	4b06      	ldr	r3, [pc, #24]	@ (800154c <MX_SPI1_Init+0x74>)
 8001532:	2208      	movs	r2, #8
 8001534:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001536:	4805      	ldr	r0, [pc, #20]	@ (800154c <MX_SPI1_Init+0x74>)
 8001538:	f003 fcbe 	bl	8004eb8 <HAL_SPI_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001542:	f000 f961 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200432d0 	.word	0x200432d0
 8001550:	40013000 	.word	0x40013000

08001554 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b09a      	sub	sp, #104	@ 0x68
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001568:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001574:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
 8001584:	615a      	str	r2, [r3, #20]
 8001586:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	222c      	movs	r2, #44	@ 0x2c
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f00a ff0c 	bl	800c3ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001594:	4b44      	ldr	r3, [pc, #272]	@ (80016a8 <MX_TIM1_Init+0x154>)
 8001596:	4a45      	ldr	r2, [pc, #276]	@ (80016ac <MX_TIM1_Init+0x158>)
 8001598:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800159a:	4b43      	ldr	r3, [pc, #268]	@ (80016a8 <MX_TIM1_Init+0x154>)
 800159c:	2200      	movs	r2, #0
 800159e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a0:	4b41      	ldr	r3, [pc, #260]	@ (80016a8 <MX_TIM1_Init+0x154>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2999;
 80015a6:	4b40      	ldr	r3, [pc, #256]	@ (80016a8 <MX_TIM1_Init+0x154>)
 80015a8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80015ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ae:	4b3e      	ldr	r3, [pc, #248]	@ (80016a8 <MX_TIM1_Init+0x154>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015b4:	4b3c      	ldr	r3, [pc, #240]	@ (80016a8 <MX_TIM1_Init+0x154>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ba:	4b3b      	ldr	r3, [pc, #236]	@ (80016a8 <MX_TIM1_Init+0x154>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015c0:	4839      	ldr	r0, [pc, #228]	@ (80016a8 <MX_TIM1_Init+0x154>)
 80015c2:	f004 fe4d 	bl	8006260 <HAL_TIM_Base_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80015cc:	f000 f91c 	bl	8001808 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015d6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80015da:	4619      	mov	r1, r3
 80015dc:	4832      	ldr	r0, [pc, #200]	@ (80016a8 <MX_TIM1_Init+0x154>)
 80015de:	f005 f911 	bl	8006804 <HAL_TIM_ConfigClockSource>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80015e8:	f000 f90e 	bl	8001808 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015ec:	482e      	ldr	r0, [pc, #184]	@ (80016a8 <MX_TIM1_Init+0x154>)
 80015ee:	f004 fe8e 	bl	800630e <HAL_TIM_PWM_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80015f8:	f000 f906 	bl	8001808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fc:	2300      	movs	r3, #0
 80015fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001600:	2300      	movs	r3, #0
 8001602:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001604:	2300      	movs	r3, #0
 8001606:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001608:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800160c:	4619      	mov	r1, r3
 800160e:	4826      	ldr	r0, [pc, #152]	@ (80016a8 <MX_TIM1_Init+0x154>)
 8001610:	f005 feb8 	bl	8007384 <HAL_TIMEx_MasterConfigSynchronization>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800161a:	f000 f8f5 	bl	8001808 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800161e:	2360      	movs	r3, #96	@ 0x60
 8001620:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001626:	2300      	movs	r3, #0
 8001628:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800162a:	2300      	movs	r3, #0
 800162c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800162e:	2300      	movs	r3, #0
 8001630:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001632:	2300      	movs	r3, #0
 8001634:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001636:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800163a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800163c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001640:	2200      	movs	r2, #0
 8001642:	4619      	mov	r1, r3
 8001644:	4818      	ldr	r0, [pc, #96]	@ (80016a8 <MX_TIM1_Init+0x154>)
 8001646:	f004 ffc9 	bl	80065dc <HAL_TIM_PWM_ConfigChannel>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001650:	f000 f8da 	bl	8001808 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001654:	2300      	movs	r3, #0
 8001656:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001658:	2300      	movs	r3, #0
 800165a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001668:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800166c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001672:	2300      	movs	r3, #0
 8001674:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001676:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001680:	2300      	movs	r3, #0
 8001682:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001684:	1d3b      	adds	r3, r7, #4
 8001686:	4619      	mov	r1, r3
 8001688:	4807      	ldr	r0, [pc, #28]	@ (80016a8 <MX_TIM1_Init+0x154>)
 800168a:	f005 ff03 	bl	8007494 <HAL_TIMEx_ConfigBreakDeadTime>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001694:	f000 f8b8 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001698:	4803      	ldr	r0, [pc, #12]	@ (80016a8 <MX_TIM1_Init+0x154>)
 800169a:	f000 ff3d 	bl	8002518 <HAL_TIM_MspPostInit>

}
 800169e:	bf00      	nop
 80016a0:	3768      	adds	r7, #104	@ 0x68
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	200433f4 	.word	0x200433f4
 80016ac:	40012c00 	.word	0x40012c00

080016b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001730 <MX_DMA_Init+0x80>)
 80016b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001730 <MX_DMA_Init+0x80>)
 80016bc:	f043 0304 	orr.w	r3, r3, #4
 80016c0:	6493      	str	r3, [r2, #72]	@ 0x48
 80016c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001730 <MX_DMA_Init+0x80>)
 80016c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016c6:	f003 0304 	and.w	r3, r3, #4
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ce:	4b18      	ldr	r3, [pc, #96]	@ (8001730 <MX_DMA_Init+0x80>)
 80016d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016d2:	4a17      	ldr	r2, [pc, #92]	@ (8001730 <MX_DMA_Init+0x80>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80016da:	4b15      	ldr	r3, [pc, #84]	@ (8001730 <MX_DMA_Init+0x80>)
 80016dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2100      	movs	r1, #0
 80016ea:	200b      	movs	r0, #11
 80016ec:	f001 f9f5 	bl	8002ada <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016f0:	200b      	movs	r0, #11
 80016f2:	f001 fa0e 	bl	8002b12 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2100      	movs	r1, #0
 80016fa:	200c      	movs	r0, #12
 80016fc:	f001 f9ed 	bl	8002ada <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001700:	200c      	movs	r0, #12
 8001702:	f001 fa06 	bl	8002b12 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2100      	movs	r1, #0
 800170a:	200d      	movs	r0, #13
 800170c:	f001 f9e5 	bl	8002ada <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001710:	200d      	movs	r0, #13
 8001712:	f001 f9fe 	bl	8002b12 <HAL_NVIC_EnableIRQ>
  /* DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX1_OVR_IRQn, 0, 0);
 8001716:	2200      	movs	r2, #0
 8001718:	2100      	movs	r1, #0
 800171a:	205e      	movs	r0, #94	@ 0x5e
 800171c:	f001 f9dd 	bl	8002ada <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX1_OVR_IRQn);
 8001720:	205e      	movs	r0, #94	@ 0x5e
 8001722:	f001 f9f6 	bl	8002b12 <HAL_NVIC_EnableIRQ>

}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40021000 	.word	0x40021000

08001734 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08a      	sub	sp, #40	@ 0x28
 8001738:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173a:	f107 0314 	add.w	r3, r7, #20
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]
 8001746:	60da      	str	r2, [r3, #12]
 8001748:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800174a:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <MX_GPIO_Init+0xa8>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	4a23      	ldr	r2, [pc, #140]	@ (80017dc <MX_GPIO_Init+0xa8>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001756:	4b21      	ldr	r3, [pc, #132]	@ (80017dc <MX_GPIO_Init+0xa8>)
 8001758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001762:	4b1e      	ldr	r3, [pc, #120]	@ (80017dc <MX_GPIO_Init+0xa8>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	4a1d      	ldr	r2, [pc, #116]	@ (80017dc <MX_GPIO_Init+0xa8>)
 8001768:	f043 0304 	orr.w	r3, r3, #4
 800176c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176e:	4b1b      	ldr	r3, [pc, #108]	@ (80017dc <MX_GPIO_Init+0xa8>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	f003 0304 	and.w	r3, r3, #4
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800177a:	4b18      	ldr	r3, [pc, #96]	@ (80017dc <MX_GPIO_Init+0xa8>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	4a17      	ldr	r2, [pc, #92]	@ (80017dc <MX_GPIO_Init+0xa8>)
 8001780:	f043 0310 	orr.w	r3, r3, #16
 8001784:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001786:	4b15      	ldr	r3, [pc, #84]	@ (80017dc <MX_GPIO_Init+0xa8>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178a:	f003 0310 	and.w	r3, r3, #16
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001792:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <MX_GPIO_Init+0xa8>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001796:	4a11      	ldr	r2, [pc, #68]	@ (80017dc <MX_GPIO_Init+0xa8>)
 8001798:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800179c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800179e:	4b0f      	ldr	r3, [pc, #60]	@ (80017dc <MX_GPIO_Init+0xa8>)
 80017a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017a6:	607b      	str	r3, [r7, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80017aa:	f001 ff85 	bl	80036b8 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80017ae:	2201      	movs	r2, #1
 80017b0:	2120      	movs	r1, #32
 80017b2:	480b      	ldr	r0, [pc, #44]	@ (80017e0 <MX_GPIO_Init+0xac>)
 80017b4:	f001 fea4 	bl	8003500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80017b8:	2320      	movs	r3, #32
 80017ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017bc:	2301      	movs	r3, #1
 80017be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c4:	2302      	movs	r3, #2
 80017c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	4619      	mov	r1, r3
 80017ce:	4804      	ldr	r0, [pc, #16]	@ (80017e0 <MX_GPIO_Init+0xac>)
 80017d0:	f001 fd04 	bl	80031dc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80017d4:	bf00      	nop
 80017d6:	3728      	adds	r7, #40	@ 0x28
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	40021000 	.word	0x40021000
 80017e0:	48000800 	.word	0x48000800

080017e4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80017ec:	1d39      	adds	r1, r7, #4
 80017ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017f2:	2201      	movs	r2, #1
 80017f4:	4803      	ldr	r0, [pc, #12]	@ (8001804 <__io_putchar+0x20>)
 80017f6:	f005 ff40 	bl	800767a <HAL_UART_Transmit>
  return ch;
 80017fa:	687b      	ldr	r3, [r7, #4]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	2004323c 	.word	0x2004323c

08001808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800180c:	b672      	cpsid	i
}
 800180e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <Error_Handler+0x8>

08001814 <SD_disk_status>:
#include "diskio.h"
#include "sd_spi.h"
#include "ff_gen_drv.h"


DSTATUS SD_disk_status(BYTE drv) {
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <SD_disk_status+0x14>
        return STA_NOINIT;
 8001824:	2301      	movs	r3, #1
 8001826:	e000      	b.n	800182a <SD_disk_status+0x16>
    return 0;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <SD_disk_initialize>:

DSTATUS SD_disk_initialize(BYTE drv) {
 8001836:	b580      	push	{r7, lr}
 8001838:	b082      	sub	sp, #8
 800183a:	af00      	add	r7, sp, #0
 800183c:	4603      	mov	r3, r0
 800183e:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <SD_disk_initialize+0x14>
        return STA_NOINIT;
 8001846:	2301      	movs	r3, #1
 8001848:	e007      	b.n	800185a <SD_disk_initialize+0x24>

    return (SD_SPI_Init() == SD_OK) ? 0 : STA_NOINIT;
 800184a:	f000 fa45 	bl	8001cd8 <SD_SPI_Init>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	bf14      	ite	ne
 8001854:	2301      	movne	r3, #1
 8001856:	2300      	moveq	r3, #0
 8001858:	b2db      	uxtb	r3, r3
}
 800185a:	4618      	mov	r0, r3
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	4603      	mov	r3, r0
 8001872:	73fb      	strb	r3, [r7, #15]
    if (pdrv != 0 || count == 0)
 8001874:	7bfb      	ldrb	r3, [r7, #15]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d102      	bne.n	8001880 <SD_disk_read+0x1c>
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d101      	bne.n	8001884 <SD_disk_read+0x20>
        return RES_PARERR;
 8001880:	2304      	movs	r3, #4
 8001882:	e010      	b.n	80018a6 <SD_disk_read+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8001884:	4b0a      	ldr	r3, [pc, #40]	@ (80018b0 <SD_disk_read+0x4c>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d101      	bne.n	8001890 <SD_disk_read+0x2c>
 800188c:	2303      	movs	r3, #3
 800188e:	e00a      	b.n	80018a6 <SD_disk_read+0x42>
    return (SD_ReadBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	68b8      	ldr	r0, [r7, #8]
 8001896:	f000 fb11 	bl	8001ebc <SD_ReadBlocks>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	bf14      	ite	ne
 80018a0:	2301      	movne	r3, #1
 80018a2:	2300      	moveq	r3, #0
 80018a4:	b2db      	uxtb	r3, r3
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	200444e5 	.word	0x200444e5

080018b4 <SD_disk_write>:

DRESULT SD_disk_write(BYTE pdrv,  BYTE *buff, DWORD sector, UINT count) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60b9      	str	r1, [r7, #8]
 80018bc:	607a      	str	r2, [r7, #4]
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	4603      	mov	r3, r0
 80018c2:	73fb      	strb	r3, [r7, #15]
    if (pdrv || !count) return RES_PARERR;
 80018c4:	7bfb      	ldrb	r3, [r7, #15]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d102      	bne.n	80018d0 <SD_disk_write+0x1c>
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <SD_disk_write+0x20>
 80018d0:	2304      	movs	r3, #4
 80018d2:	e010      	b.n	80018f6 <SD_disk_write+0x42>
    if (!card_initialized) return RES_NOTRDY;
 80018d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <SD_disk_write+0x4c>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d101      	bne.n	80018e0 <SD_disk_write+0x2c>
 80018dc:	2303      	movs	r3, #3
 80018de:	e00a      	b.n	80018f6 <SD_disk_write+0x42>
    return (SD_WriteBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	68b8      	ldr	r0, [r7, #8]
 80018e6:	f000 fbbd 	bl	8002064 <SD_WriteBlocks>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	bf14      	ite	ne
 80018f0:	2301      	movne	r3, #1
 80018f2:	2300      	moveq	r3, #0
 80018f4:	b2db      	uxtb	r3, r3
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	200444e5 	.word	0x200444e5

08001904 <SD_disk_ioctl>:

DRESULT SD_disk_ioctl(BYTE pdrv, BYTE cmd, void *buff) {
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	603a      	str	r2, [r7, #0]
 800190e:	71fb      	strb	r3, [r7, #7]
 8001910:	460b      	mov	r3, r1
 8001912:	71bb      	strb	r3, [r7, #6]
    if (pdrv != 0)
 8001914:	79fb      	ldrb	r3, [r7, #7]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <SD_disk_ioctl+0x1a>
        return RES_PARERR;
 800191a:	2304      	movs	r3, #4
 800191c:	e022      	b.n	8001964 <SD_disk_ioctl+0x60>

    switch (cmd) {
 800191e:	79bb      	ldrb	r3, [r7, #6]
 8001920:	2b03      	cmp	r3, #3
 8001922:	d81e      	bhi.n	8001962 <SD_disk_ioctl+0x5e>
 8001924:	a201      	add	r2, pc, #4	@ (adr r2, 800192c <SD_disk_ioctl+0x28>)
 8001926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192a:	bf00      	nop
 800192c:	0800193d 	.word	0x0800193d
 8001930:	0800194d 	.word	0x0800194d
 8001934:	08001941 	.word	0x08001941
 8001938:	08001959 	.word	0x08001959
    case CTRL_SYNC:
        return RES_OK;
 800193c:	2300      	movs	r3, #0
 800193e:	e011      	b.n	8001964 <SD_disk_ioctl+0x60>
    case GET_SECTOR_SIZE:
        *(WORD *)buff = 512;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001946:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8001948:	2300      	movs	r3, #0
 800194a:	e00b      	b.n	8001964 <SD_disk_ioctl+0x60>
    case GET_SECTOR_COUNT:
        *(DWORD *)buff = 0x10000; // Example: 32MB SD card (65536 * 512)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001952:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8001954:	2300      	movs	r3, #0
 8001956:	e005      	b.n	8001964 <SD_disk_ioctl+0x60>
    case GET_BLOCK_SIZE:
        *(DWORD *)buff = 1;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	2201      	movs	r2, #1
 800195c:	601a      	str	r2, [r3, #0]
        return RES_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	e000      	b.n	8001964 <SD_disk_ioctl+0x60>
    default:
        return RES_PARERR;
 8001962:	2304      	movs	r3, #4
    }
}
 8001964:	4618      	mov	r0, r3
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <sd_get_space_kb>:
#include "ffconf.h"

char sd_path[4];
FATFS fs;

int sd_get_space_kb(void) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af00      	add	r7, sp, #0
	FATFS *pfs;
	DWORD fre_clust, tot_sect, fre_sect, total_kb, free_kb;
	FRESULT res = f_getfree(sd_path, &fre_clust, &pfs);
 8001976:	f107 0208 	add.w	r2, r7, #8
 800197a:	1d3b      	adds	r3, r7, #4
 800197c:	4619      	mov	r1, r3
 800197e:	4814      	ldr	r0, [pc, #80]	@ (80019d0 <sd_get_space_kb+0x60>)
 8001980:	f009 fbf7 	bl	800b172 <f_getfree>
 8001984:	4603      	mov	r3, r0
 8001986:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 8001988:	7ffb      	ldrb	r3, [r7, #31]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <sd_get_space_kb+0x22>
 800198e:	7ffb      	ldrb	r3, [r7, #31]
 8001990:	e01a      	b.n	80019c8 <sd_get_space_kb+0x58>

	tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	3b02      	subs	r3, #2
 8001998:	68ba      	ldr	r2, [r7, #8]
 800199a:	8952      	ldrh	r2, [r2, #10]
 800199c:	fb02 f303 	mul.w	r3, r2, r3
 80019a0:	61bb      	str	r3, [r7, #24]
	fre_sect = fre_clust * pfs->csize;
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	895b      	ldrh	r3, [r3, #10]
 80019a6:	461a      	mov	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	fb02 f303 	mul.w	r3, r2, r3
 80019ae:	617b      	str	r3, [r7, #20]
	total_kb = tot_sect / 2;
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	085b      	lsrs	r3, r3, #1
 80019b4:	613b      	str	r3, [r7, #16]
	free_kb = fre_sect / 2;
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	085b      	lsrs	r3, r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
	printf(" Total: %lu KB, Free: %lu KB\r\n", total_kb, free_kb);
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	6939      	ldr	r1, [r7, #16]
 80019c0:	4804      	ldr	r0, [pc, #16]	@ (80019d4 <sd_get_space_kb+0x64>)
 80019c2:	f00a fb9b 	bl	800c0fc <iprintf>
	return FR_OK;
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3720      	adds	r7, #32
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	200434a0 	.word	0x200434a0
 80019d4:	0800e020 	.word	0x0800e020

080019d8 <sd_mount>:

int sd_mount(void) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
	FRESULT res;
	extern uint8_t sd_is_sdhc(void);

	printf("Linking SD driver...\r\n");
 80019de:	4829      	ldr	r0, [pc, #164]	@ (8001a84 <sd_mount+0xac>)
 80019e0:	f00a fbf4 	bl	800c1cc <puts>
	if (FATFS_LinkDriver(&SD_Driver, sd_path) != 0) {
 80019e4:	4928      	ldr	r1, [pc, #160]	@ (8001a88 <sd_mount+0xb0>)
 80019e6:	4829      	ldr	r0, [pc, #164]	@ (8001a8c <sd_mount+0xb4>)
 80019e8:	f009 fcc4 	bl	800b374 <FATFS_LinkDriver>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d004      	beq.n	80019fc <sd_mount+0x24>
		printf("FATFS_LinkDriver failed\n");
 80019f2:	4827      	ldr	r0, [pc, #156]	@ (8001a90 <sd_mount+0xb8>)
 80019f4:	f00a fbea 	bl	800c1cc <puts>
		return FR_DISK_ERR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e03f      	b.n	8001a7c <sd_mount+0xa4>
	}

	printf("Initializing disk...\r\n");
 80019fc:	4825      	ldr	r0, [pc, #148]	@ (8001a94 <sd_mount+0xbc>)
 80019fe:	f00a fbe5 	bl	800c1cc <puts>
	DSTATUS stat = disk_initialize(0);
 8001a02:	2000      	movs	r0, #0
 8001a04:	f006 fd08 	bl	8008418 <disk_initialize>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	71fb      	strb	r3, [r7, #7]
	if (stat != 0) {
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00c      	beq.n	8001a2c <sd_mount+0x54>
		printf("disk_initialize failed: 0x%02X\n", stat);
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	4619      	mov	r1, r3
 8001a16:	4820      	ldr	r0, [pc, #128]	@ (8001a98 <sd_mount+0xc0>)
 8001a18:	f00a fb70 	bl	800c0fc <iprintf>
		printf("FR_NOT_READY\tTry Hard Reset or Check Connection/Power\r\n");
 8001a1c:	481f      	ldr	r0, [pc, #124]	@ (8001a9c <sd_mount+0xc4>)
 8001a1e:	f00a fbd5 	bl	800c1cc <puts>
		printf("Make sure \"MX_FATFS_Init\" is not being called in the main function\n"\
 8001a22:	481f      	ldr	r0, [pc, #124]	@ (8001aa0 <sd_mount+0xc8>)
 8001a24:	f00a fbd2 	bl	800c1cc <puts>
				"You need to disable its call in CubeMX->Project Manager->Advance Settings->Uncheck Generate code for MX_FATFS_Init\r\n");
		return FR_NOT_READY;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e027      	b.n	8001a7c <sd_mount+0xa4>
	}

	printf("Attempting mount at %s...\r\n", sd_path);
 8001a2c:	4916      	ldr	r1, [pc, #88]	@ (8001a88 <sd_mount+0xb0>)
 8001a2e:	481d      	ldr	r0, [pc, #116]	@ (8001aa4 <sd_mount+0xcc>)
 8001a30:	f00a fb64 	bl	800c0fc <iprintf>
	res = f_mount(&fs, sd_path, 1);
 8001a34:	2201      	movs	r2, #1
 8001a36:	4914      	ldr	r1, [pc, #80]	@ (8001a88 <sd_mount+0xb0>)
 8001a38:	481b      	ldr	r0, [pc, #108]	@ (8001aa8 <sd_mount+0xd0>)
 8001a3a:	f008 fdf9 	bl	800a630 <f_mount>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	71bb      	strb	r3, [r7, #6]
	if (res == FR_OK)
 8001a42:	79bb      	ldrb	r3, [r7, #6]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d113      	bne.n	8001a70 <sd_mount+0x98>
	{
		printf("SD card mounted successfully at %s\r\n", sd_path);
 8001a48:	490f      	ldr	r1, [pc, #60]	@ (8001a88 <sd_mount+0xb0>)
 8001a4a:	4818      	ldr	r0, [pc, #96]	@ (8001aac <sd_mount+0xd4>)
 8001a4c:	f00a fb56 	bl	800c0fc <iprintf>
		printf("Card Type: %s\r\n", sd_is_sdhc() ? "SDHC/SDXC" : "SDSC");
 8001a50:	f000 f936 	bl	8001cc0 <sd_is_sdhc>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <sd_mount+0x86>
 8001a5a:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <sd_mount+0xd8>)
 8001a5c:	e000      	b.n	8001a60 <sd_mount+0x88>
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <sd_mount+0xdc>)
 8001a60:	4619      	mov	r1, r3
 8001a62:	4815      	ldr	r0, [pc, #84]	@ (8001ab8 <sd_mount+0xe0>)
 8001a64:	f00a fb4a 	bl	800c0fc <iprintf>

		// Capacity and free space reporting
		sd_get_space_kb();
 8001a68:	f7ff ff82 	bl	8001970 <sd_get_space_kb>
		return FR_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	e005      	b.n	8001a7c <sd_mount+0xa4>
	}

	// Any other mount error
	printf("Mount failed with code: %d\r\n", res);
 8001a70:	79bb      	ldrb	r3, [r7, #6]
 8001a72:	4619      	mov	r1, r3
 8001a74:	4811      	ldr	r0, [pc, #68]	@ (8001abc <sd_mount+0xe4>)
 8001a76:	f00a fb41 	bl	800c0fc <iprintf>
	return res;
 8001a7a:	79bb      	ldrb	r3, [r7, #6]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	0800e044 	.word	0x0800e044
 8001a88:	200434a0 	.word	0x200434a0
 8001a8c:	0800e26c 	.word	0x0800e26c
 8001a90:	0800e05c 	.word	0x0800e05c
 8001a94:	0800e074 	.word	0x0800e074
 8001a98:	0800e08c 	.word	0x0800e08c
 8001a9c:	0800e0ac 	.word	0x0800e0ac
 8001aa0:	0800e0e4 	.word	0x0800e0e4
 8001aa4:	0800e19c 	.word	0x0800e19c
 8001aa8:	200434a4 	.word	0x200434a4
 8001aac:	0800e1b8 	.word	0x0800e1b8
 8001ab0:	0800e1e0 	.word	0x0800e1e0
 8001ab4:	0800e1ec 	.word	0x0800e1ec
 8001ab8:	0800e1f4 	.word	0x0800e1f4
 8001abc:	0800e204 	.word	0x0800e204

08001ac0 <HAL_SPI_TxCpltCallback>:

#if USE_DMA
volatile int dma_tx_done = 0;
volatile int dma_rx_done = 0;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
	if (hspi == &SD_SPI_HANDLE) dma_tx_done = 1;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a06      	ldr	r2, [pc, #24]	@ (8001ae4 <HAL_SPI_TxCpltCallback+0x24>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d102      	bne.n	8001ad6 <HAL_SPI_TxCpltCallback+0x16>
 8001ad0:	4b05      	ldr	r3, [pc, #20]	@ (8001ae8 <HAL_SPI_TxCpltCallback+0x28>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	200432d0 	.word	0x200432d0
 8001ae8:	200444dc 	.word	0x200444dc

08001aec <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) dma_rx_done = 1;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a06      	ldr	r2, [pc, #24]	@ (8001b10 <HAL_SPI_TxRxCpltCallback+0x24>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d102      	bne.n	8001b02 <HAL_SPI_TxRxCpltCallback+0x16>
 8001afc:	4b05      	ldr	r3, [pc, #20]	@ (8001b14 <HAL_SPI_TxRxCpltCallback+0x28>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	601a      	str	r2, [r3, #0]
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	200432d0 	.word	0x200432d0
 8001b14:	200444e0 	.word	0x200444e0

08001b18 <SD_TransmitByte>:
#endif

static void SD_TransmitByte(uint8_t data) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&SD_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 8001b22:	1df9      	adds	r1, r7, #7
 8001b24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b28:	2201      	movs	r2, #1
 8001b2a:	4803      	ldr	r0, [pc, #12]	@ (8001b38 <SD_TransmitByte+0x20>)
 8001b2c:	f003 fa67 	bl	8004ffe <HAL_SPI_Transmit>
}
 8001b30:	bf00      	nop
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	200432d0 	.word	0x200432d0

08001b3c <SD_ReceiveByte>:

static uint8_t SD_ReceiveByte(void) {
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF, data = 0;
 8001b42:	23ff      	movs	r3, #255	@ 0xff
 8001b44:	71fb      	strb	r3, [r7, #7]
 8001b46:	2300      	movs	r3, #0
 8001b48:	71bb      	strb	r3, [r7, #6]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dummy, &data, 1, HAL_MAX_DELAY);
 8001b4a:	1dba      	adds	r2, r7, #6
 8001b4c:	1df9      	adds	r1, r7, #7
 8001b4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	2301      	movs	r3, #1
 8001b56:	4804      	ldr	r0, [pc, #16]	@ (8001b68 <SD_ReceiveByte+0x2c>)
 8001b58:	f003 fbc7 	bl	80052ea <HAL_SPI_TransmitReceive>
    return data;
 8001b5c:	79bb      	ldrb	r3, [r7, #6]
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200432d0 	.word	0x200432d0

08001b6c <SD_TransmitBuffer>:

static void SD_TransmitBuffer(const uint8_t *buffer, uint16_t len) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	460b      	mov	r3, r1
 8001b76:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    dma_tx_done = 0;
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <SD_TransmitBuffer+0x34>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
    HAL_SPI_Transmit_DMA(&SD_SPI_HANDLE, (uint8_t *)buffer, len);
 8001b7e:	887b      	ldrh	r3, [r7, #2]
 8001b80:	461a      	mov	r2, r3
 8001b82:	6879      	ldr	r1, [r7, #4]
 8001b84:	4807      	ldr	r0, [pc, #28]	@ (8001ba4 <SD_TransmitBuffer+0x38>)
 8001b86:	f003 fdcf 	bl	8005728 <HAL_SPI_Transmit_DMA>
    while (!dma_tx_done);
 8001b8a:	bf00      	nop
 8001b8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ba0 <SD_TransmitBuffer+0x34>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0fb      	beq.n	8001b8c <SD_TransmitBuffer+0x20>
#else
    HAL_SPI_Transmit(&SD_SPI_HANDLE, (uint8_t *)buffer, len, HAL_MAX_DELAY);
#endif
}
 8001b94:	bf00      	nop
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200444dc 	.word	0x200444dc
 8001ba4:	200432d0 	.word	0x200432d0

08001ba8 <SD_ReceiveBuffer>:

static void SD_ReceiveBuffer(uint8_t *buffer, uint16_t len) {
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	807b      	strh	r3, [r7, #2]
#if USE_DMA
	static uint8_t tx_dummy[512];
    for (int i = 0; i < len; i++) tx_dummy[i] = 0xFF;  // Fill with 0xFF
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	e007      	b.n	8001bca <SD_ReceiveBuffer+0x22>
 8001bba:	4a0f      	ldr	r2, [pc, #60]	@ (8001bf8 <SD_ReceiveBuffer+0x50>)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	22ff      	movs	r2, #255	@ 0xff
 8001bc2:	701a      	strb	r2, [r3, #0]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	887b      	ldrh	r3, [r7, #2]
 8001bcc:	68fa      	ldr	r2, [r7, #12]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	dbf3      	blt.n	8001bba <SD_ReceiveBuffer+0x12>
    dma_rx_done = 0;
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bfc <SD_ReceiveBuffer+0x54>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
    HAL_SPI_TransmitReceive_DMA(&hspi1, tx_dummy, buffer, len);
 8001bd8:	887b      	ldrh	r3, [r7, #2]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	4906      	ldr	r1, [pc, #24]	@ (8001bf8 <SD_ReceiveBuffer+0x50>)
 8001bde:	4808      	ldr	r0, [pc, #32]	@ (8001c00 <SD_ReceiveBuffer+0x58>)
 8001be0:	f003 fe90 	bl	8005904 <HAL_SPI_TransmitReceive_DMA>
    while (!dma_rx_done);
 8001be4:	bf00      	nop
 8001be6:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <SD_ReceiveBuffer+0x54>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0fb      	beq.n	8001be6 <SD_ReceiveBuffer+0x3e>
#else
    for (uint16_t i = 0; i < len; i++) {
        buffer[i] = SD_ReceiveByte();
    }
#endif
}
 8001bee:	bf00      	nop
 8001bf0:	bf00      	nop
 8001bf2:	3710      	adds	r7, #16
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200444e8 	.word	0x200444e8
 8001bfc:	200444e0 	.word	0x200444e0
 8001c00:	200432d0 	.word	0x200432d0

08001c04 <SD_WaitReady>:

static SD_Status SD_WaitReady(void) {
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 500;
 8001c0a:	f000 fe7f 	bl	800290c <HAL_GetTick>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001c14:	607b      	str	r3, [r7, #4]
    uint8_t resp;
    do {
        resp = SD_ReceiveByte();
 8001c16:	f7ff ff91 	bl	8001b3c <SD_ReceiveByte>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	70fb      	strb	r3, [r7, #3]
        if (resp == 0xFF) return SD_OK;
 8001c1e:	78fb      	ldrb	r3, [r7, #3]
 8001c20:	2bff      	cmp	r3, #255	@ 0xff
 8001c22:	d101      	bne.n	8001c28 <SD_WaitReady+0x24>
 8001c24:	2300      	movs	r3, #0
 8001c26:	e006      	b.n	8001c36 <SD_WaitReady+0x32>
    } while (HAL_GetTick() < timeout);
 8001c28:	f000 fe70 	bl	800290c <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d8f0      	bhi.n	8001c16 <SD_WaitReady+0x12>
    return SD_ERROR;
 8001c34:	2301      	movs	r3, #1
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <SD_SendCommand>:

static uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg, uint8_t crc) {
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b084      	sub	sp, #16
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	4603      	mov	r3, r0
 8001c46:	6039      	str	r1, [r7, #0]
 8001c48:	71fb      	strb	r3, [r7, #7]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0xFF;
 8001c4e:	23ff      	movs	r3, #255	@ 0xff
 8001c50:	73fb      	strb	r3, [r7, #15]

    SD_WaitReady();
 8001c52:	f7ff ffd7 	bl	8001c04 <SD_WaitReady>
    SD_TransmitByte(0x40 | cmd);
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff ff5a 	bl	8001b18 <SD_TransmitByte>
    SD_TransmitByte(arg >> 24);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	0e1b      	lsrs	r3, r3, #24
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff ff54 	bl	8001b18 <SD_TransmitByte>
    SD_TransmitByte(arg >> 16);
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	0c1b      	lsrs	r3, r3, #16
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff ff4e 	bl	8001b18 <SD_TransmitByte>
    SD_TransmitByte(arg >> 8);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	0a1b      	lsrs	r3, r3, #8
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff ff48 	bl	8001b18 <SD_TransmitByte>
    SD_TransmitByte(arg);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff ff43 	bl	8001b18 <SD_TransmitByte>
    SD_TransmitByte(crc);
 8001c92:	79bb      	ldrb	r3, [r7, #6]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff3f 	bl	8001b18 <SD_TransmitByte>

    do {
        response = SD_ReceiveByte();
 8001c9a:	f7ff ff4f 	bl	8001b3c <SD_ReceiveByte>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	73bb      	strb	r3, [r7, #14]
    } while ((response & 0x80) && --retry);
 8001ca2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	da05      	bge.n	8001cb6 <SD_SendCommand+0x78>
 8001caa:	7bfb      	ldrb	r3, [r7, #15]
 8001cac:	3b01      	subs	r3, #1
 8001cae:	73fb      	strb	r3, [r7, #15]
 8001cb0:	7bfb      	ldrb	r3, [r7, #15]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1f1      	bne.n	8001c9a <SD_SendCommand+0x5c>

    return response;
 8001cb6:	7bbb      	ldrb	r3, [r7, #14]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <sd_is_sdhc>:

static uint8_t sdhc = 0;
uint8_t sd_is_sdhc(void) {
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
    return sdhc;
 8001cc4:	4b03      	ldr	r3, [pc, #12]	@ (8001cd4 <sd_is_sdhc+0x14>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	200444e4 	.word	0x200444e4

08001cd8 <SD_SPI_Init>:
uint8_t card_initialized = 0;

SD_Status SD_SPI_Init(void) {
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
    uint8_t i, response;
    uint8_t r7[4];
    uint32_t retry;

    SD_CS_HIGH();
 8001cde:	2201      	movs	r2, #1
 8001ce0:	2120      	movs	r1, #32
 8001ce2:	4873      	ldr	r0, [pc, #460]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001ce4:	f001 fc0c 	bl	8003500 <HAL_GPIO_WritePin>
    for (i = 0; i < 10; i++) SD_TransmitByte(0xFF);
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73fb      	strb	r3, [r7, #15]
 8001cec:	e005      	b.n	8001cfa <SD_SPI_Init+0x22>
 8001cee:	20ff      	movs	r0, #255	@ 0xff
 8001cf0:	f7ff ff12 	bl	8001b18 <SD_TransmitByte>
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	73fb      	strb	r3, [r7, #15]
 8001cfa:	7bfb      	ldrb	r3, [r7, #15]
 8001cfc:	2b09      	cmp	r3, #9
 8001cfe:	d9f6      	bls.n	8001cee <SD_SPI_Init+0x16>

    SD_CS_LOW();
 8001d00:	2200      	movs	r2, #0
 8001d02:	2120      	movs	r1, #32
 8001d04:	486a      	ldr	r0, [pc, #424]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001d06:	f001 fbfb 	bl	8003500 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD0, 0, 0x95);
 8001d0a:	2295      	movs	r2, #149	@ 0x95
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	2000      	movs	r0, #0
 8001d10:	f7ff ff95 	bl	8001c3e <SD_SendCommand>
 8001d14:	4603      	mov	r3, r0
 8001d16:	73bb      	strb	r3, [r7, #14]
    SD_CS_HIGH();
 8001d18:	2201      	movs	r2, #1
 8001d1a:	2120      	movs	r1, #32
 8001d1c:	4864      	ldr	r0, [pc, #400]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001d1e:	f001 fbef 	bl	8003500 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8001d22:	20ff      	movs	r0, #255	@ 0xff
 8001d24:	f7ff fef8 	bl	8001b18 <SD_TransmitByte>
    if (response != 0x01) return SD_ERROR;
 8001d28:	7bbb      	ldrb	r3, [r7, #14]
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d001      	beq.n	8001d32 <SD_SPI_Init+0x5a>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e0ba      	b.n	8001ea8 <SD_SPI_Init+0x1d0>

    SD_CS_LOW();
 8001d32:	2200      	movs	r2, #0
 8001d34:	2120      	movs	r1, #32
 8001d36:	485e      	ldr	r0, [pc, #376]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001d38:	f001 fbe2 	bl	8003500 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD8, 0x000001AA, 0x87);
 8001d3c:	2287      	movs	r2, #135	@ 0x87
 8001d3e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001d42:	2008      	movs	r0, #8
 8001d44:	f7ff ff7b 	bl	8001c3e <SD_SendCommand>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 4; i++) r7[i] = SD_ReceiveByte();
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	73fb      	strb	r3, [r7, #15]
 8001d50:	e00c      	b.n	8001d6c <SD_SPI_Init+0x94>
 8001d52:	7bfc      	ldrb	r4, [r7, #15]
 8001d54:	f7ff fef2 	bl	8001b3c <SD_ReceiveByte>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	f104 0310 	add.w	r3, r4, #16
 8001d60:	443b      	add	r3, r7
 8001d62:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8001d66:	7bfb      	ldrb	r3, [r7, #15]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	2b03      	cmp	r3, #3
 8001d70:	d9ef      	bls.n	8001d52 <SD_SPI_Init+0x7a>
    SD_CS_HIGH();
 8001d72:	2201      	movs	r2, #1
 8001d74:	2120      	movs	r1, #32
 8001d76:	484e      	ldr	r0, [pc, #312]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001d78:	f001 fbc2 	bl	8003500 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8001d7c:	20ff      	movs	r0, #255	@ 0xff
 8001d7e:	f7ff fecb 	bl	8001b18 <SD_TransmitByte>

    sdhc = 0;
 8001d82:	4b4c      	ldr	r3, [pc, #304]	@ (8001eb4 <SD_SPI_Init+0x1dc>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	701a      	strb	r2, [r3, #0]
    retry = HAL_GetTick() + 1000;
 8001d88:	f000 fdc0 	bl	800290c <HAL_GetTick>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001d92:	60bb      	str	r3, [r7, #8]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8001d94:	7bbb      	ldrb	r3, [r7, #14]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d15a      	bne.n	8001e50 <SD_SPI_Init+0x178>
 8001d9a:	79bb      	ldrb	r3, [r7, #6]
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d157      	bne.n	8001e50 <SD_SPI_Init+0x178>
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	2baa      	cmp	r3, #170	@ 0xaa
 8001da4:	d154      	bne.n	8001e50 <SD_SPI_Init+0x178>
        do {
            SD_CS_LOW();
 8001da6:	2200      	movs	r2, #0
 8001da8:	2120      	movs	r1, #32
 8001daa:	4841      	ldr	r0, [pc, #260]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001dac:	f001 fba8 	bl	8003500 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 8001db0:	22ff      	movs	r2, #255	@ 0xff
 8001db2:	2100      	movs	r1, #0
 8001db4:	2037      	movs	r0, #55	@ 0x37
 8001db6:	f7ff ff42 	bl	8001c3e <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0x40000000, 0xFF);
 8001dba:	22ff      	movs	r2, #255	@ 0xff
 8001dbc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001dc0:	2029      	movs	r0, #41	@ 0x29
 8001dc2:	f7ff ff3c 	bl	8001c3e <SD_SendCommand>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 8001dca:	2201      	movs	r2, #1
 8001dcc:	2120      	movs	r1, #32
 8001dce:	4838      	ldr	r0, [pc, #224]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001dd0:	f001 fb96 	bl	8003500 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8001dd4:	20ff      	movs	r0, #255	@ 0xff
 8001dd6:	f7ff fe9f 	bl	8001b18 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 8001dda:	7bbb      	ldrb	r3, [r7, #14]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d005      	beq.n	8001dec <SD_SPI_Init+0x114>
 8001de0:	f000 fd94 	bl	800290c <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d8dc      	bhi.n	8001da6 <SD_SPI_Init+0xce>

        if (response != 0x00) return SD_ERROR;
 8001dec:	7bbb      	ldrb	r3, [r7, #14]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <SD_SPI_Init+0x11e>
 8001df2:	2301      	movs	r3, #1
 8001df4:	e058      	b.n	8001ea8 <SD_SPI_Init+0x1d0>

        SD_CS_LOW();
 8001df6:	2200      	movs	r2, #0
 8001df8:	2120      	movs	r1, #32
 8001dfa:	482d      	ldr	r0, [pc, #180]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001dfc:	f001 fb80 	bl	8003500 <HAL_GPIO_WritePin>
        response = SD_SendCommand(CMD58, 0, 0xFF);
 8001e00:	22ff      	movs	r2, #255	@ 0xff
 8001e02:	2100      	movs	r1, #0
 8001e04:	203a      	movs	r0, #58	@ 0x3a
 8001e06:	f7ff ff1a 	bl	8001c3e <SD_SendCommand>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	73bb      	strb	r3, [r7, #14]
        uint8_t ocr[4];
        for (i = 0; i < 4; i++) ocr[i] = SD_ReceiveByte();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	73fb      	strb	r3, [r7, #15]
 8001e12:	e00c      	b.n	8001e2e <SD_SPI_Init+0x156>
 8001e14:	7bfc      	ldrb	r4, [r7, #15]
 8001e16:	f7ff fe91 	bl	8001b3c <SD_ReceiveByte>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	f104 0310 	add.w	r3, r4, #16
 8001e22:	443b      	add	r3, r7
 8001e24:	f803 2c10 	strb.w	r2, [r3, #-16]
 8001e28:	7bfb      	ldrb	r3, [r7, #15]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	73fb      	strb	r3, [r7, #15]
 8001e2e:	7bfb      	ldrb	r3, [r7, #15]
 8001e30:	2b03      	cmp	r3, #3
 8001e32:	d9ef      	bls.n	8001e14 <SD_SPI_Init+0x13c>
        SD_CS_HIGH();
 8001e34:	2201      	movs	r2, #1
 8001e36:	2120      	movs	r1, #32
 8001e38:	481d      	ldr	r0, [pc, #116]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001e3a:	f001 fb61 	bl	8003500 <HAL_GPIO_WritePin>
        if (ocr[0] & 0x40) sdhc = 1;
 8001e3e:	783b      	ldrb	r3, [r7, #0]
 8001e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d02a      	beq.n	8001e9e <SD_SPI_Init+0x1c6>
 8001e48:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb4 <SD_SPI_Init+0x1dc>)
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	701a      	strb	r2, [r3, #0]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8001e4e:	e026      	b.n	8001e9e <SD_SPI_Init+0x1c6>
    } else {
        do {
            SD_CS_LOW();
 8001e50:	2200      	movs	r2, #0
 8001e52:	2120      	movs	r1, #32
 8001e54:	4816      	ldr	r0, [pc, #88]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001e56:	f001 fb53 	bl	8003500 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 8001e5a:	22ff      	movs	r2, #255	@ 0xff
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	2037      	movs	r0, #55	@ 0x37
 8001e60:	f7ff feed 	bl	8001c3e <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0, 0xFF);
 8001e64:	22ff      	movs	r2, #255	@ 0xff
 8001e66:	2100      	movs	r1, #0
 8001e68:	2029      	movs	r0, #41	@ 0x29
 8001e6a:	f7ff fee8 	bl	8001c3e <SD_SendCommand>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 8001e72:	2201      	movs	r2, #1
 8001e74:	2120      	movs	r1, #32
 8001e76:	480e      	ldr	r0, [pc, #56]	@ (8001eb0 <SD_SPI_Init+0x1d8>)
 8001e78:	f001 fb42 	bl	8003500 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8001e7c:	20ff      	movs	r0, #255	@ 0xff
 8001e7e:	f7ff fe4b 	bl	8001b18 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 8001e82:	7bbb      	ldrb	r3, [r7, #14]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d005      	beq.n	8001e94 <SD_SPI_Init+0x1bc>
 8001e88:	f000 fd40 	bl	800290c <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d8dd      	bhi.n	8001e50 <SD_SPI_Init+0x178>
        if (response != 0x00) return SD_ERROR;
 8001e94:	7bbb      	ldrb	r3, [r7, #14]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d002      	beq.n	8001ea0 <SD_SPI_Init+0x1c8>
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e004      	b.n	8001ea8 <SD_SPI_Init+0x1d0>
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8001e9e:	bf00      	nop
    }

    card_initialized = 1;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	@ (8001eb8 <SD_SPI_Init+0x1e0>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	701a      	strb	r2, [r3, #0]
    return SD_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3714      	adds	r7, #20
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd90      	pop	{r4, r7, pc}
 8001eb0:	48000800 	.word	0x48000800
 8001eb4:	200444e4 	.word	0x200444e4
 8001eb8:	200444e5 	.word	0x200444e5

08001ebc <SD_ReadBlocks>:

SD_Status SD_ReadBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <SD_ReadBlocks+0x16>
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e054      	b.n	8001f7c <SD_ReadBlocks+0xc0>

    if (count == 1) {
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d14b      	bne.n	8001f70 <SD_ReadBlocks+0xb4>
    	if (!sdhc) sector *= 512;
 8001ed8:	4b2a      	ldr	r3, [pc, #168]	@ (8001f84 <SD_ReadBlocks+0xc8>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d102      	bne.n	8001ee6 <SD_ReadBlocks+0x2a>
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	025b      	lsls	r3, r3, #9
 8001ee4:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2120      	movs	r1, #32
 8001eea:	4827      	ldr	r0, [pc, #156]	@ (8001f88 <SD_ReadBlocks+0xcc>)
 8001eec:	f001 fb08 	bl	8003500 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD17, sector, 0xFF) != 0x00) {
 8001ef0:	22ff      	movs	r2, #255	@ 0xff
 8001ef2:	68b9      	ldr	r1, [r7, #8]
 8001ef4:	2011      	movs	r0, #17
 8001ef6:	f7ff fea2 	bl	8001c3e <SD_SendCommand>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d006      	beq.n	8001f0e <SD_ReadBlocks+0x52>
            SD_CS_HIGH();
 8001f00:	2201      	movs	r2, #1
 8001f02:	2120      	movs	r1, #32
 8001f04:	4820      	ldr	r0, [pc, #128]	@ (8001f88 <SD_ReadBlocks+0xcc>)
 8001f06:	f001 fafb 	bl	8003500 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e036      	b.n	8001f7c <SD_ReadBlocks+0xc0>
        }

        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8001f0e:	f000 fcfd 	bl	800290c <HAL_GetTick>
 8001f12:	4603      	mov	r3, r0
 8001f14:	33c8      	adds	r3, #200	@ 0xc8
 8001f16:	617b      	str	r3, [r7, #20]
        do {
            token = SD_ReceiveByte();
 8001f18:	f7ff fe10 	bl	8001b3c <SD_ReceiveByte>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8001f20:	7cfb      	ldrb	r3, [r7, #19]
 8001f22:	2bfe      	cmp	r3, #254	@ 0xfe
 8001f24:	d006      	beq.n	8001f34 <SD_ReadBlocks+0x78>
        } while (HAL_GetTick() < timeout);
 8001f26:	f000 fcf1 	bl	800290c <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d8f2      	bhi.n	8001f18 <SD_ReadBlocks+0x5c>
 8001f32:	e000      	b.n	8001f36 <SD_ReadBlocks+0x7a>
            if (token == 0xFE) break;
 8001f34:	bf00      	nop
        if (token != 0xFE) {
 8001f36:	7cfb      	ldrb	r3, [r7, #19]
 8001f38:	2bfe      	cmp	r3, #254	@ 0xfe
 8001f3a:	d006      	beq.n	8001f4a <SD_ReadBlocks+0x8e>
            SD_CS_HIGH();
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	2120      	movs	r1, #32
 8001f40:	4811      	ldr	r0, [pc, #68]	@ (8001f88 <SD_ReadBlocks+0xcc>)
 8001f42:	f001 fadd 	bl	8003500 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e018      	b.n	8001f7c <SD_ReadBlocks+0xc0>
        }

        SD_ReceiveBuffer(buff, 512);
 8001f4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f4e:	68f8      	ldr	r0, [r7, #12]
 8001f50:	f7ff fe2a 	bl	8001ba8 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // CRC
 8001f54:	f7ff fdf2 	bl	8001b3c <SD_ReceiveByte>
        SD_ReceiveByte();
 8001f58:	f7ff fdf0 	bl	8001b3c <SD_ReceiveByte>
        SD_CS_HIGH();
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	2120      	movs	r1, #32
 8001f60:	4809      	ldr	r0, [pc, #36]	@ (8001f88 <SD_ReadBlocks+0xcc>)
 8001f62:	f001 facd 	bl	8003500 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8001f66:	20ff      	movs	r0, #255	@ 0xff
 8001f68:	f7ff fdd6 	bl	8001b18 <SD_TransmitByte>
        return SD_OK;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	e005      	b.n	8001f7c <SD_ReadBlocks+0xc0>
    } else {
        return SD_ReadMultiBlocks(buff, sector, count);
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	68b9      	ldr	r1, [r7, #8]
 8001f74:	68f8      	ldr	r0, [r7, #12]
 8001f76:	f000 f809 	bl	8001f8c <SD_ReadMultiBlocks>
 8001f7a:	4603      	mov	r3, r0
    }
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3718      	adds	r7, #24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	200444e4 	.word	0x200444e4
 8001f88:	48000800 	.word	0x48000800

08001f8c <SD_ReadMultiBlocks>:

SD_Status SD_ReadMultiBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <SD_ReadMultiBlocks+0x16>
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e058      	b.n	8002054 <SD_ReadMultiBlocks+0xc8>
    if (!sdhc) sector *= 512;
 8001fa2:	4b2e      	ldr	r3, [pc, #184]	@ (800205c <SD_ReadMultiBlocks+0xd0>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d102      	bne.n	8001fb0 <SD_ReadMultiBlocks+0x24>
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	025b      	lsls	r3, r3, #9
 8001fae:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	2120      	movs	r1, #32
 8001fb4:	482a      	ldr	r0, [pc, #168]	@ (8002060 <SD_ReadMultiBlocks+0xd4>)
 8001fb6:	f001 faa3 	bl	8003500 <HAL_GPIO_WritePin>
    if (SD_SendCommand(18, sector, 0xFF) != 0x00) {
 8001fba:	22ff      	movs	r2, #255	@ 0xff
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	2012      	movs	r0, #18
 8001fc0:	f7ff fe3d 	bl	8001c3e <SD_SendCommand>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d031      	beq.n	800202e <SD_ReadMultiBlocks+0xa2>
        SD_CS_HIGH();
 8001fca:	2201      	movs	r2, #1
 8001fcc:	2120      	movs	r1, #32
 8001fce:	4824      	ldr	r0, [pc, #144]	@ (8002060 <SD_ReadMultiBlocks+0xd4>)
 8001fd0:	f001 fa96 	bl	8003500 <HAL_GPIO_WritePin>
        return SD_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e03d      	b.n	8002054 <SD_ReadMultiBlocks+0xc8>
    }

    while (count--) {
        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8001fd8:	f000 fc98 	bl	800290c <HAL_GetTick>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	33c8      	adds	r3, #200	@ 0xc8
 8001fe0:	617b      	str	r3, [r7, #20]

        do {
            token = SD_ReceiveByte();
 8001fe2:	f7ff fdab 	bl	8001b3c <SD_ReceiveByte>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8001fea:	7cfb      	ldrb	r3, [r7, #19]
 8001fec:	2bfe      	cmp	r3, #254	@ 0xfe
 8001fee:	d006      	beq.n	8001ffe <SD_ReadMultiBlocks+0x72>
        } while (HAL_GetTick() < timeout);
 8001ff0:	f000 fc8c 	bl	800290c <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d8f2      	bhi.n	8001fe2 <SD_ReadMultiBlocks+0x56>
 8001ffc:	e000      	b.n	8002000 <SD_ReadMultiBlocks+0x74>
            if (token == 0xFE) break;
 8001ffe:	bf00      	nop

        if (token != 0xFE) {
 8002000:	7cfb      	ldrb	r3, [r7, #19]
 8002002:	2bfe      	cmp	r3, #254	@ 0xfe
 8002004:	d006      	beq.n	8002014 <SD_ReadMultiBlocks+0x88>
            SD_CS_HIGH();
 8002006:	2201      	movs	r2, #1
 8002008:	2120      	movs	r1, #32
 800200a:	4815      	ldr	r0, [pc, #84]	@ (8002060 <SD_ReadMultiBlocks+0xd4>)
 800200c:	f001 fa78 	bl	8003500 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e01f      	b.n	8002054 <SD_ReadMultiBlocks+0xc8>
        }

        SD_ReceiveBuffer(buff, 512);
 8002014:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f7ff fdc5 	bl	8001ba8 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // discard CRC
 800201e:	f7ff fd8d 	bl	8001b3c <SD_ReceiveByte>
        SD_ReceiveByte();
 8002022:	f7ff fd8b 	bl	8001b3c <SD_ReceiveByte>

        buff += 512;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800202c:	60fb      	str	r3, [r7, #12]
    while (count--) {
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	1e5a      	subs	r2, r3, #1
 8002032:	607a      	str	r2, [r7, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1cf      	bne.n	8001fd8 <SD_ReadMultiBlocks+0x4c>
    }

    SD_SendCommand(12, 0, 0xFF);  // STOP_TRANSMISSION
 8002038:	22ff      	movs	r2, #255	@ 0xff
 800203a:	2100      	movs	r1, #0
 800203c:	200c      	movs	r0, #12
 800203e:	f7ff fdfe 	bl	8001c3e <SD_SendCommand>
    SD_CS_HIGH();
 8002042:	2201      	movs	r2, #1
 8002044:	2120      	movs	r1, #32
 8002046:	4806      	ldr	r0, [pc, #24]	@ (8002060 <SD_ReadMultiBlocks+0xd4>)
 8002048:	f001 fa5a 	bl	8003500 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF); // Extra 8 clocks
 800204c:	20ff      	movs	r0, #255	@ 0xff
 800204e:	f7ff fd63 	bl	8001b18 <SD_TransmitByte>

    return SD_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	200444e4 	.word	0x200444e4
 8002060:	48000800 	.word	0x48000800

08002064 <SD_WriteBlocks>:

SD_Status SD_WriteBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <SD_WriteBlocks+0x16>
 8002076:	2301      	movs	r3, #1
 8002078:	e051      	b.n	800211e <SD_WriteBlocks+0xba>

    if (count == 1) {
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d148      	bne.n	8002112 <SD_WriteBlocks+0xae>
    	if (!sdhc) sector *= 512;
 8002080:	4b29      	ldr	r3, [pc, #164]	@ (8002128 <SD_WriteBlocks+0xc4>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d102      	bne.n	800208e <SD_WriteBlocks+0x2a>
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	025b      	lsls	r3, r3, #9
 800208c:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 800208e:	2200      	movs	r2, #0
 8002090:	2120      	movs	r1, #32
 8002092:	4826      	ldr	r0, [pc, #152]	@ (800212c <SD_WriteBlocks+0xc8>)
 8002094:	f001 fa34 	bl	8003500 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD24, sector, 0xFF) != 0x00) {
 8002098:	22ff      	movs	r2, #255	@ 0xff
 800209a:	68b9      	ldr	r1, [r7, #8]
 800209c:	2018      	movs	r0, #24
 800209e:	f7ff fdce 	bl	8001c3e <SD_SendCommand>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d006      	beq.n	80020b6 <SD_WriteBlocks+0x52>
            SD_CS_HIGH();
 80020a8:	2201      	movs	r2, #1
 80020aa:	2120      	movs	r1, #32
 80020ac:	481f      	ldr	r0, [pc, #124]	@ (800212c <SD_WriteBlocks+0xc8>)
 80020ae:	f001 fa27 	bl	8003500 <HAL_GPIO_WritePin>
            return SD_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e033      	b.n	800211e <SD_WriteBlocks+0xba>
        }

        SD_TransmitByte(0xFE);
 80020b6:	20fe      	movs	r0, #254	@ 0xfe
 80020b8:	f7ff fd2e 	bl	8001b18 <SD_TransmitByte>
        SD_TransmitBuffer(buff, 512);
 80020bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f7ff fd53 	bl	8001b6c <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);
 80020c6:	20ff      	movs	r0, #255	@ 0xff
 80020c8:	f7ff fd26 	bl	8001b18 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 80020cc:	20ff      	movs	r0, #255	@ 0xff
 80020ce:	f7ff fd23 	bl	8001b18 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 80020d2:	f7ff fd33 	bl	8001b3c <SD_ReceiveByte>
 80020d6:	4603      	mov	r3, r0
 80020d8:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 80020da:	7dfb      	ldrb	r3, [r7, #23]
 80020dc:	f003 031f 	and.w	r3, r3, #31
 80020e0:	2b05      	cmp	r3, #5
 80020e2:	d006      	beq.n	80020f2 <SD_WriteBlocks+0x8e>
            SD_CS_HIGH();
 80020e4:	2201      	movs	r2, #1
 80020e6:	2120      	movs	r1, #32
 80020e8:	4810      	ldr	r0, [pc, #64]	@ (800212c <SD_WriteBlocks+0xc8>)
 80020ea:	f001 fa09 	bl	8003500 <HAL_GPIO_WritePin>
            return SD_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e015      	b.n	800211e <SD_WriteBlocks+0xba>
        }

        while (SD_ReceiveByte() == 0);
 80020f2:	bf00      	nop
 80020f4:	f7ff fd22 	bl	8001b3c <SD_ReceiveByte>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0fa      	beq.n	80020f4 <SD_WriteBlocks+0x90>
        SD_CS_HIGH();
 80020fe:	2201      	movs	r2, #1
 8002100:	2120      	movs	r1, #32
 8002102:	480a      	ldr	r0, [pc, #40]	@ (800212c <SD_WriteBlocks+0xc8>)
 8002104:	f001 f9fc 	bl	8003500 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8002108:	20ff      	movs	r0, #255	@ 0xff
 800210a:	f7ff fd05 	bl	8001b18 <SD_TransmitByte>

        return SD_OK;
 800210e:	2300      	movs	r3, #0
 8002110:	e005      	b.n	800211e <SD_WriteBlocks+0xba>
    } else {
        return SD_WriteMultiBlocks(buff, sector, count);
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	68b9      	ldr	r1, [r7, #8]
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f000 f80a 	bl	8002130 <SD_WriteMultiBlocks>
 800211c:	4603      	mov	r3, r0
    }
}
 800211e:	4618      	mov	r0, r3
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	200444e4 	.word	0x200444e4
 800212c:	48000800 	.word	0x48000800

08002130 <SD_WriteMultiBlocks>:

SD_Status SD_WriteMultiBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8002130:	b580      	push	{r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <SD_WriteMultiBlocks+0x16>
 8002142:	2301      	movs	r3, #1
 8002144:	e059      	b.n	80021fa <SD_WriteMultiBlocks+0xca>
    if (!sdhc) sector *= 512;
 8002146:	4b2f      	ldr	r3, [pc, #188]	@ (8002204 <SD_WriteMultiBlocks+0xd4>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d102      	bne.n	8002154 <SD_WriteMultiBlocks+0x24>
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	025b      	lsls	r3, r3, #9
 8002152:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8002154:	2200      	movs	r2, #0
 8002156:	2120      	movs	r1, #32
 8002158:	482b      	ldr	r0, [pc, #172]	@ (8002208 <SD_WriteMultiBlocks+0xd8>)
 800215a:	f001 f9d1 	bl	8003500 <HAL_GPIO_WritePin>
    if (SD_SendCommand(25, sector, 0xFF) != 0x00) {
 800215e:	22ff      	movs	r2, #255	@ 0xff
 8002160:	68b9      	ldr	r1, [r7, #8]
 8002162:	2019      	movs	r0, #25
 8002164:	f7ff fd6b 	bl	8001c3e <SD_SendCommand>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d02e      	beq.n	80021cc <SD_WriteMultiBlocks+0x9c>
        SD_CS_HIGH();
 800216e:	2201      	movs	r2, #1
 8002170:	2120      	movs	r1, #32
 8002172:	4825      	ldr	r0, [pc, #148]	@ (8002208 <SD_WriteMultiBlocks+0xd8>)
 8002174:	f001 f9c4 	bl	8003500 <HAL_GPIO_WritePin>
        return SD_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e03e      	b.n	80021fa <SD_WriteMultiBlocks+0xca>
    }

    while (count--) {
        SD_TransmitByte(0xFC);  // Start multi-block write token
 800217c:	20fc      	movs	r0, #252	@ 0xfc
 800217e:	f7ff fccb 	bl	8001b18 <SD_TransmitByte>

        SD_TransmitBuffer((uint8_t *)buff, 512);
 8002182:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f7ff fcf0 	bl	8001b6c <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);  // dummy CRC
 800218c:	20ff      	movs	r0, #255	@ 0xff
 800218e:	f7ff fcc3 	bl	8001b18 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8002192:	20ff      	movs	r0, #255	@ 0xff
 8002194:	f7ff fcc0 	bl	8001b18 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8002198:	f7ff fcd0 	bl	8001b3c <SD_ReceiveByte>
 800219c:	4603      	mov	r3, r0
 800219e:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 80021a0:	7dfb      	ldrb	r3, [r7, #23]
 80021a2:	f003 031f 	and.w	r3, r3, #31
 80021a6:	2b05      	cmp	r3, #5
 80021a8:	d006      	beq.n	80021b8 <SD_WriteMultiBlocks+0x88>
            SD_CS_HIGH();
 80021aa:	2201      	movs	r2, #1
 80021ac:	2120      	movs	r1, #32
 80021ae:	4816      	ldr	r0, [pc, #88]	@ (8002208 <SD_WriteMultiBlocks+0xd8>)
 80021b0:	f001 f9a6 	bl	8003500 <HAL_GPIO_WritePin>
            return SD_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e020      	b.n	80021fa <SD_WriteMultiBlocks+0xca>
        }

        while (SD_ReceiveByte() == 0);  // busy wait
 80021b8:	bf00      	nop
 80021ba:	f7ff fcbf 	bl	8001b3c <SD_ReceiveByte>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d0fa      	beq.n	80021ba <SD_WriteMultiBlocks+0x8a>
        buff += 512;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80021ca:	60fb      	str	r3, [r7, #12]
    while (count--) {
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	1e5a      	subs	r2, r3, #1
 80021d0:	607a      	str	r2, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1d2      	bne.n	800217c <SD_WriteMultiBlocks+0x4c>
    }

    SD_TransmitByte(0xFD);  // STOP_TRAN token
 80021d6:	20fd      	movs	r0, #253	@ 0xfd
 80021d8:	f7ff fc9e 	bl	8001b18 <SD_TransmitByte>
    while (SD_ReceiveByte() == 0);  // busy wait
 80021dc:	bf00      	nop
 80021de:	f7ff fcad 	bl	8001b3c <SD_ReceiveByte>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0fa      	beq.n	80021de <SD_WriteMultiBlocks+0xae>

    SD_CS_HIGH();
 80021e8:	2201      	movs	r2, #1
 80021ea:	2120      	movs	r1, #32
 80021ec:	4806      	ldr	r0, [pc, #24]	@ (8002208 <SD_WriteMultiBlocks+0xd8>)
 80021ee:	f001 f987 	bl	8003500 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 80021f2:	20ff      	movs	r0, #255	@ 0xff
 80021f4:	f7ff fc90 	bl	8001b18 <SD_TransmitByte>

    return SD_OK;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3718      	adds	r7, #24
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200444e4 	.word	0x200444e4
 8002208:	48000800 	.word	0x48000800

0800220c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002212:	4b0f      	ldr	r3, [pc, #60]	@ (8002250 <HAL_MspInit+0x44>)
 8002214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002216:	4a0e      	ldr	r2, [pc, #56]	@ (8002250 <HAL_MspInit+0x44>)
 8002218:	f043 0301 	orr.w	r3, r3, #1
 800221c:	6613      	str	r3, [r2, #96]	@ 0x60
 800221e:	4b0c      	ldr	r3, [pc, #48]	@ (8002250 <HAL_MspInit+0x44>)
 8002220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	607b      	str	r3, [r7, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800222a:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <HAL_MspInit+0x44>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222e:	4a08      	ldr	r2, [pc, #32]	@ (8002250 <HAL_MspInit+0x44>)
 8002230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002234:	6593      	str	r3, [r2, #88]	@ 0x58
 8002236:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <HAL_MspInit+0x44>)
 8002238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800223e:	603b      	str	r3, [r7, #0]
 8002240:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40021000 	.word	0x40021000

08002254 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b0ae      	sub	sp, #184	@ 0xb8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]
 800226a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800226c:	f107 0310 	add.w	r3, r7, #16
 8002270:	2294      	movs	r2, #148	@ 0x94
 8002272:	2100      	movs	r1, #0
 8002274:	4618      	mov	r0, r3
 8002276:	f00a f899 	bl	800c3ac <memset>
  if(huart->Instance==LPUART1)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a22      	ldr	r2, [pc, #136]	@ (8002308 <HAL_UART_MspInit+0xb4>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d13d      	bne.n	8002300 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002284:	2320      	movs	r3, #32
 8002286:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002288:	2300      	movs	r3, #0
 800228a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800228c:	f107 0310 	add.w	r3, r7, #16
 8002290:	4618      	mov	r0, r3
 8002292:	f002 f8f9 	bl	8004488 <HAL_RCCEx_PeriphCLKConfig>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800229c:	f7ff fab4 	bl	8001808 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80022a0:	4b1a      	ldr	r3, [pc, #104]	@ (800230c <HAL_UART_MspInit+0xb8>)
 80022a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a4:	4a19      	ldr	r2, [pc, #100]	@ (800230c <HAL_UART_MspInit+0xb8>)
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80022ac:	4b17      	ldr	r3, [pc, #92]	@ (800230c <HAL_UART_MspInit+0xb8>)
 80022ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b0:	f003 0301 	and.w	r3, r3, #1
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022b8:	4b14      	ldr	r3, [pc, #80]	@ (800230c <HAL_UART_MspInit+0xb8>)
 80022ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022bc:	4a13      	ldr	r2, [pc, #76]	@ (800230c <HAL_UART_MspInit+0xb8>)
 80022be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022c4:	4b11      	ldr	r3, [pc, #68]	@ (800230c <HAL_UART_MspInit+0xb8>)
 80022c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80022d0:	f001 f9f2 	bl	80036b8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80022d4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80022d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022dc:	2302      	movs	r3, #2
 80022de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e8:	2303      	movs	r3, #3
 80022ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80022ee:	2308      	movs	r3, #8
 80022f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022f4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80022f8:	4619      	mov	r1, r3
 80022fa:	4805      	ldr	r0, [pc, #20]	@ (8002310 <HAL_UART_MspInit+0xbc>)
 80022fc:	f000 ff6e 	bl	80031dc <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8002300:	bf00      	nop
 8002302:	37b8      	adds	r7, #184	@ 0xb8
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40008000 	.word	0x40008000
 800230c:	40021000 	.word	0x40021000
 8002310:	48001800 	.word	0x48001800

08002314 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	@ 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a42      	ldr	r2, [pc, #264]	@ (800243c <HAL_SPI_MspInit+0x128>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d17e      	bne.n	8002434 <HAL_SPI_MspInit+0x120>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002336:	4b42      	ldr	r3, [pc, #264]	@ (8002440 <HAL_SPI_MspInit+0x12c>)
 8002338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800233a:	4a41      	ldr	r2, [pc, #260]	@ (8002440 <HAL_SPI_MspInit+0x12c>)
 800233c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002340:	6613      	str	r3, [r2, #96]	@ 0x60
 8002342:	4b3f      	ldr	r3, [pc, #252]	@ (8002440 <HAL_SPI_MspInit+0x12c>)
 8002344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002346:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234e:	4b3c      	ldr	r3, [pc, #240]	@ (8002440 <HAL_SPI_MspInit+0x12c>)
 8002350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002352:	4a3b      	ldr	r2, [pc, #236]	@ (8002440 <HAL_SPI_MspInit+0x12c>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800235a:	4b39      	ldr	r3, [pc, #228]	@ (8002440 <HAL_SPI_MspInit+0x12c>)
 800235c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002366:	23e0      	movs	r3, #224	@ 0xe0
 8002368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236a:	2302      	movs	r3, #2
 800236c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002372:	2303      	movs	r3, #3
 8002374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002376:	2305      	movs	r3, #5
 8002378:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237a:	f107 0314 	add.w	r3, r7, #20
 800237e:	4619      	mov	r1, r3
 8002380:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002384:	f000 ff2a 	bl	80031dc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002388:	4b2e      	ldr	r3, [pc, #184]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 800238a:	4a2f      	ldr	r2, [pc, #188]	@ (8002448 <HAL_SPI_MspInit+0x134>)
 800238c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 800238e:	4b2d      	ldr	r3, [pc, #180]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 8002390:	220a      	movs	r2, #10
 8002392:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002394:	4b2b      	ldr	r3, [pc, #172]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 8002396:	2200      	movs	r2, #0
 8002398:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800239a:	4b2a      	ldr	r3, [pc, #168]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 800239c:	2200      	movs	r2, #0
 800239e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023a0:	4b28      	ldr	r3, [pc, #160]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 80023a2:	2280      	movs	r2, #128	@ 0x80
 80023a4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023a6:	4b27      	ldr	r3, [pc, #156]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 80023a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023ac:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80023ae:	4b25      	ldr	r3, [pc, #148]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 80023b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023b4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80023b6:	4b23      	ldr	r3, [pc, #140]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023bc:	4b21      	ldr	r3, [pc, #132]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 80023be:	2200      	movs	r2, #0
 80023c0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80023c2:	4820      	ldr	r0, [pc, #128]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 80023c4:	f000 fbc0 	bl	8002b48 <HAL_DMA_Init>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 80023ce:	f7ff fa1b 	bl	8001808 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 80023d6:	659a      	str	r2, [r3, #88]	@ 0x58
 80023d8:	4a1a      	ldr	r2, [pc, #104]	@ (8002444 <HAL_SPI_MspInit+0x130>)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80023de:	4b1b      	ldr	r3, [pc, #108]	@ (800244c <HAL_SPI_MspInit+0x138>)
 80023e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002450 <HAL_SPI_MspInit+0x13c>)
 80023e2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 80023e4:	4b19      	ldr	r3, [pc, #100]	@ (800244c <HAL_SPI_MspInit+0x138>)
 80023e6:	220b      	movs	r2, #11
 80023e8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023ea:	4b18      	ldr	r3, [pc, #96]	@ (800244c <HAL_SPI_MspInit+0x138>)
 80023ec:	2210      	movs	r2, #16
 80023ee:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023f0:	4b16      	ldr	r3, [pc, #88]	@ (800244c <HAL_SPI_MspInit+0x138>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <HAL_SPI_MspInit+0x138>)
 80023f8:	2280      	movs	r2, #128	@ 0x80
 80023fa:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023fc:	4b13      	ldr	r3, [pc, #76]	@ (800244c <HAL_SPI_MspInit+0x138>)
 80023fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002402:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002404:	4b11      	ldr	r3, [pc, #68]	@ (800244c <HAL_SPI_MspInit+0x138>)
 8002406:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800240a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800240c:	4b0f      	ldr	r3, [pc, #60]	@ (800244c <HAL_SPI_MspInit+0x138>)
 800240e:	2200      	movs	r2, #0
 8002410:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002412:	4b0e      	ldr	r3, [pc, #56]	@ (800244c <HAL_SPI_MspInit+0x138>)
 8002414:	2200      	movs	r2, #0
 8002416:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002418:	480c      	ldr	r0, [pc, #48]	@ (800244c <HAL_SPI_MspInit+0x138>)
 800241a:	f000 fb95 	bl	8002b48 <HAL_DMA_Init>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 8002424:	f7ff f9f0 	bl	8001808 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a08      	ldr	r2, [pc, #32]	@ (800244c <HAL_SPI_MspInit+0x138>)
 800242c:	655a      	str	r2, [r3, #84]	@ 0x54
 800242e:	4a07      	ldr	r2, [pc, #28]	@ (800244c <HAL_SPI_MspInit+0x138>)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002434:	bf00      	nop
 8002436:	3728      	adds	r7, #40	@ 0x28
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	40013000 	.word	0x40013000
 8002440:	40021000 	.word	0x40021000
 8002444:	20043334 	.word	0x20043334
 8002448:	4002001c 	.word	0x4002001c
 800244c:	20043394 	.word	0x20043394
 8002450:	40020030 	.word	0x40020030

08002454 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  if(htim_base->Instance==TIM1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a29      	ldr	r2, [pc, #164]	@ (8002508 <HAL_TIM_Base_MspInit+0xb4>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d14c      	bne.n	8002500 <HAL_TIM_Base_MspInit+0xac>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002466:	4b29      	ldr	r3, [pc, #164]	@ (800250c <HAL_TIM_Base_MspInit+0xb8>)
 8002468:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800246a:	4a28      	ldr	r2, [pc, #160]	@ (800250c <HAL_TIM_Base_MspInit+0xb8>)
 800246c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002470:	6613      	str	r3, [r2, #96]	@ 0x60
 8002472:	4b26      	ldr	r3, [pc, #152]	@ (800250c <HAL_TIM_Base_MspInit+0xb8>)
 8002474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002476:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA1_Channel1;
 800247e:	4b24      	ldr	r3, [pc, #144]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 8002480:	4a24      	ldr	r2, [pc, #144]	@ (8002514 <HAL_TIM_Base_MspInit+0xc0>)
 8002482:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Request = DMA_REQUEST_TIM1_UP;
 8002484:	4b22      	ldr	r3, [pc, #136]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 8002486:	222e      	movs	r2, #46	@ 0x2e
 8002488:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800248a:	4b21      	ldr	r3, [pc, #132]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 800248c:	2210      	movs	r2, #16
 800248e:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002490:	4b1f      	ldr	r3, [pc, #124]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 8002492:	2200      	movs	r2, #0
 8002494:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8002496:	4b1e      	ldr	r3, [pc, #120]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 8002498:	2280      	movs	r2, #128	@ 0x80
 800249a:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800249c:	4b1c      	ldr	r3, [pc, #112]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 800249e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024a2:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 80024a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024aa:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 80024ac:	4b18      	ldr	r3, [pc, #96]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_MEDIUM;
 80024b2:	4b17      	ldr	r3, [pc, #92]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 80024b4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 80024ba:	4815      	ldr	r0, [pc, #84]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 80024bc:	f000 fb44 	bl	8002b48 <HAL_DMA_Init>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 80024c6:	f7ff f99f 	bl	8001808 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 80024ca:	2300      	movs	r3, #0
 80024cc:	613b      	str	r3, [r7, #16]
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
    pSyncConfig.SyncEnable = DISABLE;
 80024d2:	2300      	movs	r3, #0
 80024d4:	763b      	strb	r3, [r7, #24]
    pSyncConfig.EventEnable = ENABLE;
 80024d6:	2301      	movs	r3, #1
 80024d8:	767b      	strb	r3, [r7, #25]
    pSyncConfig.RequestNumber = 1;
 80024da:	2301      	movs	r3, #1
 80024dc:	61fb      	str	r3, [r7, #28]
    if (HAL_DMAEx_ConfigMuxSync(&hdma_tim1_up, &pSyncConfig) != HAL_OK)
 80024de:	f107 0310 	add.w	r3, r7, #16
 80024e2:	4619      	mov	r1, r3
 80024e4:	480a      	ldr	r0, [pc, #40]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 80024e6:	f000 fde9 	bl	80030bc <HAL_DMAEx_ConfigMuxSync>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_TIM_Base_MspInit+0xa0>
    {
      Error_Handler();
 80024f0:	f7ff f98a 	bl	8001808 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a06      	ldr	r2, [pc, #24]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 80024f8:	621a      	str	r2, [r3, #32]
 80024fa:	4a05      	ldr	r2, [pc, #20]	@ (8002510 <HAL_TIM_Base_MspInit+0xbc>)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002500:	bf00      	nop
 8002502:	3720      	adds	r7, #32
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40012c00 	.word	0x40012c00
 800250c:	40021000 	.word	0x40021000
 8002510:	20043440 	.word	0x20043440
 8002514:	40020008 	.word	0x40020008

08002518 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b088      	sub	sp, #32
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002520:	f107 030c 	add.w	r3, r7, #12
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	60da      	str	r2, [r3, #12]
 800252e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a11      	ldr	r2, [pc, #68]	@ (800257c <HAL_TIM_MspPostInit+0x64>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d11c      	bne.n	8002574 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800253a:	4b11      	ldr	r3, [pc, #68]	@ (8002580 <HAL_TIM_MspPostInit+0x68>)
 800253c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800253e:	4a10      	ldr	r2, [pc, #64]	@ (8002580 <HAL_TIM_MspPostInit+0x68>)
 8002540:	f043 0310 	orr.w	r3, r3, #16
 8002544:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002546:	4b0e      	ldr	r3, [pc, #56]	@ (8002580 <HAL_TIM_MspPostInit+0x68>)
 8002548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800254a:	f003 0310 	and.w	r3, r3, #16
 800254e:	60bb      	str	r3, [r7, #8]
 8002550:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002552:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002556:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002558:	2302      	movs	r3, #2
 800255a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002560:	2300      	movs	r3, #0
 8002562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002564:	2301      	movs	r3, #1
 8002566:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002568:	f107 030c 	add.w	r3, r7, #12
 800256c:	4619      	mov	r1, r3
 800256e:	4805      	ldr	r0, [pc, #20]	@ (8002584 <HAL_TIM_MspPostInit+0x6c>)
 8002570:	f000 fe34 	bl	80031dc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002574:	bf00      	nop
 8002576:	3720      	adds	r7, #32
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40012c00 	.word	0x40012c00
 8002580:	40021000 	.word	0x40021000
 8002584:	48001000 	.word	0x48001000

08002588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800258c:	bf00      	nop
 800258e:	e7fd      	b.n	800258c <NMI_Handler+0x4>

08002590 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002594:	bf00      	nop
 8002596:	e7fd      	b.n	8002594 <HardFault_Handler+0x4>

08002598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <MemManage_Handler+0x4>

080025a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <BusFault_Handler+0x4>

080025a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <UsageFault_Handler+0x4>

080025b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025be:	b480      	push	{r7}
 80025c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr

080025da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025de:	f000 f981 	bl	80028e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
	...

080025e8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 80025ec:	4802      	ldr	r0, [pc, #8]	@ (80025f8 <DMA1_Channel1_IRQHandler+0x10>)
 80025ee:	f000 fbce 	bl	8002d8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20043440 	.word	0x20043440

080025fc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002600:	4802      	ldr	r0, [pc, #8]	@ (800260c <DMA1_Channel2_IRQHandler+0x10>)
 8002602:	f000 fbc4 	bl	8002d8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20043334 	.word	0x20043334

08002610 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002614:	4802      	ldr	r0, [pc, #8]	@ (8002620 <DMA1_Channel3_IRQHandler+0x10>)
 8002616:	f000 fbba 	bl	8002d8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	20043394 	.word	0x20043394

08002624 <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  // Handle DMA1_Channel1
  HAL_DMAEx_MUX_IRQHandler(&hdma_tim1_up);
 8002628:	4802      	ldr	r0, [pc, #8]	@ (8002634 <DMAMUX1_OVR_IRQHandler+0x10>)
 800262a:	f000 fd85 	bl	8003138 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	20043440 	.word	0x20043440

08002638 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return 1;
 800263c:	2301      	movs	r3, #1
}
 800263e:	4618      	mov	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <_kill>:

int _kill(int pid, int sig)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002652:	f009 ff0d 	bl	800c470 <__errno>
 8002656:	4603      	mov	r3, r0
 8002658:	2216      	movs	r2, #22
 800265a:	601a      	str	r2, [r3, #0]
  return -1;
 800265c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002660:	4618      	mov	r0, r3
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <_exit>:

void _exit (int status)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002670:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff ffe7 	bl	8002648 <_kill>
  while (1) {}    /* Make sure we hang here */
 800267a:	bf00      	nop
 800267c:	e7fd      	b.n	800267a <_exit+0x12>

0800267e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b086      	sub	sp, #24
 8002682:	af00      	add	r7, sp, #0
 8002684:	60f8      	str	r0, [r7, #12]
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
 800268e:	e00a      	b.n	80026a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002690:	f3af 8000 	nop.w
 8002694:	4601      	mov	r1, r0
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	1c5a      	adds	r2, r3, #1
 800269a:	60ba      	str	r2, [r7, #8]
 800269c:	b2ca      	uxtb	r2, r1
 800269e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	3301      	adds	r3, #1
 80026a4:	617b      	str	r3, [r7, #20]
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	dbf0      	blt.n	8002690 <_read+0x12>
  }

  return len;
 80026ae:	687b      	ldr	r3, [r7, #4]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3718      	adds	r7, #24
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
 80026c8:	e009      	b.n	80026de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	1c5a      	adds	r2, r3, #1
 80026ce:	60ba      	str	r2, [r7, #8]
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff f886 	bl	80017e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	3301      	adds	r3, #1
 80026dc:	617b      	str	r3, [r7, #20]
 80026de:	697a      	ldr	r2, [r7, #20]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	dbf1      	blt.n	80026ca <_write+0x12>
  }
  return len;
 80026e6:	687b      	ldr	r3, [r7, #4]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <_close>:

int _close(int file)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002718:	605a      	str	r2, [r3, #4]
  return 0;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <_isatty>:

int _isatty(int file)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002730:	2301      	movs	r3, #1
}
 8002732:	4618      	mov	r0, r3
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800273e:	b480      	push	{r7}
 8002740:	b085      	sub	sp, #20
 8002742:	af00      	add	r7, sp, #0
 8002744:	60f8      	str	r0, [r7, #12]
 8002746:	60b9      	str	r1, [r7, #8]
 8002748:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002760:	4a14      	ldr	r2, [pc, #80]	@ (80027b4 <_sbrk+0x5c>)
 8002762:	4b15      	ldr	r3, [pc, #84]	@ (80027b8 <_sbrk+0x60>)
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800276c:	4b13      	ldr	r3, [pc, #76]	@ (80027bc <_sbrk+0x64>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d102      	bne.n	800277a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002774:	4b11      	ldr	r3, [pc, #68]	@ (80027bc <_sbrk+0x64>)
 8002776:	4a12      	ldr	r2, [pc, #72]	@ (80027c0 <_sbrk+0x68>)
 8002778:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800277a:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <_sbrk+0x64>)
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4413      	add	r3, r2
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	429a      	cmp	r2, r3
 8002786:	d207      	bcs.n	8002798 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002788:	f009 fe72 	bl	800c470 <__errno>
 800278c:	4603      	mov	r3, r0
 800278e:	220c      	movs	r2, #12
 8002790:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002792:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002796:	e009      	b.n	80027ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002798:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <_sbrk+0x64>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800279e:	4b07      	ldr	r3, [pc, #28]	@ (80027bc <_sbrk+0x64>)
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4413      	add	r3, r2
 80027a6:	4a05      	ldr	r2, [pc, #20]	@ (80027bc <_sbrk+0x64>)
 80027a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027aa:	68fb      	ldr	r3, [r7, #12]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3718      	adds	r7, #24
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	200a0000 	.word	0x200a0000
 80027b8:	00000400 	.word	0x00000400
 80027bc:	200446e8 	.word	0x200446e8
 80027c0:	20044870 	.word	0x20044870

080027c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80027c8:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <SystemInit+0x20>)
 80027ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027ce:	4a05      	ldr	r2, [pc, #20]	@ (80027e4 <SystemInit+0x20>)
 80027d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80027d8:	bf00      	nop
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	e000ed00 	.word	0xe000ed00

080027e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80027e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002820 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027ec:	f7ff ffea 	bl	80027c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027f0:	480c      	ldr	r0, [pc, #48]	@ (8002824 <LoopForever+0x6>)
  ldr r1, =_edata
 80027f2:	490d      	ldr	r1, [pc, #52]	@ (8002828 <LoopForever+0xa>)
  ldr r2, =_sidata
 80027f4:	4a0d      	ldr	r2, [pc, #52]	@ (800282c <LoopForever+0xe>)
  movs r3, #0
 80027f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027f8:	e002      	b.n	8002800 <LoopCopyDataInit>

080027fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027fe:	3304      	adds	r3, #4

08002800 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002800:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002802:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002804:	d3f9      	bcc.n	80027fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002806:	4a0a      	ldr	r2, [pc, #40]	@ (8002830 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002808:	4c0a      	ldr	r4, [pc, #40]	@ (8002834 <LoopForever+0x16>)
  movs r3, #0
 800280a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800280c:	e001      	b.n	8002812 <LoopFillZerobss>

0800280e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800280e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002810:	3204      	adds	r2, #4

08002812 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002812:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002814:	d3fb      	bcc.n	800280e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002816:	f009 fe31 	bl	800c47c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800281a:	f7fe fdac 	bl	8001376 <main>

0800281e <LoopForever>:

LoopForever:
    b LoopForever
 800281e:	e7fe      	b.n	800281e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002820:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002824:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002828:	200401d8 	.word	0x200401d8
  ldr r2, =_sidata
 800282c:	0800eab8 	.word	0x0800eab8
  ldr r2, =_sbss
 8002830:	200401d8 	.word	0x200401d8
  ldr r4, =_ebss
 8002834:	20044870 	.word	0x20044870

08002838 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002838:	e7fe      	b.n	8002838 <ADC1_IRQHandler>

0800283a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002844:	2003      	movs	r0, #3
 8002846:	f000 f93d 	bl	8002ac4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800284a:	200f      	movs	r0, #15
 800284c:	f000 f80e 	bl	800286c <HAL_InitTick>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d002      	beq.n	800285c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	71fb      	strb	r3, [r7, #7]
 800285a:	e001      	b.n	8002860 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800285c:	f7ff fcd6 	bl	800220c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002860:	79fb      	ldrb	r3, [r7, #7]
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002874:	2300      	movs	r3, #0
 8002876:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002878:	4b17      	ldr	r3, [pc, #92]	@ (80028d8 <HAL_InitTick+0x6c>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d023      	beq.n	80028c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002880:	4b16      	ldr	r3, [pc, #88]	@ (80028dc <HAL_InitTick+0x70>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	4b14      	ldr	r3, [pc, #80]	@ (80028d8 <HAL_InitTick+0x6c>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	4619      	mov	r1, r3
 800288a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800288e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002892:	fbb2 f3f3 	udiv	r3, r2, r3
 8002896:	4618      	mov	r0, r3
 8002898:	f000 f949 	bl	8002b2e <HAL_SYSTICK_Config>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10f      	bne.n	80028c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b0f      	cmp	r3, #15
 80028a6:	d809      	bhi.n	80028bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028a8:	2200      	movs	r2, #0
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028b0:	f000 f913 	bl	8002ada <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028b4:	4a0a      	ldr	r2, [pc, #40]	@ (80028e0 <HAL_InitTick+0x74>)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	e007      	b.n	80028cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	73fb      	strb	r3, [r7, #15]
 80028c0:	e004      	b.n	80028cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	73fb      	strb	r3, [r7, #15]
 80028c6:	e001      	b.n	80028cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	2004000c 	.word	0x2004000c
 80028dc:	20040004 	.word	0x20040004
 80028e0:	20040008 	.word	0x20040008

080028e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028e8:	4b06      	ldr	r3, [pc, #24]	@ (8002904 <HAL_IncTick+0x20>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	461a      	mov	r2, r3
 80028ee:	4b06      	ldr	r3, [pc, #24]	@ (8002908 <HAL_IncTick+0x24>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4413      	add	r3, r2
 80028f4:	4a04      	ldr	r2, [pc, #16]	@ (8002908 <HAL_IncTick+0x24>)
 80028f6:	6013      	str	r3, [r2, #0]
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	2004000c 	.word	0x2004000c
 8002908:	200446ec 	.word	0x200446ec

0800290c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  return uwTick;
 8002910:	4b03      	ldr	r3, [pc, #12]	@ (8002920 <HAL_GetTick+0x14>)
 8002912:	681b      	ldr	r3, [r3, #0]
}
 8002914:	4618      	mov	r0, r3
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	200446ec 	.word	0x200446ec

08002924 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f003 0307 	and.w	r3, r3, #7
 8002932:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002934:	4b0c      	ldr	r3, [pc, #48]	@ (8002968 <__NVIC_SetPriorityGrouping+0x44>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002940:	4013      	ands	r3, r2
 8002942:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800294c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002950:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002956:	4a04      	ldr	r2, [pc, #16]	@ (8002968 <__NVIC_SetPriorityGrouping+0x44>)
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	60d3      	str	r3, [r2, #12]
}
 800295c:	bf00      	nop
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	e000ed00 	.word	0xe000ed00

0800296c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002970:	4b04      	ldr	r3, [pc, #16]	@ (8002984 <__NVIC_GetPriorityGrouping+0x18>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	0a1b      	lsrs	r3, r3, #8
 8002976:	f003 0307 	and.w	r3, r3, #7
}
 800297a:	4618      	mov	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	e000ed00 	.word	0xe000ed00

08002988 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002996:	2b00      	cmp	r3, #0
 8002998:	db0b      	blt.n	80029b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	f003 021f 	and.w	r2, r3, #31
 80029a0:	4907      	ldr	r1, [pc, #28]	@ (80029c0 <__NVIC_EnableIRQ+0x38>)
 80029a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a6:	095b      	lsrs	r3, r3, #5
 80029a8:	2001      	movs	r0, #1
 80029aa:	fa00 f202 	lsl.w	r2, r0, r2
 80029ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	e000e100 	.word	0xe000e100

080029c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	4603      	mov	r3, r0
 80029cc:	6039      	str	r1, [r7, #0]
 80029ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	db0a      	blt.n	80029ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	b2da      	uxtb	r2, r3
 80029dc:	490c      	ldr	r1, [pc, #48]	@ (8002a10 <__NVIC_SetPriority+0x4c>)
 80029de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e2:	0112      	lsls	r2, r2, #4
 80029e4:	b2d2      	uxtb	r2, r2
 80029e6:	440b      	add	r3, r1
 80029e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029ec:	e00a      	b.n	8002a04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	b2da      	uxtb	r2, r3
 80029f2:	4908      	ldr	r1, [pc, #32]	@ (8002a14 <__NVIC_SetPriority+0x50>)
 80029f4:	79fb      	ldrb	r3, [r7, #7]
 80029f6:	f003 030f 	and.w	r3, r3, #15
 80029fa:	3b04      	subs	r3, #4
 80029fc:	0112      	lsls	r2, r2, #4
 80029fe:	b2d2      	uxtb	r2, r2
 8002a00:	440b      	add	r3, r1
 8002a02:	761a      	strb	r2, [r3, #24]
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	e000e100 	.word	0xe000e100
 8002a14:	e000ed00 	.word	0xe000ed00

08002a18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b089      	sub	sp, #36	@ 0x24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f003 0307 	and.w	r3, r3, #7
 8002a2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	f1c3 0307 	rsb	r3, r3, #7
 8002a32:	2b04      	cmp	r3, #4
 8002a34:	bf28      	it	cs
 8002a36:	2304      	movcs	r3, #4
 8002a38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	3304      	adds	r3, #4
 8002a3e:	2b06      	cmp	r3, #6
 8002a40:	d902      	bls.n	8002a48 <NVIC_EncodePriority+0x30>
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	3b03      	subs	r3, #3
 8002a46:	e000      	b.n	8002a4a <NVIC_EncodePriority+0x32>
 8002a48:	2300      	movs	r3, #0
 8002a4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	fa02 f303 	lsl.w	r3, r2, r3
 8002a56:	43da      	mvns	r2, r3
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	401a      	ands	r2, r3
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a60:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6a:	43d9      	mvns	r1, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a70:	4313      	orrs	r3, r2
         );
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3724      	adds	r7, #36	@ 0x24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
	...

08002a80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a90:	d301      	bcc.n	8002a96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a92:	2301      	movs	r3, #1
 8002a94:	e00f      	b.n	8002ab6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a96:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac0 <SysTick_Config+0x40>)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a9e:	210f      	movs	r1, #15
 8002aa0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002aa4:	f7ff ff8e 	bl	80029c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002aa8:	4b05      	ldr	r3, [pc, #20]	@ (8002ac0 <SysTick_Config+0x40>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aae:	4b04      	ldr	r3, [pc, #16]	@ (8002ac0 <SysTick_Config+0x40>)
 8002ab0:	2207      	movs	r2, #7
 8002ab2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	e000e010 	.word	0xe000e010

08002ac4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f7ff ff29 	bl	8002924 <__NVIC_SetPriorityGrouping>
}
 8002ad2:	bf00      	nop
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b086      	sub	sp, #24
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	60b9      	str	r1, [r7, #8]
 8002ae4:	607a      	str	r2, [r7, #4]
 8002ae6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002aec:	f7ff ff3e 	bl	800296c <__NVIC_GetPriorityGrouping>
 8002af0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	68b9      	ldr	r1, [r7, #8]
 8002af6:	6978      	ldr	r0, [r7, #20]
 8002af8:	f7ff ff8e 	bl	8002a18 <NVIC_EncodePriority>
 8002afc:	4602      	mov	r2, r0
 8002afe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b02:	4611      	mov	r1, r2
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff ff5d 	bl	80029c4 <__NVIC_SetPriority>
}
 8002b0a:	bf00      	nop
 8002b0c:	3718      	adds	r7, #24
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b082      	sub	sp, #8
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	4603      	mov	r3, r0
 8002b1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff ff31 	bl	8002988 <__NVIC_EnableIRQ>
}
 8002b26:	bf00      	nop
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b082      	sub	sp, #8
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7ff ffa2 	bl	8002a80 <SysTick_Config>
 8002b3c:	4603      	mov	r3, r0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
	...

08002b48 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e08d      	b.n	8002c76 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4b47      	ldr	r3, [pc, #284]	@ (8002c80 <HAL_DMA_Init+0x138>)
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d80f      	bhi.n	8002b86 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	4b45      	ldr	r3, [pc, #276]	@ (8002c84 <HAL_DMA_Init+0x13c>)
 8002b6e:	4413      	add	r3, r2
 8002b70:	4a45      	ldr	r2, [pc, #276]	@ (8002c88 <HAL_DMA_Init+0x140>)
 8002b72:	fba2 2303 	umull	r2, r3, r2, r3
 8002b76:	091b      	lsrs	r3, r3, #4
 8002b78:	009a      	lsls	r2, r3, #2
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a42      	ldr	r2, [pc, #264]	@ (8002c8c <HAL_DMA_Init+0x144>)
 8002b82:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b84:	e00e      	b.n	8002ba4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	4b40      	ldr	r3, [pc, #256]	@ (8002c90 <HAL_DMA_Init+0x148>)
 8002b8e:	4413      	add	r3, r2
 8002b90:	4a3d      	ldr	r2, [pc, #244]	@ (8002c88 <HAL_DMA_Init+0x140>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	091b      	lsrs	r3, r3, #4
 8002b98:	009a      	lsls	r2, r3, #2
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a3c      	ldr	r2, [pc, #240]	@ (8002c94 <HAL_DMA_Init+0x14c>)
 8002ba2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2202      	movs	r2, #2
 8002ba8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bbe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002bc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002be0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 f9fe 	bl	8002ff8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c04:	d102      	bne.n	8002c0c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685a      	ldr	r2, [r3, #4]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c14:	b2d2      	uxtb	r2, r2
 8002c16:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c20:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d010      	beq.n	8002c4c <HAL_DMA_Init+0x104>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	d80c      	bhi.n	8002c4c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f000 fa1e 	bl	8003074 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c48:	605a      	str	r2, [r3, #4]
 8002c4a:	e008      	b.n	8002c5e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40020407 	.word	0x40020407
 8002c84:	bffdfff8 	.word	0xbffdfff8
 8002c88:	cccccccd 	.word	0xcccccccd
 8002c8c:	40020000 	.word	0x40020000
 8002c90:	bffdfbf8 	.word	0xbffdfbf8
 8002c94:	40020400 	.word	0x40020400

08002c98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
 8002ca4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d101      	bne.n	8002cb8 <HAL_DMA_Start_IT+0x20>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	e066      	b.n	8002d86 <HAL_DMA_Start_IT+0xee>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d155      	bne.n	8002d78 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0201 	bic.w	r2, r2, #1
 8002ce8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	68b9      	ldr	r1, [r7, #8]
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f000 f943 	bl	8002f7c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d008      	beq.n	8002d10 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f042 020e 	orr.w	r2, r2, #14
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	e00f      	b.n	8002d30 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f022 0204 	bic.w	r2, r2, #4
 8002d1e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 020a 	orr.w	r2, r2, #10
 8002d2e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d007      	beq.n	8002d4e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d4c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d007      	beq.n	8002d66 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d64:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 0201 	orr.w	r2, r2, #1
 8002d74:	601a      	str	r2, [r3, #0]
 8002d76:	e005      	b.n	8002d84 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d80:	2302      	movs	r3, #2
 8002d82:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002d84:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3718      	adds	r7, #24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b084      	sub	sp, #16
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002daa:	f003 031c 	and.w	r3, r3, #28
 8002dae:	2204      	movs	r2, #4
 8002db0:	409a      	lsls	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	4013      	ands	r3, r2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d026      	beq.n	8002e08 <HAL_DMA_IRQHandler+0x7a>
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d021      	beq.n	8002e08 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0320 	and.w	r3, r3, #32
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d107      	bne.n	8002de2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0204 	bic.w	r2, r2, #4
 8002de0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de6:	f003 021c 	and.w	r2, r3, #28
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	2104      	movs	r1, #4
 8002df0:	fa01 f202 	lsl.w	r2, r1, r2
 8002df4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d071      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002e06:	e06c      	b.n	8002ee2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0c:	f003 031c 	and.w	r3, r3, #28
 8002e10:	2202      	movs	r2, #2
 8002e12:	409a      	lsls	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	4013      	ands	r3, r2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d02e      	beq.n	8002e7a <HAL_DMA_IRQHandler+0xec>
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d029      	beq.n	8002e7a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0320 	and.w	r3, r3, #32
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10b      	bne.n	8002e4c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 020a 	bic.w	r2, r2, #10
 8002e42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e50:	f003 021c 	and.w	r2, r3, #28
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e58:	2102      	movs	r1, #2
 8002e5a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e5e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d038      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002e78:	e033      	b.n	8002ee2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7e:	f003 031c 	and.w	r3, r3, #28
 8002e82:	2208      	movs	r2, #8
 8002e84:	409a      	lsls	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d02a      	beq.n	8002ee4 <HAL_DMA_IRQHandler+0x156>
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	f003 0308 	and.w	r3, r3, #8
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d025      	beq.n	8002ee4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 020e 	bic.w	r2, r2, #14
 8002ea6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eac:	f003 021c 	and.w	r2, r3, #28
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d004      	beq.n	8002ee4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ee2:	bf00      	nop
 8002ee4:	bf00      	nop
}
 8002ee6:	3710      	adds	r7, #16
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8002eec:	b480      	push	{r7}
 8002eee:	b087      	sub	sp, #28
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	607a      	str	r2, [r7, #4]
 8002ef8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002efa:	2300      	movs	r3, #0
 8002efc:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d101      	bne.n	8002f0c <HAL_DMA_RegisterCallback+0x20>
 8002f08:	2302      	movs	r3, #2
 8002f0a:	e031      	b.n	8002f70 <HAL_DMA_RegisterCallback+0x84>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d120      	bne.n	8002f62 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8002f20:	7afb      	ldrb	r3, [r7, #11]
 8002f22:	2b03      	cmp	r3, #3
 8002f24:	d81a      	bhi.n	8002f5c <HAL_DMA_RegisterCallback+0x70>
 8002f26:	a201      	add	r2, pc, #4	@ (adr r2, 8002f2c <HAL_DMA_RegisterCallback+0x40>)
 8002f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f2c:	08002f3d 	.word	0x08002f3d
 8002f30:	08002f45 	.word	0x08002f45
 8002f34:	08002f4d 	.word	0x08002f4d
 8002f38:	08002f55 	.word	0x08002f55
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8002f42:	e010      	b.n	8002f66 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 8002f4a:	e00c      	b.n	8002f66 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 8002f52:	e008      	b.n	8002f66 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8002f5a:	e004      	b.n	8002f66 <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	75fb      	strb	r3, [r7, #23]
        break;
 8002f60:	e001      	b.n	8002f66 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	371c      	adds	r7, #28
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
 8002f88:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002f92:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d004      	beq.n	8002fa6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002fa4:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002faa:	f003 021c 	and.w	r2, r3, #28
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002fb8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	2b10      	cmp	r3, #16
 8002fc8:	d108      	bne.n	8002fdc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68ba      	ldr	r2, [r7, #8]
 8002fd8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002fda:	e007      	b.n	8002fec <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68ba      	ldr	r2, [r7, #8]
 8002fe2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	60da      	str	r2, [r3, #12]
}
 8002fec:	bf00      	nop
 8002fee:	3714      	adds	r7, #20
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	461a      	mov	r2, r3
 8003006:	4b17      	ldr	r3, [pc, #92]	@ (8003064 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003008:	429a      	cmp	r2, r3
 800300a:	d80a      	bhi.n	8003022 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003010:	089b      	lsrs	r3, r3, #2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003018:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6493      	str	r3, [r2, #72]	@ 0x48
 8003020:	e007      	b.n	8003032 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003026:	089b      	lsrs	r3, r3, #2
 8003028:	009a      	lsls	r2, r3, #2
 800302a:	4b0f      	ldr	r3, [pc, #60]	@ (8003068 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800302c:	4413      	add	r3, r2
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	b2db      	uxtb	r3, r3
 8003038:	3b08      	subs	r3, #8
 800303a:	4a0c      	ldr	r2, [pc, #48]	@ (800306c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800303c:	fba2 2303 	umull	r2, r3, r2, r3
 8003040:	091b      	lsrs	r3, r3, #4
 8003042:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a0a      	ldr	r2, [pc, #40]	@ (8003070 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003048:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f003 031f 	and.w	r3, r3, #31
 8003050:	2201      	movs	r2, #1
 8003052:	409a      	lsls	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003058:	bf00      	nop
 800305a:	3714      	adds	r7, #20
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	40020407 	.word	0x40020407
 8003068:	4002081c 	.word	0x4002081c
 800306c:	cccccccd 	.word	0xcccccccd
 8003070:	40020880 	.word	0x40020880

08003074 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	b2db      	uxtb	r3, r3
 8003082:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	4b0b      	ldr	r3, [pc, #44]	@ (80030b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003088:	4413      	add	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	461a      	mov	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a08      	ldr	r2, [pc, #32]	@ (80030b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003096:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	3b01      	subs	r3, #1
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	2201      	movs	r2, #1
 80030a2:	409a      	lsls	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80030a8:	bf00      	nop
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	1000823f 	.word	0x1000823f
 80030b8:	40020940 	.word	0x40020940

080030bc <HAL_DMAEx_ConfigMuxSync>:
  *              the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d12b      	bne.n	800312a <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d101      	bne.n	80030e0 <HAL_DMAEx_ConfigMuxSync+0x24>
 80030dc:	2302      	movs	r3, #2
 80030de:	e025      	b.n	800312c <HAL_DMAEx_ConfigMuxSync+0x70>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	b2d9      	uxtb	r1, r3
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	061a      	lsls	r2, r3, #24
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	3b01      	subs	r3, #1
 80030fc:	04db      	lsls	r3, r3, #19
 80030fe:	431a      	orrs	r2, r3
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	431a      	orrs	r2, r3
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	7a1b      	ldrb	r3, [r3, #8]
 800310a:	041b      	lsls	r3, r3, #16
 800310c:	431a      	orrs	r2, r3
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	7a5b      	ldrb	r3, [r3, #9]
 8003112:	025b      	lsls	r3, r3, #9
 8003114:	431a      	orrs	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800311a:	430a      	orrs	r2, r1
 800311c:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 8003126:	2300      	movs	r3, #0
 8003128:	e000      	b.n	800312c <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
  }
}
 800312c:	4618      	mov	r0, r3
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800314a:	4013      	ands	r3, r2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d01a      	beq.n	8003186 <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800315a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800315e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003168:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	63da      	str	r2, [r3, #60]	@ 0x3c

    if (hdma->XferErrorCallback != NULL)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800318a:	2b00      	cmp	r3, #0
 800318c:	d022      	beq.n	80031d4 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003198:	4013      	ands	r3, r2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d01a      	beq.n	80031d4 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031ac:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80031b6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031bc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	63da      	str	r2, [r3, #60]	@ 0x3c

      if (hdma->XferErrorCallback != NULL)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d003      	beq.n	80031d4 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	4798      	blx	r3
      }
    }
  }
}
 80031d4:	bf00      	nop
 80031d6:	3708      	adds	r7, #8
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031dc:	b480      	push	{r7}
 80031de:	b087      	sub	sp, #28
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031ea:	e166      	b.n	80034ba <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	2101      	movs	r1, #1
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	fa01 f303 	lsl.w	r3, r1, r3
 80031f8:	4013      	ands	r3, r2
 80031fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f000 8158 	beq.w	80034b4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	2b01      	cmp	r3, #1
 800320e:	d005      	beq.n	800321c <HAL_GPIO_Init+0x40>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f003 0303 	and.w	r3, r3, #3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d130      	bne.n	800327e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	005b      	lsls	r3, r3, #1
 8003226:	2203      	movs	r2, #3
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	43db      	mvns	r3, r3
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	4013      	ands	r3, r2
 8003232:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	68da      	ldr	r2, [r3, #12]
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	005b      	lsls	r3, r3, #1
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003252:	2201      	movs	r2, #1
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	43db      	mvns	r3, r3
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	4013      	ands	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	091b      	lsrs	r3, r3, #4
 8003268:	f003 0201 	and.w	r2, r3, #1
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	4313      	orrs	r3, r2
 8003276:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f003 0303 	and.w	r3, r3, #3
 8003286:	2b03      	cmp	r3, #3
 8003288:	d017      	beq.n	80032ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	2203      	movs	r2, #3
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	43db      	mvns	r3, r3
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	4013      	ands	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	689a      	ldr	r2, [r3, #8]
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	fa02 f303 	lsl.w	r3, r2, r3
 80032ae:	693a      	ldr	r2, [r7, #16]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d123      	bne.n	800330e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	08da      	lsrs	r2, r3, #3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	3208      	adds	r2, #8
 80032ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	220f      	movs	r2, #15
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43db      	mvns	r3, r3
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	4013      	ands	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	691a      	ldr	r2, [r3, #16]
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	f003 0307 	and.w	r3, r3, #7
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	08da      	lsrs	r2, r3, #3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	3208      	adds	r2, #8
 8003308:	6939      	ldr	r1, [r7, #16]
 800330a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	2203      	movs	r2, #3
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	43db      	mvns	r3, r3
 8003320:	693a      	ldr	r2, [r7, #16]
 8003322:	4013      	ands	r3, r2
 8003324:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f003 0203 	and.w	r2, r3, #3
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	4313      	orrs	r3, r2
 800333a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800334a:	2b00      	cmp	r3, #0
 800334c:	f000 80b2 	beq.w	80034b4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003350:	4b61      	ldr	r3, [pc, #388]	@ (80034d8 <HAL_GPIO_Init+0x2fc>)
 8003352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003354:	4a60      	ldr	r2, [pc, #384]	@ (80034d8 <HAL_GPIO_Init+0x2fc>)
 8003356:	f043 0301 	orr.w	r3, r3, #1
 800335a:	6613      	str	r3, [r2, #96]	@ 0x60
 800335c:	4b5e      	ldr	r3, [pc, #376]	@ (80034d8 <HAL_GPIO_Init+0x2fc>)
 800335e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003360:	f003 0301 	and.w	r3, r3, #1
 8003364:	60bb      	str	r3, [r7, #8]
 8003366:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003368:	4a5c      	ldr	r2, [pc, #368]	@ (80034dc <HAL_GPIO_Init+0x300>)
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	089b      	lsrs	r3, r3, #2
 800336e:	3302      	adds	r3, #2
 8003370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003374:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f003 0303 	and.w	r3, r3, #3
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	220f      	movs	r2, #15
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43db      	mvns	r3, r3
 8003386:	693a      	ldr	r2, [r7, #16]
 8003388:	4013      	ands	r3, r2
 800338a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003392:	d02b      	beq.n	80033ec <HAL_GPIO_Init+0x210>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a52      	ldr	r2, [pc, #328]	@ (80034e0 <HAL_GPIO_Init+0x304>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d025      	beq.n	80033e8 <HAL_GPIO_Init+0x20c>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a51      	ldr	r2, [pc, #324]	@ (80034e4 <HAL_GPIO_Init+0x308>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d01f      	beq.n	80033e4 <HAL_GPIO_Init+0x208>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a50      	ldr	r2, [pc, #320]	@ (80034e8 <HAL_GPIO_Init+0x30c>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d019      	beq.n	80033e0 <HAL_GPIO_Init+0x204>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a4f      	ldr	r2, [pc, #316]	@ (80034ec <HAL_GPIO_Init+0x310>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d013      	beq.n	80033dc <HAL_GPIO_Init+0x200>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a4e      	ldr	r2, [pc, #312]	@ (80034f0 <HAL_GPIO_Init+0x314>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d00d      	beq.n	80033d8 <HAL_GPIO_Init+0x1fc>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a4d      	ldr	r2, [pc, #308]	@ (80034f4 <HAL_GPIO_Init+0x318>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d007      	beq.n	80033d4 <HAL_GPIO_Init+0x1f8>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a4c      	ldr	r2, [pc, #304]	@ (80034f8 <HAL_GPIO_Init+0x31c>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d101      	bne.n	80033d0 <HAL_GPIO_Init+0x1f4>
 80033cc:	2307      	movs	r3, #7
 80033ce:	e00e      	b.n	80033ee <HAL_GPIO_Init+0x212>
 80033d0:	2308      	movs	r3, #8
 80033d2:	e00c      	b.n	80033ee <HAL_GPIO_Init+0x212>
 80033d4:	2306      	movs	r3, #6
 80033d6:	e00a      	b.n	80033ee <HAL_GPIO_Init+0x212>
 80033d8:	2305      	movs	r3, #5
 80033da:	e008      	b.n	80033ee <HAL_GPIO_Init+0x212>
 80033dc:	2304      	movs	r3, #4
 80033de:	e006      	b.n	80033ee <HAL_GPIO_Init+0x212>
 80033e0:	2303      	movs	r3, #3
 80033e2:	e004      	b.n	80033ee <HAL_GPIO_Init+0x212>
 80033e4:	2302      	movs	r3, #2
 80033e6:	e002      	b.n	80033ee <HAL_GPIO_Init+0x212>
 80033e8:	2301      	movs	r3, #1
 80033ea:	e000      	b.n	80033ee <HAL_GPIO_Init+0x212>
 80033ec:	2300      	movs	r3, #0
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	f002 0203 	and.w	r2, r2, #3
 80033f4:	0092      	lsls	r2, r2, #2
 80033f6:	4093      	lsls	r3, r2
 80033f8:	693a      	ldr	r2, [r7, #16]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80033fe:	4937      	ldr	r1, [pc, #220]	@ (80034dc <HAL_GPIO_Init+0x300>)
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	089b      	lsrs	r3, r3, #2
 8003404:	3302      	adds	r3, #2
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800340c:	4b3b      	ldr	r3, [pc, #236]	@ (80034fc <HAL_GPIO_Init+0x320>)
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	43db      	mvns	r3, r3
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	4013      	ands	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d003      	beq.n	8003430 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003428:	693a      	ldr	r2, [r7, #16]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003430:	4a32      	ldr	r2, [pc, #200]	@ (80034fc <HAL_GPIO_Init+0x320>)
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003436:	4b31      	ldr	r3, [pc, #196]	@ (80034fc <HAL_GPIO_Init+0x320>)
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	43db      	mvns	r3, r3
 8003440:	693a      	ldr	r2, [r7, #16]
 8003442:	4013      	ands	r3, r2
 8003444:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	4313      	orrs	r3, r2
 8003458:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800345a:	4a28      	ldr	r2, [pc, #160]	@ (80034fc <HAL_GPIO_Init+0x320>)
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003460:	4b26      	ldr	r3, [pc, #152]	@ (80034fc <HAL_GPIO_Init+0x320>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	43db      	mvns	r3, r3
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	4013      	ands	r3, r2
 800346e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d003      	beq.n	8003484 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4313      	orrs	r3, r2
 8003482:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003484:	4a1d      	ldr	r2, [pc, #116]	@ (80034fc <HAL_GPIO_Init+0x320>)
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800348a:	4b1c      	ldr	r3, [pc, #112]	@ (80034fc <HAL_GPIO_Init+0x320>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	43db      	mvns	r3, r3
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	4013      	ands	r3, r2
 8003498:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80034ae:	4a13      	ldr	r2, [pc, #76]	@ (80034fc <HAL_GPIO_Init+0x320>)
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	3301      	adds	r3, #1
 80034b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	fa22 f303 	lsr.w	r3, r2, r3
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f47f ae91 	bne.w	80031ec <HAL_GPIO_Init+0x10>
  }
}
 80034ca:	bf00      	nop
 80034cc:	bf00      	nop
 80034ce:	371c      	adds	r7, #28
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	40021000 	.word	0x40021000
 80034dc:	40010000 	.word	0x40010000
 80034e0:	48000400 	.word	0x48000400
 80034e4:	48000800 	.word	0x48000800
 80034e8:	48000c00 	.word	0x48000c00
 80034ec:	48001000 	.word	0x48001000
 80034f0:	48001400 	.word	0x48001400
 80034f4:	48001800 	.word	0x48001800
 80034f8:	48001c00 	.word	0x48001c00
 80034fc:	40010400 	.word	0x40010400

08003500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	460b      	mov	r3, r1
 800350a:	807b      	strh	r3, [r7, #2]
 800350c:	4613      	mov	r3, r2
 800350e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003510:	787b      	ldrb	r3, [r7, #1]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d003      	beq.n	800351e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003516:	887a      	ldrh	r2, [r7, #2]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800351c:	e002      	b.n	8003524 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800351e:	887a      	ldrh	r2, [r7, #2]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003534:	4b0d      	ldr	r3, [pc, #52]	@ (800356c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800353c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003540:	d102      	bne.n	8003548 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003542:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003546:	e00b      	b.n	8003560 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003548:	4b08      	ldr	r3, [pc, #32]	@ (800356c <HAL_PWREx_GetVoltageRange+0x3c>)
 800354a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800354e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003556:	d102      	bne.n	800355e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003558:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800355c:	e000      	b.n	8003560 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800355e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003560:	4618      	mov	r0, r3
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40007000 	.word	0x40007000

08003570 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d141      	bne.n	8003602 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800357e:	4b4b      	ldr	r3, [pc, #300]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003586:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800358a:	d131      	bne.n	80035f0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800358c:	4b47      	ldr	r3, [pc, #284]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800358e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003592:	4a46      	ldr	r2, [pc, #280]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003594:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003598:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800359c:	4b43      	ldr	r3, [pc, #268]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035a4:	4a41      	ldr	r2, [pc, #260]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80035ac:	4b40      	ldr	r3, [pc, #256]	@ (80036b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2232      	movs	r2, #50	@ 0x32
 80035b2:	fb02 f303 	mul.w	r3, r2, r3
 80035b6:	4a3f      	ldr	r2, [pc, #252]	@ (80036b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80035b8:	fba2 2303 	umull	r2, r3, r2, r3
 80035bc:	0c9b      	lsrs	r3, r3, #18
 80035be:	3301      	adds	r3, #1
 80035c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035c2:	e002      	b.n	80035ca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	3b01      	subs	r3, #1
 80035c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035ca:	4b38      	ldr	r3, [pc, #224]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035d6:	d102      	bne.n	80035de <HAL_PWREx_ControlVoltageScaling+0x6e>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f2      	bne.n	80035c4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035de:	4b33      	ldr	r3, [pc, #204]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ea:	d158      	bne.n	800369e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e057      	b.n	80036a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035f0:	4b2e      	ldr	r3, [pc, #184]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035f6:	4a2d      	ldr	r2, [pc, #180]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003600:	e04d      	b.n	800369e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003608:	d141      	bne.n	800368e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800360a:	4b28      	ldr	r3, [pc, #160]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003616:	d131      	bne.n	800367c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003618:	4b24      	ldr	r3, [pc, #144]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800361a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800361e:	4a23      	ldr	r2, [pc, #140]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003620:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003624:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003628:	4b20      	ldr	r3, [pc, #128]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003630:	4a1e      	ldr	r2, [pc, #120]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003632:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003636:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003638:	4b1d      	ldr	r3, [pc, #116]	@ (80036b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2232      	movs	r2, #50	@ 0x32
 800363e:	fb02 f303 	mul.w	r3, r2, r3
 8003642:	4a1c      	ldr	r2, [pc, #112]	@ (80036b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003644:	fba2 2303 	umull	r2, r3, r2, r3
 8003648:	0c9b      	lsrs	r3, r3, #18
 800364a:	3301      	adds	r3, #1
 800364c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800364e:	e002      	b.n	8003656 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	3b01      	subs	r3, #1
 8003654:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003656:	4b15      	ldr	r3, [pc, #84]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800365e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003662:	d102      	bne.n	800366a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f2      	bne.n	8003650 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800366a:	4b10      	ldr	r3, [pc, #64]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003676:	d112      	bne.n	800369e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e011      	b.n	80036a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800367c:	4b0b      	ldr	r3, [pc, #44]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800367e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003682:	4a0a      	ldr	r2, [pc, #40]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003684:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003688:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800368c:	e007      	b.n	800369e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800368e:	4b07      	ldr	r3, [pc, #28]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003696:	4a05      	ldr	r2, [pc, #20]	@ (80036ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003698:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800369c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	40007000 	.word	0x40007000
 80036b0:	20040004 	.word	0x20040004
 80036b4:	431bde83 	.word	0x431bde83

080036b8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80036bc:	4b05      	ldr	r3, [pc, #20]	@ (80036d4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	4a04      	ldr	r2, [pc, #16]	@ (80036d4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80036c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036c6:	6053      	str	r3, [r2, #4]
}
 80036c8:	bf00      	nop
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	40007000 	.word	0x40007000

080036d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d102      	bne.n	80036ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	f000 bc08 	b.w	8003efc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036ec:	4b96      	ldr	r3, [pc, #600]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 030c 	and.w	r3, r3, #12
 80036f4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036f6:	4b94      	ldr	r3, [pc, #592]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	f003 0303 	and.w	r3, r3, #3
 80036fe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0310 	and.w	r3, r3, #16
 8003708:	2b00      	cmp	r3, #0
 800370a:	f000 80e4 	beq.w	80038d6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d007      	beq.n	8003724 <HAL_RCC_OscConfig+0x4c>
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	2b0c      	cmp	r3, #12
 8003718:	f040 808b 	bne.w	8003832 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	2b01      	cmp	r3, #1
 8003720:	f040 8087 	bne.w	8003832 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003724:	4b88      	ldr	r3, [pc, #544]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d005      	beq.n	800373c <HAL_RCC_OscConfig+0x64>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e3df      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a1a      	ldr	r2, [r3, #32]
 8003740:	4b81      	ldr	r3, [pc, #516]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0308 	and.w	r3, r3, #8
 8003748:	2b00      	cmp	r3, #0
 800374a:	d004      	beq.n	8003756 <HAL_RCC_OscConfig+0x7e>
 800374c:	4b7e      	ldr	r3, [pc, #504]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003754:	e005      	b.n	8003762 <HAL_RCC_OscConfig+0x8a>
 8003756:	4b7c      	ldr	r3, [pc, #496]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003758:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800375c:	091b      	lsrs	r3, r3, #4
 800375e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003762:	4293      	cmp	r3, r2
 8003764:	d223      	bcs.n	80037ae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fdcc 	bl	8004308 <RCC_SetFlashLatencyFromMSIRange>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e3c0      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800377a:	4b73      	ldr	r3, [pc, #460]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a72      	ldr	r2, [pc, #456]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003780:	f043 0308 	orr.w	r3, r3, #8
 8003784:	6013      	str	r3, [r2, #0]
 8003786:	4b70      	ldr	r3, [pc, #448]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a1b      	ldr	r3, [r3, #32]
 8003792:	496d      	ldr	r1, [pc, #436]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003794:	4313      	orrs	r3, r2
 8003796:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003798:	4b6b      	ldr	r3, [pc, #428]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	69db      	ldr	r3, [r3, #28]
 80037a4:	021b      	lsls	r3, r3, #8
 80037a6:	4968      	ldr	r1, [pc, #416]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	604b      	str	r3, [r1, #4]
 80037ac:	e025      	b.n	80037fa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037ae:	4b66      	ldr	r3, [pc, #408]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a65      	ldr	r2, [pc, #404]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80037b4:	f043 0308 	orr.w	r3, r3, #8
 80037b8:	6013      	str	r3, [r2, #0]
 80037ba:	4b63      	ldr	r3, [pc, #396]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a1b      	ldr	r3, [r3, #32]
 80037c6:	4960      	ldr	r1, [pc, #384]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	69db      	ldr	r3, [r3, #28]
 80037d8:	021b      	lsls	r3, r3, #8
 80037da:	495b      	ldr	r1, [pc, #364]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d109      	bne.n	80037fa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 fd8c 	bl	8004308 <RCC_SetFlashLatencyFromMSIRange>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e380      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037fa:	f000 fcc1 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 80037fe:	4602      	mov	r2, r0
 8003800:	4b51      	ldr	r3, [pc, #324]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	091b      	lsrs	r3, r3, #4
 8003806:	f003 030f 	and.w	r3, r3, #15
 800380a:	4950      	ldr	r1, [pc, #320]	@ (800394c <HAL_RCC_OscConfig+0x274>)
 800380c:	5ccb      	ldrb	r3, [r1, r3]
 800380e:	f003 031f 	and.w	r3, r3, #31
 8003812:	fa22 f303 	lsr.w	r3, r2, r3
 8003816:	4a4e      	ldr	r2, [pc, #312]	@ (8003950 <HAL_RCC_OscConfig+0x278>)
 8003818:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800381a:	4b4e      	ldr	r3, [pc, #312]	@ (8003954 <HAL_RCC_OscConfig+0x27c>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff f824 	bl	800286c <HAL_InitTick>
 8003824:	4603      	mov	r3, r0
 8003826:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003828:	7bfb      	ldrb	r3, [r7, #15]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d052      	beq.n	80038d4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800382e:	7bfb      	ldrb	r3, [r7, #15]
 8003830:	e364      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d032      	beq.n	80038a0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800383a:	4b43      	ldr	r3, [pc, #268]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a42      	ldr	r2, [pc, #264]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003840:	f043 0301 	orr.w	r3, r3, #1
 8003844:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003846:	f7ff f861 	bl	800290c <HAL_GetTick>
 800384a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800384c:	e008      	b.n	8003860 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800384e:	f7ff f85d 	bl	800290c <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e34d      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003860:	4b39      	ldr	r3, [pc, #228]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0302 	and.w	r3, r3, #2
 8003868:	2b00      	cmp	r3, #0
 800386a:	d0f0      	beq.n	800384e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800386c:	4b36      	ldr	r3, [pc, #216]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a35      	ldr	r2, [pc, #212]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003872:	f043 0308 	orr.w	r3, r3, #8
 8003876:	6013      	str	r3, [r2, #0]
 8003878:	4b33      	ldr	r3, [pc, #204]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	4930      	ldr	r1, [pc, #192]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003886:	4313      	orrs	r3, r2
 8003888:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800388a:	4b2f      	ldr	r3, [pc, #188]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	021b      	lsls	r3, r3, #8
 8003898:	492b      	ldr	r1, [pc, #172]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800389a:	4313      	orrs	r3, r2
 800389c:	604b      	str	r3, [r1, #4]
 800389e:	e01a      	b.n	80038d6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80038a0:	4b29      	ldr	r3, [pc, #164]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a28      	ldr	r2, [pc, #160]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80038a6:	f023 0301 	bic.w	r3, r3, #1
 80038aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038ac:	f7ff f82e 	bl	800290c <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038b4:	f7ff f82a 	bl	800290c <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e31a      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80038c6:	4b20      	ldr	r3, [pc, #128]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1f0      	bne.n	80038b4 <HAL_RCC_OscConfig+0x1dc>
 80038d2:	e000      	b.n	80038d6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d073      	beq.n	80039ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	2b08      	cmp	r3, #8
 80038e6:	d005      	beq.n	80038f4 <HAL_RCC_OscConfig+0x21c>
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	2b0c      	cmp	r3, #12
 80038ec:	d10e      	bne.n	800390c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d10b      	bne.n	800390c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f4:	4b14      	ldr	r3, [pc, #80]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d063      	beq.n	80039c8 <HAL_RCC_OscConfig+0x2f0>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d15f      	bne.n	80039c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e2f7      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003914:	d106      	bne.n	8003924 <HAL_RCC_OscConfig+0x24c>
 8003916:	4b0c      	ldr	r3, [pc, #48]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a0b      	ldr	r2, [pc, #44]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800391c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003920:	6013      	str	r3, [r2, #0]
 8003922:	e025      	b.n	8003970 <HAL_RCC_OscConfig+0x298>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800392c:	d114      	bne.n	8003958 <HAL_RCC_OscConfig+0x280>
 800392e:	4b06      	ldr	r3, [pc, #24]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a05      	ldr	r2, [pc, #20]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003934:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003938:	6013      	str	r3, [r2, #0]
 800393a:	4b03      	ldr	r3, [pc, #12]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a02      	ldr	r2, [pc, #8]	@ (8003948 <HAL_RCC_OscConfig+0x270>)
 8003940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	e013      	b.n	8003970 <HAL_RCC_OscConfig+0x298>
 8003948:	40021000 	.word	0x40021000
 800394c:	0800e280 	.word	0x0800e280
 8003950:	20040004 	.word	0x20040004
 8003954:	20040008 	.word	0x20040008
 8003958:	4ba0      	ldr	r3, [pc, #640]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a9f      	ldr	r2, [pc, #636]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 800395e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003962:	6013      	str	r3, [r2, #0]
 8003964:	4b9d      	ldr	r3, [pc, #628]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a9c      	ldr	r2, [pc, #624]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 800396a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800396e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d013      	beq.n	80039a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003978:	f7fe ffc8 	bl	800290c <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003980:	f7fe ffc4 	bl	800290c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b64      	cmp	r3, #100	@ 0x64
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e2b4      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003992:	4b92      	ldr	r3, [pc, #584]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0f0      	beq.n	8003980 <HAL_RCC_OscConfig+0x2a8>
 800399e:	e014      	b.n	80039ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a0:	f7fe ffb4 	bl	800290c <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039a8:	f7fe ffb0 	bl	800290c <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b64      	cmp	r3, #100	@ 0x64
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e2a0      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039ba:	4b88      	ldr	r3, [pc, #544]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0x2d0>
 80039c6:	e000      	b.n	80039ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d060      	beq.n	8003a98 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	2b04      	cmp	r3, #4
 80039da:	d005      	beq.n	80039e8 <HAL_RCC_OscConfig+0x310>
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	2b0c      	cmp	r3, #12
 80039e0:	d119      	bne.n	8003a16 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d116      	bne.n	8003a16 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039e8:	4b7c      	ldr	r3, [pc, #496]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d005      	beq.n	8003a00 <HAL_RCC_OscConfig+0x328>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d101      	bne.n	8003a00 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e27d      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a00:	4b76      	ldr	r3, [pc, #472]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	691b      	ldr	r3, [r3, #16]
 8003a0c:	061b      	lsls	r3, r3, #24
 8003a0e:	4973      	ldr	r1, [pc, #460]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a14:	e040      	b.n	8003a98 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d023      	beq.n	8003a66 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a1e:	4b6f      	ldr	r3, [pc, #444]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a6e      	ldr	r2, [pc, #440]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2a:	f7fe ff6f 	bl	800290c <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a32:	f7fe ff6b 	bl	800290c <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e25b      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a44:	4b65      	ldr	r3, [pc, #404]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0f0      	beq.n	8003a32 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a50:	4b62      	ldr	r3, [pc, #392]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	061b      	lsls	r3, r3, #24
 8003a5e:	495f      	ldr	r1, [pc, #380]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	604b      	str	r3, [r1, #4]
 8003a64:	e018      	b.n	8003a98 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a66:	4b5d      	ldr	r3, [pc, #372]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a5c      	ldr	r2, [pc, #368]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a72:	f7fe ff4b 	bl	800290c <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a78:	e008      	b.n	8003a8c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a7a:	f7fe ff47 	bl	800290c <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e237      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a8c:	4b53      	ldr	r3, [pc, #332]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1f0      	bne.n	8003a7a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0308 	and.w	r3, r3, #8
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d03c      	beq.n	8003b1e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d01c      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aac:	4b4b      	ldr	r3, [pc, #300]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ab2:	4a4a      	ldr	r2, [pc, #296]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003ab4:	f043 0301 	orr.w	r3, r3, #1
 8003ab8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abc:	f7fe ff26 	bl	800290c <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac4:	f7fe ff22 	bl	800290c <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e212      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ad6:	4b41      	ldr	r3, [pc, #260]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003ad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0ef      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x3ec>
 8003ae4:	e01b      	b.n	8003b1e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ae6:	4b3d      	ldr	r3, [pc, #244]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003ae8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aec:	4a3b      	ldr	r2, [pc, #236]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003aee:	f023 0301 	bic.w	r3, r3, #1
 8003af2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af6:	f7fe ff09 	bl	800290c <HAL_GetTick>
 8003afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003afc:	e008      	b.n	8003b10 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003afe:	f7fe ff05 	bl	800290c <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e1f5      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b10:	4b32      	ldr	r3, [pc, #200]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003b12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d1ef      	bne.n	8003afe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0304 	and.w	r3, r3, #4
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 80a6 	beq.w	8003c78 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003b30:	4b2a      	ldr	r3, [pc, #168]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10d      	bne.n	8003b58 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b3c:	4b27      	ldr	r3, [pc, #156]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b40:	4a26      	ldr	r2, [pc, #152]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003b42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b46:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b48:	4b24      	ldr	r3, [pc, #144]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b50:	60bb      	str	r3, [r7, #8]
 8003b52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b54:	2301      	movs	r3, #1
 8003b56:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b58:	4b21      	ldr	r3, [pc, #132]	@ (8003be0 <HAL_RCC_OscConfig+0x508>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d118      	bne.n	8003b96 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b64:	4b1e      	ldr	r3, [pc, #120]	@ (8003be0 <HAL_RCC_OscConfig+0x508>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a1d      	ldr	r2, [pc, #116]	@ (8003be0 <HAL_RCC_OscConfig+0x508>)
 8003b6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b70:	f7fe fecc 	bl	800290c <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b78:	f7fe fec8 	bl	800290c <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e1b8      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b8a:	4b15      	ldr	r3, [pc, #84]	@ (8003be0 <HAL_RCC_OscConfig+0x508>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d0f0      	beq.n	8003b78 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d108      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x4d8>
 8003b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003ba6:	f043 0301 	orr.w	r3, r3, #1
 8003baa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bae:	e029      	b.n	8003c04 <HAL_RCC_OscConfig+0x52c>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	2b05      	cmp	r3, #5
 8003bb6:	d115      	bne.n	8003be4 <HAL_RCC_OscConfig+0x50c>
 8003bb8:	4b08      	ldr	r3, [pc, #32]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bbe:	4a07      	ldr	r2, [pc, #28]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003bc0:	f043 0304 	orr.w	r3, r3, #4
 8003bc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bc8:	4b04      	ldr	r3, [pc, #16]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bce:	4a03      	ldr	r2, [pc, #12]	@ (8003bdc <HAL_RCC_OscConfig+0x504>)
 8003bd0:	f043 0301 	orr.w	r3, r3, #1
 8003bd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bd8:	e014      	b.n	8003c04 <HAL_RCC_OscConfig+0x52c>
 8003bda:	bf00      	nop
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	40007000 	.word	0x40007000
 8003be4:	4b9d      	ldr	r3, [pc, #628]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bea:	4a9c      	ldr	r2, [pc, #624]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003bec:	f023 0301 	bic.w	r3, r3, #1
 8003bf0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bf4:	4b99      	ldr	r3, [pc, #612]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfa:	4a98      	ldr	r2, [pc, #608]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003bfc:	f023 0304 	bic.w	r3, r3, #4
 8003c00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d016      	beq.n	8003c3a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c0c:	f7fe fe7e 	bl	800290c <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c12:	e00a      	b.n	8003c2a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c14:	f7fe fe7a 	bl	800290c <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e168      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c2a:	4b8c      	ldr	r3, [pc, #560]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d0ed      	beq.n	8003c14 <HAL_RCC_OscConfig+0x53c>
 8003c38:	e015      	b.n	8003c66 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c3a:	f7fe fe67 	bl	800290c <HAL_GetTick>
 8003c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c40:	e00a      	b.n	8003c58 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c42:	f7fe fe63 	bl	800290c <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e151      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c58:	4b80      	ldr	r3, [pc, #512]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1ed      	bne.n	8003c42 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c66:	7ffb      	ldrb	r3, [r7, #31]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d105      	bne.n	8003c78 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c6c:	4b7b      	ldr	r3, [pc, #492]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c70:	4a7a      	ldr	r2, [pc, #488]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003c72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c76:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0320 	and.w	r3, r3, #32
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d03c      	beq.n	8003cfe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d01c      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c8c:	4b73      	ldr	r3, [pc, #460]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003c8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c92:	4a72      	ldr	r2, [pc, #456]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003c94:	f043 0301 	orr.w	r3, r3, #1
 8003c98:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9c:	f7fe fe36 	bl	800290c <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ca4:	f7fe fe32 	bl	800290c <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e122      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cb6:	4b69      	ldr	r3, [pc, #420]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003cb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d0ef      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x5cc>
 8003cc4:	e01b      	b.n	8003cfe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003cc6:	4b65      	ldr	r3, [pc, #404]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003cc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ccc:	4a63      	ldr	r2, [pc, #396]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003cce:	f023 0301 	bic.w	r3, r3, #1
 8003cd2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cd6:	f7fe fe19 	bl	800290c <HAL_GetTick>
 8003cda:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cdc:	e008      	b.n	8003cf0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cde:	f7fe fe15 	bl	800290c <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e105      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cf0:	4b5a      	ldr	r3, [pc, #360]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003cf2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1ef      	bne.n	8003cde <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f000 80f9 	beq.w	8003efa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	f040 80cf 	bne.w	8003eb0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003d12:	4b52      	ldr	r3, [pc, #328]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	f003 0203 	and.w	r2, r3, #3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d12c      	bne.n	8003d80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d30:	3b01      	subs	r3, #1
 8003d32:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d123      	bne.n	8003d80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d42:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d11b      	bne.n	8003d80 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d52:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d113      	bne.n	8003d80 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d62:	085b      	lsrs	r3, r3, #1
 8003d64:	3b01      	subs	r3, #1
 8003d66:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d109      	bne.n	8003d80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d76:	085b      	lsrs	r3, r3, #1
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d071      	beq.n	8003e64 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d80:	69bb      	ldr	r3, [r7, #24]
 8003d82:	2b0c      	cmp	r3, #12
 8003d84:	d068      	beq.n	8003e58 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003d86:	4b35      	ldr	r3, [pc, #212]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d105      	bne.n	8003d9e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003d92:	4b32      	ldr	r3, [pc, #200]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e0ac      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003da2:	4b2e      	ldr	r3, [pc, #184]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a2d      	ldr	r2, [pc, #180]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003da8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dac:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003dae:	f7fe fdad 	bl	800290c <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db6:	f7fe fda9 	bl	800290c <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e099      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dc8:	4b24      	ldr	r3, [pc, #144]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1f0      	bne.n	8003db6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dd4:	4b21      	ldr	r3, [pc, #132]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003dd6:	68da      	ldr	r2, [r3, #12]
 8003dd8:	4b21      	ldr	r3, [pc, #132]	@ (8003e60 <HAL_RCC_OscConfig+0x788>)
 8003dda:	4013      	ands	r3, r2
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003de4:	3a01      	subs	r2, #1
 8003de6:	0112      	lsls	r2, r2, #4
 8003de8:	4311      	orrs	r1, r2
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003dee:	0212      	lsls	r2, r2, #8
 8003df0:	4311      	orrs	r1, r2
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003df6:	0852      	lsrs	r2, r2, #1
 8003df8:	3a01      	subs	r2, #1
 8003dfa:	0552      	lsls	r2, r2, #21
 8003dfc:	4311      	orrs	r1, r2
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e02:	0852      	lsrs	r2, r2, #1
 8003e04:	3a01      	subs	r2, #1
 8003e06:	0652      	lsls	r2, r2, #25
 8003e08:	4311      	orrs	r1, r2
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e0e:	06d2      	lsls	r2, r2, #27
 8003e10:	430a      	orrs	r2, r1
 8003e12:	4912      	ldr	r1, [pc, #72]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e18:	4b10      	ldr	r3, [pc, #64]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a0f      	ldr	r2, [pc, #60]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003e1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e24:	4b0d      	ldr	r3, [pc, #52]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	4a0c      	ldr	r2, [pc, #48]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003e2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e30:	f7fe fd6c 	bl	800290c <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e38:	f7fe fd68 	bl	800290c <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e058      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e4a:	4b04      	ldr	r3, [pc, #16]	@ (8003e5c <HAL_RCC_OscConfig+0x784>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d0f0      	beq.n	8003e38 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e56:	e050      	b.n	8003efa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e04f      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e64:	4b27      	ldr	r3, [pc, #156]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d144      	bne.n	8003efa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e70:	4b24      	ldr	r3, [pc, #144]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a23      	ldr	r2, [pc, #140]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003e76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e7c:	4b21      	ldr	r3, [pc, #132]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	4a20      	ldr	r2, [pc, #128]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003e82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e88:	f7fe fd40 	bl	800290c <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e90:	f7fe fd3c 	bl	800290c <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e02c      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ea2:	4b18      	ldr	r3, [pc, #96]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d0f0      	beq.n	8003e90 <HAL_RCC_OscConfig+0x7b8>
 8003eae:	e024      	b.n	8003efa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	2b0c      	cmp	r3, #12
 8003eb4:	d01f      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eb6:	4b13      	ldr	r3, [pc, #76]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a12      	ldr	r2, [pc, #72]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003ebc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec2:	f7fe fd23 	bl	800290c <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ec8:	e008      	b.n	8003edc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eca:	f7fe fd1f 	bl	800290c <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e00f      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003edc:	4b09      	ldr	r3, [pc, #36]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1f0      	bne.n	8003eca <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ee8:	4b06      	ldr	r3, [pc, #24]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	4905      	ldr	r1, [pc, #20]	@ (8003f04 <HAL_RCC_OscConfig+0x82c>)
 8003eee:	4b06      	ldr	r3, [pc, #24]	@ (8003f08 <HAL_RCC_OscConfig+0x830>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	60cb      	str	r3, [r1, #12]
 8003ef4:	e001      	b.n	8003efa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e000      	b.n	8003efc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3720      	adds	r7, #32
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40021000 	.word	0x40021000
 8003f08:	feeefffc 	.word	0xfeeefffc

08003f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003f16:	2300      	movs	r3, #0
 8003f18:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e11d      	b.n	8004160 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f24:	4b90      	ldr	r3, [pc, #576]	@ (8004168 <HAL_RCC_ClockConfig+0x25c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 030f 	and.w	r3, r3, #15
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d910      	bls.n	8003f54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f32:	4b8d      	ldr	r3, [pc, #564]	@ (8004168 <HAL_RCC_ClockConfig+0x25c>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f023 020f 	bic.w	r2, r3, #15
 8003f3a:	498b      	ldr	r1, [pc, #556]	@ (8004168 <HAL_RCC_ClockConfig+0x25c>)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f42:	4b89      	ldr	r3, [pc, #548]	@ (8004168 <HAL_RCC_ClockConfig+0x25c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 030f 	and.w	r3, r3, #15
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d001      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e105      	b.n	8004160 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d010      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689a      	ldr	r2, [r3, #8]
 8003f64:	4b81      	ldr	r3, [pc, #516]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d908      	bls.n	8003f82 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f70:	4b7e      	ldr	r3, [pc, #504]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	497b      	ldr	r1, [pc, #492]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d079      	beq.n	8004082 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b03      	cmp	r3, #3
 8003f94:	d11e      	bne.n	8003fd4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f96:	4b75      	ldr	r3, [pc, #468]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e0dc      	b.n	8004160 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003fa6:	f000 fa09 	bl	80043bc <RCC_GetSysClockFreqFromPLLSource>
 8003faa:	4603      	mov	r3, r0
 8003fac:	4a70      	ldr	r2, [pc, #448]	@ (8004170 <HAL_RCC_ClockConfig+0x264>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d946      	bls.n	8004040 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003fb2:	4b6e      	ldr	r3, [pc, #440]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d140      	bne.n	8004040 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fbe:	4b6b      	ldr	r3, [pc, #428]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fc6:	4a69      	ldr	r2, [pc, #420]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8003fc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fcc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003fce:	2380      	movs	r3, #128	@ 0x80
 8003fd0:	617b      	str	r3, [r7, #20]
 8003fd2:	e035      	b.n	8004040 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d107      	bne.n	8003fec <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fdc:	4b63      	ldr	r3, [pc, #396]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d115      	bne.n	8004014 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e0b9      	b.n	8004160 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d107      	bne.n	8004004 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ff4:	4b5d      	ldr	r3, [pc, #372]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d109      	bne.n	8004014 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e0ad      	b.n	8004160 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004004:	4b59      	ldr	r3, [pc, #356]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e0a5      	b.n	8004160 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004014:	f000 f8b4 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 8004018:	4603      	mov	r3, r0
 800401a:	4a55      	ldr	r2, [pc, #340]	@ (8004170 <HAL_RCC_ClockConfig+0x264>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d90f      	bls.n	8004040 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004020:	4b52      	ldr	r3, [pc, #328]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d109      	bne.n	8004040 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800402c:	4b4f      	ldr	r3, [pc, #316]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004034:	4a4d      	ldr	r2, [pc, #308]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8004036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800403a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800403c:	2380      	movs	r3, #128	@ 0x80
 800403e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004040:	4b4a      	ldr	r3, [pc, #296]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f023 0203 	bic.w	r2, r3, #3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	4947      	ldr	r1, [pc, #284]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 800404e:	4313      	orrs	r3, r2
 8004050:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004052:	f7fe fc5b 	bl	800290c <HAL_GetTick>
 8004056:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004058:	e00a      	b.n	8004070 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800405a:	f7fe fc57 	bl	800290c <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004068:	4293      	cmp	r3, r2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e077      	b.n	8004160 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004070:	4b3e      	ldr	r3, [pc, #248]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f003 020c 	and.w	r2, r3, #12
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	429a      	cmp	r2, r3
 8004080:	d1eb      	bne.n	800405a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2b80      	cmp	r3, #128	@ 0x80
 8004086:	d105      	bne.n	8004094 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004088:	4b38      	ldr	r3, [pc, #224]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	4a37      	ldr	r2, [pc, #220]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 800408e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004092:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d010      	beq.n	80040c2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	4b31      	ldr	r3, [pc, #196]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d208      	bcs.n	80040c2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b0:	4b2e      	ldr	r3, [pc, #184]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	492b      	ldr	r1, [pc, #172]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040c2:	4b29      	ldr	r3, [pc, #164]	@ (8004168 <HAL_RCC_ClockConfig+0x25c>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d210      	bcs.n	80040f2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d0:	4b25      	ldr	r3, [pc, #148]	@ (8004168 <HAL_RCC_ClockConfig+0x25c>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f023 020f 	bic.w	r2, r3, #15
 80040d8:	4923      	ldr	r1, [pc, #140]	@ (8004168 <HAL_RCC_ClockConfig+0x25c>)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	4313      	orrs	r3, r2
 80040de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040e0:	4b21      	ldr	r3, [pc, #132]	@ (8004168 <HAL_RCC_ClockConfig+0x25c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 030f 	and.w	r3, r3, #15
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d001      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e036      	b.n	8004160 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d008      	beq.n	8004110 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040fe:	4b1b      	ldr	r3, [pc, #108]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	4918      	ldr	r1, [pc, #96]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 800410c:	4313      	orrs	r3, r2
 800410e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0308 	and.w	r3, r3, #8
 8004118:	2b00      	cmp	r3, #0
 800411a:	d009      	beq.n	8004130 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800411c:	4b13      	ldr	r3, [pc, #76]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	4910      	ldr	r1, [pc, #64]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 800412c:	4313      	orrs	r3, r2
 800412e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004130:	f000 f826 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 8004134:	4602      	mov	r2, r0
 8004136:	4b0d      	ldr	r3, [pc, #52]	@ (800416c <HAL_RCC_ClockConfig+0x260>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	091b      	lsrs	r3, r3, #4
 800413c:	f003 030f 	and.w	r3, r3, #15
 8004140:	490c      	ldr	r1, [pc, #48]	@ (8004174 <HAL_RCC_ClockConfig+0x268>)
 8004142:	5ccb      	ldrb	r3, [r1, r3]
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	fa22 f303 	lsr.w	r3, r2, r3
 800414c:	4a0a      	ldr	r2, [pc, #40]	@ (8004178 <HAL_RCC_ClockConfig+0x26c>)
 800414e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004150:	4b0a      	ldr	r3, [pc, #40]	@ (800417c <HAL_RCC_ClockConfig+0x270>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4618      	mov	r0, r3
 8004156:	f7fe fb89 	bl	800286c <HAL_InitTick>
 800415a:	4603      	mov	r3, r0
 800415c:	73fb      	strb	r3, [r7, #15]

  return status;
 800415e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40022000 	.word	0x40022000
 800416c:	40021000 	.word	0x40021000
 8004170:	04c4b400 	.word	0x04c4b400
 8004174:	0800e280 	.word	0x0800e280
 8004178:	20040004 	.word	0x20040004
 800417c:	20040008 	.word	0x20040008

08004180 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004180:	b480      	push	{r7}
 8004182:	b089      	sub	sp, #36	@ 0x24
 8004184:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004186:	2300      	movs	r3, #0
 8004188:	61fb      	str	r3, [r7, #28]
 800418a:	2300      	movs	r3, #0
 800418c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800418e:	4b3e      	ldr	r3, [pc, #248]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 030c 	and.w	r3, r3, #12
 8004196:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004198:	4b3b      	ldr	r3, [pc, #236]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f003 0303 	and.w	r3, r3, #3
 80041a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d005      	beq.n	80041b4 <HAL_RCC_GetSysClockFreq+0x34>
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	2b0c      	cmp	r3, #12
 80041ac:	d121      	bne.n	80041f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d11e      	bne.n	80041f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041b4:	4b34      	ldr	r3, [pc, #208]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0308 	and.w	r3, r3, #8
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d107      	bne.n	80041d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041c0:	4b31      	ldr	r3, [pc, #196]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 80041c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041c6:	0a1b      	lsrs	r3, r3, #8
 80041c8:	f003 030f 	and.w	r3, r3, #15
 80041cc:	61fb      	str	r3, [r7, #28]
 80041ce:	e005      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80041d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	091b      	lsrs	r3, r3, #4
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80041dc:	4a2b      	ldr	r2, [pc, #172]	@ (800428c <HAL_RCC_GetSysClockFreq+0x10c>)
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d10d      	bne.n	8004208 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041f0:	e00a      	b.n	8004208 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	2b04      	cmp	r3, #4
 80041f6:	d102      	bne.n	80041fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041f8:	4b25      	ldr	r3, [pc, #148]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x110>)
 80041fa:	61bb      	str	r3, [r7, #24]
 80041fc:	e004      	b.n	8004208 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	2b08      	cmp	r3, #8
 8004202:	d101      	bne.n	8004208 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004204:	4b23      	ldr	r3, [pc, #140]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x114>)
 8004206:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	2b0c      	cmp	r3, #12
 800420c:	d134      	bne.n	8004278 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800420e:	4b1e      	ldr	r3, [pc, #120]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	2b02      	cmp	r3, #2
 800421c:	d003      	beq.n	8004226 <HAL_RCC_GetSysClockFreq+0xa6>
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	2b03      	cmp	r3, #3
 8004222:	d003      	beq.n	800422c <HAL_RCC_GetSysClockFreq+0xac>
 8004224:	e005      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004226:	4b1a      	ldr	r3, [pc, #104]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x110>)
 8004228:	617b      	str	r3, [r7, #20]
      break;
 800422a:	e005      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800422c:	4b19      	ldr	r3, [pc, #100]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x114>)
 800422e:	617b      	str	r3, [r7, #20]
      break;
 8004230:	e002      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	617b      	str	r3, [r7, #20]
      break;
 8004236:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004238:	4b13      	ldr	r3, [pc, #76]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	091b      	lsrs	r3, r3, #4
 800423e:	f003 030f 	and.w	r3, r3, #15
 8004242:	3301      	adds	r3, #1
 8004244:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004246:	4b10      	ldr	r3, [pc, #64]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	0a1b      	lsrs	r3, r3, #8
 800424c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004250:	697a      	ldr	r2, [r7, #20]
 8004252:	fb03 f202 	mul.w	r2, r3, r2
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	fbb2 f3f3 	udiv	r3, r2, r3
 800425c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800425e:	4b0a      	ldr	r3, [pc, #40]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	0e5b      	lsrs	r3, r3, #25
 8004264:	f003 0303 	and.w	r3, r3, #3
 8004268:	3301      	adds	r3, #1
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	fbb2 f3f3 	udiv	r3, r2, r3
 8004276:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004278:	69bb      	ldr	r3, [r7, #24]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3724      	adds	r7, #36	@ 0x24
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	40021000 	.word	0x40021000
 800428c:	0800e298 	.word	0x0800e298
 8004290:	00f42400 	.word	0x00f42400
 8004294:	007a1200 	.word	0x007a1200

08004298 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800429c:	4b03      	ldr	r3, [pc, #12]	@ (80042ac <HAL_RCC_GetHCLKFreq+0x14>)
 800429e:	681b      	ldr	r3, [r3, #0]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	20040004 	.word	0x20040004

080042b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042b4:	f7ff fff0 	bl	8004298 <HAL_RCC_GetHCLKFreq>
 80042b8:	4602      	mov	r2, r0
 80042ba:	4b06      	ldr	r3, [pc, #24]	@ (80042d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	0a1b      	lsrs	r3, r3, #8
 80042c0:	f003 0307 	and.w	r3, r3, #7
 80042c4:	4904      	ldr	r1, [pc, #16]	@ (80042d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042c6:	5ccb      	ldrb	r3, [r1, r3]
 80042c8:	f003 031f 	and.w	r3, r3, #31
 80042cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40021000 	.word	0x40021000
 80042d8:	0800e290 	.word	0x0800e290

080042dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80042e0:	f7ff ffda 	bl	8004298 <HAL_RCC_GetHCLKFreq>
 80042e4:	4602      	mov	r2, r0
 80042e6:	4b06      	ldr	r3, [pc, #24]	@ (8004300 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	0adb      	lsrs	r3, r3, #11
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	4904      	ldr	r1, [pc, #16]	@ (8004304 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042f2:	5ccb      	ldrb	r3, [r1, r3]
 80042f4:	f003 031f 	and.w	r3, r3, #31
 80042f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	40021000 	.word	0x40021000
 8004304:	0800e290 	.word	0x0800e290

08004308 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004310:	2300      	movs	r3, #0
 8004312:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004314:	4b27      	ldr	r3, [pc, #156]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d003      	beq.n	8004328 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004320:	f7ff f906 	bl	8003530 <HAL_PWREx_GetVoltageRange>
 8004324:	6178      	str	r0, [r7, #20]
 8004326:	e014      	b.n	8004352 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004328:	4b22      	ldr	r3, [pc, #136]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800432a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800432c:	4a21      	ldr	r2, [pc, #132]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800432e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004332:	6593      	str	r3, [r2, #88]	@ 0x58
 8004334:	4b1f      	ldr	r3, [pc, #124]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800433c:	60fb      	str	r3, [r7, #12]
 800433e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004340:	f7ff f8f6 	bl	8003530 <HAL_PWREx_GetVoltageRange>
 8004344:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004346:	4b1b      	ldr	r3, [pc, #108]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800434a:	4a1a      	ldr	r2, [pc, #104]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800434c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004350:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004358:	d10b      	bne.n	8004372 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2b80      	cmp	r3, #128	@ 0x80
 800435e:	d913      	bls.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2ba0      	cmp	r3, #160	@ 0xa0
 8004364:	d902      	bls.n	800436c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004366:	2302      	movs	r3, #2
 8004368:	613b      	str	r3, [r7, #16]
 800436a:	e00d      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800436c:	2301      	movs	r3, #1
 800436e:	613b      	str	r3, [r7, #16]
 8004370:	e00a      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b7f      	cmp	r3, #127	@ 0x7f
 8004376:	d902      	bls.n	800437e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004378:	2302      	movs	r3, #2
 800437a:	613b      	str	r3, [r7, #16]
 800437c:	e004      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b70      	cmp	r3, #112	@ 0x70
 8004382:	d101      	bne.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004384:	2301      	movs	r3, #1
 8004386:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004388:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f023 020f 	bic.w	r2, r3, #15
 8004390:	4909      	ldr	r1, [pc, #36]	@ (80043b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004398:	4b07      	ldr	r3, [pc, #28]	@ (80043b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 030f 	and.w	r3, r3, #15
 80043a0:	693a      	ldr	r2, [r7, #16]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d001      	beq.n	80043aa <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e000      	b.n	80043ac <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3718      	adds	r7, #24
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	40021000 	.word	0x40021000
 80043b8:	40022000 	.word	0x40022000

080043bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	b087      	sub	sp, #28
 80043c0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80043c2:	4b2d      	ldr	r3, [pc, #180]	@ (8004478 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f003 0303 	and.w	r3, r3, #3
 80043ca:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2b03      	cmp	r3, #3
 80043d0:	d00b      	beq.n	80043ea <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	d825      	bhi.n	8004424 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d008      	beq.n	80043f0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d11f      	bne.n	8004424 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80043e4:	4b25      	ldr	r3, [pc, #148]	@ (800447c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80043e6:	613b      	str	r3, [r7, #16]
    break;
 80043e8:	e01f      	b.n	800442a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80043ea:	4b25      	ldr	r3, [pc, #148]	@ (8004480 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80043ec:	613b      	str	r3, [r7, #16]
    break;
 80043ee:	e01c      	b.n	800442a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043f0:	4b21      	ldr	r3, [pc, #132]	@ (8004478 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0308 	and.w	r3, r3, #8
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d107      	bne.n	800440c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004478 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004402:	0a1b      	lsrs	r3, r3, #8
 8004404:	f003 030f 	and.w	r3, r3, #15
 8004408:	617b      	str	r3, [r7, #20]
 800440a:	e005      	b.n	8004418 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800440c:	4b1a      	ldr	r3, [pc, #104]	@ (8004478 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	091b      	lsrs	r3, r3, #4
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004418:	4a1a      	ldr	r2, [pc, #104]	@ (8004484 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004420:	613b      	str	r3, [r7, #16]
    break;
 8004422:	e002      	b.n	800442a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004424:	2300      	movs	r3, #0
 8004426:	613b      	str	r3, [r7, #16]
    break;
 8004428:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800442a:	4b13      	ldr	r3, [pc, #76]	@ (8004478 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	091b      	lsrs	r3, r3, #4
 8004430:	f003 030f 	and.w	r3, r3, #15
 8004434:	3301      	adds	r3, #1
 8004436:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004438:	4b0f      	ldr	r3, [pc, #60]	@ (8004478 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	0a1b      	lsrs	r3, r3, #8
 800443e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	fb03 f202 	mul.w	r2, r3, r2
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	fbb2 f3f3 	udiv	r3, r2, r3
 800444e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004450:	4b09      	ldr	r3, [pc, #36]	@ (8004478 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	0e5b      	lsrs	r3, r3, #25
 8004456:	f003 0303 	and.w	r3, r3, #3
 800445a:	3301      	adds	r3, #1
 800445c:	005b      	lsls	r3, r3, #1
 800445e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	fbb2 f3f3 	udiv	r3, r2, r3
 8004468:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800446a:	683b      	ldr	r3, [r7, #0]
}
 800446c:	4618      	mov	r0, r3
 800446e:	371c      	adds	r7, #28
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	40021000 	.word	0x40021000
 800447c:	00f42400 	.word	0x00f42400
 8004480:	007a1200 	.word	0x007a1200
 8004484:	0800e298 	.word	0x0800e298

08004488 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004490:	2300      	movs	r3, #0
 8004492:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004494:	2300      	movs	r3, #0
 8004496:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d040      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044a8:	2b80      	cmp	r3, #128	@ 0x80
 80044aa:	d02a      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80044ac:	2b80      	cmp	r3, #128	@ 0x80
 80044ae:	d825      	bhi.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80044b0:	2b60      	cmp	r3, #96	@ 0x60
 80044b2:	d026      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80044b4:	2b60      	cmp	r3, #96	@ 0x60
 80044b6:	d821      	bhi.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80044b8:	2b40      	cmp	r3, #64	@ 0x40
 80044ba:	d006      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x42>
 80044bc:	2b40      	cmp	r3, #64	@ 0x40
 80044be:	d81d      	bhi.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d009      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80044c4:	2b20      	cmp	r3, #32
 80044c6:	d010      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x62>
 80044c8:	e018      	b.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044ca:	4b89      	ldr	r3, [pc, #548]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	4a88      	ldr	r2, [pc, #544]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044d4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044d6:	e015      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	3304      	adds	r3, #4
 80044dc:	2100      	movs	r1, #0
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fb02 	bl	8004ae8 <RCCEx_PLLSAI1_Config>
 80044e4:	4603      	mov	r3, r0
 80044e6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044e8:	e00c      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	3320      	adds	r3, #32
 80044ee:	2100      	movs	r1, #0
 80044f0:	4618      	mov	r0, r3
 80044f2:	f000 fbed 	bl	8004cd0 <RCCEx_PLLSAI2_Config>
 80044f6:	4603      	mov	r3, r0
 80044f8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044fa:	e003      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	74fb      	strb	r3, [r7, #19]
      break;
 8004500:	e000      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004502:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004504:	7cfb      	ldrb	r3, [r7, #19]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10b      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800450a:	4b79      	ldr	r3, [pc, #484]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800450c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004510:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004518:	4975      	ldr	r1, [pc, #468]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800451a:	4313      	orrs	r3, r2
 800451c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004520:	e001      	b.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004522:	7cfb      	ldrb	r3, [r7, #19]
 8004524:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d047      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800453a:	d030      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800453c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004540:	d82a      	bhi.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004542:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004546:	d02a      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004548:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800454c:	d824      	bhi.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800454e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004552:	d008      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004558:	d81e      	bhi.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00a      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800455e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004562:	d010      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004564:	e018      	b.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004566:	4b62      	ldr	r3, [pc, #392]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	4a61      	ldr	r2, [pc, #388]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800456c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004570:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004572:	e015      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	3304      	adds	r3, #4
 8004578:	2100      	movs	r1, #0
 800457a:	4618      	mov	r0, r3
 800457c:	f000 fab4 	bl	8004ae8 <RCCEx_PLLSAI1_Config>
 8004580:	4603      	mov	r3, r0
 8004582:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004584:	e00c      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	3320      	adds	r3, #32
 800458a:	2100      	movs	r1, #0
 800458c:	4618      	mov	r0, r3
 800458e:	f000 fb9f 	bl	8004cd0 <RCCEx_PLLSAI2_Config>
 8004592:	4603      	mov	r3, r0
 8004594:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004596:	e003      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	74fb      	strb	r3, [r7, #19]
      break;
 800459c:	e000      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800459e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045a0:	7cfb      	ldrb	r3, [r7, #19]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10b      	bne.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80045a6:	4b52      	ldr	r3, [pc, #328]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045b4:	494e      	ldr	r1, [pc, #312]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80045bc:	e001      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045be:	7cfb      	ldrb	r3, [r7, #19]
 80045c0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	f000 809f 	beq.w	800470e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045d0:	2300      	movs	r3, #0
 80045d2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045d4:	4b46      	ldr	r3, [pc, #280]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80045e0:	2301      	movs	r3, #1
 80045e2:	e000      	b.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80045e4:	2300      	movs	r3, #0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00d      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ea:	4b41      	ldr	r3, [pc, #260]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ee:	4a40      	ldr	r2, [pc, #256]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80045f6:	4b3e      	ldr	r3, [pc, #248]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045fe:	60bb      	str	r3, [r7, #8]
 8004600:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004602:	2301      	movs	r3, #1
 8004604:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004606:	4b3b      	ldr	r3, [pc, #236]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a3a      	ldr	r2, [pc, #232]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800460c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004610:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004612:	f7fe f97b 	bl	800290c <HAL_GetTick>
 8004616:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004618:	e009      	b.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800461a:	f7fe f977 	bl	800290c <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	2b02      	cmp	r3, #2
 8004626:	d902      	bls.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	74fb      	strb	r3, [r7, #19]
        break;
 800462c:	e005      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800462e:	4b31      	ldr	r3, [pc, #196]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0ef      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800463a:	7cfb      	ldrb	r3, [r7, #19]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d15b      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004640:	4b2b      	ldr	r3, [pc, #172]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004646:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800464a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d01f      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	429a      	cmp	r2, r3
 800465c:	d019      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800465e:	4b24      	ldr	r3, [pc, #144]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004664:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004668:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800466a:	4b21      	ldr	r3, [pc, #132]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800466c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004670:	4a1f      	ldr	r2, [pc, #124]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004676:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800467a:	4b1d      	ldr	r3, [pc, #116]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800467c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004680:	4a1b      	ldr	r2, [pc, #108]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004682:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004686:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800468a:	4a19      	ldr	r2, [pc, #100]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b00      	cmp	r3, #0
 800469a:	d016      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800469c:	f7fe f936 	bl	800290c <HAL_GetTick>
 80046a0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046a2:	e00b      	b.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a4:	f7fe f932 	bl	800290c <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d902      	bls.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	74fb      	strb	r3, [r7, #19]
            break;
 80046ba:	e006      	b.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046bc:	4b0c      	ldr	r3, [pc, #48]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0ec      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80046ca:	7cfb      	ldrb	r3, [r7, #19]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10c      	bne.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046d0:	4b07      	ldr	r3, [pc, #28]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046d6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e0:	4903      	ldr	r1, [pc, #12]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80046e8:	e008      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046ea:	7cfb      	ldrb	r3, [r7, #19]
 80046ec:	74bb      	strb	r3, [r7, #18]
 80046ee:	e005      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x274>
 80046f0:	40021000 	.word	0x40021000
 80046f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f8:	7cfb      	ldrb	r3, [r7, #19]
 80046fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046fc:	7c7b      	ldrb	r3, [r7, #17]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d105      	bne.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004702:	4ba0      	ldr	r3, [pc, #640]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004706:	4a9f      	ldr	r2, [pc, #636]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004708:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800470c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d00a      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800471a:	4b9a      	ldr	r3, [pc, #616]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800471c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004720:	f023 0203 	bic.w	r2, r3, #3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004728:	4996      	ldr	r1, [pc, #600]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800472a:	4313      	orrs	r3, r2
 800472c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0302 	and.w	r3, r3, #2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00a      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800473c:	4b91      	ldr	r3, [pc, #580]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800473e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004742:	f023 020c 	bic.w	r2, r3, #12
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474a:	498e      	ldr	r1, [pc, #568]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800474c:	4313      	orrs	r3, r2
 800474e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0304 	and.w	r3, r3, #4
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00a      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800475e:	4b89      	ldr	r3, [pc, #548]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004764:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476c:	4985      	ldr	r1, [pc, #532]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800476e:	4313      	orrs	r3, r2
 8004770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00a      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004780:	4b80      	ldr	r3, [pc, #512]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004786:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800478e:	497d      	ldr	r1, [pc, #500]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004790:	4313      	orrs	r3, r2
 8004792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0310 	and.w	r3, r3, #16
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00a      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80047a2:	4b78      	ldr	r3, [pc, #480]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047b0:	4974      	ldr	r1, [pc, #464]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0320 	and.w	r3, r3, #32
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d00a      	beq.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047c4:	4b6f      	ldr	r3, [pc, #444]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047d2:	496c      	ldr	r1, [pc, #432]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00a      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047e6:	4b67      	ldr	r3, [pc, #412]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047f4:	4963      	ldr	r1, [pc, #396]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00a      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004808:	4b5e      	ldr	r3, [pc, #376]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800480a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004816:	495b      	ldr	r1, [pc, #364]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004818:	4313      	orrs	r3, r2
 800481a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00a      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800482a:	4b56      	ldr	r3, [pc, #344]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800482c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004830:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004838:	4952      	ldr	r1, [pc, #328]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800483a:	4313      	orrs	r3, r2
 800483c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00a      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800484c:	4b4d      	ldr	r3, [pc, #308]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800484e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004852:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485a:	494a      	ldr	r1, [pc, #296]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800485c:	4313      	orrs	r3, r2
 800485e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00a      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800486e:	4b45      	ldr	r3, [pc, #276]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004874:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800487c:	4941      	ldr	r1, [pc, #260]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800487e:	4313      	orrs	r3, r2
 8004880:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00a      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004890:	4b3c      	ldr	r3, [pc, #240]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004892:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004896:	f023 0203 	bic.w	r2, r3, #3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800489e:	4939      	ldr	r1, [pc, #228]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d028      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80048b2:	4b34      	ldr	r3, [pc, #208]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048c0:	4930      	ldr	r1, [pc, #192]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048d0:	d106      	bne.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	4a2b      	ldr	r2, [pc, #172]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048dc:	60d3      	str	r3, [r2, #12]
 80048de:	e011      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048e8:	d10c      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	3304      	adds	r3, #4
 80048ee:	2101      	movs	r1, #1
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 f8f9 	bl	8004ae8 <RCCEx_PLLSAI1_Config>
 80048f6:	4603      	mov	r3, r0
 80048f8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80048fa:	7cfb      	ldrb	r3, [r7, #19]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004900:	7cfb      	ldrb	r3, [r7, #19]
 8004902:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d04d      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004914:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004918:	d108      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800491a:	4b1a      	ldr	r3, [pc, #104]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800491c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004920:	4a18      	ldr	r2, [pc, #96]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004922:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004926:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800492a:	e012      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800492c:	4b15      	ldr	r3, [pc, #84]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800492e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004932:	4a14      	ldr	r2, [pc, #80]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004934:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004938:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800493c:	4b11      	ldr	r3, [pc, #68]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800493e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004942:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800494a:	490e      	ldr	r1, [pc, #56]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800494c:	4313      	orrs	r3, r2
 800494e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004956:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800495a:	d106      	bne.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800495c:	4b09      	ldr	r3, [pc, #36]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	4a08      	ldr	r2, [pc, #32]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004962:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004966:	60d3      	str	r3, [r2, #12]
 8004968:	e020      	b.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800496e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004972:	d109      	bne.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004974:	4b03      	ldr	r3, [pc, #12]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	4a02      	ldr	r2, [pc, #8]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800497a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800497e:	60d3      	str	r3, [r2, #12]
 8004980:	e014      	b.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004982:	bf00      	nop
 8004984:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800498c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004990:	d10c      	bne.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	3304      	adds	r3, #4
 8004996:	2101      	movs	r1, #1
 8004998:	4618      	mov	r0, r3
 800499a:	f000 f8a5 	bl	8004ae8 <RCCEx_PLLSAI1_Config>
 800499e:	4603      	mov	r3, r0
 80049a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049a2:	7cfb      	ldrb	r3, [r7, #19]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d001      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80049a8:	7cfb      	ldrb	r3, [r7, #19]
 80049aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d028      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049b8:	4b4a      	ldr	r3, [pc, #296]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049c6:	4947      	ldr	r1, [pc, #284]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049d6:	d106      	bne.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049d8:	4b42      	ldr	r3, [pc, #264]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	4a41      	ldr	r2, [pc, #260]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049e2:	60d3      	str	r3, [r2, #12]
 80049e4:	e011      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049ee:	d10c      	bne.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	3304      	adds	r3, #4
 80049f4:	2101      	movs	r1, #1
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 f876 	bl	8004ae8 <RCCEx_PLLSAI1_Config>
 80049fc:	4603      	mov	r3, r0
 80049fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a00:	7cfb      	ldrb	r3, [r7, #19]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004a06:	7cfb      	ldrb	r3, [r7, #19]
 8004a08:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d01e      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a16:	4b33      	ldr	r3, [pc, #204]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a1c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a26:	492f      	ldr	r1, [pc, #188]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a38:	d10c      	bne.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	3304      	adds	r3, #4
 8004a3e:	2102      	movs	r1, #2
 8004a40:	4618      	mov	r0, r3
 8004a42:	f000 f851 	bl	8004ae8 <RCCEx_PLLSAI1_Config>
 8004a46:	4603      	mov	r3, r0
 8004a48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a4a:	7cfb      	ldrb	r3, [r7, #19]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d001      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004a50:	7cfb      	ldrb	r3, [r7, #19]
 8004a52:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00b      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a60:	4b20      	ldr	r3, [pc, #128]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a66:	f023 0204 	bic.w	r2, r3, #4
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a70:	491c      	ldr	r1, [pc, #112]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00b      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004a84:	4b17      	ldr	r3, [pc, #92]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a8a:	f023 0218 	bic.w	r2, r3, #24
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a94:	4913      	ldr	r1, [pc, #76]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d017      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004aaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004aae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ab8:	490a      	ldr	r1, [pc, #40]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ac6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004aca:	d105      	bne.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004acc:	4b05      	ldr	r3, [pc, #20]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	4a04      	ldr	r2, [pc, #16]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ad6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004ad8:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3718      	adds	r7, #24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	40021000 	.word	0x40021000

08004ae8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b084      	sub	sp, #16
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004af2:	2300      	movs	r3, #0
 8004af4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004af6:	4b72      	ldr	r3, [pc, #456]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f003 0303 	and.w	r3, r3, #3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d00e      	beq.n	8004b20 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004b02:	4b6f      	ldr	r3, [pc, #444]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	f003 0203 	and.w	r2, r3, #3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d103      	bne.n	8004b1a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
       ||
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d142      	bne.n	8004ba0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	73fb      	strb	r3, [r7, #15]
 8004b1e:	e03f      	b.n	8004ba0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2b03      	cmp	r3, #3
 8004b26:	d018      	beq.n	8004b5a <RCCEx_PLLSAI1_Config+0x72>
 8004b28:	2b03      	cmp	r3, #3
 8004b2a:	d825      	bhi.n	8004b78 <RCCEx_PLLSAI1_Config+0x90>
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d002      	beq.n	8004b36 <RCCEx_PLLSAI1_Config+0x4e>
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d009      	beq.n	8004b48 <RCCEx_PLLSAI1_Config+0x60>
 8004b34:	e020      	b.n	8004b78 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b36:	4b62      	ldr	r3, [pc, #392]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d11d      	bne.n	8004b7e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b46:	e01a      	b.n	8004b7e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b48:	4b5d      	ldr	r3, [pc, #372]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d116      	bne.n	8004b82 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b58:	e013      	b.n	8004b82 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b5a:	4b59      	ldr	r3, [pc, #356]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10f      	bne.n	8004b86 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b66:	4b56      	ldr	r3, [pc, #344]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d109      	bne.n	8004b86 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b76:	e006      	b.n	8004b86 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b7c:	e004      	b.n	8004b88 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004b7e:	bf00      	nop
 8004b80:	e002      	b.n	8004b88 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004b82:	bf00      	nop
 8004b84:	e000      	b.n	8004b88 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004b86:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b88:	7bfb      	ldrb	r3, [r7, #15]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d108      	bne.n	8004ba0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004b8e:	4b4c      	ldr	r3, [pc, #304]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	f023 0203 	bic.w	r2, r3, #3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4949      	ldr	r1, [pc, #292]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004ba0:	7bfb      	ldrb	r3, [r7, #15]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f040 8086 	bne.w	8004cb4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004ba8:	4b45      	ldr	r3, [pc, #276]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a44      	ldr	r2, [pc, #272]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004bb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bb4:	f7fd feaa 	bl	800290c <HAL_GetTick>
 8004bb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004bba:	e009      	b.n	8004bd0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bbc:	f7fd fea6 	bl	800290c <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d902      	bls.n	8004bd0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	73fb      	strb	r3, [r7, #15]
        break;
 8004bce:	e005      	b.n	8004bdc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004bd0:	4b3b      	ldr	r3, [pc, #236]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1ef      	bne.n	8004bbc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004bdc:	7bfb      	ldrb	r3, [r7, #15]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d168      	bne.n	8004cb4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d113      	bne.n	8004c10 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004be8:	4b35      	ldr	r3, [pc, #212]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bea:	691a      	ldr	r2, [r3, #16]
 8004bec:	4b35      	ldr	r3, [pc, #212]	@ (8004cc4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004bee:	4013      	ands	r3, r2
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	6892      	ldr	r2, [r2, #8]
 8004bf4:	0211      	lsls	r1, r2, #8
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	68d2      	ldr	r2, [r2, #12]
 8004bfa:	06d2      	lsls	r2, r2, #27
 8004bfc:	4311      	orrs	r1, r2
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	6852      	ldr	r2, [r2, #4]
 8004c02:	3a01      	subs	r2, #1
 8004c04:	0112      	lsls	r2, r2, #4
 8004c06:	430a      	orrs	r2, r1
 8004c08:	492d      	ldr	r1, [pc, #180]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	610b      	str	r3, [r1, #16]
 8004c0e:	e02d      	b.n	8004c6c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d115      	bne.n	8004c42 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c16:	4b2a      	ldr	r3, [pc, #168]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c18:	691a      	ldr	r2, [r3, #16]
 8004c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8004cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6892      	ldr	r2, [r2, #8]
 8004c22:	0211      	lsls	r1, r2, #8
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	6912      	ldr	r2, [r2, #16]
 8004c28:	0852      	lsrs	r2, r2, #1
 8004c2a:	3a01      	subs	r2, #1
 8004c2c:	0552      	lsls	r2, r2, #21
 8004c2e:	4311      	orrs	r1, r2
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	6852      	ldr	r2, [r2, #4]
 8004c34:	3a01      	subs	r2, #1
 8004c36:	0112      	lsls	r2, r2, #4
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	4921      	ldr	r1, [pc, #132]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	610b      	str	r3, [r1, #16]
 8004c40:	e014      	b.n	8004c6c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c42:	4b1f      	ldr	r3, [pc, #124]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c44:	691a      	ldr	r2, [r3, #16]
 8004c46:	4b21      	ldr	r3, [pc, #132]	@ (8004ccc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	6892      	ldr	r2, [r2, #8]
 8004c4e:	0211      	lsls	r1, r2, #8
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	6952      	ldr	r2, [r2, #20]
 8004c54:	0852      	lsrs	r2, r2, #1
 8004c56:	3a01      	subs	r2, #1
 8004c58:	0652      	lsls	r2, r2, #25
 8004c5a:	4311      	orrs	r1, r2
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6852      	ldr	r2, [r2, #4]
 8004c60:	3a01      	subs	r2, #1
 8004c62:	0112      	lsls	r2, r2, #4
 8004c64:	430a      	orrs	r2, r1
 8004c66:	4916      	ldr	r1, [pc, #88]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004c6c:	4b14      	ldr	r3, [pc, #80]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a13      	ldr	r2, [pc, #76]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c72:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c78:	f7fd fe48 	bl	800290c <HAL_GetTick>
 8004c7c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c7e:	e009      	b.n	8004c94 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c80:	f7fd fe44 	bl	800290c <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d902      	bls.n	8004c94 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	73fb      	strb	r3, [r7, #15]
          break;
 8004c92:	e005      	b.n	8004ca0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c94:	4b0a      	ldr	r3, [pc, #40]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d0ef      	beq.n	8004c80 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d106      	bne.n	8004cb4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ca6:	4b06      	ldr	r3, [pc, #24]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ca8:	691a      	ldr	r2, [r3, #16]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	4904      	ldr	r1, [pc, #16]	@ (8004cc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3710      	adds	r7, #16
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	07ff800f 	.word	0x07ff800f
 8004cc8:	ff9f800f 	.word	0xff9f800f
 8004ccc:	f9ff800f 	.word	0xf9ff800f

08004cd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cde:	4b72      	ldr	r3, [pc, #456]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00e      	beq.n	8004d08 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004cea:	4b6f      	ldr	r3, [pc, #444]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	f003 0203 	and.w	r2, r3, #3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d103      	bne.n	8004d02 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
       ||
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d142      	bne.n	8004d88 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	73fb      	strb	r3, [r7, #15]
 8004d06:	e03f      	b.n	8004d88 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2b03      	cmp	r3, #3
 8004d0e:	d018      	beq.n	8004d42 <RCCEx_PLLSAI2_Config+0x72>
 8004d10:	2b03      	cmp	r3, #3
 8004d12:	d825      	bhi.n	8004d60 <RCCEx_PLLSAI2_Config+0x90>
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d002      	beq.n	8004d1e <RCCEx_PLLSAI2_Config+0x4e>
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d009      	beq.n	8004d30 <RCCEx_PLLSAI2_Config+0x60>
 8004d1c:	e020      	b.n	8004d60 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d1e:	4b62      	ldr	r3, [pc, #392]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0302 	and.w	r3, r3, #2
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d11d      	bne.n	8004d66 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d2e:	e01a      	b.n	8004d66 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d30:	4b5d      	ldr	r3, [pc, #372]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d116      	bne.n	8004d6a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d40:	e013      	b.n	8004d6a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d42:	4b59      	ldr	r3, [pc, #356]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10f      	bne.n	8004d6e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d4e:	4b56      	ldr	r3, [pc, #344]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d109      	bne.n	8004d6e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d5e:	e006      	b.n	8004d6e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	73fb      	strb	r3, [r7, #15]
      break;
 8004d64:	e004      	b.n	8004d70 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004d66:	bf00      	nop
 8004d68:	e002      	b.n	8004d70 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004d6a:	bf00      	nop
 8004d6c:	e000      	b.n	8004d70 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004d6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d70:	7bfb      	ldrb	r3, [r7, #15]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d108      	bne.n	8004d88 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004d76:	4b4c      	ldr	r3, [pc, #304]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f023 0203 	bic.w	r2, r3, #3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4949      	ldr	r1, [pc, #292]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004d88:	7bfb      	ldrb	r3, [r7, #15]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	f040 8086 	bne.w	8004e9c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d90:	4b45      	ldr	r3, [pc, #276]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a44      	ldr	r2, [pc, #272]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d9c:	f7fd fdb6 	bl	800290c <HAL_GetTick>
 8004da0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004da2:	e009      	b.n	8004db8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004da4:	f7fd fdb2 	bl	800290c <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d902      	bls.n	8004db8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	73fb      	strb	r3, [r7, #15]
        break;
 8004db6:	e005      	b.n	8004dc4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004db8:	4b3b      	ldr	r3, [pc, #236]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d1ef      	bne.n	8004da4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004dc4:	7bfb      	ldrb	r3, [r7, #15]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d168      	bne.n	8004e9c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d113      	bne.n	8004df8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004dd0:	4b35      	ldr	r3, [pc, #212]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dd2:	695a      	ldr	r2, [r3, #20]
 8004dd4:	4b35      	ldr	r3, [pc, #212]	@ (8004eac <RCCEx_PLLSAI2_Config+0x1dc>)
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	6892      	ldr	r2, [r2, #8]
 8004ddc:	0211      	lsls	r1, r2, #8
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	68d2      	ldr	r2, [r2, #12]
 8004de2:	06d2      	lsls	r2, r2, #27
 8004de4:	4311      	orrs	r1, r2
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	6852      	ldr	r2, [r2, #4]
 8004dea:	3a01      	subs	r2, #1
 8004dec:	0112      	lsls	r2, r2, #4
 8004dee:	430a      	orrs	r2, r1
 8004df0:	492d      	ldr	r1, [pc, #180]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	614b      	str	r3, [r1, #20]
 8004df6:	e02d      	b.n	8004e54 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d115      	bne.n	8004e2a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e00:	695a      	ldr	r2, [r3, #20]
 8004e02:	4b2b      	ldr	r3, [pc, #172]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004e04:	4013      	ands	r3, r2
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	6892      	ldr	r2, [r2, #8]
 8004e0a:	0211      	lsls	r1, r2, #8
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6912      	ldr	r2, [r2, #16]
 8004e10:	0852      	lsrs	r2, r2, #1
 8004e12:	3a01      	subs	r2, #1
 8004e14:	0552      	lsls	r2, r2, #21
 8004e16:	4311      	orrs	r1, r2
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	6852      	ldr	r2, [r2, #4]
 8004e1c:	3a01      	subs	r2, #1
 8004e1e:	0112      	lsls	r2, r2, #4
 8004e20:	430a      	orrs	r2, r1
 8004e22:	4921      	ldr	r1, [pc, #132]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e24:	4313      	orrs	r3, r2
 8004e26:	614b      	str	r3, [r1, #20]
 8004e28:	e014      	b.n	8004e54 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e2a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e2c:	695a      	ldr	r2, [r3, #20]
 8004e2e:	4b21      	ldr	r3, [pc, #132]	@ (8004eb4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004e30:	4013      	ands	r3, r2
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	6892      	ldr	r2, [r2, #8]
 8004e36:	0211      	lsls	r1, r2, #8
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	6952      	ldr	r2, [r2, #20]
 8004e3c:	0852      	lsrs	r2, r2, #1
 8004e3e:	3a01      	subs	r2, #1
 8004e40:	0652      	lsls	r2, r2, #25
 8004e42:	4311      	orrs	r1, r2
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	6852      	ldr	r2, [r2, #4]
 8004e48:	3a01      	subs	r2, #1
 8004e4a:	0112      	lsls	r2, r2, #4
 8004e4c:	430a      	orrs	r2, r1
 8004e4e:	4916      	ldr	r1, [pc, #88]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004e54:	4b14      	ldr	r3, [pc, #80]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a13      	ldr	r2, [pc, #76]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e5e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e60:	f7fd fd54 	bl	800290c <HAL_GetTick>
 8004e64:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e66:	e009      	b.n	8004e7c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e68:	f7fd fd50 	bl	800290c <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d902      	bls.n	8004e7c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	73fb      	strb	r3, [r7, #15]
          break;
 8004e7a:	e005      	b.n	8004e88 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d0ef      	beq.n	8004e68 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004e88:	7bfb      	ldrb	r3, [r7, #15]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d106      	bne.n	8004e9c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e8e:	4b06      	ldr	r3, [pc, #24]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e90:	695a      	ldr	r2, [r3, #20]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	4904      	ldr	r1, [pc, #16]	@ (8004ea8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3710      	adds	r7, #16
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	07ff800f 	.word	0x07ff800f
 8004eb0:	ff9f800f 	.word	0xff9f800f
 8004eb4:	f9ff800f 	.word	0xf9ff800f

08004eb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d101      	bne.n	8004eca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e095      	b.n	8004ff6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d108      	bne.n	8004ee4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004eda:	d009      	beq.n	8004ef0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	61da      	str	r2, [r3, #28]
 8004ee2:	e005      	b.n	8004ef0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d106      	bne.n	8004f10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f7fd fa02 	bl	8002314 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2202      	movs	r2, #2
 8004f14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f26:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f30:	d902      	bls.n	8004f38 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f32:	2300      	movs	r3, #0
 8004f34:	60fb      	str	r3, [r7, #12]
 8004f36:	e002      	b.n	8004f3e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f3c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004f46:	d007      	beq.n	8004f58 <HAL_SPI_Init+0xa0>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f50:	d002      	beq.n	8004f58 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	695b      	ldr	r3, [r3, #20]
 8004f78:	f003 0301 	and.w	r3, r3, #1
 8004f7c:	431a      	orrs	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f86:	431a      	orrs	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	69db      	ldr	r3, [r3, #28]
 8004f8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f90:	431a      	orrs	r2, r3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f9a:	ea42 0103 	orr.w	r1, r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	430a      	orrs	r2, r1
 8004fac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	0c1b      	lsrs	r3, r3, #16
 8004fb4:	f003 0204 	and.w	r2, r3, #4
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fbc:	f003 0310 	and.w	r3, r3, #16
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	431a      	orrs	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004fd4:	ea42 0103 	orr.w	r1, r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ffe:	b580      	push	{r7, lr}
 8005000:	b088      	sub	sp, #32
 8005002:	af00      	add	r7, sp, #0
 8005004:	60f8      	str	r0, [r7, #12]
 8005006:	60b9      	str	r1, [r7, #8]
 8005008:	603b      	str	r3, [r7, #0]
 800500a:	4613      	mov	r3, r2
 800500c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800500e:	f7fd fc7d 	bl	800290c <HAL_GetTick>
 8005012:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005014:	88fb      	ldrh	r3, [r7, #6]
 8005016:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800501e:	b2db      	uxtb	r3, r3
 8005020:	2b01      	cmp	r3, #1
 8005022:	d001      	beq.n	8005028 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005024:	2302      	movs	r3, #2
 8005026:	e15c      	b.n	80052e2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <HAL_SPI_Transmit+0x36>
 800502e:	88fb      	ldrh	r3, [r7, #6]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d101      	bne.n	8005038 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e154      	b.n	80052e2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800503e:	2b01      	cmp	r3, #1
 8005040:	d101      	bne.n	8005046 <HAL_SPI_Transmit+0x48>
 8005042:	2302      	movs	r3, #2
 8005044:	e14d      	b.n	80052e2 <HAL_SPI_Transmit+0x2e4>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2201      	movs	r2, #1
 800504a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2203      	movs	r2, #3
 8005052:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	88fa      	ldrh	r2, [r7, #6]
 8005066:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	88fa      	ldrh	r2, [r7, #6]
 800506c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2200      	movs	r2, #0
 8005080:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005098:	d10f      	bne.n	80050ba <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c4:	2b40      	cmp	r3, #64	@ 0x40
 80050c6:	d007      	beq.n	80050d8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050e0:	d952      	bls.n	8005188 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <HAL_SPI_Transmit+0xf2>
 80050ea:	8b7b      	ldrh	r3, [r7, #26]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d145      	bne.n	800517c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f4:	881a      	ldrh	r2, [r3, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005100:	1c9a      	adds	r2, r3, #2
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800510a:	b29b      	uxth	r3, r3
 800510c:	3b01      	subs	r3, #1
 800510e:	b29a      	uxth	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005114:	e032      	b.n	800517c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b02      	cmp	r3, #2
 8005122:	d112      	bne.n	800514a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005128:	881a      	ldrh	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005134:	1c9a      	adds	r2, r3, #2
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800513e:	b29b      	uxth	r3, r3
 8005140:	3b01      	subs	r3, #1
 8005142:	b29a      	uxth	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005148:	e018      	b.n	800517c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800514a:	f7fd fbdf 	bl	800290c <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	683a      	ldr	r2, [r7, #0]
 8005156:	429a      	cmp	r2, r3
 8005158:	d803      	bhi.n	8005162 <HAL_SPI_Transmit+0x164>
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005160:	d102      	bne.n	8005168 <HAL_SPI_Transmit+0x16a>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d109      	bne.n	800517c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e0b2      	b.n	80052e2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005180:	b29b      	uxth	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1c7      	bne.n	8005116 <HAL_SPI_Transmit+0x118>
 8005186:	e083      	b.n	8005290 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d002      	beq.n	8005196 <HAL_SPI_Transmit+0x198>
 8005190:	8b7b      	ldrh	r3, [r7, #26]
 8005192:	2b01      	cmp	r3, #1
 8005194:	d177      	bne.n	8005286 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b01      	cmp	r3, #1
 800519e:	d912      	bls.n	80051c6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a4:	881a      	ldrh	r2, [r3, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b0:	1c9a      	adds	r2, r3, #2
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b02      	subs	r3, #2
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051c4:	e05f      	b.n	8005286 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	330c      	adds	r3, #12
 80051d0:	7812      	ldrb	r2, [r2, #0]
 80051d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d8:	1c5a      	adds	r2, r3, #1
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	3b01      	subs	r3, #1
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80051ec:	e04b      	b.n	8005286 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d12b      	bne.n	8005254 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005200:	b29b      	uxth	r3, r3
 8005202:	2b01      	cmp	r3, #1
 8005204:	d912      	bls.n	800522c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800520a:	881a      	ldrh	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005216:	1c9a      	adds	r2, r3, #2
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b02      	subs	r3, #2
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800522a:	e02c      	b.n	8005286 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	330c      	adds	r3, #12
 8005236:	7812      	ldrb	r2, [r2, #0]
 8005238:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523e:	1c5a      	adds	r2, r3, #1
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005248:	b29b      	uxth	r3, r3
 800524a:	3b01      	subs	r3, #1
 800524c:	b29a      	uxth	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005252:	e018      	b.n	8005286 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005254:	f7fd fb5a 	bl	800290c <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	429a      	cmp	r2, r3
 8005262:	d803      	bhi.n	800526c <HAL_SPI_Transmit+0x26e>
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800526a:	d102      	bne.n	8005272 <HAL_SPI_Transmit+0x274>
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d109      	bne.n	8005286 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e02d      	b.n	80052e2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800528a:	b29b      	uxth	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1ae      	bne.n	80051ee <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005290:	69fa      	ldr	r2, [r7, #28]
 8005292:	6839      	ldr	r1, [r7, #0]
 8005294:	68f8      	ldr	r0, [r7, #12]
 8005296:	f000 ff9d 	bl	80061d4 <SPI_EndRxTxTransaction>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d002      	beq.n	80052a6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2220      	movs	r2, #32
 80052a4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10a      	bne.n	80052c4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ae:	2300      	movs	r3, #0
 80052b0:	617b      	str	r3, [r7, #20]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	617b      	str	r3, [r7, #20]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	617b      	str	r3, [r7, #20]
 80052c2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d001      	beq.n	80052e0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e000      	b.n	80052e2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80052e0:	2300      	movs	r3, #0
  }
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3720      	adds	r7, #32
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b08a      	sub	sp, #40	@ 0x28
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	60f8      	str	r0, [r7, #12]
 80052f2:	60b9      	str	r1, [r7, #8]
 80052f4:	607a      	str	r2, [r7, #4]
 80052f6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80052f8:	2301      	movs	r3, #1
 80052fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052fc:	f7fd fb06 	bl	800290c <HAL_GetTick>
 8005300:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005308:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005310:	887b      	ldrh	r3, [r7, #2]
 8005312:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005314:	887b      	ldrh	r3, [r7, #2]
 8005316:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005318:	7ffb      	ldrb	r3, [r7, #31]
 800531a:	2b01      	cmp	r3, #1
 800531c:	d00c      	beq.n	8005338 <HAL_SPI_TransmitReceive+0x4e>
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005324:	d106      	bne.n	8005334 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d102      	bne.n	8005334 <HAL_SPI_TransmitReceive+0x4a>
 800532e:	7ffb      	ldrb	r3, [r7, #31]
 8005330:	2b04      	cmp	r3, #4
 8005332:	d001      	beq.n	8005338 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005334:	2302      	movs	r3, #2
 8005336:	e1f3      	b.n	8005720 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d005      	beq.n	800534a <HAL_SPI_TransmitReceive+0x60>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d002      	beq.n	800534a <HAL_SPI_TransmitReceive+0x60>
 8005344:	887b      	ldrh	r3, [r7, #2]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e1e8      	b.n	8005720 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005354:	2b01      	cmp	r3, #1
 8005356:	d101      	bne.n	800535c <HAL_SPI_TransmitReceive+0x72>
 8005358:	2302      	movs	r3, #2
 800535a:	e1e1      	b.n	8005720 <HAL_SPI_TransmitReceive+0x436>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800536a:	b2db      	uxtb	r3, r3
 800536c:	2b04      	cmp	r3, #4
 800536e:	d003      	beq.n	8005378 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2205      	movs	r2, #5
 8005374:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	887a      	ldrh	r2, [r7, #2]
 8005388:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	887a      	ldrh	r2, [r7, #2]
 8005390:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	887a      	ldrh	r2, [r7, #2]
 800539e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	887a      	ldrh	r2, [r7, #2]
 80053a4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053ba:	d802      	bhi.n	80053c2 <HAL_SPI_TransmitReceive+0xd8>
 80053bc:	8abb      	ldrh	r3, [r7, #20]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d908      	bls.n	80053d4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80053d0:	605a      	str	r2, [r3, #4]
 80053d2:	e007      	b.n	80053e4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685a      	ldr	r2, [r3, #4]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80053e2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ee:	2b40      	cmp	r3, #64	@ 0x40
 80053f0:	d007      	beq.n	8005402 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005400:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800540a:	f240 8083 	bls.w	8005514 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d002      	beq.n	800541c <HAL_SPI_TransmitReceive+0x132>
 8005416:	8afb      	ldrh	r3, [r7, #22]
 8005418:	2b01      	cmp	r3, #1
 800541a:	d16f      	bne.n	80054fc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005420:	881a      	ldrh	r2, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542c:	1c9a      	adds	r2, r3, #2
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005436:	b29b      	uxth	r3, r3
 8005438:	3b01      	subs	r3, #1
 800543a:	b29a      	uxth	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005440:	e05c      	b.n	80054fc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f003 0302 	and.w	r3, r3, #2
 800544c:	2b02      	cmp	r3, #2
 800544e:	d11b      	bne.n	8005488 <HAL_SPI_TransmitReceive+0x19e>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005454:	b29b      	uxth	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d016      	beq.n	8005488 <HAL_SPI_TransmitReceive+0x19e>
 800545a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800545c:	2b01      	cmp	r3, #1
 800545e:	d113      	bne.n	8005488 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005464:	881a      	ldrh	r2, [r3, #0]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005470:	1c9a      	adds	r2, r3, #2
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800547a:	b29b      	uxth	r3, r3
 800547c:	3b01      	subs	r3, #1
 800547e:	b29a      	uxth	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005484:	2300      	movs	r3, #0
 8005486:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b01      	cmp	r3, #1
 8005494:	d11c      	bne.n	80054d0 <HAL_SPI_TransmitReceive+0x1e6>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800549c:	b29b      	uxth	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d016      	beq.n	80054d0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68da      	ldr	r2, [r3, #12]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ac:	b292      	uxth	r2, r2
 80054ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b4:	1c9a      	adds	r2, r3, #2
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054c0:	b29b      	uxth	r3, r3
 80054c2:	3b01      	subs	r3, #1
 80054c4:	b29a      	uxth	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80054cc:	2301      	movs	r3, #1
 80054ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80054d0:	f7fd fa1c 	bl	800290c <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	6a3b      	ldr	r3, [r7, #32]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054dc:	429a      	cmp	r2, r3
 80054de:	d80d      	bhi.n	80054fc <HAL_SPI_TransmitReceive+0x212>
 80054e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054e6:	d009      	beq.n	80054fc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e111      	b.n	8005720 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005500:	b29b      	uxth	r3, r3
 8005502:	2b00      	cmp	r3, #0
 8005504:	d19d      	bne.n	8005442 <HAL_SPI_TransmitReceive+0x158>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800550c:	b29b      	uxth	r3, r3
 800550e:	2b00      	cmp	r3, #0
 8005510:	d197      	bne.n	8005442 <HAL_SPI_TransmitReceive+0x158>
 8005512:	e0e5      	b.n	80056e0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <HAL_SPI_TransmitReceive+0x23a>
 800551c:	8afb      	ldrh	r3, [r7, #22]
 800551e:	2b01      	cmp	r3, #1
 8005520:	f040 80d1 	bne.w	80056c6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b01      	cmp	r3, #1
 800552c:	d912      	bls.n	8005554 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005532:	881a      	ldrh	r2, [r3, #0]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553e:	1c9a      	adds	r2, r3, #2
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005548:	b29b      	uxth	r3, r3
 800554a:	3b02      	subs	r3, #2
 800554c:	b29a      	uxth	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005552:	e0b8      	b.n	80056c6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	330c      	adds	r3, #12
 800555e:	7812      	ldrb	r2, [r2, #0]
 8005560:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005566:	1c5a      	adds	r2, r3, #1
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005570:	b29b      	uxth	r3, r3
 8005572:	3b01      	subs	r3, #1
 8005574:	b29a      	uxth	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800557a:	e0a4      	b.n	80056c6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b02      	cmp	r3, #2
 8005588:	d134      	bne.n	80055f4 <HAL_SPI_TransmitReceive+0x30a>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800558e:	b29b      	uxth	r3, r3
 8005590:	2b00      	cmp	r3, #0
 8005592:	d02f      	beq.n	80055f4 <HAL_SPI_TransmitReceive+0x30a>
 8005594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005596:	2b01      	cmp	r3, #1
 8005598:	d12c      	bne.n	80055f4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800559e:	b29b      	uxth	r3, r3
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d912      	bls.n	80055ca <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a8:	881a      	ldrh	r2, [r3, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b4:	1c9a      	adds	r2, r3, #2
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055be:	b29b      	uxth	r3, r3
 80055c0:	3b02      	subs	r3, #2
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80055c8:	e012      	b.n	80055f0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	330c      	adds	r3, #12
 80055d4:	7812      	ldrb	r2, [r2, #0]
 80055d6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055dc:	1c5a      	adds	r2, r3, #1
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	3b01      	subs	r3, #1
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055f0:	2300      	movs	r3, #0
 80055f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d148      	bne.n	8005694 <HAL_SPI_TransmitReceive+0x3aa>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005608:	b29b      	uxth	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d042      	beq.n	8005694 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005614:	b29b      	uxth	r3, r3
 8005616:	2b01      	cmp	r3, #1
 8005618:	d923      	bls.n	8005662 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68da      	ldr	r2, [r3, #12]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005624:	b292      	uxth	r2, r2
 8005626:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562c:	1c9a      	adds	r2, r3, #2
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005638:	b29b      	uxth	r3, r3
 800563a:	3b02      	subs	r3, #2
 800563c:	b29a      	uxth	r2, r3
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800564a:	b29b      	uxth	r3, r3
 800564c:	2b01      	cmp	r3, #1
 800564e:	d81f      	bhi.n	8005690 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800565e:	605a      	str	r2, [r3, #4]
 8005660:	e016      	b.n	8005690 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f103 020c 	add.w	r2, r3, #12
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566e:	7812      	ldrb	r2, [r2, #0]
 8005670:	b2d2      	uxtb	r2, r2
 8005672:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005678:	1c5a      	adds	r2, r3, #1
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005684:	b29b      	uxth	r3, r3
 8005686:	3b01      	subs	r3, #1
 8005688:	b29a      	uxth	r2, r3
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005690:	2301      	movs	r3, #1
 8005692:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005694:	f7fd f93a 	bl	800290c <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d803      	bhi.n	80056ac <HAL_SPI_TransmitReceive+0x3c2>
 80056a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056aa:	d102      	bne.n	80056b2 <HAL_SPI_TransmitReceive+0x3c8>
 80056ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d109      	bne.n	80056c6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e02c      	b.n	8005720 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f47f af55 	bne.w	800557c <HAL_SPI_TransmitReceive+0x292>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056d8:	b29b      	uxth	r3, r3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f47f af4e 	bne.w	800557c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056e0:	6a3a      	ldr	r2, [r7, #32]
 80056e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 fd75 	bl	80061d4 <SPI_EndRxTxTransaction>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d008      	beq.n	8005702 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2220      	movs	r2, #32
 80056f4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e00e      	b.n	8005720 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005716:	2b00      	cmp	r3, #0
 8005718:	d001      	beq.n	800571e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e000      	b.n	8005720 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800571e:	2300      	movs	r3, #0
  }
}
 8005720:	4618      	mov	r0, r3
 8005722:	3728      	adds	r7, #40	@ 0x28
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	4613      	mov	r3, r2
 8005734:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800573c:	b2db      	uxtb	r3, r3
 800573e:	2b01      	cmp	r3, #1
 8005740:	d001      	beq.n	8005746 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8005742:	2302      	movs	r3, #2
 8005744:	e0d4      	b.n	80058f0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d002      	beq.n	8005752 <HAL_SPI_Transmit_DMA+0x2a>
 800574c:	88fb      	ldrh	r3, [r7, #6]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e0cc      	b.n	80058f0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800575c:	2b01      	cmp	r3, #1
 800575e:	d101      	bne.n	8005764 <HAL_SPI_Transmit_DMA+0x3c>
 8005760:	2302      	movs	r3, #2
 8005762:	e0c5      	b.n	80058f0 <HAL_SPI_Transmit_DMA+0x1c8>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2203      	movs	r2, #3
 8005770:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	88fa      	ldrh	r2, [r7, #6]
 8005784:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	88fa      	ldrh	r2, [r7, #6]
 800578a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057b6:	d10f      	bne.n	80057d8 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057c6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057d6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057dc:	4a46      	ldr	r2, [pc, #280]	@ (80058f8 <HAL_SPI_Transmit_DMA+0x1d0>)
 80057de:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e4:	4a45      	ldr	r2, [pc, #276]	@ (80058fc <HAL_SPI_Transmit_DMA+0x1d4>)
 80057e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ec:	4a44      	ldr	r2, [pc, #272]	@ (8005900 <HAL_SPI_Transmit_DMA+0x1d8>)
 80057ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f4:	2200      	movs	r2, #0
 80057f6:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005806:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005810:	d82d      	bhi.n	800586e <HAL_SPI_Transmit_DMA+0x146>
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800581c:	d127      	bne.n	800586e <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005822:	b29b      	uxth	r3, r3
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10f      	bne.n	800584c <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800583a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005840:	b29b      	uxth	r3, r3
 8005842:	085b      	lsrs	r3, r3, #1
 8005844:	b29a      	uxth	r2, r3
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800584a:	e010      	b.n	800586e <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800585a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005860:	b29b      	uxth	r3, r3
 8005862:	085b      	lsrs	r3, r3, #1
 8005864:	b29b      	uxth	r3, r3
 8005866:	3301      	adds	r3, #1
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005876:	4619      	mov	r1, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	330c      	adds	r3, #12
 800587e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005884:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005886:	f7fd fa07 	bl	8002c98 <HAL_DMA_Start_IT>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00b      	beq.n	80058a8 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005894:	f043 0210 	orr.w	r2, r3, #16
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e023      	b.n	80058f0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b2:	2b40      	cmp	r3, #64	@ 0x40
 80058b4:	d007      	beq.n	80058c6 <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058c4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f042 0220 	orr.w	r2, r2, #32
 80058dc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f042 0202 	orr.w	r2, r2, #2
 80058ec:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3710      	adds	r7, #16
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}
 80058f8:	08005e53 	.word	0x08005e53
 80058fc:	08005c75 	.word	0x08005c75
 8005900:	08005ea7 	.word	0x08005ea7

08005904 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
 8005910:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005918:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005920:	7dfb      	ldrb	r3, [r7, #23]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d00c      	beq.n	8005940 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800592c:	d106      	bne.n	800593c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d102      	bne.n	800593c <HAL_SPI_TransmitReceive_DMA+0x38>
 8005936:	7dfb      	ldrb	r3, [r7, #23]
 8005938:	2b04      	cmp	r3, #4
 800593a:	d001      	beq.n	8005940 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800593c:	2302      	movs	r3, #2
 800593e:	e158      	b.n	8005bf2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d005      	beq.n	8005952 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d002      	beq.n	8005952 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800594c:	887b      	ldrh	r3, [r7, #2]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d101      	bne.n	8005956 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e14d      	b.n	8005bf2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800595c:	2b01      	cmp	r3, #1
 800595e:	d101      	bne.n	8005964 <HAL_SPI_TransmitReceive_DMA+0x60>
 8005960:	2302      	movs	r3, #2
 8005962:	e146      	b.n	8005bf2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b04      	cmp	r3, #4
 8005976:	d003      	beq.n	8005980 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2205      	movs	r2, #5
 800597c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	887a      	ldrh	r2, [r7, #2]
 8005990:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	887a      	ldrh	r2, [r7, #2]
 8005996:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	887a      	ldrh	r2, [r7, #2]
 80059a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	887a      	ldrh	r2, [r7, #2]
 80059aa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	685a      	ldr	r2, [r3, #4]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 80059c8:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059d2:	d908      	bls.n	80059e6 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	685a      	ldr	r2, [r3, #4]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059e2:	605a      	str	r2, [r3, #4]
 80059e4:	e06f      	b.n	8005ac6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	685a      	ldr	r2, [r3, #4]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80059f4:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fa:	699b      	ldr	r3, [r3, #24]
 80059fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a00:	d126      	bne.n	8005a50 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d10f      	bne.n	8005a2e <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005a1c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	085b      	lsrs	r3, r3, #1
 8005a26:	b29a      	uxth	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a2c:	e010      	b.n	8005a50 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	685a      	ldr	r2, [r3, #4]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a3c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	085b      	lsrs	r3, r3, #1
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	3301      	adds	r3, #1
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a54:	699b      	ldr	r3, [r3, #24]
 8005a56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a5a:	d134      	bne.n	8005ac6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685a      	ldr	r2, [r3, #4]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005a6a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	f003 0301 	and.w	r3, r3, #1
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d111      	bne.n	8005aa0 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	685a      	ldr	r2, [r3, #4]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a8a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	085b      	lsrs	r3, r3, #1
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005a9e:	e012      	b.n	8005ac6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005aae:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	085b      	lsrs	r3, r3, #1
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	3301      	adds	r3, #1
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	d108      	bne.n	8005ae4 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ad6:	4a49      	ldr	r2, [pc, #292]	@ (8005bfc <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8005ad8:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ade:	4a48      	ldr	r2, [pc, #288]	@ (8005c00 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8005ae0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005ae2:	e007      	b.n	8005af4 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ae8:	4a46      	ldr	r2, [pc, #280]	@ (8005c04 <HAL_SPI_TransmitReceive_DMA+0x300>)
 8005aea:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005af0:	4a45      	ldr	r2, [pc, #276]	@ (8005c08 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8005af2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005af8:	4a44      	ldr	r2, [pc, #272]	@ (8005c0c <HAL_SPI_TransmitReceive_DMA+0x308>)
 8005afa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b00:	2200      	movs	r2, #0
 8005b02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	330c      	adds	r3, #12
 8005b0e:	4619      	mov	r1, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b14:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b1c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005b1e:	f7fd f8bb 	bl	8002c98 <HAL_DMA_Start_IT>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00b      	beq.n	8005b40 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b2c:	f043 0210 	orr.w	r2, r3, #16
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e058      	b.n	8005bf2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	685a      	ldr	r2, [r3, #4]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f042 0201 	orr.w	r2, r2, #1
 8005b4e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b54:	2200      	movs	r2, #0
 8005b56:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b64:	2200      	movs	r2, #0
 8005b66:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b78:	4619      	mov	r1, r3
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	330c      	adds	r3, #12
 8005b80:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b86:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005b88:	f7fd f886 	bl	8002c98 <HAL_DMA_Start_IT>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00b      	beq.n	8005baa <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b96:	f043 0210 	orr.w	r2, r3, #16
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e023      	b.n	8005bf2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb4:	2b40      	cmp	r3, #64	@ 0x40
 8005bb6:	d007      	beq.n	8005bc8 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bc6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f042 0220 	orr.w	r2, r2, #32
 8005bde:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685a      	ldr	r2, [r3, #4]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f042 0202 	orr.w	r2, r2, #2
 8005bee:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	08005e6f 	.word	0x08005e6f
 8005c00:	08005d1b 	.word	0x08005d1b
 8005c04:	08005e8b 	.word	0x08005e8b
 8005c08:	08005dc3 	.word	0x08005dc3
 8005c0c:	08005ea7 	.word	0x08005ea7

08005c10 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b086      	sub	sp, #24
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c80:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c82:	f7fc fe43 	bl	800290c <HAL_GetTick>
 8005c86:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0320 	and.w	r3, r3, #32
 8005c92:	2b20      	cmp	r3, #32
 8005c94:	d03b      	beq.n	8005d0e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	685a      	ldr	r2, [r3, #4]
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f022 0220 	bic.w	r2, r2, #32
 8005ca4:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685a      	ldr	r2, [r3, #4]
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 0202 	bic.w	r2, r2, #2
 8005cb4:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	2164      	movs	r1, #100	@ 0x64
 8005cba:	6978      	ldr	r0, [r7, #20]
 8005cbc:	f000 fa8a 	bl	80061d4 <SPI_EndRxTxTransaction>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d005      	beq.n	8005cd2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cca:	f043 0220 	orr.w	r2, r3, #32
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10a      	bne.n	8005cf0 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60fb      	str	r3, [r7, #12]
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	60fb      	str	r3, [r7, #12]
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	60fb      	str	r3, [r7, #12]
 8005cee:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d003      	beq.n	8005d0e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005d06:	6978      	ldr	r0, [r7, #20]
 8005d08:	f7ff ffaa 	bl	8005c60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005d0c:	e002      	b.n	8005d14 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005d0e:	6978      	ldr	r0, [r7, #20]
 8005d10:	f7fb fed6 	bl	8001ac0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d14:	3718      	adds	r7, #24
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}

08005d1a <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b084      	sub	sp, #16
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d26:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d28:	f7fc fdf0 	bl	800290c <HAL_GetTick>
 8005d2c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0320 	and.w	r3, r3, #32
 8005d38:	2b20      	cmp	r3, #32
 8005d3a:	d03c      	beq.n	8005db6 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f022 0220 	bic.w	r2, r2, #32
 8005d4a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d10d      	bne.n	8005d70 <SPI_DMAReceiveCplt+0x56>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d5c:	d108      	bne.n	8005d70 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	685a      	ldr	r2, [r3, #4]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 0203 	bic.w	r2, r2, #3
 8005d6c:	605a      	str	r2, [r3, #4]
 8005d6e:	e007      	b.n	8005d80 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685a      	ldr	r2, [r3, #4]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f022 0201 	bic.w	r2, r2, #1
 8005d7e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	2164      	movs	r1, #100	@ 0x64
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f000 f9cd 	bl	8006124 <SPI_EndRxTransaction>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d002      	beq.n	8005d96 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2220      	movs	r2, #32
 8005d94:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d003      	beq.n	8005db6 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f7ff ff56 	bl	8005c60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005db4:	e002      	b.n	8005dbc <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f7ff ff2a 	bl	8005c10 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005dbc:	3710      	adds	r7, #16
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}

08005dc2 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005dc2:	b580      	push	{r7, lr}
 8005dc4:	b084      	sub	sp, #16
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dce:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dd0:	f7fc fd9c 	bl	800290c <HAL_GetTick>
 8005dd4:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0320 	and.w	r3, r3, #32
 8005de0:	2b20      	cmp	r3, #32
 8005de2:	d030      	beq.n	8005e46 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685a      	ldr	r2, [r3, #4]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f022 0220 	bic.w	r2, r2, #32
 8005df2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005df4:	68ba      	ldr	r2, [r7, #8]
 8005df6:	2164      	movs	r1, #100	@ 0x64
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 f9eb 	bl	80061d4 <SPI_EndRxTxTransaction>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d005      	beq.n	8005e10 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e08:	f043 0220 	orr.w	r2, r3, #32
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685a      	ldr	r2, [r3, #4]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f022 0203 	bic.w	r2, r2, #3
 8005e1e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d003      	beq.n	8005e46 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f7ff ff0e 	bl	8005c60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005e44:	e002      	b.n	8005e4c <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	f7fb fe50 	bl	8001aec <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e4c:	3710      	adds	r7, #16
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b084      	sub	sp, #16
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f7ff fedf 	bl	8005c24 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e66:	bf00      	nop
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}

08005e6e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e6e:	b580      	push	{r7, lr}
 8005e70:	b084      	sub	sp, #16
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005e7c:	68f8      	ldr	r0, [r7, #12]
 8005e7e:	f7ff fedb 	bl	8005c38 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e82:	bf00      	nop
 8005e84:	3710      	adds	r7, #16
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b084      	sub	sp, #16
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e96:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f7ff fed7 	bl	8005c4c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e9e:	bf00      	nop
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b084      	sub	sp, #16
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eb2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685a      	ldr	r2, [r3, #4]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 0203 	bic.w	r2, r2, #3
 8005ec2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ec8:	f043 0210 	orr.w	r2, r3, #16
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f7ff fec1 	bl	8005c60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ede:	bf00      	nop
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
	...

08005ee8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b088      	sub	sp, #32
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	603b      	str	r3, [r7, #0]
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ef8:	f7fc fd08 	bl	800290c <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f00:	1a9b      	subs	r3, r3, r2
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	4413      	add	r3, r2
 8005f06:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f08:	f7fc fd00 	bl	800290c <HAL_GetTick>
 8005f0c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f0e:	4b39      	ldr	r3, [pc, #228]	@ (8005ff4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	015b      	lsls	r3, r3, #5
 8005f14:	0d1b      	lsrs	r3, r3, #20
 8005f16:	69fa      	ldr	r2, [r7, #28]
 8005f18:	fb02 f303 	mul.w	r3, r2, r3
 8005f1c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f1e:	e054      	b.n	8005fca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f26:	d050      	beq.n	8005fca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f28:	f7fc fcf0 	bl	800290c <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	69fa      	ldr	r2, [r7, #28]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d902      	bls.n	8005f3e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d13d      	bne.n	8005fba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	685a      	ldr	r2, [r3, #4]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f4c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f56:	d111      	bne.n	8005f7c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f60:	d004      	beq.n	8005f6c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f6a:	d107      	bne.n	8005f7c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f84:	d10f      	bne.n	8005fa6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f94:	601a      	str	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fa4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2201      	movs	r2, #1
 8005faa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e017      	b.n	8005fea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	689a      	ldr	r2, [r3, #8]
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	bf0c      	ite	eq
 8005fda:	2301      	moveq	r3, #1
 8005fdc:	2300      	movne	r3, #0
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	79fb      	ldrb	r3, [r7, #7]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d19b      	bne.n	8005f20 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3720      	adds	r7, #32
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	20040004 	.word	0x20040004

08005ff8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b08a      	sub	sp, #40	@ 0x28
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	607a      	str	r2, [r7, #4]
 8006004:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006006:	2300      	movs	r3, #0
 8006008:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800600a:	f7fc fc7f 	bl	800290c <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006012:	1a9b      	subs	r3, r3, r2
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	4413      	add	r3, r2
 8006018:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800601a:	f7fc fc77 	bl	800290c <HAL_GetTick>
 800601e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	330c      	adds	r3, #12
 8006026:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006028:	4b3d      	ldr	r3, [pc, #244]	@ (8006120 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	4613      	mov	r3, r2
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	4413      	add	r3, r2
 8006032:	00da      	lsls	r2, r3, #3
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	0d1b      	lsrs	r3, r3, #20
 8006038:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800603a:	fb02 f303 	mul.w	r3, r2, r3
 800603e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006040:	e060      	b.n	8006104 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006048:	d107      	bne.n	800605a <SPI_WaitFifoStateUntilTimeout+0x62>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d104      	bne.n	800605a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	b2db      	uxtb	r3, r3
 8006056:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006058:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006060:	d050      	beq.n	8006104 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006062:	f7fc fc53 	bl	800290c <HAL_GetTick>
 8006066:	4602      	mov	r2, r0
 8006068:	6a3b      	ldr	r3, [r7, #32]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800606e:	429a      	cmp	r2, r3
 8006070:	d902      	bls.n	8006078 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006074:	2b00      	cmp	r3, #0
 8006076:	d13d      	bne.n	80060f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	685a      	ldr	r2, [r3, #4]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006086:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006090:	d111      	bne.n	80060b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800609a:	d004      	beq.n	80060a6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060a4:	d107      	bne.n	80060b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060be:	d10f      	bne.n	80060e0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80060ce:	601a      	str	r2, [r3, #0]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80060f0:	2303      	movs	r3, #3
 80060f2:	e010      	b.n	8006116 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d101      	bne.n	80060fe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80060fa:	2300      	movs	r3, #0
 80060fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	3b01      	subs	r3, #1
 8006102:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	689a      	ldr	r2, [r3, #8]
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	4013      	ands	r3, r2
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	429a      	cmp	r2, r3
 8006112:	d196      	bne.n	8006042 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3728      	adds	r7, #40	@ 0x28
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	20040004 	.word	0x20040004

08006124 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b086      	sub	sp, #24
 8006128:	af02      	add	r7, sp, #8
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006138:	d111      	bne.n	800615e <SPI_EndRxTransaction+0x3a>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006142:	d004      	beq.n	800614e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800614c:	d107      	bne.n	800615e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800615c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	9300      	str	r3, [sp, #0]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	2200      	movs	r2, #0
 8006166:	2180      	movs	r1, #128	@ 0x80
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	f7ff febd 	bl	8005ee8 <SPI_WaitFlagStateUntilTimeout>
 800616e:	4603      	mov	r3, r0
 8006170:	2b00      	cmp	r3, #0
 8006172:	d007      	beq.n	8006184 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006178:	f043 0220 	orr.w	r2, r3, #32
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	e023      	b.n	80061cc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800618c:	d11d      	bne.n	80061ca <SPI_EndRxTransaction+0xa6>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006196:	d004      	beq.n	80061a2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061a0:	d113      	bne.n	80061ca <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f7ff ff22 	bl	8005ff8 <SPI_WaitFifoStateUntilTimeout>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d007      	beq.n	80061ca <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061be:	f043 0220 	orr.w	r2, r3, #32
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80061c6:	2303      	movs	r3, #3
 80061c8:	e000      	b.n	80061cc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3710      	adds	r7, #16
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b086      	sub	sp, #24
 80061d8:	af02      	add	r7, sp, #8
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	9300      	str	r3, [sp, #0]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80061ec:	68f8      	ldr	r0, [r7, #12]
 80061ee:	f7ff ff03 	bl	8005ff8 <SPI_WaitFifoStateUntilTimeout>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d007      	beq.n	8006208 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061fc:	f043 0220 	orr.w	r2, r3, #32
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e027      	b.n	8006258 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2200      	movs	r2, #0
 8006210:	2180      	movs	r1, #128	@ 0x80
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f7ff fe68 	bl	8005ee8 <SPI_WaitFlagStateUntilTimeout>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d007      	beq.n	800622e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006222:	f043 0220 	orr.w	r2, r3, #32
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e014      	b.n	8006258 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	9300      	str	r3, [sp, #0]
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	2200      	movs	r2, #0
 8006236:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f7ff fedc 	bl	8005ff8 <SPI_WaitFifoStateUntilTimeout>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d007      	beq.n	8006256 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800624a:	f043 0220 	orr.w	r2, r3, #32
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e000      	b.n	8006258 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e049      	b.n	8006306 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006278:	b2db      	uxtb	r3, r3
 800627a:	2b00      	cmp	r3, #0
 800627c:	d106      	bne.n	800628c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f7fc f8e4 	bl	8002454 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2202      	movs	r2, #2
 8006290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	3304      	adds	r3, #4
 800629c:	4619      	mov	r1, r3
 800629e:	4610      	mov	r0, r2
 80062a0:	f000 fb7a 	bl	8006998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	3708      	adds	r7, #8
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}

0800630e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800630e:	b580      	push	{r7, lr}
 8006310:	b082      	sub	sp, #8
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e049      	b.n	80063b4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006326:	b2db      	uxtb	r3, r3
 8006328:	2b00      	cmp	r3, #0
 800632a:	d106      	bne.n	800633a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f000 f841 	bl	80063bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2202      	movs	r2, #2
 800633e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	3304      	adds	r3, #4
 800634a:	4619      	mov	r1, r3
 800634c:	4610      	mov	r0, r2
 800634e:	f000 fb23 	bl	8006998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2201      	movs	r2, #1
 8006366:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2201      	movs	r2, #1
 800636e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2201      	movs	r2, #1
 8006376:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063b2:	2300      	movs	r3, #0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3708      	adds	r7, #8
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}

080063bc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d109      	bne.n	80063f4 <HAL_TIM_PWM_Start+0x24>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	bf14      	ite	ne
 80063ec:	2301      	movne	r3, #1
 80063ee:	2300      	moveq	r3, #0
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	e03c      	b.n	800646e <HAL_TIM_PWM_Start+0x9e>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	2b04      	cmp	r3, #4
 80063f8:	d109      	bne.n	800640e <HAL_TIM_PWM_Start+0x3e>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006400:	b2db      	uxtb	r3, r3
 8006402:	2b01      	cmp	r3, #1
 8006404:	bf14      	ite	ne
 8006406:	2301      	movne	r3, #1
 8006408:	2300      	moveq	r3, #0
 800640a:	b2db      	uxtb	r3, r3
 800640c:	e02f      	b.n	800646e <HAL_TIM_PWM_Start+0x9e>
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b08      	cmp	r3, #8
 8006412:	d109      	bne.n	8006428 <HAL_TIM_PWM_Start+0x58>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800641a:	b2db      	uxtb	r3, r3
 800641c:	2b01      	cmp	r3, #1
 800641e:	bf14      	ite	ne
 8006420:	2301      	movne	r3, #1
 8006422:	2300      	moveq	r3, #0
 8006424:	b2db      	uxtb	r3, r3
 8006426:	e022      	b.n	800646e <HAL_TIM_PWM_Start+0x9e>
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	2b0c      	cmp	r3, #12
 800642c:	d109      	bne.n	8006442 <HAL_TIM_PWM_Start+0x72>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006434:	b2db      	uxtb	r3, r3
 8006436:	2b01      	cmp	r3, #1
 8006438:	bf14      	ite	ne
 800643a:	2301      	movne	r3, #1
 800643c:	2300      	moveq	r3, #0
 800643e:	b2db      	uxtb	r3, r3
 8006440:	e015      	b.n	800646e <HAL_TIM_PWM_Start+0x9e>
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b10      	cmp	r3, #16
 8006446:	d109      	bne.n	800645c <HAL_TIM_PWM_Start+0x8c>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800644e:	b2db      	uxtb	r3, r3
 8006450:	2b01      	cmp	r3, #1
 8006452:	bf14      	ite	ne
 8006454:	2301      	movne	r3, #1
 8006456:	2300      	moveq	r3, #0
 8006458:	b2db      	uxtb	r3, r3
 800645a:	e008      	b.n	800646e <HAL_TIM_PWM_Start+0x9e>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006462:	b2db      	uxtb	r3, r3
 8006464:	2b01      	cmp	r3, #1
 8006466:	bf14      	ite	ne
 8006468:	2301      	movne	r3, #1
 800646a:	2300      	moveq	r3, #0
 800646c:	b2db      	uxtb	r3, r3
 800646e:	2b00      	cmp	r3, #0
 8006470:	d001      	beq.n	8006476 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e09c      	b.n	80065b0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d104      	bne.n	8006486 <HAL_TIM_PWM_Start+0xb6>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2202      	movs	r2, #2
 8006480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006484:	e023      	b.n	80064ce <HAL_TIM_PWM_Start+0xfe>
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	2b04      	cmp	r3, #4
 800648a:	d104      	bne.n	8006496 <HAL_TIM_PWM_Start+0xc6>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2202      	movs	r2, #2
 8006490:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006494:	e01b      	b.n	80064ce <HAL_TIM_PWM_Start+0xfe>
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	2b08      	cmp	r3, #8
 800649a:	d104      	bne.n	80064a6 <HAL_TIM_PWM_Start+0xd6>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2202      	movs	r2, #2
 80064a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064a4:	e013      	b.n	80064ce <HAL_TIM_PWM_Start+0xfe>
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	2b0c      	cmp	r3, #12
 80064aa:	d104      	bne.n	80064b6 <HAL_TIM_PWM_Start+0xe6>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2202      	movs	r2, #2
 80064b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80064b4:	e00b      	b.n	80064ce <HAL_TIM_PWM_Start+0xfe>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	2b10      	cmp	r3, #16
 80064ba:	d104      	bne.n	80064c6 <HAL_TIM_PWM_Start+0xf6>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2202      	movs	r2, #2
 80064c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80064c4:	e003      	b.n	80064ce <HAL_TIM_PWM_Start+0xfe>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2202      	movs	r2, #2
 80064ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2201      	movs	r2, #1
 80064d4:	6839      	ldr	r1, [r7, #0]
 80064d6:	4618      	mov	r0, r3
 80064d8:	f000 fe74 	bl	80071c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a35      	ldr	r2, [pc, #212]	@ (80065b8 <HAL_TIM_PWM_Start+0x1e8>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d013      	beq.n	800650e <HAL_TIM_PWM_Start+0x13e>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a34      	ldr	r2, [pc, #208]	@ (80065bc <HAL_TIM_PWM_Start+0x1ec>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d00e      	beq.n	800650e <HAL_TIM_PWM_Start+0x13e>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a32      	ldr	r2, [pc, #200]	@ (80065c0 <HAL_TIM_PWM_Start+0x1f0>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d009      	beq.n	800650e <HAL_TIM_PWM_Start+0x13e>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a31      	ldr	r2, [pc, #196]	@ (80065c4 <HAL_TIM_PWM_Start+0x1f4>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d004      	beq.n	800650e <HAL_TIM_PWM_Start+0x13e>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a2f      	ldr	r2, [pc, #188]	@ (80065c8 <HAL_TIM_PWM_Start+0x1f8>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d101      	bne.n	8006512 <HAL_TIM_PWM_Start+0x142>
 800650e:	2301      	movs	r3, #1
 8006510:	e000      	b.n	8006514 <HAL_TIM_PWM_Start+0x144>
 8006512:	2300      	movs	r3, #0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d007      	beq.n	8006528 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006526:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a22      	ldr	r2, [pc, #136]	@ (80065b8 <HAL_TIM_PWM_Start+0x1e8>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d01d      	beq.n	800656e <HAL_TIM_PWM_Start+0x19e>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800653a:	d018      	beq.n	800656e <HAL_TIM_PWM_Start+0x19e>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a22      	ldr	r2, [pc, #136]	@ (80065cc <HAL_TIM_PWM_Start+0x1fc>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d013      	beq.n	800656e <HAL_TIM_PWM_Start+0x19e>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a21      	ldr	r2, [pc, #132]	@ (80065d0 <HAL_TIM_PWM_Start+0x200>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d00e      	beq.n	800656e <HAL_TIM_PWM_Start+0x19e>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a1f      	ldr	r2, [pc, #124]	@ (80065d4 <HAL_TIM_PWM_Start+0x204>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d009      	beq.n	800656e <HAL_TIM_PWM_Start+0x19e>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a17      	ldr	r2, [pc, #92]	@ (80065bc <HAL_TIM_PWM_Start+0x1ec>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d004      	beq.n	800656e <HAL_TIM_PWM_Start+0x19e>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a15      	ldr	r2, [pc, #84]	@ (80065c0 <HAL_TIM_PWM_Start+0x1f0>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d115      	bne.n	800659a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	689a      	ldr	r2, [r3, #8]
 8006574:	4b18      	ldr	r3, [pc, #96]	@ (80065d8 <HAL_TIM_PWM_Start+0x208>)
 8006576:	4013      	ands	r3, r2
 8006578:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2b06      	cmp	r3, #6
 800657e:	d015      	beq.n	80065ac <HAL_TIM_PWM_Start+0x1dc>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006586:	d011      	beq.n	80065ac <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f042 0201 	orr.w	r2, r2, #1
 8006596:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006598:	e008      	b.n	80065ac <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f042 0201 	orr.w	r2, r2, #1
 80065a8:	601a      	str	r2, [r3, #0]
 80065aa:	e000      	b.n	80065ae <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	40012c00 	.word	0x40012c00
 80065bc:	40013400 	.word	0x40013400
 80065c0:	40014000 	.word	0x40014000
 80065c4:	40014400 	.word	0x40014400
 80065c8:	40014800 	.word	0x40014800
 80065cc:	40000400 	.word	0x40000400
 80065d0:	40000800 	.word	0x40000800
 80065d4:	40000c00 	.word	0x40000c00
 80065d8:	00010007 	.word	0x00010007

080065dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b086      	sub	sp, #24
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065e8:	2300      	movs	r3, #0
 80065ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d101      	bne.n	80065fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80065f6:	2302      	movs	r3, #2
 80065f8:	e0ff      	b.n	80067fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2201      	movs	r2, #1
 80065fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2b14      	cmp	r3, #20
 8006606:	f200 80f0 	bhi.w	80067ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800660a:	a201      	add	r2, pc, #4	@ (adr r2, 8006610 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800660c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006610:	08006665 	.word	0x08006665
 8006614:	080067eb 	.word	0x080067eb
 8006618:	080067eb 	.word	0x080067eb
 800661c:	080067eb 	.word	0x080067eb
 8006620:	080066a5 	.word	0x080066a5
 8006624:	080067eb 	.word	0x080067eb
 8006628:	080067eb 	.word	0x080067eb
 800662c:	080067eb 	.word	0x080067eb
 8006630:	080066e7 	.word	0x080066e7
 8006634:	080067eb 	.word	0x080067eb
 8006638:	080067eb 	.word	0x080067eb
 800663c:	080067eb 	.word	0x080067eb
 8006640:	08006727 	.word	0x08006727
 8006644:	080067eb 	.word	0x080067eb
 8006648:	080067eb 	.word	0x080067eb
 800664c:	080067eb 	.word	0x080067eb
 8006650:	08006769 	.word	0x08006769
 8006654:	080067eb 	.word	0x080067eb
 8006658:	080067eb 	.word	0x080067eb
 800665c:	080067eb 	.word	0x080067eb
 8006660:	080067a9 	.word	0x080067a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68b9      	ldr	r1, [r7, #8]
 800666a:	4618      	mov	r0, r3
 800666c:	f000 fa3a 	bl	8006ae4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	699a      	ldr	r2, [r3, #24]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f042 0208 	orr.w	r2, r2, #8
 800667e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	699a      	ldr	r2, [r3, #24]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f022 0204 	bic.w	r2, r2, #4
 800668e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6999      	ldr	r1, [r3, #24]
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	691a      	ldr	r2, [r3, #16]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	430a      	orrs	r2, r1
 80066a0:	619a      	str	r2, [r3, #24]
      break;
 80066a2:	e0a5      	b.n	80067f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68b9      	ldr	r1, [r7, #8]
 80066aa:	4618      	mov	r0, r3
 80066ac:	f000 faaa 	bl	8006c04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	699a      	ldr	r2, [r3, #24]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	699a      	ldr	r2, [r3, #24]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6999      	ldr	r1, [r3, #24]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	021a      	lsls	r2, r3, #8
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	430a      	orrs	r2, r1
 80066e2:	619a      	str	r2, [r3, #24]
      break;
 80066e4:	e084      	b.n	80067f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68b9      	ldr	r1, [r7, #8]
 80066ec:	4618      	mov	r0, r3
 80066ee:	f000 fb13 	bl	8006d18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	69da      	ldr	r2, [r3, #28]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f042 0208 	orr.w	r2, r2, #8
 8006700:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	69da      	ldr	r2, [r3, #28]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f022 0204 	bic.w	r2, r2, #4
 8006710:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	69d9      	ldr	r1, [r3, #28]
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	691a      	ldr	r2, [r3, #16]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	430a      	orrs	r2, r1
 8006722:	61da      	str	r2, [r3, #28]
      break;
 8006724:	e064      	b.n	80067f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68b9      	ldr	r1, [r7, #8]
 800672c:	4618      	mov	r0, r3
 800672e:	f000 fb7b 	bl	8006e28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	69da      	ldr	r2, [r3, #28]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006740:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	69da      	ldr	r2, [r3, #28]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006750:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	69d9      	ldr	r1, [r3, #28]
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	021a      	lsls	r2, r3, #8
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	430a      	orrs	r2, r1
 8006764:	61da      	str	r2, [r3, #28]
      break;
 8006766:	e043      	b.n	80067f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68b9      	ldr	r1, [r7, #8]
 800676e:	4618      	mov	r0, r3
 8006770:	f000 fbc4 	bl	8006efc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0208 	orr.w	r2, r2, #8
 8006782:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f022 0204 	bic.w	r2, r2, #4
 8006792:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	691a      	ldr	r2, [r3, #16]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	430a      	orrs	r2, r1
 80067a4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80067a6:	e023      	b.n	80067f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68b9      	ldr	r1, [r7, #8]
 80067ae:	4618      	mov	r0, r3
 80067b0:	f000 fc08 	bl	8006fc4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	021a      	lsls	r2, r3, #8
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	430a      	orrs	r2, r1
 80067e6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80067e8:	e002      	b.n	80067f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	75fb      	strb	r3, [r7, #23]
      break;
 80067ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3718      	adds	r7, #24
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop

08006804 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800680e:	2300      	movs	r3, #0
 8006810:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006818:	2b01      	cmp	r3, #1
 800681a:	d101      	bne.n	8006820 <HAL_TIM_ConfigClockSource+0x1c>
 800681c:	2302      	movs	r3, #2
 800681e:	e0b6      	b.n	800698e <HAL_TIM_ConfigClockSource+0x18a>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800683e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006842:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800684a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800685c:	d03e      	beq.n	80068dc <HAL_TIM_ConfigClockSource+0xd8>
 800685e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006862:	f200 8087 	bhi.w	8006974 <HAL_TIM_ConfigClockSource+0x170>
 8006866:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800686a:	f000 8086 	beq.w	800697a <HAL_TIM_ConfigClockSource+0x176>
 800686e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006872:	d87f      	bhi.n	8006974 <HAL_TIM_ConfigClockSource+0x170>
 8006874:	2b70      	cmp	r3, #112	@ 0x70
 8006876:	d01a      	beq.n	80068ae <HAL_TIM_ConfigClockSource+0xaa>
 8006878:	2b70      	cmp	r3, #112	@ 0x70
 800687a:	d87b      	bhi.n	8006974 <HAL_TIM_ConfigClockSource+0x170>
 800687c:	2b60      	cmp	r3, #96	@ 0x60
 800687e:	d050      	beq.n	8006922 <HAL_TIM_ConfigClockSource+0x11e>
 8006880:	2b60      	cmp	r3, #96	@ 0x60
 8006882:	d877      	bhi.n	8006974 <HAL_TIM_ConfigClockSource+0x170>
 8006884:	2b50      	cmp	r3, #80	@ 0x50
 8006886:	d03c      	beq.n	8006902 <HAL_TIM_ConfigClockSource+0xfe>
 8006888:	2b50      	cmp	r3, #80	@ 0x50
 800688a:	d873      	bhi.n	8006974 <HAL_TIM_ConfigClockSource+0x170>
 800688c:	2b40      	cmp	r3, #64	@ 0x40
 800688e:	d058      	beq.n	8006942 <HAL_TIM_ConfigClockSource+0x13e>
 8006890:	2b40      	cmp	r3, #64	@ 0x40
 8006892:	d86f      	bhi.n	8006974 <HAL_TIM_ConfigClockSource+0x170>
 8006894:	2b30      	cmp	r3, #48	@ 0x30
 8006896:	d064      	beq.n	8006962 <HAL_TIM_ConfigClockSource+0x15e>
 8006898:	2b30      	cmp	r3, #48	@ 0x30
 800689a:	d86b      	bhi.n	8006974 <HAL_TIM_ConfigClockSource+0x170>
 800689c:	2b20      	cmp	r3, #32
 800689e:	d060      	beq.n	8006962 <HAL_TIM_ConfigClockSource+0x15e>
 80068a0:	2b20      	cmp	r3, #32
 80068a2:	d867      	bhi.n	8006974 <HAL_TIM_ConfigClockSource+0x170>
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d05c      	beq.n	8006962 <HAL_TIM_ConfigClockSource+0x15e>
 80068a8:	2b10      	cmp	r3, #16
 80068aa:	d05a      	beq.n	8006962 <HAL_TIM_ConfigClockSource+0x15e>
 80068ac:	e062      	b.n	8006974 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068be:	f000 fc61 	bl	8007184 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80068d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68ba      	ldr	r2, [r7, #8]
 80068d8:	609a      	str	r2, [r3, #8]
      break;
 80068da:	e04f      	b.n	800697c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068ec:	f000 fc4a 	bl	8007184 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	689a      	ldr	r2, [r3, #8]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068fe:	609a      	str	r2, [r3, #8]
      break;
 8006900:	e03c      	b.n	800697c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800690e:	461a      	mov	r2, r3
 8006910:	f000 fbbe 	bl	8007090 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2150      	movs	r1, #80	@ 0x50
 800691a:	4618      	mov	r0, r3
 800691c:	f000 fc17 	bl	800714e <TIM_ITRx_SetConfig>
      break;
 8006920:	e02c      	b.n	800697c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800692e:	461a      	mov	r2, r3
 8006930:	f000 fbdd 	bl	80070ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	2160      	movs	r1, #96	@ 0x60
 800693a:	4618      	mov	r0, r3
 800693c:	f000 fc07 	bl	800714e <TIM_ITRx_SetConfig>
      break;
 8006940:	e01c      	b.n	800697c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800694e:	461a      	mov	r2, r3
 8006950:	f000 fb9e 	bl	8007090 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2140      	movs	r1, #64	@ 0x40
 800695a:	4618      	mov	r0, r3
 800695c:	f000 fbf7 	bl	800714e <TIM_ITRx_SetConfig>
      break;
 8006960:	e00c      	b.n	800697c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4619      	mov	r1, r3
 800696c:	4610      	mov	r0, r2
 800696e:	f000 fbee 	bl	800714e <TIM_ITRx_SetConfig>
      break;
 8006972:	e003      	b.n	800697c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	73fb      	strb	r3, [r7, #15]
      break;
 8006978:	e000      	b.n	800697c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800697a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800698c:	7bfb      	ldrb	r3, [r7, #15]
}
 800698e:	4618      	mov	r0, r3
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
	...

08006998 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006998:	b480      	push	{r7}
 800699a:	b085      	sub	sp, #20
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4a46      	ldr	r2, [pc, #280]	@ (8006ac4 <TIM_Base_SetConfig+0x12c>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d013      	beq.n	80069d8 <TIM_Base_SetConfig+0x40>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069b6:	d00f      	beq.n	80069d8 <TIM_Base_SetConfig+0x40>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a43      	ldr	r2, [pc, #268]	@ (8006ac8 <TIM_Base_SetConfig+0x130>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d00b      	beq.n	80069d8 <TIM_Base_SetConfig+0x40>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	4a42      	ldr	r2, [pc, #264]	@ (8006acc <TIM_Base_SetConfig+0x134>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d007      	beq.n	80069d8 <TIM_Base_SetConfig+0x40>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	4a41      	ldr	r2, [pc, #260]	@ (8006ad0 <TIM_Base_SetConfig+0x138>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d003      	beq.n	80069d8 <TIM_Base_SetConfig+0x40>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	4a40      	ldr	r2, [pc, #256]	@ (8006ad4 <TIM_Base_SetConfig+0x13c>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d108      	bne.n	80069ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	68fa      	ldr	r2, [r7, #12]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a35      	ldr	r2, [pc, #212]	@ (8006ac4 <TIM_Base_SetConfig+0x12c>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d01f      	beq.n	8006a32 <TIM_Base_SetConfig+0x9a>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069f8:	d01b      	beq.n	8006a32 <TIM_Base_SetConfig+0x9a>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a32      	ldr	r2, [pc, #200]	@ (8006ac8 <TIM_Base_SetConfig+0x130>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d017      	beq.n	8006a32 <TIM_Base_SetConfig+0x9a>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a31      	ldr	r2, [pc, #196]	@ (8006acc <TIM_Base_SetConfig+0x134>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d013      	beq.n	8006a32 <TIM_Base_SetConfig+0x9a>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a30      	ldr	r2, [pc, #192]	@ (8006ad0 <TIM_Base_SetConfig+0x138>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d00f      	beq.n	8006a32 <TIM_Base_SetConfig+0x9a>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a2f      	ldr	r2, [pc, #188]	@ (8006ad4 <TIM_Base_SetConfig+0x13c>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d00b      	beq.n	8006a32 <TIM_Base_SetConfig+0x9a>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a2e      	ldr	r2, [pc, #184]	@ (8006ad8 <TIM_Base_SetConfig+0x140>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d007      	beq.n	8006a32 <TIM_Base_SetConfig+0x9a>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a2d      	ldr	r2, [pc, #180]	@ (8006adc <TIM_Base_SetConfig+0x144>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d003      	beq.n	8006a32 <TIM_Base_SetConfig+0x9a>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4a2c      	ldr	r2, [pc, #176]	@ (8006ae0 <TIM_Base_SetConfig+0x148>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d108      	bne.n	8006a44 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	695b      	ldr	r3, [r3, #20]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	689a      	ldr	r2, [r3, #8]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a16      	ldr	r2, [pc, #88]	@ (8006ac4 <TIM_Base_SetConfig+0x12c>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d00f      	beq.n	8006a90 <TIM_Base_SetConfig+0xf8>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a18      	ldr	r2, [pc, #96]	@ (8006ad4 <TIM_Base_SetConfig+0x13c>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d00b      	beq.n	8006a90 <TIM_Base_SetConfig+0xf8>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a17      	ldr	r2, [pc, #92]	@ (8006ad8 <TIM_Base_SetConfig+0x140>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d007      	beq.n	8006a90 <TIM_Base_SetConfig+0xf8>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a16      	ldr	r2, [pc, #88]	@ (8006adc <TIM_Base_SetConfig+0x144>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d003      	beq.n	8006a90 <TIM_Base_SetConfig+0xf8>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4a15      	ldr	r2, [pc, #84]	@ (8006ae0 <TIM_Base_SetConfig+0x148>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d103      	bne.n	8006a98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	691a      	ldr	r2, [r3, #16]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d105      	bne.n	8006ab6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	f023 0201 	bic.w	r2, r3, #1
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	611a      	str	r2, [r3, #16]
  }
}
 8006ab6:	bf00      	nop
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	40012c00 	.word	0x40012c00
 8006ac8:	40000400 	.word	0x40000400
 8006acc:	40000800 	.word	0x40000800
 8006ad0:	40000c00 	.word	0x40000c00
 8006ad4:	40013400 	.word	0x40013400
 8006ad8:	40014000 	.word	0x40014000
 8006adc:	40014400 	.word	0x40014400
 8006ae0:	40014800 	.word	0x40014800

08006ae4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b087      	sub	sp, #28
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6a1b      	ldr	r3, [r3, #32]
 8006af8:	f023 0201 	bic.w	r2, r3, #1
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f023 0303 	bic.w	r3, r3, #3
 8006b1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	f023 0302 	bic.w	r3, r3, #2
 8006b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a2c      	ldr	r2, [pc, #176]	@ (8006bf0 <TIM_OC1_SetConfig+0x10c>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d00f      	beq.n	8006b64 <TIM_OC1_SetConfig+0x80>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a2b      	ldr	r2, [pc, #172]	@ (8006bf4 <TIM_OC1_SetConfig+0x110>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d00b      	beq.n	8006b64 <TIM_OC1_SetConfig+0x80>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a2a      	ldr	r2, [pc, #168]	@ (8006bf8 <TIM_OC1_SetConfig+0x114>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d007      	beq.n	8006b64 <TIM_OC1_SetConfig+0x80>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a29      	ldr	r2, [pc, #164]	@ (8006bfc <TIM_OC1_SetConfig+0x118>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d003      	beq.n	8006b64 <TIM_OC1_SetConfig+0x80>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a28      	ldr	r2, [pc, #160]	@ (8006c00 <TIM_OC1_SetConfig+0x11c>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d10c      	bne.n	8006b7e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	f023 0308 	bic.w	r3, r3, #8
 8006b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	697a      	ldr	r2, [r7, #20]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f023 0304 	bic.w	r3, r3, #4
 8006b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a1b      	ldr	r2, [pc, #108]	@ (8006bf0 <TIM_OC1_SetConfig+0x10c>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d00f      	beq.n	8006ba6 <TIM_OC1_SetConfig+0xc2>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a1a      	ldr	r2, [pc, #104]	@ (8006bf4 <TIM_OC1_SetConfig+0x110>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d00b      	beq.n	8006ba6 <TIM_OC1_SetConfig+0xc2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a19      	ldr	r2, [pc, #100]	@ (8006bf8 <TIM_OC1_SetConfig+0x114>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d007      	beq.n	8006ba6 <TIM_OC1_SetConfig+0xc2>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a18      	ldr	r2, [pc, #96]	@ (8006bfc <TIM_OC1_SetConfig+0x118>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d003      	beq.n	8006ba6 <TIM_OC1_SetConfig+0xc2>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a17      	ldr	r2, [pc, #92]	@ (8006c00 <TIM_OC1_SetConfig+0x11c>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d111      	bne.n	8006bca <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	693a      	ldr	r2, [r7, #16]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	699b      	ldr	r3, [r3, #24]
 8006bc4:	693a      	ldr	r2, [r7, #16]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	685a      	ldr	r2, [r3, #4]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	621a      	str	r2, [r3, #32]
}
 8006be4:	bf00      	nop
 8006be6:	371c      	adds	r7, #28
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr
 8006bf0:	40012c00 	.word	0x40012c00
 8006bf4:	40013400 	.word	0x40013400
 8006bf8:	40014000 	.word	0x40014000
 8006bfc:	40014400 	.word	0x40014400
 8006c00:	40014800 	.word	0x40014800

08006c04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b087      	sub	sp, #28
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a1b      	ldr	r3, [r3, #32]
 8006c18:	f023 0210 	bic.w	r2, r3, #16
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	699b      	ldr	r3, [r3, #24]
 8006c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	021b      	lsls	r3, r3, #8
 8006c46:	68fa      	ldr	r2, [r7, #12]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	f023 0320 	bic.w	r3, r3, #32
 8006c52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	011b      	lsls	r3, r3, #4
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	4a28      	ldr	r2, [pc, #160]	@ (8006d04 <TIM_OC2_SetConfig+0x100>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d003      	beq.n	8006c70 <TIM_OC2_SetConfig+0x6c>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a27      	ldr	r2, [pc, #156]	@ (8006d08 <TIM_OC2_SetConfig+0x104>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d10d      	bne.n	8006c8c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	011b      	lsls	r3, r3, #4
 8006c7e:	697a      	ldr	r2, [r7, #20]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a1d      	ldr	r2, [pc, #116]	@ (8006d04 <TIM_OC2_SetConfig+0x100>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d00f      	beq.n	8006cb4 <TIM_OC2_SetConfig+0xb0>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a1c      	ldr	r2, [pc, #112]	@ (8006d08 <TIM_OC2_SetConfig+0x104>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d00b      	beq.n	8006cb4 <TIM_OC2_SetConfig+0xb0>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8006d0c <TIM_OC2_SetConfig+0x108>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d007      	beq.n	8006cb4 <TIM_OC2_SetConfig+0xb0>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4a1a      	ldr	r2, [pc, #104]	@ (8006d10 <TIM_OC2_SetConfig+0x10c>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d003      	beq.n	8006cb4 <TIM_OC2_SetConfig+0xb0>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	4a19      	ldr	r2, [pc, #100]	@ (8006d14 <TIM_OC2_SetConfig+0x110>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d113      	bne.n	8006cdc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	695b      	ldr	r3, [r3, #20]
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	693a      	ldr	r2, [r7, #16]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	68fa      	ldr	r2, [r7, #12]
 8006ce6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	685a      	ldr	r2, [r3, #4]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	621a      	str	r2, [r3, #32]
}
 8006cf6:	bf00      	nop
 8006cf8:	371c      	adds	r7, #28
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	40012c00 	.word	0x40012c00
 8006d08:	40013400 	.word	0x40013400
 8006d0c:	40014000 	.word	0x40014000
 8006d10:	40014400 	.word	0x40014400
 8006d14:	40014800 	.word	0x40014800

08006d18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b087      	sub	sp, #28
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6a1b      	ldr	r3, [r3, #32]
 8006d26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a1b      	ldr	r3, [r3, #32]
 8006d2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f023 0303 	bic.w	r3, r3, #3
 8006d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	021b      	lsls	r3, r3, #8
 8006d6c:	697a      	ldr	r2, [r7, #20]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a27      	ldr	r2, [pc, #156]	@ (8006e14 <TIM_OC3_SetConfig+0xfc>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d003      	beq.n	8006d82 <TIM_OC3_SetConfig+0x6a>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a26      	ldr	r2, [pc, #152]	@ (8006e18 <TIM_OC3_SetConfig+0x100>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d10d      	bne.n	8006d9e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	021b      	lsls	r3, r3, #8
 8006d90:	697a      	ldr	r2, [r7, #20]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a1c      	ldr	r2, [pc, #112]	@ (8006e14 <TIM_OC3_SetConfig+0xfc>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d00f      	beq.n	8006dc6 <TIM_OC3_SetConfig+0xae>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	4a1b      	ldr	r2, [pc, #108]	@ (8006e18 <TIM_OC3_SetConfig+0x100>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d00b      	beq.n	8006dc6 <TIM_OC3_SetConfig+0xae>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a1a      	ldr	r2, [pc, #104]	@ (8006e1c <TIM_OC3_SetConfig+0x104>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d007      	beq.n	8006dc6 <TIM_OC3_SetConfig+0xae>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a19      	ldr	r2, [pc, #100]	@ (8006e20 <TIM_OC3_SetConfig+0x108>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d003      	beq.n	8006dc6 <TIM_OC3_SetConfig+0xae>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a18      	ldr	r2, [pc, #96]	@ (8006e24 <TIM_OC3_SetConfig+0x10c>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d113      	bne.n	8006dee <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	011b      	lsls	r3, r3, #4
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	699b      	ldr	r3, [r3, #24]
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	693a      	ldr	r2, [r7, #16]
 8006df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	621a      	str	r2, [r3, #32]
}
 8006e08:	bf00      	nop
 8006e0a:	371c      	adds	r7, #28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	40012c00 	.word	0x40012c00
 8006e18:	40013400 	.word	0x40013400
 8006e1c:	40014000 	.word	0x40014000
 8006e20:	40014400 	.word	0x40014400
 8006e24:	40014800 	.word	0x40014800

08006e28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b087      	sub	sp, #28
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a1b      	ldr	r3, [r3, #32]
 8006e36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6a1b      	ldr	r3, [r3, #32]
 8006e3c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	69db      	ldr	r3, [r3, #28]
 8006e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	021b      	lsls	r3, r3, #8
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	031b      	lsls	r3, r3, #12
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a18      	ldr	r2, [pc, #96]	@ (8006ee8 <TIM_OC4_SetConfig+0xc0>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d00f      	beq.n	8006eac <TIM_OC4_SetConfig+0x84>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a17      	ldr	r2, [pc, #92]	@ (8006eec <TIM_OC4_SetConfig+0xc4>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d00b      	beq.n	8006eac <TIM_OC4_SetConfig+0x84>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a16      	ldr	r2, [pc, #88]	@ (8006ef0 <TIM_OC4_SetConfig+0xc8>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d007      	beq.n	8006eac <TIM_OC4_SetConfig+0x84>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a15      	ldr	r2, [pc, #84]	@ (8006ef4 <TIM_OC4_SetConfig+0xcc>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d003      	beq.n	8006eac <TIM_OC4_SetConfig+0x84>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a14      	ldr	r2, [pc, #80]	@ (8006ef8 <TIM_OC4_SetConfig+0xd0>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d109      	bne.n	8006ec0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006eb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	019b      	lsls	r3, r3, #6
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	697a      	ldr	r2, [r7, #20]
 8006ec4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	685a      	ldr	r2, [r3, #4]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	693a      	ldr	r2, [r7, #16]
 8006ed8:	621a      	str	r2, [r3, #32]
}
 8006eda:	bf00      	nop
 8006edc:	371c      	adds	r7, #28
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	40012c00 	.word	0x40012c00
 8006eec:	40013400 	.word	0x40013400
 8006ef0:	40014000 	.word	0x40014000
 8006ef4:	40014400 	.word	0x40014400
 8006ef8:	40014800 	.word	0x40014800

08006efc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b087      	sub	sp, #28
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006f40:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	041b      	lsls	r3, r3, #16
 8006f48:	693a      	ldr	r2, [r7, #16]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a17      	ldr	r2, [pc, #92]	@ (8006fb0 <TIM_OC5_SetConfig+0xb4>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d00f      	beq.n	8006f76 <TIM_OC5_SetConfig+0x7a>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a16      	ldr	r2, [pc, #88]	@ (8006fb4 <TIM_OC5_SetConfig+0xb8>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d00b      	beq.n	8006f76 <TIM_OC5_SetConfig+0x7a>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a15      	ldr	r2, [pc, #84]	@ (8006fb8 <TIM_OC5_SetConfig+0xbc>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d007      	beq.n	8006f76 <TIM_OC5_SetConfig+0x7a>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a14      	ldr	r2, [pc, #80]	@ (8006fbc <TIM_OC5_SetConfig+0xc0>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d003      	beq.n	8006f76 <TIM_OC5_SetConfig+0x7a>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a13      	ldr	r2, [pc, #76]	@ (8006fc0 <TIM_OC5_SetConfig+0xc4>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d109      	bne.n	8006f8a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	695b      	ldr	r3, [r3, #20]
 8006f82:	021b      	lsls	r3, r3, #8
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	685a      	ldr	r2, [r3, #4]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	621a      	str	r2, [r3, #32]
}
 8006fa4:	bf00      	nop
 8006fa6:	371c      	adds	r7, #28
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr
 8006fb0:	40012c00 	.word	0x40012c00
 8006fb4:	40013400 	.word	0x40013400
 8006fb8:	40014000 	.word	0x40014000
 8006fbc:	40014400 	.word	0x40014400
 8006fc0:	40014800 	.word	0x40014800

08006fc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b087      	sub	sp, #28
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a1b      	ldr	r3, [r3, #32]
 8006fd8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ff2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	021b      	lsls	r3, r3, #8
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	4313      	orrs	r3, r2
 8007002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800700a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	051b      	lsls	r3, r3, #20
 8007012:	693a      	ldr	r2, [r7, #16]
 8007014:	4313      	orrs	r3, r2
 8007016:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a18      	ldr	r2, [pc, #96]	@ (800707c <TIM_OC6_SetConfig+0xb8>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d00f      	beq.n	8007040 <TIM_OC6_SetConfig+0x7c>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a17      	ldr	r2, [pc, #92]	@ (8007080 <TIM_OC6_SetConfig+0xbc>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d00b      	beq.n	8007040 <TIM_OC6_SetConfig+0x7c>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a16      	ldr	r2, [pc, #88]	@ (8007084 <TIM_OC6_SetConfig+0xc0>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d007      	beq.n	8007040 <TIM_OC6_SetConfig+0x7c>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a15      	ldr	r2, [pc, #84]	@ (8007088 <TIM_OC6_SetConfig+0xc4>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d003      	beq.n	8007040 <TIM_OC6_SetConfig+0x7c>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a14      	ldr	r2, [pc, #80]	@ (800708c <TIM_OC6_SetConfig+0xc8>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d109      	bne.n	8007054 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007046:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	695b      	ldr	r3, [r3, #20]
 800704c:	029b      	lsls	r3, r3, #10
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	4313      	orrs	r3, r2
 8007052:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	693a      	ldr	r2, [r7, #16]
 800706c:	621a      	str	r2, [r3, #32]
}
 800706e:	bf00      	nop
 8007070:	371c      	adds	r7, #28
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	40012c00 	.word	0x40012c00
 8007080:	40013400 	.word	0x40013400
 8007084:	40014000 	.word	0x40014000
 8007088:	40014400 	.word	0x40014400
 800708c:	40014800 	.word	0x40014800

08007090 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007090:	b480      	push	{r7}
 8007092:	b087      	sub	sp, #28
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6a1b      	ldr	r3, [r3, #32]
 80070a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6a1b      	ldr	r3, [r3, #32]
 80070a6:	f023 0201 	bic.w	r2, r3, #1
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	011b      	lsls	r3, r3, #4
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	f023 030a 	bic.w	r3, r3, #10
 80070cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070ce:	697a      	ldr	r2, [r7, #20]
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	697a      	ldr	r2, [r7, #20]
 80070e0:	621a      	str	r2, [r3, #32]
}
 80070e2:	bf00      	nop
 80070e4:	371c      	adds	r7, #28
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr

080070ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070ee:	b480      	push	{r7}
 80070f0:	b087      	sub	sp, #28
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	60f8      	str	r0, [r7, #12]
 80070f6:	60b9      	str	r1, [r7, #8]
 80070f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	f023 0210 	bic.w	r2, r3, #16
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	699b      	ldr	r3, [r3, #24]
 8007110:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007118:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	031b      	lsls	r3, r3, #12
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	4313      	orrs	r3, r2
 8007122:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800712a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	011b      	lsls	r3, r3, #4
 8007130:	697a      	ldr	r2, [r7, #20]
 8007132:	4313      	orrs	r3, r2
 8007134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	697a      	ldr	r2, [r7, #20]
 8007140:	621a      	str	r2, [r3, #32]
}
 8007142:	bf00      	nop
 8007144:	371c      	adds	r7, #28
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800714e:	b480      	push	{r7}
 8007150:	b085      	sub	sp, #20
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
 8007156:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007164:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007166:	683a      	ldr	r2, [r7, #0]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	4313      	orrs	r3, r2
 800716c:	f043 0307 	orr.w	r3, r3, #7
 8007170:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	609a      	str	r2, [r3, #8]
}
 8007178:	bf00      	nop
 800717a:	3714      	adds	r7, #20
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007184:	b480      	push	{r7}
 8007186:	b087      	sub	sp, #28
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	607a      	str	r2, [r7, #4]
 8007190:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800719e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	021a      	lsls	r2, r3, #8
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	431a      	orrs	r2, r3
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	697a      	ldr	r2, [r7, #20]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	697a      	ldr	r2, [r7, #20]
 80071b6:	609a      	str	r2, [r3, #8]
}
 80071b8:	bf00      	nop
 80071ba:	371c      	adds	r7, #28
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b087      	sub	sp, #28
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	f003 031f 	and.w	r3, r3, #31
 80071d6:	2201      	movs	r2, #1
 80071d8:	fa02 f303 	lsl.w	r3, r2, r3
 80071dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	6a1a      	ldr	r2, [r3, #32]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	43db      	mvns	r3, r3
 80071e6:	401a      	ands	r2, r3
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6a1a      	ldr	r2, [r3, #32]
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	f003 031f 	and.w	r3, r3, #31
 80071f6:	6879      	ldr	r1, [r7, #4]
 80071f8:	fa01 f303 	lsl.w	r3, r1, r3
 80071fc:	431a      	orrs	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	621a      	str	r2, [r3, #32]
}
 8007202:	bf00      	nop
 8007204:	371c      	adds	r7, #28
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
	...

08007210 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d109      	bne.n	8007234 <HAL_TIMEx_PWMN_Start+0x24>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007226:	b2db      	uxtb	r3, r3
 8007228:	2b01      	cmp	r3, #1
 800722a:	bf14      	ite	ne
 800722c:	2301      	movne	r3, #1
 800722e:	2300      	moveq	r3, #0
 8007230:	b2db      	uxtb	r3, r3
 8007232:	e022      	b.n	800727a <HAL_TIMEx_PWMN_Start+0x6a>
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	2b04      	cmp	r3, #4
 8007238:	d109      	bne.n	800724e <HAL_TIMEx_PWMN_Start+0x3e>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007240:	b2db      	uxtb	r3, r3
 8007242:	2b01      	cmp	r3, #1
 8007244:	bf14      	ite	ne
 8007246:	2301      	movne	r3, #1
 8007248:	2300      	moveq	r3, #0
 800724a:	b2db      	uxtb	r3, r3
 800724c:	e015      	b.n	800727a <HAL_TIMEx_PWMN_Start+0x6a>
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	2b08      	cmp	r3, #8
 8007252:	d109      	bne.n	8007268 <HAL_TIMEx_PWMN_Start+0x58>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800725a:	b2db      	uxtb	r3, r3
 800725c:	2b01      	cmp	r3, #1
 800725e:	bf14      	ite	ne
 8007260:	2301      	movne	r3, #1
 8007262:	2300      	moveq	r3, #0
 8007264:	b2db      	uxtb	r3, r3
 8007266:	e008      	b.n	800727a <HAL_TIMEx_PWMN_Start+0x6a>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800726e:	b2db      	uxtb	r3, r3
 8007270:	2b01      	cmp	r3, #1
 8007272:	bf14      	ite	ne
 8007274:	2301      	movne	r3, #1
 8007276:	2300      	moveq	r3, #0
 8007278:	b2db      	uxtb	r3, r3
 800727a:	2b00      	cmp	r3, #0
 800727c:	d001      	beq.n	8007282 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e06e      	b.n	8007360 <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d104      	bne.n	8007292 <HAL_TIMEx_PWMN_Start+0x82>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2202      	movs	r2, #2
 800728c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007290:	e013      	b.n	80072ba <HAL_TIMEx_PWMN_Start+0xaa>
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	2b04      	cmp	r3, #4
 8007296:	d104      	bne.n	80072a2 <HAL_TIMEx_PWMN_Start+0x92>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2202      	movs	r2, #2
 800729c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072a0:	e00b      	b.n	80072ba <HAL_TIMEx_PWMN_Start+0xaa>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b08      	cmp	r3, #8
 80072a6:	d104      	bne.n	80072b2 <HAL_TIMEx_PWMN_Start+0xa2>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2202      	movs	r2, #2
 80072ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80072b0:	e003      	b.n	80072ba <HAL_TIMEx_PWMN_Start+0xaa>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2202      	movs	r2, #2
 80072b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2204      	movs	r2, #4
 80072c0:	6839      	ldr	r1, [r7, #0]
 80072c2:	4618      	mov	r0, r3
 80072c4:	f000 f964 	bl	8007590 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80072d6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a22      	ldr	r2, [pc, #136]	@ (8007368 <HAL_TIMEx_PWMN_Start+0x158>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d01d      	beq.n	800731e <HAL_TIMEx_PWMN_Start+0x10e>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072ea:	d018      	beq.n	800731e <HAL_TIMEx_PWMN_Start+0x10e>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a1e      	ldr	r2, [pc, #120]	@ (800736c <HAL_TIMEx_PWMN_Start+0x15c>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d013      	beq.n	800731e <HAL_TIMEx_PWMN_Start+0x10e>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a1d      	ldr	r2, [pc, #116]	@ (8007370 <HAL_TIMEx_PWMN_Start+0x160>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d00e      	beq.n	800731e <HAL_TIMEx_PWMN_Start+0x10e>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a1b      	ldr	r2, [pc, #108]	@ (8007374 <HAL_TIMEx_PWMN_Start+0x164>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d009      	beq.n	800731e <HAL_TIMEx_PWMN_Start+0x10e>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a1a      	ldr	r2, [pc, #104]	@ (8007378 <HAL_TIMEx_PWMN_Start+0x168>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d004      	beq.n	800731e <HAL_TIMEx_PWMN_Start+0x10e>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a18      	ldr	r2, [pc, #96]	@ (800737c <HAL_TIMEx_PWMN_Start+0x16c>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d115      	bne.n	800734a <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	689a      	ldr	r2, [r3, #8]
 8007324:	4b16      	ldr	r3, [pc, #88]	@ (8007380 <HAL_TIMEx_PWMN_Start+0x170>)
 8007326:	4013      	ands	r3, r2
 8007328:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2b06      	cmp	r3, #6
 800732e:	d015      	beq.n	800735c <HAL_TIMEx_PWMN_Start+0x14c>
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007336:	d011      	beq.n	800735c <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f042 0201 	orr.w	r2, r2, #1
 8007346:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007348:	e008      	b.n	800735c <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f042 0201 	orr.w	r2, r2, #1
 8007358:	601a      	str	r2, [r3, #0]
 800735a:	e000      	b.n	800735e <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800735c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3710      	adds	r7, #16
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	40012c00 	.word	0x40012c00
 800736c:	40000400 	.word	0x40000400
 8007370:	40000800 	.word	0x40000800
 8007374:	40000c00 	.word	0x40000c00
 8007378:	40013400 	.word	0x40013400
 800737c:	40014000 	.word	0x40014000
 8007380:	00010007 	.word	0x00010007

08007384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007394:	2b01      	cmp	r3, #1
 8007396:	d101      	bne.n	800739c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007398:	2302      	movs	r3, #2
 800739a:	e068      	b.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2202      	movs	r2, #2
 80073a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a2e      	ldr	r2, [pc, #184]	@ (800747c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d004      	beq.n	80073d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a2d      	ldr	r2, [pc, #180]	@ (8007480 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d108      	bne.n	80073e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80073d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	68fa      	ldr	r2, [r7, #12]
 80073de:	4313      	orrs	r3, r2
 80073e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	68fa      	ldr	r2, [r7, #12]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a1e      	ldr	r2, [pc, #120]	@ (800747c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d01d      	beq.n	8007442 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800740e:	d018      	beq.n	8007442 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a1b      	ldr	r2, [pc, #108]	@ (8007484 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d013      	beq.n	8007442 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a1a      	ldr	r2, [pc, #104]	@ (8007488 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d00e      	beq.n	8007442 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a18      	ldr	r2, [pc, #96]	@ (800748c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d009      	beq.n	8007442 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a13      	ldr	r2, [pc, #76]	@ (8007480 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d004      	beq.n	8007442 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a14      	ldr	r2, [pc, #80]	@ (8007490 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d10c      	bne.n	800745c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007448:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	68ba      	ldr	r2, [r7, #8]
 8007450:	4313      	orrs	r3, r2
 8007452:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	68ba      	ldr	r2, [r7, #8]
 800745a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3714      	adds	r7, #20
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	40012c00 	.word	0x40012c00
 8007480:	40013400 	.word	0x40013400
 8007484:	40000400 	.word	0x40000400
 8007488:	40000800 	.word	0x40000800
 800748c:	40000c00 	.word	0x40000c00
 8007490:	40014000 	.word	0x40014000

08007494 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007494:	b480      	push	{r7}
 8007496:	b085      	sub	sp, #20
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800749e:	2300      	movs	r3, #0
 80074a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d101      	bne.n	80074b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80074ac:	2302      	movs	r3, #2
 80074ae:	e065      	b.n	800757c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	4313      	orrs	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	4313      	orrs	r3, r2
 80074e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	695b      	ldr	r3, [r3, #20]
 8007508:	4313      	orrs	r3, r2
 800750a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007516:	4313      	orrs	r3, r2
 8007518:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	699b      	ldr	r3, [r3, #24]
 8007524:	041b      	lsls	r3, r3, #16
 8007526:	4313      	orrs	r3, r2
 8007528:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a16      	ldr	r2, [pc, #88]	@ (8007588 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d004      	beq.n	800753e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a14      	ldr	r2, [pc, #80]	@ (800758c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d115      	bne.n	800756a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007548:	051b      	lsls	r3, r3, #20
 800754a:	4313      	orrs	r3, r2
 800754c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	69db      	ldr	r3, [r3, #28]
 8007558:	4313      	orrs	r3, r2
 800755a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	6a1b      	ldr	r3, [r3, #32]
 8007566:	4313      	orrs	r3, r2
 8007568:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	68fa      	ldr	r2, [r7, #12]
 8007570:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3714      	adds	r7, #20
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr
 8007588:	40012c00 	.word	0x40012c00
 800758c:	40013400 	.word	0x40013400

08007590 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007590:	b480      	push	{r7}
 8007592:	b087      	sub	sp, #28
 8007594:	af00      	add	r7, sp, #0
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	f003 030f 	and.w	r3, r3, #15
 80075a2:	2204      	movs	r2, #4
 80075a4:	fa02 f303 	lsl.w	r3, r2, r3
 80075a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	6a1a      	ldr	r2, [r3, #32]
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	43db      	mvns	r3, r3
 80075b2:	401a      	ands	r2, r3
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6a1a      	ldr	r2, [r3, #32]
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	f003 030f 	and.w	r3, r3, #15
 80075c2:	6879      	ldr	r1, [r7, #4]
 80075c4:	fa01 f303 	lsl.w	r3, r1, r3
 80075c8:	431a      	orrs	r2, r3
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	621a      	str	r2, [r3, #32]
}
 80075ce:	bf00      	nop
 80075d0:	371c      	adds	r7, #28
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr

080075da <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80075da:	b580      	push	{r7, lr}
 80075dc:	b082      	sub	sp, #8
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d101      	bne.n	80075ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	e042      	b.n	8007672 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d106      	bne.n	8007604 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f7fa fe28 	bl	8002254 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2224      	movs	r2, #36	@ 0x24
 8007608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f022 0201 	bic.w	r2, r2, #1
 800761a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 fbb3 	bl	8007d90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f8b4 	bl	8007798 <UART_SetConfig>
 8007630:	4603      	mov	r3, r0
 8007632:	2b01      	cmp	r3, #1
 8007634:	d101      	bne.n	800763a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e01b      	b.n	8007672 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	685a      	ldr	r2, [r3, #4]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007648:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	689a      	ldr	r2, [r3, #8]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007658:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f042 0201 	orr.w	r2, r2, #1
 8007668:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 fc32 	bl	8007ed4 <UART_CheckIdleState>
 8007670:	4603      	mov	r3, r0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3708      	adds	r7, #8
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}

0800767a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800767a:	b580      	push	{r7, lr}
 800767c:	b08a      	sub	sp, #40	@ 0x28
 800767e:	af02      	add	r7, sp, #8
 8007680:	60f8      	str	r0, [r7, #12]
 8007682:	60b9      	str	r1, [r7, #8]
 8007684:	603b      	str	r3, [r7, #0]
 8007686:	4613      	mov	r3, r2
 8007688:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007690:	2b20      	cmp	r3, #32
 8007692:	d17b      	bne.n	800778c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d002      	beq.n	80076a0 <HAL_UART_Transmit+0x26>
 800769a:	88fb      	ldrh	r3, [r7, #6]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d101      	bne.n	80076a4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e074      	b.n	800778e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2221      	movs	r2, #33	@ 0x21
 80076b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80076b4:	f7fb f92a 	bl	800290c <HAL_GetTick>
 80076b8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	88fa      	ldrh	r2, [r7, #6]
 80076be:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	88fa      	ldrh	r2, [r7, #6]
 80076c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076d2:	d108      	bne.n	80076e6 <HAL_UART_Transmit+0x6c>
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	691b      	ldr	r3, [r3, #16]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d104      	bne.n	80076e6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80076dc:	2300      	movs	r3, #0
 80076de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	61bb      	str	r3, [r7, #24]
 80076e4:	e003      	b.n	80076ee <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80076ea:	2300      	movs	r3, #0
 80076ec:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80076ee:	e030      	b.n	8007752 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	9300      	str	r3, [sp, #0]
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	2200      	movs	r2, #0
 80076f8:	2180      	movs	r1, #128	@ 0x80
 80076fa:	68f8      	ldr	r0, [r7, #12]
 80076fc:	f000 fc94 	bl	8008028 <UART_WaitOnFlagUntilTimeout>
 8007700:	4603      	mov	r3, r0
 8007702:	2b00      	cmp	r3, #0
 8007704:	d005      	beq.n	8007712 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2220      	movs	r2, #32
 800770a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800770e:	2303      	movs	r3, #3
 8007710:	e03d      	b.n	800778e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d10b      	bne.n	8007730 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	881a      	ldrh	r2, [r3, #0]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007724:	b292      	uxth	r2, r2
 8007726:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	3302      	adds	r3, #2
 800772c:	61bb      	str	r3, [r7, #24]
 800772e:	e007      	b.n	8007740 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	781a      	ldrb	r2, [r3, #0]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	3301      	adds	r3, #1
 800773e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007746:	b29b      	uxth	r3, r3
 8007748:	3b01      	subs	r3, #1
 800774a:	b29a      	uxth	r2, r3
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007758:	b29b      	uxth	r3, r3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1c8      	bne.n	80076f0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	9300      	str	r3, [sp, #0]
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	2200      	movs	r2, #0
 8007766:	2140      	movs	r1, #64	@ 0x40
 8007768:	68f8      	ldr	r0, [r7, #12]
 800776a:	f000 fc5d 	bl	8008028 <UART_WaitOnFlagUntilTimeout>
 800776e:	4603      	mov	r3, r0
 8007770:	2b00      	cmp	r3, #0
 8007772:	d005      	beq.n	8007780 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2220      	movs	r2, #32
 8007778:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e006      	b.n	800778e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2220      	movs	r2, #32
 8007784:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007788:	2300      	movs	r3, #0
 800778a:	e000      	b.n	800778e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800778c:	2302      	movs	r3, #2
  }
}
 800778e:	4618      	mov	r0, r3
 8007790:	3720      	adds	r7, #32
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
	...

08007798 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800779c:	b08c      	sub	sp, #48	@ 0x30
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077a2:	2300      	movs	r3, #0
 80077a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	689a      	ldr	r2, [r3, #8]
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	691b      	ldr	r3, [r3, #16]
 80077b0:	431a      	orrs	r2, r3
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	695b      	ldr	r3, [r3, #20]
 80077b6:	431a      	orrs	r2, r3
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	69db      	ldr	r3, [r3, #28]
 80077bc:	4313      	orrs	r3, r2
 80077be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681a      	ldr	r2, [r3, #0]
 80077c6:	4baa      	ldr	r3, [pc, #680]	@ (8007a70 <UART_SetConfig+0x2d8>)
 80077c8:	4013      	ands	r3, r2
 80077ca:	697a      	ldr	r2, [r7, #20]
 80077cc:	6812      	ldr	r2, [r2, #0]
 80077ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077d0:	430b      	orrs	r3, r1
 80077d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	68da      	ldr	r2, [r3, #12]
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	430a      	orrs	r2, r1
 80077e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a9f      	ldr	r2, [pc, #636]	@ (8007a74 <UART_SetConfig+0x2dc>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d004      	beq.n	8007804 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	6a1b      	ldr	r3, [r3, #32]
 80077fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007800:	4313      	orrs	r3, r2
 8007802:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800780e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007812:	697a      	ldr	r2, [r7, #20]
 8007814:	6812      	ldr	r2, [r2, #0]
 8007816:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007818:	430b      	orrs	r3, r1
 800781a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007822:	f023 010f 	bic.w	r1, r3, #15
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	430a      	orrs	r2, r1
 8007830:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a90      	ldr	r2, [pc, #576]	@ (8007a78 <UART_SetConfig+0x2e0>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d125      	bne.n	8007888 <UART_SetConfig+0xf0>
 800783c:	4b8f      	ldr	r3, [pc, #572]	@ (8007a7c <UART_SetConfig+0x2e4>)
 800783e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007842:	f003 0303 	and.w	r3, r3, #3
 8007846:	2b03      	cmp	r3, #3
 8007848:	d81a      	bhi.n	8007880 <UART_SetConfig+0xe8>
 800784a:	a201      	add	r2, pc, #4	@ (adr r2, 8007850 <UART_SetConfig+0xb8>)
 800784c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007850:	08007861 	.word	0x08007861
 8007854:	08007871 	.word	0x08007871
 8007858:	08007869 	.word	0x08007869
 800785c:	08007879 	.word	0x08007879
 8007860:	2301      	movs	r3, #1
 8007862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007866:	e116      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007868:	2302      	movs	r3, #2
 800786a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800786e:	e112      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007870:	2304      	movs	r3, #4
 8007872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007876:	e10e      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007878:	2308      	movs	r3, #8
 800787a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800787e:	e10a      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007880:	2310      	movs	r3, #16
 8007882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007886:	e106      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a7c      	ldr	r2, [pc, #496]	@ (8007a80 <UART_SetConfig+0x2e8>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d138      	bne.n	8007904 <UART_SetConfig+0x16c>
 8007892:	4b7a      	ldr	r3, [pc, #488]	@ (8007a7c <UART_SetConfig+0x2e4>)
 8007894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007898:	f003 030c 	and.w	r3, r3, #12
 800789c:	2b0c      	cmp	r3, #12
 800789e:	d82d      	bhi.n	80078fc <UART_SetConfig+0x164>
 80078a0:	a201      	add	r2, pc, #4	@ (adr r2, 80078a8 <UART_SetConfig+0x110>)
 80078a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a6:	bf00      	nop
 80078a8:	080078dd 	.word	0x080078dd
 80078ac:	080078fd 	.word	0x080078fd
 80078b0:	080078fd 	.word	0x080078fd
 80078b4:	080078fd 	.word	0x080078fd
 80078b8:	080078ed 	.word	0x080078ed
 80078bc:	080078fd 	.word	0x080078fd
 80078c0:	080078fd 	.word	0x080078fd
 80078c4:	080078fd 	.word	0x080078fd
 80078c8:	080078e5 	.word	0x080078e5
 80078cc:	080078fd 	.word	0x080078fd
 80078d0:	080078fd 	.word	0x080078fd
 80078d4:	080078fd 	.word	0x080078fd
 80078d8:	080078f5 	.word	0x080078f5
 80078dc:	2300      	movs	r3, #0
 80078de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078e2:	e0d8      	b.n	8007a96 <UART_SetConfig+0x2fe>
 80078e4:	2302      	movs	r3, #2
 80078e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078ea:	e0d4      	b.n	8007a96 <UART_SetConfig+0x2fe>
 80078ec:	2304      	movs	r3, #4
 80078ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078f2:	e0d0      	b.n	8007a96 <UART_SetConfig+0x2fe>
 80078f4:	2308      	movs	r3, #8
 80078f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078fa:	e0cc      	b.n	8007a96 <UART_SetConfig+0x2fe>
 80078fc:	2310      	movs	r3, #16
 80078fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007902:	e0c8      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a5e      	ldr	r2, [pc, #376]	@ (8007a84 <UART_SetConfig+0x2ec>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d125      	bne.n	800795a <UART_SetConfig+0x1c2>
 800790e:	4b5b      	ldr	r3, [pc, #364]	@ (8007a7c <UART_SetConfig+0x2e4>)
 8007910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007914:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007918:	2b30      	cmp	r3, #48	@ 0x30
 800791a:	d016      	beq.n	800794a <UART_SetConfig+0x1b2>
 800791c:	2b30      	cmp	r3, #48	@ 0x30
 800791e:	d818      	bhi.n	8007952 <UART_SetConfig+0x1ba>
 8007920:	2b20      	cmp	r3, #32
 8007922:	d00a      	beq.n	800793a <UART_SetConfig+0x1a2>
 8007924:	2b20      	cmp	r3, #32
 8007926:	d814      	bhi.n	8007952 <UART_SetConfig+0x1ba>
 8007928:	2b00      	cmp	r3, #0
 800792a:	d002      	beq.n	8007932 <UART_SetConfig+0x19a>
 800792c:	2b10      	cmp	r3, #16
 800792e:	d008      	beq.n	8007942 <UART_SetConfig+0x1aa>
 8007930:	e00f      	b.n	8007952 <UART_SetConfig+0x1ba>
 8007932:	2300      	movs	r3, #0
 8007934:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007938:	e0ad      	b.n	8007a96 <UART_SetConfig+0x2fe>
 800793a:	2302      	movs	r3, #2
 800793c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007940:	e0a9      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007942:	2304      	movs	r3, #4
 8007944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007948:	e0a5      	b.n	8007a96 <UART_SetConfig+0x2fe>
 800794a:	2308      	movs	r3, #8
 800794c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007950:	e0a1      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007952:	2310      	movs	r3, #16
 8007954:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007958:	e09d      	b.n	8007a96 <UART_SetConfig+0x2fe>
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a4a      	ldr	r2, [pc, #296]	@ (8007a88 <UART_SetConfig+0x2f0>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d125      	bne.n	80079b0 <UART_SetConfig+0x218>
 8007964:	4b45      	ldr	r3, [pc, #276]	@ (8007a7c <UART_SetConfig+0x2e4>)
 8007966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800796a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800796e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007970:	d016      	beq.n	80079a0 <UART_SetConfig+0x208>
 8007972:	2bc0      	cmp	r3, #192	@ 0xc0
 8007974:	d818      	bhi.n	80079a8 <UART_SetConfig+0x210>
 8007976:	2b80      	cmp	r3, #128	@ 0x80
 8007978:	d00a      	beq.n	8007990 <UART_SetConfig+0x1f8>
 800797a:	2b80      	cmp	r3, #128	@ 0x80
 800797c:	d814      	bhi.n	80079a8 <UART_SetConfig+0x210>
 800797e:	2b00      	cmp	r3, #0
 8007980:	d002      	beq.n	8007988 <UART_SetConfig+0x1f0>
 8007982:	2b40      	cmp	r3, #64	@ 0x40
 8007984:	d008      	beq.n	8007998 <UART_SetConfig+0x200>
 8007986:	e00f      	b.n	80079a8 <UART_SetConfig+0x210>
 8007988:	2300      	movs	r3, #0
 800798a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800798e:	e082      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007990:	2302      	movs	r3, #2
 8007992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007996:	e07e      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007998:	2304      	movs	r3, #4
 800799a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800799e:	e07a      	b.n	8007a96 <UART_SetConfig+0x2fe>
 80079a0:	2308      	movs	r3, #8
 80079a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079a6:	e076      	b.n	8007a96 <UART_SetConfig+0x2fe>
 80079a8:	2310      	movs	r3, #16
 80079aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079ae:	e072      	b.n	8007a96 <UART_SetConfig+0x2fe>
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a35      	ldr	r2, [pc, #212]	@ (8007a8c <UART_SetConfig+0x2f4>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d12a      	bne.n	8007a10 <UART_SetConfig+0x278>
 80079ba:	4b30      	ldr	r3, [pc, #192]	@ (8007a7c <UART_SetConfig+0x2e4>)
 80079bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079c8:	d01a      	beq.n	8007a00 <UART_SetConfig+0x268>
 80079ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079ce:	d81b      	bhi.n	8007a08 <UART_SetConfig+0x270>
 80079d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079d4:	d00c      	beq.n	80079f0 <UART_SetConfig+0x258>
 80079d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079da:	d815      	bhi.n	8007a08 <UART_SetConfig+0x270>
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d003      	beq.n	80079e8 <UART_SetConfig+0x250>
 80079e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079e4:	d008      	beq.n	80079f8 <UART_SetConfig+0x260>
 80079e6:	e00f      	b.n	8007a08 <UART_SetConfig+0x270>
 80079e8:	2300      	movs	r3, #0
 80079ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079ee:	e052      	b.n	8007a96 <UART_SetConfig+0x2fe>
 80079f0:	2302      	movs	r3, #2
 80079f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079f6:	e04e      	b.n	8007a96 <UART_SetConfig+0x2fe>
 80079f8:	2304      	movs	r3, #4
 80079fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079fe:	e04a      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007a00:	2308      	movs	r3, #8
 8007a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a06:	e046      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007a08:	2310      	movs	r3, #16
 8007a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a0e:	e042      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a17      	ldr	r2, [pc, #92]	@ (8007a74 <UART_SetConfig+0x2dc>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d13a      	bne.n	8007a90 <UART_SetConfig+0x2f8>
 8007a1a:	4b18      	ldr	r3, [pc, #96]	@ (8007a7c <UART_SetConfig+0x2e4>)
 8007a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a20:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a28:	d01a      	beq.n	8007a60 <UART_SetConfig+0x2c8>
 8007a2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a2e:	d81b      	bhi.n	8007a68 <UART_SetConfig+0x2d0>
 8007a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a34:	d00c      	beq.n	8007a50 <UART_SetConfig+0x2b8>
 8007a36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a3a:	d815      	bhi.n	8007a68 <UART_SetConfig+0x2d0>
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d003      	beq.n	8007a48 <UART_SetConfig+0x2b0>
 8007a40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a44:	d008      	beq.n	8007a58 <UART_SetConfig+0x2c0>
 8007a46:	e00f      	b.n	8007a68 <UART_SetConfig+0x2d0>
 8007a48:	2300      	movs	r3, #0
 8007a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a4e:	e022      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007a50:	2302      	movs	r3, #2
 8007a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a56:	e01e      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007a58:	2304      	movs	r3, #4
 8007a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a5e:	e01a      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007a60:	2308      	movs	r3, #8
 8007a62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a66:	e016      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007a68:	2310      	movs	r3, #16
 8007a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a6e:	e012      	b.n	8007a96 <UART_SetConfig+0x2fe>
 8007a70:	cfff69f3 	.word	0xcfff69f3
 8007a74:	40008000 	.word	0x40008000
 8007a78:	40013800 	.word	0x40013800
 8007a7c:	40021000 	.word	0x40021000
 8007a80:	40004400 	.word	0x40004400
 8007a84:	40004800 	.word	0x40004800
 8007a88:	40004c00 	.word	0x40004c00
 8007a8c:	40005000 	.word	0x40005000
 8007a90:	2310      	movs	r3, #16
 8007a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4aae      	ldr	r2, [pc, #696]	@ (8007d54 <UART_SetConfig+0x5bc>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	f040 8097 	bne.w	8007bd0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007aa2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007aa6:	2b08      	cmp	r3, #8
 8007aa8:	d823      	bhi.n	8007af2 <UART_SetConfig+0x35a>
 8007aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab0 <UART_SetConfig+0x318>)
 8007aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab0:	08007ad5 	.word	0x08007ad5
 8007ab4:	08007af3 	.word	0x08007af3
 8007ab8:	08007add 	.word	0x08007add
 8007abc:	08007af3 	.word	0x08007af3
 8007ac0:	08007ae3 	.word	0x08007ae3
 8007ac4:	08007af3 	.word	0x08007af3
 8007ac8:	08007af3 	.word	0x08007af3
 8007acc:	08007af3 	.word	0x08007af3
 8007ad0:	08007aeb 	.word	0x08007aeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ad4:	f7fc fbec 	bl	80042b0 <HAL_RCC_GetPCLK1Freq>
 8007ad8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ada:	e010      	b.n	8007afe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007adc:	4b9e      	ldr	r3, [pc, #632]	@ (8007d58 <UART_SetConfig+0x5c0>)
 8007ade:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ae0:	e00d      	b.n	8007afe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ae2:	f7fc fb4d 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 8007ae6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ae8:	e009      	b.n	8007afe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007aea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007aee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007af0:	e005      	b.n	8007afe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007af2:	2300      	movs	r3, #0
 8007af4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007af6:	2301      	movs	r3, #1
 8007af8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007afc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f000 8130 	beq.w	8007d66 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b0a:	4a94      	ldr	r2, [pc, #592]	@ (8007d5c <UART_SetConfig+0x5c4>)
 8007b0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b10:	461a      	mov	r2, r3
 8007b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b14:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b18:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	685a      	ldr	r2, [r3, #4]
 8007b1e:	4613      	mov	r3, r2
 8007b20:	005b      	lsls	r3, r3, #1
 8007b22:	4413      	add	r3, r2
 8007b24:	69ba      	ldr	r2, [r7, #24]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d305      	bcc.n	8007b36 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b30:	69ba      	ldr	r2, [r7, #24]
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d903      	bls.n	8007b3e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007b3c:	e113      	b.n	8007d66 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b40:	2200      	movs	r2, #0
 8007b42:	60bb      	str	r3, [r7, #8]
 8007b44:	60fa      	str	r2, [r7, #12]
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b4a:	4a84      	ldr	r2, [pc, #528]	@ (8007d5c <UART_SetConfig+0x5c4>)
 8007b4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	2200      	movs	r2, #0
 8007b54:	603b      	str	r3, [r7, #0]
 8007b56:	607a      	str	r2, [r7, #4]
 8007b58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007b60:	f7f9 f83a 	bl	8000bd8 <__aeabi_uldivmod>
 8007b64:	4602      	mov	r2, r0
 8007b66:	460b      	mov	r3, r1
 8007b68:	4610      	mov	r0, r2
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	f04f 0200 	mov.w	r2, #0
 8007b70:	f04f 0300 	mov.w	r3, #0
 8007b74:	020b      	lsls	r3, r1, #8
 8007b76:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007b7a:	0202      	lsls	r2, r0, #8
 8007b7c:	6979      	ldr	r1, [r7, #20]
 8007b7e:	6849      	ldr	r1, [r1, #4]
 8007b80:	0849      	lsrs	r1, r1, #1
 8007b82:	2000      	movs	r0, #0
 8007b84:	460c      	mov	r4, r1
 8007b86:	4605      	mov	r5, r0
 8007b88:	eb12 0804 	adds.w	r8, r2, r4
 8007b8c:	eb43 0905 	adc.w	r9, r3, r5
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	469a      	mov	sl, r3
 8007b98:	4693      	mov	fp, r2
 8007b9a:	4652      	mov	r2, sl
 8007b9c:	465b      	mov	r3, fp
 8007b9e:	4640      	mov	r0, r8
 8007ba0:	4649      	mov	r1, r9
 8007ba2:	f7f9 f819 	bl	8000bd8 <__aeabi_uldivmod>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	460b      	mov	r3, r1
 8007baa:	4613      	mov	r3, r2
 8007bac:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007bae:	6a3b      	ldr	r3, [r7, #32]
 8007bb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bb4:	d308      	bcc.n	8007bc8 <UART_SetConfig+0x430>
 8007bb6:	6a3b      	ldr	r3, [r7, #32]
 8007bb8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bbc:	d204      	bcs.n	8007bc8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	6a3a      	ldr	r2, [r7, #32]
 8007bc4:	60da      	str	r2, [r3, #12]
 8007bc6:	e0ce      	b.n	8007d66 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007bce:	e0ca      	b.n	8007d66 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	69db      	ldr	r3, [r3, #28]
 8007bd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bd8:	d166      	bne.n	8007ca8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007bda:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007bde:	2b08      	cmp	r3, #8
 8007be0:	d827      	bhi.n	8007c32 <UART_SetConfig+0x49a>
 8007be2:	a201      	add	r2, pc, #4	@ (adr r2, 8007be8 <UART_SetConfig+0x450>)
 8007be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be8:	08007c0d 	.word	0x08007c0d
 8007bec:	08007c15 	.word	0x08007c15
 8007bf0:	08007c1d 	.word	0x08007c1d
 8007bf4:	08007c33 	.word	0x08007c33
 8007bf8:	08007c23 	.word	0x08007c23
 8007bfc:	08007c33 	.word	0x08007c33
 8007c00:	08007c33 	.word	0x08007c33
 8007c04:	08007c33 	.word	0x08007c33
 8007c08:	08007c2b 	.word	0x08007c2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c0c:	f7fc fb50 	bl	80042b0 <HAL_RCC_GetPCLK1Freq>
 8007c10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c12:	e014      	b.n	8007c3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c14:	f7fc fb62 	bl	80042dc <HAL_RCC_GetPCLK2Freq>
 8007c18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c1a:	e010      	b.n	8007c3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c1c:	4b4e      	ldr	r3, [pc, #312]	@ (8007d58 <UART_SetConfig+0x5c0>)
 8007c1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c20:	e00d      	b.n	8007c3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c22:	f7fc faad 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 8007c26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c28:	e009      	b.n	8007c3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c30:	e005      	b.n	8007c3e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007c3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	f000 8090 	beq.w	8007d66 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4a:	4a44      	ldr	r2, [pc, #272]	@ (8007d5c <UART_SetConfig+0x5c4>)
 8007c4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c50:	461a      	mov	r2, r3
 8007c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c54:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c58:	005a      	lsls	r2, r3, #1
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	085b      	lsrs	r3, r3, #1
 8007c60:	441a      	add	r2, r3
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c6a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c6c:	6a3b      	ldr	r3, [r7, #32]
 8007c6e:	2b0f      	cmp	r3, #15
 8007c70:	d916      	bls.n	8007ca0 <UART_SetConfig+0x508>
 8007c72:	6a3b      	ldr	r3, [r7, #32]
 8007c74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c78:	d212      	bcs.n	8007ca0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c7a:	6a3b      	ldr	r3, [r7, #32]
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	f023 030f 	bic.w	r3, r3, #15
 8007c82:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c84:	6a3b      	ldr	r3, [r7, #32]
 8007c86:	085b      	lsrs	r3, r3, #1
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	f003 0307 	and.w	r3, r3, #7
 8007c8e:	b29a      	uxth	r2, r3
 8007c90:	8bfb      	ldrh	r3, [r7, #30]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	8bfa      	ldrh	r2, [r7, #30]
 8007c9c:	60da      	str	r2, [r3, #12]
 8007c9e:	e062      	b.n	8007d66 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007ca6:	e05e      	b.n	8007d66 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ca8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007cac:	2b08      	cmp	r3, #8
 8007cae:	d828      	bhi.n	8007d02 <UART_SetConfig+0x56a>
 8007cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb8 <UART_SetConfig+0x520>)
 8007cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb6:	bf00      	nop
 8007cb8:	08007cdd 	.word	0x08007cdd
 8007cbc:	08007ce5 	.word	0x08007ce5
 8007cc0:	08007ced 	.word	0x08007ced
 8007cc4:	08007d03 	.word	0x08007d03
 8007cc8:	08007cf3 	.word	0x08007cf3
 8007ccc:	08007d03 	.word	0x08007d03
 8007cd0:	08007d03 	.word	0x08007d03
 8007cd4:	08007d03 	.word	0x08007d03
 8007cd8:	08007cfb 	.word	0x08007cfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cdc:	f7fc fae8 	bl	80042b0 <HAL_RCC_GetPCLK1Freq>
 8007ce0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ce2:	e014      	b.n	8007d0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ce4:	f7fc fafa 	bl	80042dc <HAL_RCC_GetPCLK2Freq>
 8007ce8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cea:	e010      	b.n	8007d0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007cec:	4b1a      	ldr	r3, [pc, #104]	@ (8007d58 <UART_SetConfig+0x5c0>)
 8007cee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007cf0:	e00d      	b.n	8007d0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cf2:	f7fc fa45 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 8007cf6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cf8:	e009      	b.n	8007d0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d00:	e005      	b.n	8007d0e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007d02:	2300      	movs	r3, #0
 8007d04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d0c:	bf00      	nop
    }

    if (pclk != 0U)
 8007d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d028      	beq.n	8007d66 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d18:	4a10      	ldr	r2, [pc, #64]	@ (8007d5c <UART_SetConfig+0x5c4>)
 8007d1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d1e:	461a      	mov	r2, r3
 8007d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d22:	fbb3 f2f2 	udiv	r2, r3, r2
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	085b      	lsrs	r3, r3, #1
 8007d2c:	441a      	add	r2, r3
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d36:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d38:	6a3b      	ldr	r3, [r7, #32]
 8007d3a:	2b0f      	cmp	r3, #15
 8007d3c:	d910      	bls.n	8007d60 <UART_SetConfig+0x5c8>
 8007d3e:	6a3b      	ldr	r3, [r7, #32]
 8007d40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d44:	d20c      	bcs.n	8007d60 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d46:	6a3b      	ldr	r3, [r7, #32]
 8007d48:	b29a      	uxth	r2, r3
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	60da      	str	r2, [r3, #12]
 8007d50:	e009      	b.n	8007d66 <UART_SetConfig+0x5ce>
 8007d52:	bf00      	nop
 8007d54:	40008000 	.word	0x40008000
 8007d58:	00f42400 	.word	0x00f42400
 8007d5c:	0800e2c8 	.word	0x0800e2c8
      }
      else
      {
        ret = HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007d82:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3730      	adds	r7, #48	@ 0x30
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007d90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d9c:	f003 0308 	and.w	r3, r3, #8
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d00a      	beq.n	8007dba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	430a      	orrs	r2, r1
 8007db8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dbe:	f003 0301 	and.w	r3, r3, #1
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d00a      	beq.n	8007ddc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	430a      	orrs	r2, r1
 8007dda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de0:	f003 0302 	and.w	r3, r3, #2
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d00a      	beq.n	8007dfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	430a      	orrs	r2, r1
 8007dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e02:	f003 0304 	and.w	r3, r3, #4
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d00a      	beq.n	8007e20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	430a      	orrs	r2, r1
 8007e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e24:	f003 0310 	and.w	r3, r3, #16
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d00a      	beq.n	8007e42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	430a      	orrs	r2, r1
 8007e40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e46:	f003 0320 	and.w	r3, r3, #32
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00a      	beq.n	8007e64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	430a      	orrs	r2, r1
 8007e62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d01a      	beq.n	8007ea6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	430a      	orrs	r2, r1
 8007e84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e8e:	d10a      	bne.n	8007ea6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	430a      	orrs	r2, r1
 8007ea4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d00a      	beq.n	8007ec8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	430a      	orrs	r2, r1
 8007ec6:	605a      	str	r2, [r3, #4]
  }
}
 8007ec8:	bf00      	nop
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr

08007ed4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b098      	sub	sp, #96	@ 0x60
 8007ed8:	af02      	add	r7, sp, #8
 8007eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ee4:	f7fa fd12 	bl	800290c <HAL_GetTick>
 8007ee8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f003 0308 	and.w	r3, r3, #8
 8007ef4:	2b08      	cmp	r3, #8
 8007ef6:	d12f      	bne.n	8007f58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ef8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f00:	2200      	movs	r2, #0
 8007f02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 f88e 	bl	8008028 <UART_WaitOnFlagUntilTimeout>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d022      	beq.n	8007f58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f1a:	e853 3f00 	ldrex	r3, [r3]
 8007f1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f26:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f30:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f32:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f38:	e841 2300 	strex	r3, r2, [r1]
 8007f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d1e6      	bne.n	8007f12 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2220      	movs	r2, #32
 8007f48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f54:	2303      	movs	r3, #3
 8007f56:	e063      	b.n	8008020 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 0304 	and.w	r3, r3, #4
 8007f62:	2b04      	cmp	r3, #4
 8007f64:	d149      	bne.n	8007ffa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f6a:	9300      	str	r3, [sp, #0]
 8007f6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 f857 	bl	8008028 <UART_WaitOnFlagUntilTimeout>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d03c      	beq.n	8007ffa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f88:	e853 3f00 	ldrex	r3, [r3]
 8007f8c:	623b      	str	r3, [r7, #32]
   return(result);
 8007f8e:	6a3b      	ldr	r3, [r7, #32]
 8007f90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007fa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fa6:	e841 2300 	strex	r3, r2, [r1]
 8007faa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d1e6      	bne.n	8007f80 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3308      	adds	r3, #8
 8007fb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f023 0301 	bic.w	r3, r3, #1
 8007fc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	3308      	adds	r3, #8
 8007fd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fd2:	61fa      	str	r2, [r7, #28]
 8007fd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd6:	69b9      	ldr	r1, [r7, #24]
 8007fd8:	69fa      	ldr	r2, [r7, #28]
 8007fda:	e841 2300 	strex	r3, r2, [r1]
 8007fde:	617b      	str	r3, [r7, #20]
   return(result);
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1e5      	bne.n	8007fb2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2220      	movs	r2, #32
 8007fea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ff6:	2303      	movs	r3, #3
 8007ff8:	e012      	b.n	8008020 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2220      	movs	r2, #32
 8007ffe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2220      	movs	r2, #32
 8008006:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2200      	movs	r2, #0
 800800e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2200      	movs	r2, #0
 8008014:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	3758      	adds	r7, #88	@ 0x58
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}

08008028 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	60f8      	str	r0, [r7, #12]
 8008030:	60b9      	str	r1, [r7, #8]
 8008032:	603b      	str	r3, [r7, #0]
 8008034:	4613      	mov	r3, r2
 8008036:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008038:	e04f      	b.n	80080da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008040:	d04b      	beq.n	80080da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008042:	f7fa fc63 	bl	800290c <HAL_GetTick>
 8008046:	4602      	mov	r2, r0
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	1ad3      	subs	r3, r2, r3
 800804c:	69ba      	ldr	r2, [r7, #24]
 800804e:	429a      	cmp	r2, r3
 8008050:	d302      	bcc.n	8008058 <UART_WaitOnFlagUntilTimeout+0x30>
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d101      	bne.n	800805c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008058:	2303      	movs	r3, #3
 800805a:	e04e      	b.n	80080fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f003 0304 	and.w	r3, r3, #4
 8008066:	2b00      	cmp	r3, #0
 8008068:	d037      	beq.n	80080da <UART_WaitOnFlagUntilTimeout+0xb2>
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	2b80      	cmp	r3, #128	@ 0x80
 800806e:	d034      	beq.n	80080da <UART_WaitOnFlagUntilTimeout+0xb2>
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	2b40      	cmp	r3, #64	@ 0x40
 8008074:	d031      	beq.n	80080da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	69db      	ldr	r3, [r3, #28]
 800807c:	f003 0308 	and.w	r3, r3, #8
 8008080:	2b08      	cmp	r3, #8
 8008082:	d110      	bne.n	80080a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2208      	movs	r2, #8
 800808a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f000 f838 	bl	8008102 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2208      	movs	r2, #8
 8008096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	e029      	b.n	80080fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	69db      	ldr	r3, [r3, #28]
 80080ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080b4:	d111      	bne.n	80080da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80080be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080c0:	68f8      	ldr	r0, [r7, #12]
 80080c2:	f000 f81e 	bl	8008102 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2220      	movs	r2, #32
 80080ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2200      	movs	r2, #0
 80080d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80080d6:	2303      	movs	r3, #3
 80080d8:	e00f      	b.n	80080fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	69da      	ldr	r2, [r3, #28]
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	4013      	ands	r3, r2
 80080e4:	68ba      	ldr	r2, [r7, #8]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	bf0c      	ite	eq
 80080ea:	2301      	moveq	r3, #1
 80080ec:	2300      	movne	r3, #0
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	461a      	mov	r2, r3
 80080f2:	79fb      	ldrb	r3, [r7, #7]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d0a0      	beq.n	800803a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080f8:	2300      	movs	r3, #0
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3710      	adds	r7, #16
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008102:	b480      	push	{r7}
 8008104:	b095      	sub	sp, #84	@ 0x54
 8008106:	af00      	add	r7, sp, #0
 8008108:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008112:	e853 3f00 	ldrex	r3, [r3]
 8008116:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800811e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	461a      	mov	r2, r3
 8008126:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008128:	643b      	str	r3, [r7, #64]	@ 0x40
 800812a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800812e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008130:	e841 2300 	strex	r3, r2, [r1]
 8008134:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1e6      	bne.n	800810a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	3308      	adds	r3, #8
 8008142:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008144:	6a3b      	ldr	r3, [r7, #32]
 8008146:	e853 3f00 	ldrex	r3, [r3]
 800814a:	61fb      	str	r3, [r7, #28]
   return(result);
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008152:	f023 0301 	bic.w	r3, r3, #1
 8008156:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	3308      	adds	r3, #8
 800815e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008160:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008162:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008164:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008166:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008168:	e841 2300 	strex	r3, r2, [r1]
 800816c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800816e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1e3      	bne.n	800813c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008178:	2b01      	cmp	r3, #1
 800817a:	d118      	bne.n	80081ae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	e853 3f00 	ldrex	r3, [r3]
 8008188:	60bb      	str	r3, [r7, #8]
   return(result);
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	f023 0310 	bic.w	r3, r3, #16
 8008190:	647b      	str	r3, [r7, #68]	@ 0x44
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800819a:	61bb      	str	r3, [r7, #24]
 800819c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819e:	6979      	ldr	r1, [r7, #20]
 80081a0:	69ba      	ldr	r2, [r7, #24]
 80081a2:	e841 2300 	strex	r3, r2, [r1]
 80081a6:	613b      	str	r3, [r7, #16]
   return(result);
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1e6      	bne.n	800817c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2220      	movs	r2, #32
 80081b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2200      	movs	r2, #0
 80081ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80081c2:	bf00      	nop
 80081c4:	3754      	adds	r7, #84	@ 0x54
 80081c6:	46bd      	mov	sp, r7
 80081c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081cc:	4770      	bx	lr

080081ce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80081ce:	b480      	push	{r7}
 80081d0:	b085      	sub	sp, #20
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d101      	bne.n	80081e4 <HAL_UARTEx_DisableFifoMode+0x16>
 80081e0:	2302      	movs	r3, #2
 80081e2:	e027      	b.n	8008234 <HAL_UARTEx_DisableFifoMode+0x66>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2224      	movs	r2, #36	@ 0x24
 80081f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f022 0201 	bic.w	r2, r2, #1
 800820a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008212:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2220      	movs	r2, #32
 8008226:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008232:	2300      	movs	r3, #0
}
 8008234:	4618      	mov	r0, r3
 8008236:	3714      	adds	r7, #20
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr

08008240 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b084      	sub	sp, #16
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
 8008248:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008250:	2b01      	cmp	r3, #1
 8008252:	d101      	bne.n	8008258 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008254:	2302      	movs	r3, #2
 8008256:	e02d      	b.n	80082b4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2224      	movs	r2, #36	@ 0x24
 8008264:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f022 0201 	bic.w	r2, r2, #1
 800827e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	683a      	ldr	r2, [r7, #0]
 8008290:	430a      	orrs	r2, r1
 8008292:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f84f 	bl	8008338 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	68fa      	ldr	r2, [r7, #12]
 80082a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2220      	movs	r2, #32
 80082a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3710      	adds	r7, #16
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d101      	bne.n	80082d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80082d0:	2302      	movs	r3, #2
 80082d2:	e02d      	b.n	8008330 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2224      	movs	r2, #36	@ 0x24
 80082e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681a      	ldr	r2, [r3, #0]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f022 0201 	bic.w	r2, r2, #1
 80082fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	683a      	ldr	r2, [r7, #0]
 800830c:	430a      	orrs	r2, r1
 800830e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 f811 	bl	8008338 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2220      	movs	r2, #32
 8008322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008338:	b480      	push	{r7}
 800833a:	b085      	sub	sp, #20
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008344:	2b00      	cmp	r3, #0
 8008346:	d108      	bne.n	800835a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008358:	e031      	b.n	80083be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800835a:	2308      	movs	r3, #8
 800835c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800835e:	2308      	movs	r3, #8
 8008360:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	689b      	ldr	r3, [r3, #8]
 8008368:	0e5b      	lsrs	r3, r3, #25
 800836a:	b2db      	uxtb	r3, r3
 800836c:	f003 0307 	and.w	r3, r3, #7
 8008370:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	0f5b      	lsrs	r3, r3, #29
 800837a:	b2db      	uxtb	r3, r3
 800837c:	f003 0307 	and.w	r3, r3, #7
 8008380:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008382:	7bbb      	ldrb	r3, [r7, #14]
 8008384:	7b3a      	ldrb	r2, [r7, #12]
 8008386:	4911      	ldr	r1, [pc, #68]	@ (80083cc <UARTEx_SetNbDataToProcess+0x94>)
 8008388:	5c8a      	ldrb	r2, [r1, r2]
 800838a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800838e:	7b3a      	ldrb	r2, [r7, #12]
 8008390:	490f      	ldr	r1, [pc, #60]	@ (80083d0 <UARTEx_SetNbDataToProcess+0x98>)
 8008392:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008394:	fb93 f3f2 	sdiv	r3, r3, r2
 8008398:	b29a      	uxth	r2, r3
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083a0:	7bfb      	ldrb	r3, [r7, #15]
 80083a2:	7b7a      	ldrb	r2, [r7, #13]
 80083a4:	4909      	ldr	r1, [pc, #36]	@ (80083cc <UARTEx_SetNbDataToProcess+0x94>)
 80083a6:	5c8a      	ldrb	r2, [r1, r2]
 80083a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80083ac:	7b7a      	ldrb	r2, [r7, #13]
 80083ae:	4908      	ldr	r1, [pc, #32]	@ (80083d0 <UARTEx_SetNbDataToProcess+0x98>)
 80083b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80083b6:	b29a      	uxth	r2, r3
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80083be:	bf00      	nop
 80083c0:	3714      	adds	r7, #20
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr
 80083ca:	bf00      	nop
 80083cc:	0800e2e0 	.word	0x0800e2e0
 80083d0:	0800e2e8 	.word	0x0800e2e8

080083d4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80083d4:	b480      	push	{r7}
 80083d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80083d8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80083da:	4618      	mov	r0, r3
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr

080083e4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	4603      	mov	r3, r0
 80083ec:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80083ee:	79fb      	ldrb	r3, [r7, #7]
 80083f0:	4a08      	ldr	r2, [pc, #32]	@ (8008414 <disk_status+0x30>)
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	79fa      	ldrb	r2, [r7, #7]
 80083fc:	4905      	ldr	r1, [pc, #20]	@ (8008414 <disk_status+0x30>)
 80083fe:	440a      	add	r2, r1
 8008400:	7a12      	ldrb	r2, [r2, #8]
 8008402:	4610      	mov	r0, r2
 8008404:	4798      	blx	r3
 8008406:	4603      	mov	r3, r0
 8008408:	73fb      	strb	r3, [r7, #15]
  return stat;
 800840a:	7bfb      	ldrb	r3, [r7, #15]
}
 800840c:	4618      	mov	r0, r3
 800840e:	3710      	adds	r7, #16
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}
 8008414:	20044718 	.word	0x20044718

08008418 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b084      	sub	sp, #16
 800841c:	af00      	add	r7, sp, #0
 800841e:	4603      	mov	r3, r0
 8008420:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008422:	2300      	movs	r3, #0
 8008424:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008426:	79fb      	ldrb	r3, [r7, #7]
 8008428:	4a0d      	ldr	r2, [pc, #52]	@ (8008460 <disk_initialize+0x48>)
 800842a:	5cd3      	ldrb	r3, [r2, r3]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d111      	bne.n	8008454 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008430:	79fb      	ldrb	r3, [r7, #7]
 8008432:	4a0b      	ldr	r2, [pc, #44]	@ (8008460 <disk_initialize+0x48>)
 8008434:	2101      	movs	r1, #1
 8008436:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008438:	79fb      	ldrb	r3, [r7, #7]
 800843a:	4a09      	ldr	r2, [pc, #36]	@ (8008460 <disk_initialize+0x48>)
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	4413      	add	r3, r2
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	79fa      	ldrb	r2, [r7, #7]
 8008446:	4906      	ldr	r1, [pc, #24]	@ (8008460 <disk_initialize+0x48>)
 8008448:	440a      	add	r2, r1
 800844a:	7a12      	ldrb	r2, [r2, #8]
 800844c:	4610      	mov	r0, r2
 800844e:	4798      	blx	r3
 8008450:	4603      	mov	r3, r0
 8008452:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8008454:	7bfb      	ldrb	r3, [r7, #15]
}
 8008456:	4618      	mov	r0, r3
 8008458:	3710      	adds	r7, #16
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
 800845e:	bf00      	nop
 8008460:	20044718 	.word	0x20044718

08008464 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008464:	b590      	push	{r4, r7, lr}
 8008466:	b087      	sub	sp, #28
 8008468:	af00      	add	r7, sp, #0
 800846a:	60b9      	str	r1, [r7, #8]
 800846c:	607a      	str	r2, [r7, #4]
 800846e:	603b      	str	r3, [r7, #0]
 8008470:	4603      	mov	r3, r0
 8008472:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008474:	7bfb      	ldrb	r3, [r7, #15]
 8008476:	4a0a      	ldr	r2, [pc, #40]	@ (80084a0 <disk_read+0x3c>)
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	4413      	add	r3, r2
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	689c      	ldr	r4, [r3, #8]
 8008480:	7bfb      	ldrb	r3, [r7, #15]
 8008482:	4a07      	ldr	r2, [pc, #28]	@ (80084a0 <disk_read+0x3c>)
 8008484:	4413      	add	r3, r2
 8008486:	7a18      	ldrb	r0, [r3, #8]
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	68b9      	ldr	r1, [r7, #8]
 800848e:	47a0      	blx	r4
 8008490:	4603      	mov	r3, r0
 8008492:	75fb      	strb	r3, [r7, #23]
  return res;
 8008494:	7dfb      	ldrb	r3, [r7, #23]
}
 8008496:	4618      	mov	r0, r3
 8008498:	371c      	adds	r7, #28
 800849a:	46bd      	mov	sp, r7
 800849c:	bd90      	pop	{r4, r7, pc}
 800849e:	bf00      	nop
 80084a0:	20044718 	.word	0x20044718

080084a4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80084a4:	b590      	push	{r4, r7, lr}
 80084a6:	b087      	sub	sp, #28
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	60b9      	str	r1, [r7, #8]
 80084ac:	607a      	str	r2, [r7, #4]
 80084ae:	603b      	str	r3, [r7, #0]
 80084b0:	4603      	mov	r3, r0
 80084b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80084b4:	7bfb      	ldrb	r3, [r7, #15]
 80084b6:	4a0a      	ldr	r2, [pc, #40]	@ (80084e0 <disk_write+0x3c>)
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	4413      	add	r3, r2
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	68dc      	ldr	r4, [r3, #12]
 80084c0:	7bfb      	ldrb	r3, [r7, #15]
 80084c2:	4a07      	ldr	r2, [pc, #28]	@ (80084e0 <disk_write+0x3c>)
 80084c4:	4413      	add	r3, r2
 80084c6:	7a18      	ldrb	r0, [r3, #8]
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	68b9      	ldr	r1, [r7, #8]
 80084ce:	47a0      	blx	r4
 80084d0:	4603      	mov	r3, r0
 80084d2:	75fb      	strb	r3, [r7, #23]
  return res;
 80084d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	371c      	adds	r7, #28
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd90      	pop	{r4, r7, pc}
 80084de:	bf00      	nop
 80084e0:	20044718 	.word	0x20044718

080084e4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	4603      	mov	r3, r0
 80084ec:	603a      	str	r2, [r7, #0]
 80084ee:	71fb      	strb	r3, [r7, #7]
 80084f0:	460b      	mov	r3, r1
 80084f2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80084f4:	79fb      	ldrb	r3, [r7, #7]
 80084f6:	4a09      	ldr	r2, [pc, #36]	@ (800851c <disk_ioctl+0x38>)
 80084f8:	009b      	lsls	r3, r3, #2
 80084fa:	4413      	add	r3, r2
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	691b      	ldr	r3, [r3, #16]
 8008500:	79fa      	ldrb	r2, [r7, #7]
 8008502:	4906      	ldr	r1, [pc, #24]	@ (800851c <disk_ioctl+0x38>)
 8008504:	440a      	add	r2, r1
 8008506:	7a10      	ldrb	r0, [r2, #8]
 8008508:	79b9      	ldrb	r1, [r7, #6]
 800850a:	683a      	ldr	r2, [r7, #0]
 800850c:	4798      	blx	r3
 800850e:	4603      	mov	r3, r0
 8008510:	73fb      	strb	r3, [r7, #15]
  return res;
 8008512:	7bfb      	ldrb	r3, [r7, #15]
}
 8008514:	4618      	mov	r0, r3
 8008516:	3710      	adds	r7, #16
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}
 800851c:	20044718 	.word	0x20044718

08008520 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008520:	b480      	push	{r7}
 8008522:	b085      	sub	sp, #20
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	3301      	adds	r3, #1
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008530:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008534:	021b      	lsls	r3, r3, #8
 8008536:	b21a      	sxth	r2, r3
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	b21b      	sxth	r3, r3
 800853e:	4313      	orrs	r3, r2
 8008540:	b21b      	sxth	r3, r3
 8008542:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008544:	89fb      	ldrh	r3, [r7, #14]
}
 8008546:	4618      	mov	r0, r3
 8008548:	3714      	adds	r7, #20
 800854a:	46bd      	mov	sp, r7
 800854c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008550:	4770      	bx	lr

08008552 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008552:	b480      	push	{r7}
 8008554:	b085      	sub	sp, #20
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	3303      	adds	r3, #3
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	021b      	lsls	r3, r3, #8
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	3202      	adds	r2, #2
 800856a:	7812      	ldrb	r2, [r2, #0]
 800856c:	4313      	orrs	r3, r2
 800856e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	021b      	lsls	r3, r3, #8
 8008574:	687a      	ldr	r2, [r7, #4]
 8008576:	3201      	adds	r2, #1
 8008578:	7812      	ldrb	r2, [r2, #0]
 800857a:	4313      	orrs	r3, r2
 800857c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	021b      	lsls	r3, r3, #8
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	7812      	ldrb	r2, [r2, #0]
 8008586:	4313      	orrs	r3, r2
 8008588:	60fb      	str	r3, [r7, #12]
	return rv;
 800858a:	68fb      	ldr	r3, [r7, #12]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3714      	adds	r7, #20
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr

08008598 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	460b      	mov	r3, r1
 80085a2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	1c5a      	adds	r2, r3, #1
 80085a8:	607a      	str	r2, [r7, #4]
 80085aa:	887a      	ldrh	r2, [r7, #2]
 80085ac:	b2d2      	uxtb	r2, r2
 80085ae:	701a      	strb	r2, [r3, #0]
 80085b0:	887b      	ldrh	r3, [r7, #2]
 80085b2:	0a1b      	lsrs	r3, r3, #8
 80085b4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	1c5a      	adds	r2, r3, #1
 80085ba:	607a      	str	r2, [r7, #4]
 80085bc:	887a      	ldrh	r2, [r7, #2]
 80085be:	b2d2      	uxtb	r2, r2
 80085c0:	701a      	strb	r2, [r3, #0]
}
 80085c2:	bf00      	nop
 80085c4:	370c      	adds	r7, #12
 80085c6:	46bd      	mov	sp, r7
 80085c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085cc:	4770      	bx	lr

080085ce <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80085ce:	b480      	push	{r7}
 80085d0:	b083      	sub	sp, #12
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
 80085d6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	1c5a      	adds	r2, r3, #1
 80085dc:	607a      	str	r2, [r7, #4]
 80085de:	683a      	ldr	r2, [r7, #0]
 80085e0:	b2d2      	uxtb	r2, r2
 80085e2:	701a      	strb	r2, [r3, #0]
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	0a1b      	lsrs	r3, r3, #8
 80085e8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	1c5a      	adds	r2, r3, #1
 80085ee:	607a      	str	r2, [r7, #4]
 80085f0:	683a      	ldr	r2, [r7, #0]
 80085f2:	b2d2      	uxtb	r2, r2
 80085f4:	701a      	strb	r2, [r3, #0]
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	0a1b      	lsrs	r3, r3, #8
 80085fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	1c5a      	adds	r2, r3, #1
 8008600:	607a      	str	r2, [r7, #4]
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	b2d2      	uxtb	r2, r2
 8008606:	701a      	strb	r2, [r3, #0]
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	0a1b      	lsrs	r3, r3, #8
 800860c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	1c5a      	adds	r2, r3, #1
 8008612:	607a      	str	r2, [r7, #4]
 8008614:	683a      	ldr	r2, [r7, #0]
 8008616:	b2d2      	uxtb	r2, r2
 8008618:	701a      	strb	r2, [r3, #0]
}
 800861a:	bf00      	nop
 800861c:	370c      	adds	r7, #12
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008626:	b480      	push	{r7}
 8008628:	b087      	sub	sp, #28
 800862a:	af00      	add	r7, sp, #0
 800862c:	60f8      	str	r0, [r7, #12]
 800862e:	60b9      	str	r1, [r7, #8]
 8008630:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d00d      	beq.n	800865c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008640:	693a      	ldr	r2, [r7, #16]
 8008642:	1c53      	adds	r3, r2, #1
 8008644:	613b      	str	r3, [r7, #16]
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	1c59      	adds	r1, r3, #1
 800864a:	6179      	str	r1, [r7, #20]
 800864c:	7812      	ldrb	r2, [r2, #0]
 800864e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	3b01      	subs	r3, #1
 8008654:	607b      	str	r3, [r7, #4]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d1f1      	bne.n	8008640 <mem_cpy+0x1a>
	}
}
 800865c:	bf00      	nop
 800865e:	371c      	adds	r7, #28
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008668:	b480      	push	{r7}
 800866a:	b087      	sub	sp, #28
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	1c5a      	adds	r2, r3, #1
 800867c:	617a      	str	r2, [r7, #20]
 800867e:	68ba      	ldr	r2, [r7, #8]
 8008680:	b2d2      	uxtb	r2, r2
 8008682:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	3b01      	subs	r3, #1
 8008688:	607b      	str	r3, [r7, #4]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d1f3      	bne.n	8008678 <mem_set+0x10>
}
 8008690:	bf00      	nop
 8008692:	bf00      	nop
 8008694:	371c      	adds	r7, #28
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr

0800869e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800869e:	b480      	push	{r7}
 80086a0:	b089      	sub	sp, #36	@ 0x24
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	60f8      	str	r0, [r7, #12]
 80086a6:	60b9      	str	r1, [r7, #8]
 80086a8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	61fb      	str	r3, [r7, #28]
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80086b2:	2300      	movs	r3, #0
 80086b4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	1c5a      	adds	r2, r3, #1
 80086ba:	61fa      	str	r2, [r7, #28]
 80086bc:	781b      	ldrb	r3, [r3, #0]
 80086be:	4619      	mov	r1, r3
 80086c0:	69bb      	ldr	r3, [r7, #24]
 80086c2:	1c5a      	adds	r2, r3, #1
 80086c4:	61ba      	str	r2, [r7, #24]
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	1acb      	subs	r3, r1, r3
 80086ca:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	3b01      	subs	r3, #1
 80086d0:	607b      	str	r3, [r7, #4]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d002      	beq.n	80086de <mem_cmp+0x40>
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d0eb      	beq.n	80086b6 <mem_cmp+0x18>

	return r;
 80086de:	697b      	ldr	r3, [r7, #20]
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3724      	adds	r7, #36	@ 0x24
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80086f6:	e002      	b.n	80086fe <chk_chr+0x12>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	3301      	adds	r3, #1
 80086fc:	607b      	str	r3, [r7, #4]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	781b      	ldrb	r3, [r3, #0]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d005      	beq.n	8008712 <chk_chr+0x26>
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	461a      	mov	r2, r3
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	4293      	cmp	r3, r2
 8008710:	d1f2      	bne.n	80086f8 <chk_chr+0xc>
	return *str;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	781b      	ldrb	r3, [r3, #0]
}
 8008716:	4618      	mov	r0, r3
 8008718:	370c      	adds	r7, #12
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
	...

08008724 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008724:	b480      	push	{r7}
 8008726:	b085      	sub	sp, #20
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800872e:	2300      	movs	r3, #0
 8008730:	60bb      	str	r3, [r7, #8]
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	60fb      	str	r3, [r7, #12]
 8008736:	e029      	b.n	800878c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008738:	4a27      	ldr	r2, [pc, #156]	@ (80087d8 <chk_lock+0xb4>)
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	011b      	lsls	r3, r3, #4
 800873e:	4413      	add	r3, r2
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d01d      	beq.n	8008782 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008746:	4a24      	ldr	r2, [pc, #144]	@ (80087d8 <chk_lock+0xb4>)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	011b      	lsls	r3, r3, #4
 800874c:	4413      	add	r3, r2
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	429a      	cmp	r2, r3
 8008756:	d116      	bne.n	8008786 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008758:	4a1f      	ldr	r2, [pc, #124]	@ (80087d8 <chk_lock+0xb4>)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	011b      	lsls	r3, r3, #4
 800875e:	4413      	add	r3, r2
 8008760:	3304      	adds	r3, #4
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008768:	429a      	cmp	r2, r3
 800876a:	d10c      	bne.n	8008786 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800876c:	4a1a      	ldr	r2, [pc, #104]	@ (80087d8 <chk_lock+0xb4>)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	011b      	lsls	r3, r3, #4
 8008772:	4413      	add	r3, r2
 8008774:	3308      	adds	r3, #8
 8008776:	681a      	ldr	r2, [r3, #0]
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800877c:	429a      	cmp	r2, r3
 800877e:	d102      	bne.n	8008786 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008780:	e007      	b.n	8008792 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008782:	2301      	movs	r3, #1
 8008784:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	3301      	adds	r3, #1
 800878a:	60fb      	str	r3, [r7, #12]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2b01      	cmp	r3, #1
 8008790:	d9d2      	bls.n	8008738 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2b02      	cmp	r3, #2
 8008796:	d109      	bne.n	80087ac <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d102      	bne.n	80087a4 <chk_lock+0x80>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	2b02      	cmp	r3, #2
 80087a2:	d101      	bne.n	80087a8 <chk_lock+0x84>
 80087a4:	2300      	movs	r3, #0
 80087a6:	e010      	b.n	80087ca <chk_lock+0xa6>
 80087a8:	2312      	movs	r3, #18
 80087aa:	e00e      	b.n	80087ca <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d108      	bne.n	80087c4 <chk_lock+0xa0>
 80087b2:	4a09      	ldr	r2, [pc, #36]	@ (80087d8 <chk_lock+0xb4>)
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	011b      	lsls	r3, r3, #4
 80087b8:	4413      	add	r3, r2
 80087ba:	330c      	adds	r3, #12
 80087bc:	881b      	ldrh	r3, [r3, #0]
 80087be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087c2:	d101      	bne.n	80087c8 <chk_lock+0xa4>
 80087c4:	2310      	movs	r3, #16
 80087c6:	e000      	b.n	80087ca <chk_lock+0xa6>
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3714      	adds	r7, #20
 80087ce:	46bd      	mov	sp, r7
 80087d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d4:	4770      	bx	lr
 80087d6:	bf00      	nop
 80087d8:	200446f8 	.word	0x200446f8

080087dc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80087e2:	2300      	movs	r3, #0
 80087e4:	607b      	str	r3, [r7, #4]
 80087e6:	e002      	b.n	80087ee <enq_lock+0x12>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	3301      	adds	r3, #1
 80087ec:	607b      	str	r3, [r7, #4]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d806      	bhi.n	8008802 <enq_lock+0x26>
 80087f4:	4a09      	ldr	r2, [pc, #36]	@ (800881c <enq_lock+0x40>)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	011b      	lsls	r3, r3, #4
 80087fa:	4413      	add	r3, r2
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1f2      	bne.n	80087e8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2b02      	cmp	r3, #2
 8008806:	bf14      	ite	ne
 8008808:	2301      	movne	r3, #1
 800880a:	2300      	moveq	r3, #0
 800880c:	b2db      	uxtb	r3, r3
}
 800880e:	4618      	mov	r0, r3
 8008810:	370c      	adds	r7, #12
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr
 800881a:	bf00      	nop
 800881c:	200446f8 	.word	0x200446f8

08008820 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008820:	b480      	push	{r7}
 8008822:	b085      	sub	sp, #20
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800882a:	2300      	movs	r3, #0
 800882c:	60fb      	str	r3, [r7, #12]
 800882e:	e01f      	b.n	8008870 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008830:	4a41      	ldr	r2, [pc, #260]	@ (8008938 <inc_lock+0x118>)
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	011b      	lsls	r3, r3, #4
 8008836:	4413      	add	r3, r2
 8008838:	681a      	ldr	r2, [r3, #0]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	429a      	cmp	r2, r3
 8008840:	d113      	bne.n	800886a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008842:	4a3d      	ldr	r2, [pc, #244]	@ (8008938 <inc_lock+0x118>)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	011b      	lsls	r3, r3, #4
 8008848:	4413      	add	r3, r2
 800884a:	3304      	adds	r3, #4
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008852:	429a      	cmp	r2, r3
 8008854:	d109      	bne.n	800886a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008856:	4a38      	ldr	r2, [pc, #224]	@ (8008938 <inc_lock+0x118>)
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	011b      	lsls	r3, r3, #4
 800885c:	4413      	add	r3, r2
 800885e:	3308      	adds	r3, #8
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008866:	429a      	cmp	r2, r3
 8008868:	d006      	beq.n	8008878 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	3301      	adds	r3, #1
 800886e:	60fb      	str	r3, [r7, #12]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2b01      	cmp	r3, #1
 8008874:	d9dc      	bls.n	8008830 <inc_lock+0x10>
 8008876:	e000      	b.n	800887a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008878:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2b02      	cmp	r3, #2
 800887e:	d132      	bne.n	80088e6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008880:	2300      	movs	r3, #0
 8008882:	60fb      	str	r3, [r7, #12]
 8008884:	e002      	b.n	800888c <inc_lock+0x6c>
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	3301      	adds	r3, #1
 800888a:	60fb      	str	r3, [r7, #12]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2b01      	cmp	r3, #1
 8008890:	d806      	bhi.n	80088a0 <inc_lock+0x80>
 8008892:	4a29      	ldr	r2, [pc, #164]	@ (8008938 <inc_lock+0x118>)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	011b      	lsls	r3, r3, #4
 8008898:	4413      	add	r3, r2
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d1f2      	bne.n	8008886 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d101      	bne.n	80088aa <inc_lock+0x8a>
 80088a6:	2300      	movs	r3, #0
 80088a8:	e040      	b.n	800892c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	4922      	ldr	r1, [pc, #136]	@ (8008938 <inc_lock+0x118>)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	011b      	lsls	r3, r3, #4
 80088b4:	440b      	add	r3, r1
 80088b6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	689a      	ldr	r2, [r3, #8]
 80088bc:	491e      	ldr	r1, [pc, #120]	@ (8008938 <inc_lock+0x118>)
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	011b      	lsls	r3, r3, #4
 80088c2:	440b      	add	r3, r1
 80088c4:	3304      	adds	r3, #4
 80088c6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	695a      	ldr	r2, [r3, #20]
 80088cc:	491a      	ldr	r1, [pc, #104]	@ (8008938 <inc_lock+0x118>)
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	011b      	lsls	r3, r3, #4
 80088d2:	440b      	add	r3, r1
 80088d4:	3308      	adds	r3, #8
 80088d6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80088d8:	4a17      	ldr	r2, [pc, #92]	@ (8008938 <inc_lock+0x118>)
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	011b      	lsls	r3, r3, #4
 80088de:	4413      	add	r3, r2
 80088e0:	330c      	adds	r3, #12
 80088e2:	2200      	movs	r2, #0
 80088e4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d009      	beq.n	8008900 <inc_lock+0xe0>
 80088ec:	4a12      	ldr	r2, [pc, #72]	@ (8008938 <inc_lock+0x118>)
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	011b      	lsls	r3, r3, #4
 80088f2:	4413      	add	r3, r2
 80088f4:	330c      	adds	r3, #12
 80088f6:	881b      	ldrh	r3, [r3, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d001      	beq.n	8008900 <inc_lock+0xe0>
 80088fc:	2300      	movs	r3, #0
 80088fe:	e015      	b.n	800892c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d108      	bne.n	8008918 <inc_lock+0xf8>
 8008906:	4a0c      	ldr	r2, [pc, #48]	@ (8008938 <inc_lock+0x118>)
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	011b      	lsls	r3, r3, #4
 800890c:	4413      	add	r3, r2
 800890e:	330c      	adds	r3, #12
 8008910:	881b      	ldrh	r3, [r3, #0]
 8008912:	3301      	adds	r3, #1
 8008914:	b29a      	uxth	r2, r3
 8008916:	e001      	b.n	800891c <inc_lock+0xfc>
 8008918:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800891c:	4906      	ldr	r1, [pc, #24]	@ (8008938 <inc_lock+0x118>)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	011b      	lsls	r3, r3, #4
 8008922:	440b      	add	r3, r1
 8008924:	330c      	adds	r3, #12
 8008926:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	3301      	adds	r3, #1
}
 800892c:	4618      	mov	r0, r3
 800892e:	3714      	adds	r7, #20
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr
 8008938:	200446f8 	.word	0x200446f8

0800893c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008944:	2300      	movs	r3, #0
 8008946:	60fb      	str	r3, [r7, #12]
 8008948:	e010      	b.n	800896c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800894a:	4a0d      	ldr	r2, [pc, #52]	@ (8008980 <clear_lock+0x44>)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	011b      	lsls	r3, r3, #4
 8008950:	4413      	add	r3, r2
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	687a      	ldr	r2, [r7, #4]
 8008956:	429a      	cmp	r2, r3
 8008958:	d105      	bne.n	8008966 <clear_lock+0x2a>
 800895a:	4a09      	ldr	r2, [pc, #36]	@ (8008980 <clear_lock+0x44>)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	011b      	lsls	r3, r3, #4
 8008960:	4413      	add	r3, r2
 8008962:	2200      	movs	r2, #0
 8008964:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	3301      	adds	r3, #1
 800896a:	60fb      	str	r3, [r7, #12]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2b01      	cmp	r3, #1
 8008970:	d9eb      	bls.n	800894a <clear_lock+0xe>
	}
}
 8008972:	bf00      	nop
 8008974:	bf00      	nop
 8008976:	3714      	adds	r7, #20
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr
 8008980:	200446f8 	.word	0x200446f8

08008984 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b086      	sub	sp, #24
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800898c:	2300      	movs	r3, #0
 800898e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	78db      	ldrb	r3, [r3, #3]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d034      	beq.n	8008a02 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800899c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	7858      	ldrb	r0, [r3, #1]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80089a8:	2301      	movs	r3, #1
 80089aa:	697a      	ldr	r2, [r7, #20]
 80089ac:	f7ff fd7a 	bl	80084a4 <disk_write>
 80089b0:	4603      	mov	r3, r0
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d002      	beq.n	80089bc <sync_window+0x38>
			res = FR_DISK_ERR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	73fb      	strb	r3, [r7, #15]
 80089ba:	e022      	b.n	8008a02 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089c6:	697a      	ldr	r2, [r7, #20]
 80089c8:	1ad2      	subs	r2, r2, r3
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a1b      	ldr	r3, [r3, #32]
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d217      	bcs.n	8008a02 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	789b      	ldrb	r3, [r3, #2]
 80089d6:	613b      	str	r3, [r7, #16]
 80089d8:	e010      	b.n	80089fc <sync_window+0x78>
					wsect += fs->fsize;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a1b      	ldr	r3, [r3, #32]
 80089de:	697a      	ldr	r2, [r7, #20]
 80089e0:	4413      	add	r3, r2
 80089e2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	7858      	ldrb	r0, [r3, #1]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80089ee:	2301      	movs	r3, #1
 80089f0:	697a      	ldr	r2, [r7, #20]
 80089f2:	f7ff fd57 	bl	80084a4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	3b01      	subs	r3, #1
 80089fa:	613b      	str	r3, [r7, #16]
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d8eb      	bhi.n	80089da <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3718      	adds	r7, #24
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b084      	sub	sp, #16
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008a16:	2300      	movs	r3, #0
 8008a18:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a1e:	683a      	ldr	r2, [r7, #0]
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d01b      	beq.n	8008a5c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f7ff ffad 	bl	8008984 <sync_window>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008a2e:	7bfb      	ldrb	r3, [r7, #15]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d113      	bne.n	8008a5c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	7858      	ldrb	r0, [r3, #1]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008a3e:	2301      	movs	r3, #1
 8008a40:	683a      	ldr	r2, [r7, #0]
 8008a42:	f7ff fd0f 	bl	8008464 <disk_read>
 8008a46:	4603      	mov	r3, r0
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d004      	beq.n	8008a56 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008a4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008a50:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	683a      	ldr	r2, [r7, #0]
 8008a5a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8008a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3710      	adds	r7, #16
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}

08008a66 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008a66:	b480      	push	{r7}
 8008a68:	b083      	sub	sp, #12
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	6078      	str	r0, [r7, #4]
 8008a6e:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	3b02      	subs	r3, #2
 8008a74:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	69db      	ldr	r3, [r3, #28]
 8008a7a:	3b02      	subs	r3, #2
 8008a7c:	683a      	ldr	r2, [r7, #0]
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d301      	bcc.n	8008a86 <clust2sect+0x20>
 8008a82:	2300      	movs	r3, #0
 8008a84:	e008      	b.n	8008a98 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	895b      	ldrh	r3, [r3, #10]
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	fb03 f202 	mul.w	r2, r3, r2
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a96:	4413      	add	r3, r2
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	370c      	adds	r7, #12
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr

08008aa4 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b086      	sub	sp, #24
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
 8008aac:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d904      	bls.n	8008ac4 <get_fat+0x20>
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	69db      	ldr	r3, [r3, #28]
 8008abe:	683a      	ldr	r2, [r7, #0]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d302      	bcc.n	8008aca <get_fat+0x26>
		val = 1;	/* Internal error */
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	617b      	str	r3, [r7, #20]
 8008ac8:	e0ba      	b.n	8008c40 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008aca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008ace:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	2b03      	cmp	r3, #3
 8008ad6:	f000 8082 	beq.w	8008bde <get_fat+0x13a>
 8008ada:	2b03      	cmp	r3, #3
 8008adc:	f300 80a6 	bgt.w	8008c2c <get_fat+0x188>
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	d002      	beq.n	8008aea <get_fat+0x46>
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d055      	beq.n	8008b94 <get_fat+0xf0>
 8008ae8:	e0a0      	b.n	8008c2c <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	60fb      	str	r3, [r7, #12]
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	085b      	lsrs	r3, r3, #1
 8008af2:	68fa      	ldr	r2, [r7, #12]
 8008af4:	4413      	add	r3, r2
 8008af6:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	899b      	ldrh	r3, [r3, #12]
 8008b00:	4619      	mov	r1, r3
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	fbb3 f3f1 	udiv	r3, r3, r1
 8008b08:	4413      	add	r3, r2
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	6938      	ldr	r0, [r7, #16]
 8008b0e:	f7ff ff7d 	bl	8008a0c <move_window>
 8008b12:	4603      	mov	r3, r0
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f040 808c 	bne.w	8008c32 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	1c5a      	adds	r2, r3, #1
 8008b1e:	60fa      	str	r2, [r7, #12]
 8008b20:	693a      	ldr	r2, [r7, #16]
 8008b22:	8992      	ldrh	r2, [r2, #12]
 8008b24:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b28:	fb01 f202 	mul.w	r2, r1, r2
 8008b2c:	1a9b      	subs	r3, r3, r2
 8008b2e:	693a      	ldr	r2, [r7, #16]
 8008b30:	4413      	add	r3, r2
 8008b32:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008b36:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	899b      	ldrh	r3, [r3, #12]
 8008b40:	4619      	mov	r1, r3
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	fbb3 f3f1 	udiv	r3, r3, r1
 8008b48:	4413      	add	r3, r2
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	6938      	ldr	r0, [r7, #16]
 8008b4e:	f7ff ff5d 	bl	8008a0c <move_window>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d16e      	bne.n	8008c36 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	899b      	ldrh	r3, [r3, #12]
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b64:	fb01 f202 	mul.w	r2, r1, r2
 8008b68:	1a9b      	subs	r3, r3, r2
 8008b6a:	693a      	ldr	r2, [r7, #16]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008b72:	021b      	lsls	r3, r3, #8
 8008b74:	68ba      	ldr	r2, [r7, #8]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	f003 0301 	and.w	r3, r3, #1
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d002      	beq.n	8008b8a <get_fat+0xe6>
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	091b      	lsrs	r3, r3, #4
 8008b88:	e002      	b.n	8008b90 <get_fat+0xec>
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b90:	617b      	str	r3, [r7, #20]
			break;
 8008b92:	e055      	b.n	8008c40 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	899b      	ldrh	r3, [r3, #12]
 8008b9c:	085b      	lsrs	r3, r3, #1
 8008b9e:	b29b      	uxth	r3, r3
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	fbb3 f3f1 	udiv	r3, r3, r1
 8008ba8:	4413      	add	r3, r2
 8008baa:	4619      	mov	r1, r3
 8008bac:	6938      	ldr	r0, [r7, #16]
 8008bae:	f7ff ff2d 	bl	8008a0c <move_window>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d140      	bne.n	8008c3a <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	005b      	lsls	r3, r3, #1
 8008bc2:	693a      	ldr	r2, [r7, #16]
 8008bc4:	8992      	ldrh	r2, [r2, #12]
 8008bc6:	fbb3 f0f2 	udiv	r0, r3, r2
 8008bca:	fb00 f202 	mul.w	r2, r0, r2
 8008bce:	1a9b      	subs	r3, r3, r2
 8008bd0:	440b      	add	r3, r1
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f7ff fca4 	bl	8008520 <ld_word>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	617b      	str	r3, [r7, #20]
			break;
 8008bdc:	e030      	b.n	8008c40 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008be2:	693b      	ldr	r3, [r7, #16]
 8008be4:	899b      	ldrh	r3, [r3, #12]
 8008be6:	089b      	lsrs	r3, r3, #2
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	4619      	mov	r1, r3
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	fbb3 f3f1 	udiv	r3, r3, r1
 8008bf2:	4413      	add	r3, r2
 8008bf4:	4619      	mov	r1, r3
 8008bf6:	6938      	ldr	r0, [r7, #16]
 8008bf8:	f7ff ff08 	bl	8008a0c <move_window>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d11d      	bne.n	8008c3e <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	009b      	lsls	r3, r3, #2
 8008c0c:	693a      	ldr	r2, [r7, #16]
 8008c0e:	8992      	ldrh	r2, [r2, #12]
 8008c10:	fbb3 f0f2 	udiv	r0, r3, r2
 8008c14:	fb00 f202 	mul.w	r2, r0, r2
 8008c18:	1a9b      	subs	r3, r3, r2
 8008c1a:	440b      	add	r3, r1
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f7ff fc98 	bl	8008552 <ld_dword>
 8008c22:	4603      	mov	r3, r0
 8008c24:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008c28:	617b      	str	r3, [r7, #20]
			break;
 8008c2a:	e009      	b.n	8008c40 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	617b      	str	r3, [r7, #20]
 8008c30:	e006      	b.n	8008c40 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008c32:	bf00      	nop
 8008c34:	e004      	b.n	8008c40 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008c36:	bf00      	nop
 8008c38:	e002      	b.n	8008c40 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008c3a:	bf00      	nop
 8008c3c:	e000      	b.n	8008c40 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008c3e:	bf00      	nop
		}
	}

	return val;
 8008c40:	697b      	ldr	r3, [r7, #20]
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3718      	adds	r7, #24
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008c4a:	b590      	push	{r4, r7, lr}
 8008c4c:	b089      	sub	sp, #36	@ 0x24
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	60f8      	str	r0, [r7, #12]
 8008c52:	60b9      	str	r1, [r7, #8]
 8008c54:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008c56:	2302      	movs	r3, #2
 8008c58:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	f240 8109 	bls.w	8008e74 <put_fat+0x22a>
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	69db      	ldr	r3, [r3, #28]
 8008c66:	68ba      	ldr	r2, [r7, #8]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	f080 8103 	bcs.w	8008e74 <put_fat+0x22a>
		switch (fs->fs_type) {
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	2b03      	cmp	r3, #3
 8008c74:	f000 80b6 	beq.w	8008de4 <put_fat+0x19a>
 8008c78:	2b03      	cmp	r3, #3
 8008c7a:	f300 80fb 	bgt.w	8008e74 <put_fat+0x22a>
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d003      	beq.n	8008c8a <put_fat+0x40>
 8008c82:	2b02      	cmp	r3, #2
 8008c84:	f000 8083 	beq.w	8008d8e <put_fat+0x144>
 8008c88:	e0f4      	b.n	8008e74 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	61bb      	str	r3, [r7, #24]
 8008c8e:	69bb      	ldr	r3, [r7, #24]
 8008c90:	085b      	lsrs	r3, r3, #1
 8008c92:	69ba      	ldr	r2, [r7, #24]
 8008c94:	4413      	add	r3, r2
 8008c96:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	899b      	ldrh	r3, [r3, #12]
 8008ca0:	4619      	mov	r1, r3
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	fbb3 f3f1 	udiv	r3, r3, r1
 8008ca8:	4413      	add	r3, r2
 8008caa:	4619      	mov	r1, r3
 8008cac:	68f8      	ldr	r0, [r7, #12]
 8008cae:	f7ff fead 	bl	8008a0c <move_window>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008cb6:	7ffb      	ldrb	r3, [r7, #31]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f040 80d4 	bne.w	8008e66 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008cc4:	69bb      	ldr	r3, [r7, #24]
 8008cc6:	1c5a      	adds	r2, r3, #1
 8008cc8:	61ba      	str	r2, [r7, #24]
 8008cca:	68fa      	ldr	r2, [r7, #12]
 8008ccc:	8992      	ldrh	r2, [r2, #12]
 8008cce:	fbb3 f0f2 	udiv	r0, r3, r2
 8008cd2:	fb00 f202 	mul.w	r2, r0, r2
 8008cd6:	1a9b      	subs	r3, r3, r2
 8008cd8:	440b      	add	r3, r1
 8008cda:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	f003 0301 	and.w	r3, r3, #1
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d00d      	beq.n	8008d02 <put_fat+0xb8>
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	b25b      	sxtb	r3, r3
 8008cec:	f003 030f 	and.w	r3, r3, #15
 8008cf0:	b25a      	sxtb	r2, r3
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	b25b      	sxtb	r3, r3
 8008cf6:	011b      	lsls	r3, r3, #4
 8008cf8:	b25b      	sxtb	r3, r3
 8008cfa:	4313      	orrs	r3, r2
 8008cfc:	b25b      	sxtb	r3, r3
 8008cfe:	b2db      	uxtb	r3, r3
 8008d00:	e001      	b.n	8008d06 <put_fat+0xbc>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	b2db      	uxtb	r3, r3
 8008d06:	697a      	ldr	r2, [r7, #20]
 8008d08:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	899b      	ldrh	r3, [r3, #12]
 8008d18:	4619      	mov	r1, r3
 8008d1a:	69bb      	ldr	r3, [r7, #24]
 8008d1c:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d20:	4413      	add	r3, r2
 8008d22:	4619      	mov	r1, r3
 8008d24:	68f8      	ldr	r0, [r7, #12]
 8008d26:	f7ff fe71 	bl	8008a0c <move_window>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008d2e:	7ffb      	ldrb	r3, [r7, #31]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	f040 809a 	bne.w	8008e6a <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	899b      	ldrh	r3, [r3, #12]
 8008d40:	461a      	mov	r2, r3
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	fbb3 f0f2 	udiv	r0, r3, r2
 8008d48:	fb00 f202 	mul.w	r2, r0, r2
 8008d4c:	1a9b      	subs	r3, r3, r2
 8008d4e:	440b      	add	r3, r1
 8008d50:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	f003 0301 	and.w	r3, r3, #1
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d003      	beq.n	8008d64 <put_fat+0x11a>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	091b      	lsrs	r3, r3, #4
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	e00e      	b.n	8008d82 <put_fat+0x138>
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	b25b      	sxtb	r3, r3
 8008d6a:	f023 030f 	bic.w	r3, r3, #15
 8008d6e:	b25a      	sxtb	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	0a1b      	lsrs	r3, r3, #8
 8008d74:	b25b      	sxtb	r3, r3
 8008d76:	f003 030f 	and.w	r3, r3, #15
 8008d7a:	b25b      	sxtb	r3, r3
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	b25b      	sxtb	r3, r3
 8008d80:	b2db      	uxtb	r3, r3
 8008d82:	697a      	ldr	r2, [r7, #20]
 8008d84:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2201      	movs	r2, #1
 8008d8a:	70da      	strb	r2, [r3, #3]
			break;
 8008d8c:	e072      	b.n	8008e74 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	899b      	ldrh	r3, [r3, #12]
 8008d96:	085b      	lsrs	r3, r3, #1
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008da2:	4413      	add	r3, r2
 8008da4:	4619      	mov	r1, r3
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	f7ff fe30 	bl	8008a0c <move_window>
 8008dac:	4603      	mov	r3, r0
 8008dae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008db0:	7ffb      	ldrb	r3, [r7, #31]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d15b      	bne.n	8008e6e <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	005b      	lsls	r3, r3, #1
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	8992      	ldrh	r2, [r2, #12]
 8008dc4:	fbb3 f0f2 	udiv	r0, r3, r2
 8008dc8:	fb00 f202 	mul.w	r2, r0, r2
 8008dcc:	1a9b      	subs	r3, r3, r2
 8008dce:	440b      	add	r3, r1
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	b292      	uxth	r2, r2
 8008dd4:	4611      	mov	r1, r2
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f7ff fbde 	bl	8008598 <st_word>
			fs->wflag = 1;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2201      	movs	r2, #1
 8008de0:	70da      	strb	r2, [r3, #3]
			break;
 8008de2:	e047      	b.n	8008e74 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	899b      	ldrh	r3, [r3, #12]
 8008dec:	089b      	lsrs	r3, r3, #2
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	4619      	mov	r1, r3
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	fbb3 f3f1 	udiv	r3, r3, r1
 8008df8:	4413      	add	r3, r2
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f7ff fe05 	bl	8008a0c <move_window>
 8008e02:	4603      	mov	r3, r0
 8008e04:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008e06:	7ffb      	ldrb	r3, [r7, #31]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d132      	bne.n	8008e72 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	68fa      	ldr	r2, [r7, #12]
 8008e1e:	8992      	ldrh	r2, [r2, #12]
 8008e20:	fbb3 f0f2 	udiv	r0, r3, r2
 8008e24:	fb00 f202 	mul.w	r2, r0, r2
 8008e28:	1a9b      	subs	r3, r3, r2
 8008e2a:	440b      	add	r3, r1
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7ff fb90 	bl	8008552 <ld_dword>
 8008e32:	4603      	mov	r3, r0
 8008e34:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008e38:	4323      	orrs	r3, r4
 8008e3a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	009b      	lsls	r3, r3, #2
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	8992      	ldrh	r2, [r2, #12]
 8008e4a:	fbb3 f0f2 	udiv	r0, r3, r2
 8008e4e:	fb00 f202 	mul.w	r2, r0, r2
 8008e52:	1a9b      	subs	r3, r3, r2
 8008e54:	440b      	add	r3, r1
 8008e56:	6879      	ldr	r1, [r7, #4]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f7ff fbb8 	bl	80085ce <st_dword>
			fs->wflag = 1;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2201      	movs	r2, #1
 8008e62:	70da      	strb	r2, [r3, #3]
			break;
 8008e64:	e006      	b.n	8008e74 <put_fat+0x22a>
			if (res != FR_OK) break;
 8008e66:	bf00      	nop
 8008e68:	e004      	b.n	8008e74 <put_fat+0x22a>
			if (res != FR_OK) break;
 8008e6a:	bf00      	nop
 8008e6c:	e002      	b.n	8008e74 <put_fat+0x22a>
			if (res != FR_OK) break;
 8008e6e:	bf00      	nop
 8008e70:	e000      	b.n	8008e74 <put_fat+0x22a>
			if (res != FR_OK) break;
 8008e72:	bf00      	nop
		}
	}
	return res;
 8008e74:	7ffb      	ldrb	r3, [r7, #31]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3724      	adds	r7, #36	@ 0x24
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd90      	pop	{r4, r7, pc}

08008e7e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008e7e:	b580      	push	{r7, lr}
 8008e80:	b088      	sub	sp, #32
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	60f8      	str	r0, [r7, #12]
 8008e86:	60b9      	str	r1, [r7, #8]
 8008e88:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d904      	bls.n	8008ea4 <remove_chain+0x26>
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	69db      	ldr	r3, [r3, #28]
 8008e9e:	68ba      	ldr	r2, [r7, #8]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d301      	bcc.n	8008ea8 <remove_chain+0x2a>
 8008ea4:	2302      	movs	r3, #2
 8008ea6:	e04b      	b.n	8008f40 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d00c      	beq.n	8008ec8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008eae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008eb2:	6879      	ldr	r1, [r7, #4]
 8008eb4:	69b8      	ldr	r0, [r7, #24]
 8008eb6:	f7ff fec8 	bl	8008c4a <put_fat>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008ebe:	7ffb      	ldrb	r3, [r7, #31]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d001      	beq.n	8008ec8 <remove_chain+0x4a>
 8008ec4:	7ffb      	ldrb	r3, [r7, #31]
 8008ec6:	e03b      	b.n	8008f40 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008ec8:	68b9      	ldr	r1, [r7, #8]
 8008eca:	68f8      	ldr	r0, [r7, #12]
 8008ecc:	f7ff fdea 	bl	8008aa4 <get_fat>
 8008ed0:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d031      	beq.n	8008f3c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d101      	bne.n	8008ee2 <remove_chain+0x64>
 8008ede:	2302      	movs	r3, #2
 8008ee0:	e02e      	b.n	8008f40 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ee8:	d101      	bne.n	8008eee <remove_chain+0x70>
 8008eea:	2301      	movs	r3, #1
 8008eec:	e028      	b.n	8008f40 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008eee:	2200      	movs	r2, #0
 8008ef0:	68b9      	ldr	r1, [r7, #8]
 8008ef2:	69b8      	ldr	r0, [r7, #24]
 8008ef4:	f7ff fea9 	bl	8008c4a <put_fat>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008efc:	7ffb      	ldrb	r3, [r7, #31]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d001      	beq.n	8008f06 <remove_chain+0x88>
 8008f02:	7ffb      	ldrb	r3, [r7, #31]
 8008f04:	e01c      	b.n	8008f40 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	699a      	ldr	r2, [r3, #24]
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	69db      	ldr	r3, [r3, #28]
 8008f0e:	3b02      	subs	r3, #2
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d20b      	bcs.n	8008f2c <remove_chain+0xae>
			fs->free_clst++;
 8008f14:	69bb      	ldr	r3, [r7, #24]
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	1c5a      	adds	r2, r3, #1
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8008f1e:	69bb      	ldr	r3, [r7, #24]
 8008f20:	791b      	ldrb	r3, [r3, #4]
 8008f22:	f043 0301 	orr.w	r3, r3, #1
 8008f26:	b2da      	uxtb	r2, r3
 8008f28:	69bb      	ldr	r3, [r7, #24]
 8008f2a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008f30:	69bb      	ldr	r3, [r7, #24]
 8008f32:	69db      	ldr	r3, [r3, #28]
 8008f34:	68ba      	ldr	r2, [r7, #8]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d3c6      	bcc.n	8008ec8 <remove_chain+0x4a>
 8008f3a:	e000      	b.n	8008f3e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008f3c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008f3e:	2300      	movs	r3, #0
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3720      	adds	r7, #32
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b088      	sub	sp, #32
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10d      	bne.n	8008f7a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	695b      	ldr	r3, [r3, #20]
 8008f62:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d004      	beq.n	8008f74 <create_chain+0x2c>
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	69db      	ldr	r3, [r3, #28]
 8008f6e:	69ba      	ldr	r2, [r7, #24]
 8008f70:	429a      	cmp	r2, r3
 8008f72:	d31b      	bcc.n	8008fac <create_chain+0x64>
 8008f74:	2301      	movs	r3, #1
 8008f76:	61bb      	str	r3, [r7, #24]
 8008f78:	e018      	b.n	8008fac <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008f7a:	6839      	ldr	r1, [r7, #0]
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f7ff fd91 	bl	8008aa4 <get_fat>
 8008f82:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d801      	bhi.n	8008f8e <create_chain+0x46>
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	e070      	b.n	8009070 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f94:	d101      	bne.n	8008f9a <create_chain+0x52>
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	e06a      	b.n	8009070 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	69db      	ldr	r3, [r3, #28]
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d201      	bcs.n	8008fa8 <create_chain+0x60>
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	e063      	b.n	8009070 <create_chain+0x128>
		scl = clst;
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008fac:	69bb      	ldr	r3, [r7, #24]
 8008fae:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	69db      	ldr	r3, [r3, #28]
 8008fba:	69fa      	ldr	r2, [r7, #28]
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d307      	bcc.n	8008fd0 <create_chain+0x88>
				ncl = 2;
 8008fc0:	2302      	movs	r3, #2
 8008fc2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008fc4:	69fa      	ldr	r2, [r7, #28]
 8008fc6:	69bb      	ldr	r3, [r7, #24]
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d901      	bls.n	8008fd0 <create_chain+0x88>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	e04f      	b.n	8009070 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008fd0:	69f9      	ldr	r1, [r7, #28]
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f7ff fd66 	bl	8008aa4 <get_fat>
 8008fd8:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00e      	beq.n	8008ffe <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	d003      	beq.n	8008fee <create_chain+0xa6>
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008fec:	d101      	bne.n	8008ff2 <create_chain+0xaa>
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	e03e      	b.n	8009070 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008ff2:	69fa      	ldr	r2, [r7, #28]
 8008ff4:	69bb      	ldr	r3, [r7, #24]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d1da      	bne.n	8008fb0 <create_chain+0x68>
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	e038      	b.n	8009070 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008ffe:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009000:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009004:	69f9      	ldr	r1, [r7, #28]
 8009006:	6938      	ldr	r0, [r7, #16]
 8009008:	f7ff fe1f 	bl	8008c4a <put_fat>
 800900c:	4603      	mov	r3, r0
 800900e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009010:	7dfb      	ldrb	r3, [r7, #23]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d109      	bne.n	800902a <create_chain+0xe2>
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d006      	beq.n	800902a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800901c:	69fa      	ldr	r2, [r7, #28]
 800901e:	6839      	ldr	r1, [r7, #0]
 8009020:	6938      	ldr	r0, [r7, #16]
 8009022:	f7ff fe12 	bl	8008c4a <put_fat>
 8009026:	4603      	mov	r3, r0
 8009028:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800902a:	7dfb      	ldrb	r3, [r7, #23]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d116      	bne.n	800905e <create_chain+0x116>
		fs->last_clst = ncl;
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	69fa      	ldr	r2, [r7, #28]
 8009034:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	699a      	ldr	r2, [r3, #24]
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	69db      	ldr	r3, [r3, #28]
 800903e:	3b02      	subs	r3, #2
 8009040:	429a      	cmp	r2, r3
 8009042:	d804      	bhi.n	800904e <create_chain+0x106>
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	699b      	ldr	r3, [r3, #24]
 8009048:	1e5a      	subs	r2, r3, #1
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	791b      	ldrb	r3, [r3, #4]
 8009052:	f043 0301 	orr.w	r3, r3, #1
 8009056:	b2da      	uxtb	r2, r3
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	711a      	strb	r2, [r3, #4]
 800905c:	e007      	b.n	800906e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800905e:	7dfb      	ldrb	r3, [r7, #23]
 8009060:	2b01      	cmp	r3, #1
 8009062:	d102      	bne.n	800906a <create_chain+0x122>
 8009064:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009068:	e000      	b.n	800906c <create_chain+0x124>
 800906a:	2301      	movs	r3, #1
 800906c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800906e:	69fb      	ldr	r3, [r7, #28]
}
 8009070:	4618      	mov	r0, r3
 8009072:	3720      	adds	r7, #32
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009078:	b480      	push	{r7}
 800907a:	b087      	sub	sp, #28
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800908c:	3304      	adds	r3, #4
 800908e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	899b      	ldrh	r3, [r3, #12]
 8009094:	461a      	mov	r2, r3
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	fbb3 f3f2 	udiv	r3, r3, r2
 800909c:	68fa      	ldr	r2, [r7, #12]
 800909e:	8952      	ldrh	r2, [r2, #10]
 80090a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80090a4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	1d1a      	adds	r2, r3, #4
 80090aa:	613a      	str	r2, [r7, #16]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d101      	bne.n	80090ba <clmt_clust+0x42>
 80090b6:	2300      	movs	r3, #0
 80090b8:	e010      	b.n	80090dc <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80090ba:	697a      	ldr	r2, [r7, #20]
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d307      	bcc.n	80090d2 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80090c2:	697a      	ldr	r2, [r7, #20]
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	1ad3      	subs	r3, r2, r3
 80090c8:	617b      	str	r3, [r7, #20]
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	3304      	adds	r3, #4
 80090ce:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80090d0:	e7e9      	b.n	80090a6 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80090d2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	681a      	ldr	r2, [r3, #0]
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	4413      	add	r3, r2
}
 80090dc:	4618      	mov	r0, r3
 80090de:	371c      	adds	r7, #28
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b086      	sub	sp, #24
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80090fe:	d204      	bcs.n	800910a <dir_sdi+0x22>
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	f003 031f 	and.w	r3, r3, #31
 8009106:	2b00      	cmp	r3, #0
 8009108:	d001      	beq.n	800910e <dir_sdi+0x26>
		return FR_INT_ERR;
 800910a:	2302      	movs	r3, #2
 800910c:	e071      	b.n	80091f2 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	683a      	ldr	r2, [r7, #0]
 8009112:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d106      	bne.n	800912e <dir_sdi+0x46>
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	2b02      	cmp	r3, #2
 8009126:	d902      	bls.n	800912e <dir_sdi+0x46>
		clst = fs->dirbase;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800912c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d10c      	bne.n	800914e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	095b      	lsrs	r3, r3, #5
 8009138:	693a      	ldr	r2, [r7, #16]
 800913a:	8912      	ldrh	r2, [r2, #8]
 800913c:	4293      	cmp	r3, r2
 800913e:	d301      	bcc.n	8009144 <dir_sdi+0x5c>
 8009140:	2302      	movs	r3, #2
 8009142:	e056      	b.n	80091f2 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	61da      	str	r2, [r3, #28]
 800914c:	e02d      	b.n	80091aa <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	895b      	ldrh	r3, [r3, #10]
 8009152:	461a      	mov	r2, r3
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	899b      	ldrh	r3, [r3, #12]
 8009158:	fb02 f303 	mul.w	r3, r2, r3
 800915c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800915e:	e019      	b.n	8009194 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6979      	ldr	r1, [r7, #20]
 8009164:	4618      	mov	r0, r3
 8009166:	f7ff fc9d 	bl	8008aa4 <get_fat>
 800916a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009172:	d101      	bne.n	8009178 <dir_sdi+0x90>
 8009174:	2301      	movs	r3, #1
 8009176:	e03c      	b.n	80091f2 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	2b01      	cmp	r3, #1
 800917c:	d904      	bls.n	8009188 <dir_sdi+0xa0>
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	69db      	ldr	r3, [r3, #28]
 8009182:	697a      	ldr	r2, [r7, #20]
 8009184:	429a      	cmp	r2, r3
 8009186:	d301      	bcc.n	800918c <dir_sdi+0xa4>
 8009188:	2302      	movs	r3, #2
 800918a:	e032      	b.n	80091f2 <dir_sdi+0x10a>
			ofs -= csz;
 800918c:	683a      	ldr	r2, [r7, #0]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	1ad3      	subs	r3, r2, r3
 8009192:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009194:	683a      	ldr	r2, [r7, #0]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	429a      	cmp	r2, r3
 800919a:	d2e1      	bcs.n	8009160 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800919c:	6979      	ldr	r1, [r7, #20]
 800919e:	6938      	ldr	r0, [r7, #16]
 80091a0:	f7ff fc61 	bl	8008a66 <clust2sect>
 80091a4:	4602      	mov	r2, r0
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	697a      	ldr	r2, [r7, #20]
 80091ae:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	69db      	ldr	r3, [r3, #28]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d101      	bne.n	80091bc <dir_sdi+0xd4>
 80091b8:	2302      	movs	r3, #2
 80091ba:	e01a      	b.n	80091f2 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	69da      	ldr	r2, [r3, #28]
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	899b      	ldrh	r3, [r3, #12]
 80091c4:	4619      	mov	r1, r3
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80091cc:	441a      	add	r2, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	899b      	ldrh	r3, [r3, #12]
 80091dc:	461a      	mov	r2, r3
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	fbb3 f0f2 	udiv	r0, r3, r2
 80091e4:	fb00 f202 	mul.w	r2, r0, r2
 80091e8:	1a9b      	subs	r3, r3, r2
 80091ea:	18ca      	adds	r2, r1, r3
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80091f0:	2300      	movs	r3, #0
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3718      	adds	r7, #24
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b086      	sub	sp, #24
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
 8009202:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	695b      	ldr	r3, [r3, #20]
 800920e:	3320      	adds	r3, #32
 8009210:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	69db      	ldr	r3, [r3, #28]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d003      	beq.n	8009222 <dir_next+0x28>
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009220:	d301      	bcc.n	8009226 <dir_next+0x2c>
 8009222:	2304      	movs	r3, #4
 8009224:	e0bb      	b.n	800939e <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	899b      	ldrh	r3, [r3, #12]
 800922a:	461a      	mov	r2, r3
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009232:	fb01 f202 	mul.w	r2, r1, r2
 8009236:	1a9b      	subs	r3, r3, r2
 8009238:	2b00      	cmp	r3, #0
 800923a:	f040 809d 	bne.w	8009378 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	69db      	ldr	r3, [r3, #28]
 8009242:	1c5a      	adds	r2, r3, #1
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	699b      	ldr	r3, [r3, #24]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d10b      	bne.n	8009268 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	095b      	lsrs	r3, r3, #5
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	8912      	ldrh	r2, [r2, #8]
 8009258:	4293      	cmp	r3, r2
 800925a:	f0c0 808d 	bcc.w	8009378 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	61da      	str	r2, [r3, #28]
 8009264:	2304      	movs	r3, #4
 8009266:	e09a      	b.n	800939e <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	899b      	ldrh	r3, [r3, #12]
 800926c:	461a      	mov	r2, r3
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	fbb3 f3f2 	udiv	r3, r3, r2
 8009274:	68fa      	ldr	r2, [r7, #12]
 8009276:	8952      	ldrh	r2, [r2, #10]
 8009278:	3a01      	subs	r2, #1
 800927a:	4013      	ands	r3, r2
 800927c:	2b00      	cmp	r3, #0
 800927e:	d17b      	bne.n	8009378 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	699b      	ldr	r3, [r3, #24]
 8009286:	4619      	mov	r1, r3
 8009288:	4610      	mov	r0, r2
 800928a:	f7ff fc0b 	bl	8008aa4 <get_fat>
 800928e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	2b01      	cmp	r3, #1
 8009294:	d801      	bhi.n	800929a <dir_next+0xa0>
 8009296:	2302      	movs	r3, #2
 8009298:	e081      	b.n	800939e <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092a0:	d101      	bne.n	80092a6 <dir_next+0xac>
 80092a2:	2301      	movs	r3, #1
 80092a4:	e07b      	b.n	800939e <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	69db      	ldr	r3, [r3, #28]
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d359      	bcc.n	8009364 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d104      	bne.n	80092c0 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2200      	movs	r2, #0
 80092ba:	61da      	str	r2, [r3, #28]
 80092bc:	2304      	movs	r3, #4
 80092be:	e06e      	b.n	800939e <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	699b      	ldr	r3, [r3, #24]
 80092c6:	4619      	mov	r1, r3
 80092c8:	4610      	mov	r0, r2
 80092ca:	f7ff fe3d 	bl	8008f48 <create_chain>
 80092ce:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d101      	bne.n	80092da <dir_next+0xe0>
 80092d6:	2307      	movs	r3, #7
 80092d8:	e061      	b.n	800939e <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d101      	bne.n	80092e4 <dir_next+0xea>
 80092e0:	2302      	movs	r3, #2
 80092e2:	e05c      	b.n	800939e <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092ea:	d101      	bne.n	80092f0 <dir_next+0xf6>
 80092ec:	2301      	movs	r3, #1
 80092ee:	e056      	b.n	800939e <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80092f0:	68f8      	ldr	r0, [r7, #12]
 80092f2:	f7ff fb47 	bl	8008984 <sync_window>
 80092f6:	4603      	mov	r3, r0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d001      	beq.n	8009300 <dir_next+0x106>
 80092fc:	2301      	movs	r3, #1
 80092fe:	e04e      	b.n	800939e <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	899b      	ldrh	r3, [r3, #12]
 800930a:	461a      	mov	r2, r3
 800930c:	2100      	movs	r1, #0
 800930e:	f7ff f9ab 	bl	8008668 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009312:	2300      	movs	r3, #0
 8009314:	613b      	str	r3, [r7, #16]
 8009316:	6979      	ldr	r1, [r7, #20]
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f7ff fba4 	bl	8008a66 <clust2sect>
 800931e:	4602      	mov	r2, r0
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	635a      	str	r2, [r3, #52]	@ 0x34
 8009324:	e012      	b.n	800934c <dir_next+0x152>
						fs->wflag = 1;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2201      	movs	r2, #1
 800932a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800932c:	68f8      	ldr	r0, [r7, #12]
 800932e:	f7ff fb29 	bl	8008984 <sync_window>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d001      	beq.n	800933c <dir_next+0x142>
 8009338:	2301      	movs	r3, #1
 800933a:	e030      	b.n	800939e <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	3301      	adds	r3, #1
 8009340:	613b      	str	r3, [r7, #16]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009346:	1c5a      	adds	r2, r3, #1
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	635a      	str	r2, [r3, #52]	@ 0x34
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	895b      	ldrh	r3, [r3, #10]
 8009350:	461a      	mov	r2, r3
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	4293      	cmp	r3, r2
 8009356:	d3e6      	bcc.n	8009326 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	1ad2      	subs	r2, r2, r3
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	697a      	ldr	r2, [r7, #20]
 8009368:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800936a:	6979      	ldr	r1, [r7, #20]
 800936c:	68f8      	ldr	r0, [r7, #12]
 800936e:	f7ff fb7a 	bl	8008a66 <clust2sect>
 8009372:	4602      	mov	r2, r0
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	68ba      	ldr	r2, [r7, #8]
 800937c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	899b      	ldrh	r3, [r3, #12]
 8009388:	461a      	mov	r2, r3
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009390:	fb00 f202 	mul.w	r2, r0, r2
 8009394:	1a9b      	subs	r3, r3, r2
 8009396:	18ca      	adds	r2, r1, r3
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800939c:	2300      	movs	r3, #0
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3718      	adds	r7, #24
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}

080093a6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80093a6:	b580      	push	{r7, lr}
 80093a8:	b086      	sub	sp, #24
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	6078      	str	r0, [r7, #4]
 80093ae:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80093b6:	2100      	movs	r1, #0
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f7ff fe95 	bl	80090e8 <dir_sdi>
 80093be:	4603      	mov	r3, r0
 80093c0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80093c2:	7dfb      	ldrb	r3, [r7, #23]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d12b      	bne.n	8009420 <dir_alloc+0x7a>
		n = 0;
 80093c8:	2300      	movs	r3, #0
 80093ca:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	69db      	ldr	r3, [r3, #28]
 80093d0:	4619      	mov	r1, r3
 80093d2:	68f8      	ldr	r0, [r7, #12]
 80093d4:	f7ff fb1a 	bl	8008a0c <move_window>
 80093d8:	4603      	mov	r3, r0
 80093da:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80093dc:	7dfb      	ldrb	r3, [r7, #23]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d11d      	bne.n	800941e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6a1b      	ldr	r3, [r3, #32]
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	2be5      	cmp	r3, #229	@ 0xe5
 80093ea:	d004      	beq.n	80093f6 <dir_alloc+0x50>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6a1b      	ldr	r3, [r3, #32]
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d107      	bne.n	8009406 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	3301      	adds	r3, #1
 80093fa:	613b      	str	r3, [r7, #16]
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	429a      	cmp	r2, r3
 8009402:	d102      	bne.n	800940a <dir_alloc+0x64>
 8009404:	e00c      	b.n	8009420 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009406:	2300      	movs	r3, #0
 8009408:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800940a:	2101      	movs	r1, #1
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f7ff fef4 	bl	80091fa <dir_next>
 8009412:	4603      	mov	r3, r0
 8009414:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009416:	7dfb      	ldrb	r3, [r7, #23]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d0d7      	beq.n	80093cc <dir_alloc+0x26>
 800941c:	e000      	b.n	8009420 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800941e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009420:	7dfb      	ldrb	r3, [r7, #23]
 8009422:	2b04      	cmp	r3, #4
 8009424:	d101      	bne.n	800942a <dir_alloc+0x84>
 8009426:	2307      	movs	r3, #7
 8009428:	75fb      	strb	r3, [r7, #23]
	return res;
 800942a:	7dfb      	ldrb	r3, [r7, #23]
}
 800942c:	4618      	mov	r0, r3
 800942e:	3718      	adds	r7, #24
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}

08009434 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	331a      	adds	r3, #26
 8009442:	4618      	mov	r0, r3
 8009444:	f7ff f86c 	bl	8008520 <ld_word>
 8009448:	4603      	mov	r3, r0
 800944a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	2b03      	cmp	r3, #3
 8009452:	d109      	bne.n	8009468 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	3314      	adds	r3, #20
 8009458:	4618      	mov	r0, r3
 800945a:	f7ff f861 	bl	8008520 <ld_word>
 800945e:	4603      	mov	r3, r0
 8009460:	041b      	lsls	r3, r3, #16
 8009462:	68fa      	ldr	r2, [r7, #12]
 8009464:	4313      	orrs	r3, r2
 8009466:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009468:	68fb      	ldr	r3, [r7, #12]
}
 800946a:	4618      	mov	r0, r3
 800946c:	3710      	adds	r7, #16
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}

08009472 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009472:	b580      	push	{r7, lr}
 8009474:	b084      	sub	sp, #16
 8009476:	af00      	add	r7, sp, #0
 8009478:	60f8      	str	r0, [r7, #12]
 800947a:	60b9      	str	r1, [r7, #8]
 800947c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	331a      	adds	r3, #26
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	b292      	uxth	r2, r2
 8009486:	4611      	mov	r1, r2
 8009488:	4618      	mov	r0, r3
 800948a:	f7ff f885 	bl	8008598 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	2b03      	cmp	r3, #3
 8009494:	d109      	bne.n	80094aa <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	f103 0214 	add.w	r2, r3, #20
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	0c1b      	lsrs	r3, r3, #16
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	4619      	mov	r1, r3
 80094a4:	4610      	mov	r0, r2
 80094a6:	f7ff f877 	bl	8008598 <st_word>
	}
}
 80094aa:	bf00      	nop
 80094ac:	3710      	adds	r7, #16
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
	...

080094b4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80094b4:	b590      	push	{r4, r7, lr}
 80094b6:	b087      	sub	sp, #28
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	331a      	adds	r3, #26
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7ff f82c 	bl	8008520 <ld_word>
 80094c8:	4603      	mov	r3, r0
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d001      	beq.n	80094d2 <cmp_lfn+0x1e>
 80094ce:	2300      	movs	r3, #0
 80094d0:	e059      	b.n	8009586 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	781b      	ldrb	r3, [r3, #0]
 80094d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80094da:	1e5a      	subs	r2, r3, #1
 80094dc:	4613      	mov	r3, r2
 80094de:	005b      	lsls	r3, r3, #1
 80094e0:	4413      	add	r3, r2
 80094e2:	009b      	lsls	r3, r3, #2
 80094e4:	4413      	add	r3, r2
 80094e6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80094e8:	2301      	movs	r3, #1
 80094ea:	81fb      	strh	r3, [r7, #14]
 80094ec:	2300      	movs	r3, #0
 80094ee:	613b      	str	r3, [r7, #16]
 80094f0:	e033      	b.n	800955a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80094f2:	4a27      	ldr	r2, [pc, #156]	@ (8009590 <cmp_lfn+0xdc>)
 80094f4:	693b      	ldr	r3, [r7, #16]
 80094f6:	4413      	add	r3, r2
 80094f8:	781b      	ldrb	r3, [r3, #0]
 80094fa:	461a      	mov	r2, r3
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	4413      	add	r3, r2
 8009500:	4618      	mov	r0, r3
 8009502:	f7ff f80d 	bl	8008520 <ld_word>
 8009506:	4603      	mov	r3, r0
 8009508:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800950a:	89fb      	ldrh	r3, [r7, #14]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d01a      	beq.n	8009546 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	2bfe      	cmp	r3, #254	@ 0xfe
 8009514:	d812      	bhi.n	800953c <cmp_lfn+0x88>
 8009516:	89bb      	ldrh	r3, [r7, #12]
 8009518:	4618      	mov	r0, r3
 800951a:	f001 ff77 	bl	800b40c <ff_wtoupper>
 800951e:	4603      	mov	r3, r0
 8009520:	461c      	mov	r4, r3
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	1c5a      	adds	r2, r3, #1
 8009526:	617a      	str	r2, [r7, #20]
 8009528:	005b      	lsls	r3, r3, #1
 800952a:	687a      	ldr	r2, [r7, #4]
 800952c:	4413      	add	r3, r2
 800952e:	881b      	ldrh	r3, [r3, #0]
 8009530:	4618      	mov	r0, r3
 8009532:	f001 ff6b 	bl	800b40c <ff_wtoupper>
 8009536:	4603      	mov	r3, r0
 8009538:	429c      	cmp	r4, r3
 800953a:	d001      	beq.n	8009540 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800953c:	2300      	movs	r3, #0
 800953e:	e022      	b.n	8009586 <cmp_lfn+0xd2>
			}
			wc = uc;
 8009540:	89bb      	ldrh	r3, [r7, #12]
 8009542:	81fb      	strh	r3, [r7, #14]
 8009544:	e006      	b.n	8009554 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009546:	89bb      	ldrh	r3, [r7, #12]
 8009548:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800954c:	4293      	cmp	r3, r2
 800954e:	d001      	beq.n	8009554 <cmp_lfn+0xa0>
 8009550:	2300      	movs	r3, #0
 8009552:	e018      	b.n	8009586 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	3301      	adds	r3, #1
 8009558:	613b      	str	r3, [r7, #16]
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	2b0c      	cmp	r3, #12
 800955e:	d9c8      	bls.n	80094f2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009568:	2b00      	cmp	r3, #0
 800956a:	d00b      	beq.n	8009584 <cmp_lfn+0xd0>
 800956c:	89fb      	ldrh	r3, [r7, #14]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d008      	beq.n	8009584 <cmp_lfn+0xd0>
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	005b      	lsls	r3, r3, #1
 8009576:	687a      	ldr	r2, [r7, #4]
 8009578:	4413      	add	r3, r2
 800957a:	881b      	ldrh	r3, [r3, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d001      	beq.n	8009584 <cmp_lfn+0xd0>
 8009580:	2300      	movs	r3, #0
 8009582:	e000      	b.n	8009586 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009584:	2301      	movs	r3, #1
}
 8009586:	4618      	mov	r0, r3
 8009588:	371c      	adds	r7, #28
 800958a:	46bd      	mov	sp, r7
 800958c:	bd90      	pop	{r4, r7, pc}
 800958e:	bf00      	nop
 8009590:	0800e370 	.word	0x0800e370

08009594 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b088      	sub	sp, #32
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	4611      	mov	r1, r2
 80095a0:	461a      	mov	r2, r3
 80095a2:	460b      	mov	r3, r1
 80095a4:	71fb      	strb	r3, [r7, #7]
 80095a6:	4613      	mov	r3, r2
 80095a8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	330d      	adds	r3, #13
 80095ae:	79ba      	ldrb	r2, [r7, #6]
 80095b0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	330b      	adds	r3, #11
 80095b6:	220f      	movs	r2, #15
 80095b8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	330c      	adds	r3, #12
 80095be:	2200      	movs	r2, #0
 80095c0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	331a      	adds	r3, #26
 80095c6:	2100      	movs	r1, #0
 80095c8:	4618      	mov	r0, r3
 80095ca:	f7fe ffe5 	bl	8008598 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80095ce:	79fb      	ldrb	r3, [r7, #7]
 80095d0:	1e5a      	subs	r2, r3, #1
 80095d2:	4613      	mov	r3, r2
 80095d4:	005b      	lsls	r3, r3, #1
 80095d6:	4413      	add	r3, r2
 80095d8:	009b      	lsls	r3, r3, #2
 80095da:	4413      	add	r3, r2
 80095dc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80095de:	2300      	movs	r3, #0
 80095e0:	82fb      	strh	r3, [r7, #22]
 80095e2:	2300      	movs	r3, #0
 80095e4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80095e6:	8afb      	ldrh	r3, [r7, #22]
 80095e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d007      	beq.n	8009600 <put_lfn+0x6c>
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	1c5a      	adds	r2, r3, #1
 80095f4:	61fa      	str	r2, [r7, #28]
 80095f6:	005b      	lsls	r3, r3, #1
 80095f8:	68fa      	ldr	r2, [r7, #12]
 80095fa:	4413      	add	r3, r2
 80095fc:	881b      	ldrh	r3, [r3, #0]
 80095fe:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009600:	4a17      	ldr	r2, [pc, #92]	@ (8009660 <put_lfn+0xcc>)
 8009602:	69bb      	ldr	r3, [r7, #24]
 8009604:	4413      	add	r3, r2
 8009606:	781b      	ldrb	r3, [r3, #0]
 8009608:	461a      	mov	r2, r3
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	4413      	add	r3, r2
 800960e:	8afa      	ldrh	r2, [r7, #22]
 8009610:	4611      	mov	r1, r2
 8009612:	4618      	mov	r0, r3
 8009614:	f7fe ffc0 	bl	8008598 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009618:	8afb      	ldrh	r3, [r7, #22]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d102      	bne.n	8009624 <put_lfn+0x90>
 800961e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009622:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009624:	69bb      	ldr	r3, [r7, #24]
 8009626:	3301      	adds	r3, #1
 8009628:	61bb      	str	r3, [r7, #24]
 800962a:	69bb      	ldr	r3, [r7, #24]
 800962c:	2b0c      	cmp	r3, #12
 800962e:	d9da      	bls.n	80095e6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009630:	8afb      	ldrh	r3, [r7, #22]
 8009632:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009636:	4293      	cmp	r3, r2
 8009638:	d006      	beq.n	8009648 <put_lfn+0xb4>
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	005b      	lsls	r3, r3, #1
 800963e:	68fa      	ldr	r2, [r7, #12]
 8009640:	4413      	add	r3, r2
 8009642:	881b      	ldrh	r3, [r3, #0]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d103      	bne.n	8009650 <put_lfn+0xbc>
 8009648:	79fb      	ldrb	r3, [r7, #7]
 800964a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800964e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	79fa      	ldrb	r2, [r7, #7]
 8009654:	701a      	strb	r2, [r3, #0]
}
 8009656:	bf00      	nop
 8009658:	3720      	adds	r7, #32
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	0800e370 	.word	0x0800e370

08009664 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b08c      	sub	sp, #48	@ 0x30
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	607a      	str	r2, [r7, #4]
 8009670:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8009672:	220b      	movs	r2, #11
 8009674:	68b9      	ldr	r1, [r7, #8]
 8009676:	68f8      	ldr	r0, [r7, #12]
 8009678:	f7fe ffd5 	bl	8008626 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	2b05      	cmp	r3, #5
 8009680:	d92b      	bls.n	80096da <gen_numname+0x76>
		sr = seq;
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8009686:	e022      	b.n	80096ce <gen_numname+0x6a>
			wc = *lfn++;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	1c9a      	adds	r2, r3, #2
 800968c:	607a      	str	r2, [r7, #4]
 800968e:	881b      	ldrh	r3, [r3, #0]
 8009690:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8009692:	2300      	movs	r3, #0
 8009694:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009696:	e017      	b.n	80096c8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009698:	69fb      	ldr	r3, [r7, #28]
 800969a:	005a      	lsls	r2, r3, #1
 800969c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800969e:	f003 0301 	and.w	r3, r3, #1
 80096a2:	4413      	add	r3, r2
 80096a4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80096a6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80096a8:	085b      	lsrs	r3, r3, #1
 80096aa:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d005      	beq.n	80096c2 <gen_numname+0x5e>
 80096b6:	69fb      	ldr	r3, [r7, #28]
 80096b8:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80096bc:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80096c0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80096c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c4:	3301      	adds	r3, #1
 80096c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80096c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ca:	2b0f      	cmp	r3, #15
 80096cc:	d9e4      	bls.n	8009698 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	881b      	ldrh	r3, [r3, #0]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d1d8      	bne.n	8009688 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80096d6:	69fb      	ldr	r3, [r7, #28]
 80096d8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80096da:	2307      	movs	r3, #7
 80096dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	f003 030f 	and.w	r3, r3, #15
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	3330      	adds	r3, #48	@ 0x30
 80096ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 80096ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80096f2:	2b39      	cmp	r3, #57	@ 0x39
 80096f4:	d904      	bls.n	8009700 <gen_numname+0x9c>
 80096f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80096fa:	3307      	adds	r3, #7
 80096fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8009700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009702:	1e5a      	subs	r2, r3, #1
 8009704:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009706:	3330      	adds	r3, #48	@ 0x30
 8009708:	443b      	add	r3, r7
 800970a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800970e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	091b      	lsrs	r3, r3, #4
 8009716:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d1df      	bne.n	80096de <gen_numname+0x7a>
	ns[i] = '~';
 800971e:	f107 0214 	add.w	r2, r7, #20
 8009722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009724:	4413      	add	r3, r2
 8009726:	227e      	movs	r2, #126	@ 0x7e
 8009728:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800972a:	2300      	movs	r3, #0
 800972c:	627b      	str	r3, [r7, #36]	@ 0x24
 800972e:	e002      	b.n	8009736 <gen_numname+0xd2>
 8009730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009732:	3301      	adds	r3, #1
 8009734:	627b      	str	r3, [r7, #36]	@ 0x24
 8009736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800973a:	429a      	cmp	r2, r3
 800973c:	d205      	bcs.n	800974a <gen_numname+0xe6>
 800973e:	68fa      	ldr	r2, [r7, #12]
 8009740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009742:	4413      	add	r3, r2
 8009744:	781b      	ldrb	r3, [r3, #0]
 8009746:	2b20      	cmp	r3, #32
 8009748:	d1f2      	bne.n	8009730 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800974a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800974c:	2b07      	cmp	r3, #7
 800974e:	d807      	bhi.n	8009760 <gen_numname+0xfc>
 8009750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009752:	1c5a      	adds	r2, r3, #1
 8009754:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009756:	3330      	adds	r3, #48	@ 0x30
 8009758:	443b      	add	r3, r7
 800975a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800975e:	e000      	b.n	8009762 <gen_numname+0xfe>
 8009760:	2120      	movs	r1, #32
 8009762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009764:	1c5a      	adds	r2, r3, #1
 8009766:	627a      	str	r2, [r7, #36]	@ 0x24
 8009768:	68fa      	ldr	r2, [r7, #12]
 800976a:	4413      	add	r3, r2
 800976c:	460a      	mov	r2, r1
 800976e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009772:	2b07      	cmp	r3, #7
 8009774:	d9e9      	bls.n	800974a <gen_numname+0xe6>
}
 8009776:	bf00      	nop
 8009778:	bf00      	nop
 800977a:	3730      	adds	r7, #48	@ 0x30
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}

08009780 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009780:	b480      	push	{r7}
 8009782:	b085      	sub	sp, #20
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009788:	2300      	movs	r3, #0
 800978a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800978c:	230b      	movs	r3, #11
 800978e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009790:	7bfb      	ldrb	r3, [r7, #15]
 8009792:	b2da      	uxtb	r2, r3
 8009794:	0852      	lsrs	r2, r2, #1
 8009796:	01db      	lsls	r3, r3, #7
 8009798:	4313      	orrs	r3, r2
 800979a:	b2da      	uxtb	r2, r3
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	1c59      	adds	r1, r3, #1
 80097a0:	6079      	str	r1, [r7, #4]
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	4413      	add	r3, r2
 80097a6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	3b01      	subs	r3, #1
 80097ac:	60bb      	str	r3, [r7, #8]
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d1ed      	bne.n	8009790 <sum_sfn+0x10>
	return sum;
 80097b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3714      	adds	r7, #20
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr

080097c2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80097c2:	b580      	push	{r7, lr}
 80097c4:	b086      	sub	sp, #24
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80097d0:	2100      	movs	r1, #0
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f7ff fc88 	bl	80090e8 <dir_sdi>
 80097d8:	4603      	mov	r3, r0
 80097da:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80097dc:	7dfb      	ldrb	r3, [r7, #23]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d001      	beq.n	80097e6 <dir_find+0x24>
 80097e2:	7dfb      	ldrb	r3, [r7, #23]
 80097e4:	e0a9      	b.n	800993a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80097e6:	23ff      	movs	r3, #255	@ 0xff
 80097e8:	753b      	strb	r3, [r7, #20]
 80097ea:	7d3b      	ldrb	r3, [r7, #20]
 80097ec:	757b      	strb	r3, [r7, #21]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097f4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	69db      	ldr	r3, [r3, #28]
 80097fa:	4619      	mov	r1, r3
 80097fc:	6938      	ldr	r0, [r7, #16]
 80097fe:	f7ff f905 	bl	8008a0c <move_window>
 8009802:	4603      	mov	r3, r0
 8009804:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009806:	7dfb      	ldrb	r3, [r7, #23]
 8009808:	2b00      	cmp	r3, #0
 800980a:	f040 8090 	bne.w	800992e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6a1b      	ldr	r3, [r3, #32]
 8009812:	781b      	ldrb	r3, [r3, #0]
 8009814:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009816:	7dbb      	ldrb	r3, [r7, #22]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d102      	bne.n	8009822 <dir_find+0x60>
 800981c:	2304      	movs	r3, #4
 800981e:	75fb      	strb	r3, [r7, #23]
 8009820:	e08a      	b.n	8009938 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6a1b      	ldr	r3, [r3, #32]
 8009826:	330b      	adds	r3, #11
 8009828:	781b      	ldrb	r3, [r3, #0]
 800982a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800982e:	73fb      	strb	r3, [r7, #15]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	7bfa      	ldrb	r2, [r7, #15]
 8009834:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009836:	7dbb      	ldrb	r3, [r7, #22]
 8009838:	2be5      	cmp	r3, #229	@ 0xe5
 800983a:	d007      	beq.n	800984c <dir_find+0x8a>
 800983c:	7bfb      	ldrb	r3, [r7, #15]
 800983e:	f003 0308 	and.w	r3, r3, #8
 8009842:	2b00      	cmp	r3, #0
 8009844:	d009      	beq.n	800985a <dir_find+0x98>
 8009846:	7bfb      	ldrb	r3, [r7, #15]
 8009848:	2b0f      	cmp	r3, #15
 800984a:	d006      	beq.n	800985a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800984c:	23ff      	movs	r3, #255	@ 0xff
 800984e:	757b      	strb	r3, [r7, #21]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009856:	631a      	str	r2, [r3, #48]	@ 0x30
 8009858:	e05e      	b.n	8009918 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800985a:	7bfb      	ldrb	r3, [r7, #15]
 800985c:	2b0f      	cmp	r3, #15
 800985e:	d136      	bne.n	80098ce <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800986a:	2b00      	cmp	r3, #0
 800986c:	d154      	bne.n	8009918 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800986e:	7dbb      	ldrb	r3, [r7, #22]
 8009870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009874:	2b00      	cmp	r3, #0
 8009876:	d00d      	beq.n	8009894 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6a1b      	ldr	r3, [r3, #32]
 800987c:	7b5b      	ldrb	r3, [r3, #13]
 800987e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009880:	7dbb      	ldrb	r3, [r7, #22]
 8009882:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009886:	75bb      	strb	r3, [r7, #22]
 8009888:	7dbb      	ldrb	r3, [r7, #22]
 800988a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	695a      	ldr	r2, [r3, #20]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009894:	7dba      	ldrb	r2, [r7, #22]
 8009896:	7d7b      	ldrb	r3, [r7, #21]
 8009898:	429a      	cmp	r2, r3
 800989a:	d115      	bne.n	80098c8 <dir_find+0x106>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6a1b      	ldr	r3, [r3, #32]
 80098a0:	330d      	adds	r3, #13
 80098a2:	781b      	ldrb	r3, [r3, #0]
 80098a4:	7d3a      	ldrb	r2, [r7, #20]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d10e      	bne.n	80098c8 <dir_find+0x106>
 80098aa:	693b      	ldr	r3, [r7, #16]
 80098ac:	691a      	ldr	r2, [r3, #16]
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	4619      	mov	r1, r3
 80098b4:	4610      	mov	r0, r2
 80098b6:	f7ff fdfd 	bl	80094b4 <cmp_lfn>
 80098ba:	4603      	mov	r3, r0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d003      	beq.n	80098c8 <dir_find+0x106>
 80098c0:	7d7b      	ldrb	r3, [r7, #21]
 80098c2:	3b01      	subs	r3, #1
 80098c4:	b2db      	uxtb	r3, r3
 80098c6:	e000      	b.n	80098ca <dir_find+0x108>
 80098c8:	23ff      	movs	r3, #255	@ 0xff
 80098ca:	757b      	strb	r3, [r7, #21]
 80098cc:	e024      	b.n	8009918 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80098ce:	7d7b      	ldrb	r3, [r7, #21]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d109      	bne.n	80098e8 <dir_find+0x126>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6a1b      	ldr	r3, [r3, #32]
 80098d8:	4618      	mov	r0, r3
 80098da:	f7ff ff51 	bl	8009780 <sum_sfn>
 80098de:	4603      	mov	r3, r0
 80098e0:	461a      	mov	r2, r3
 80098e2:	7d3b      	ldrb	r3, [r7, #20]
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d024      	beq.n	8009932 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80098ee:	f003 0301 	and.w	r3, r3, #1
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d10a      	bne.n	800990c <dir_find+0x14a>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a18      	ldr	r0, [r3, #32]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	3324      	adds	r3, #36	@ 0x24
 80098fe:	220b      	movs	r2, #11
 8009900:	4619      	mov	r1, r3
 8009902:	f7fe fecc 	bl	800869e <mem_cmp>
 8009906:	4603      	mov	r3, r0
 8009908:	2b00      	cmp	r3, #0
 800990a:	d014      	beq.n	8009936 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800990c:	23ff      	movs	r3, #255	@ 0xff
 800990e:	757b      	strb	r3, [r7, #21]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009916:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009918:	2100      	movs	r1, #0
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f7ff fc6d 	bl	80091fa <dir_next>
 8009920:	4603      	mov	r3, r0
 8009922:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009924:	7dfb      	ldrb	r3, [r7, #23]
 8009926:	2b00      	cmp	r3, #0
 8009928:	f43f af65 	beq.w	80097f6 <dir_find+0x34>
 800992c:	e004      	b.n	8009938 <dir_find+0x176>
		if (res != FR_OK) break;
 800992e:	bf00      	nop
 8009930:	e002      	b.n	8009938 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009932:	bf00      	nop
 8009934:	e000      	b.n	8009938 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009936:	bf00      	nop

	return res;
 8009938:	7dfb      	ldrb	r3, [r7, #23]
}
 800993a:	4618      	mov	r0, r3
 800993c:	3718      	adds	r7, #24
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}
	...

08009944 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b08c      	sub	sp, #48	@ 0x30
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009958:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800995c:	2b00      	cmp	r3, #0
 800995e:	d001      	beq.n	8009964 <dir_register+0x20>
 8009960:	2306      	movs	r3, #6
 8009962:	e0e0      	b.n	8009b26 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009964:	2300      	movs	r3, #0
 8009966:	627b      	str	r3, [r7, #36]	@ 0x24
 8009968:	e002      	b.n	8009970 <dir_register+0x2c>
 800996a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800996c:	3301      	adds	r3, #1
 800996e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009970:	69fb      	ldr	r3, [r7, #28]
 8009972:	691a      	ldr	r2, [r3, #16]
 8009974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009976:	005b      	lsls	r3, r3, #1
 8009978:	4413      	add	r3, r2
 800997a:	881b      	ldrh	r3, [r3, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1f4      	bne.n	800996a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8009986:	f107 030c 	add.w	r3, r7, #12
 800998a:	220c      	movs	r2, #12
 800998c:	4618      	mov	r0, r3
 800998e:	f7fe fe4a 	bl	8008626 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009992:	7dfb      	ldrb	r3, [r7, #23]
 8009994:	f003 0301 	and.w	r3, r3, #1
 8009998:	2b00      	cmp	r3, #0
 800999a:	d032      	beq.n	8009a02 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2240      	movs	r2, #64	@ 0x40
 80099a0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80099a4:	2301      	movs	r3, #1
 80099a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099a8:	e016      	b.n	80099d8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80099b0:	69fb      	ldr	r3, [r7, #28]
 80099b2:	691a      	ldr	r2, [r3, #16]
 80099b4:	f107 010c 	add.w	r1, r7, #12
 80099b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ba:	f7ff fe53 	bl	8009664 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f7ff feff 	bl	80097c2 <dir_find>
 80099c4:	4603      	mov	r3, r0
 80099c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80099ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d106      	bne.n	80099e0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80099d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d4:	3301      	adds	r3, #1
 80099d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099da:	2b63      	cmp	r3, #99	@ 0x63
 80099dc:	d9e5      	bls.n	80099aa <dir_register+0x66>
 80099de:	e000      	b.n	80099e2 <dir_register+0x9e>
			if (res != FR_OK) break;
 80099e0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80099e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e4:	2b64      	cmp	r3, #100	@ 0x64
 80099e6:	d101      	bne.n	80099ec <dir_register+0xa8>
 80099e8:	2307      	movs	r3, #7
 80099ea:	e09c      	b.n	8009b26 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80099ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80099f0:	2b04      	cmp	r3, #4
 80099f2:	d002      	beq.n	80099fa <dir_register+0xb6>
 80099f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80099f8:	e095      	b.n	8009b26 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80099fa:	7dfa      	ldrb	r2, [r7, #23]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009a02:	7dfb      	ldrb	r3, [r7, #23]
 8009a04:	f003 0302 	and.w	r3, r3, #2
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d007      	beq.n	8009a1c <dir_register+0xd8>
 8009a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a0e:	330c      	adds	r3, #12
 8009a10:	4a47      	ldr	r2, [pc, #284]	@ (8009b30 <dir_register+0x1ec>)
 8009a12:	fba2 2303 	umull	r2, r3, r2, r3
 8009a16:	089b      	lsrs	r3, r3, #2
 8009a18:	3301      	adds	r3, #1
 8009a1a:	e000      	b.n	8009a1e <dir_register+0xda>
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009a20:	6a39      	ldr	r1, [r7, #32]
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f7ff fcbf 	bl	80093a6 <dir_alloc>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009a2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d148      	bne.n	8009ac8 <dir_register+0x184>
 8009a36:	6a3b      	ldr	r3, [r7, #32]
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	623b      	str	r3, [r7, #32]
 8009a3c:	6a3b      	ldr	r3, [r7, #32]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d042      	beq.n	8009ac8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	695a      	ldr	r2, [r3, #20]
 8009a46:	6a3b      	ldr	r3, [r7, #32]
 8009a48:	015b      	lsls	r3, r3, #5
 8009a4a:	1ad3      	subs	r3, r2, r3
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f7ff fb4a 	bl	80090e8 <dir_sdi>
 8009a54:	4603      	mov	r3, r0
 8009a56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8009a5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d132      	bne.n	8009ac8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	3324      	adds	r3, #36	@ 0x24
 8009a66:	4618      	mov	r0, r3
 8009a68:	f7ff fe8a 	bl	8009780 <sum_sfn>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	69db      	ldr	r3, [r3, #28]
 8009a74:	4619      	mov	r1, r3
 8009a76:	69f8      	ldr	r0, [r7, #28]
 8009a78:	f7fe ffc8 	bl	8008a0c <move_window>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8009a82:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d11d      	bne.n	8009ac6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009a8a:	69fb      	ldr	r3, [r7, #28]
 8009a8c:	6918      	ldr	r0, [r3, #16]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6a19      	ldr	r1, [r3, #32]
 8009a92:	6a3b      	ldr	r3, [r7, #32]
 8009a94:	b2da      	uxtb	r2, r3
 8009a96:	7efb      	ldrb	r3, [r7, #27]
 8009a98:	f7ff fd7c 	bl	8009594 <put_lfn>
				fs->wflag = 1;
 8009a9c:	69fb      	ldr	r3, [r7, #28]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009aa2:	2100      	movs	r1, #0
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f7ff fba8 	bl	80091fa <dir_next>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8009ab0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d107      	bne.n	8009ac8 <dir_register+0x184>
 8009ab8:	6a3b      	ldr	r3, [r7, #32]
 8009aba:	3b01      	subs	r3, #1
 8009abc:	623b      	str	r3, [r7, #32]
 8009abe:	6a3b      	ldr	r3, [r7, #32]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d1d5      	bne.n	8009a70 <dir_register+0x12c>
 8009ac4:	e000      	b.n	8009ac8 <dir_register+0x184>
				if (res != FR_OK) break;
 8009ac6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009ac8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d128      	bne.n	8009b22 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	69db      	ldr	r3, [r3, #28]
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	69f8      	ldr	r0, [r7, #28]
 8009ad8:	f7fe ff98 	bl	8008a0c <move_window>
 8009adc:	4603      	mov	r3, r0
 8009ade:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8009ae2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d11b      	bne.n	8009b22 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6a1b      	ldr	r3, [r3, #32]
 8009aee:	2220      	movs	r2, #32
 8009af0:	2100      	movs	r1, #0
 8009af2:	4618      	mov	r0, r3
 8009af4:	f7fe fdb8 	bl	8008668 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6a18      	ldr	r0, [r3, #32]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	3324      	adds	r3, #36	@ 0x24
 8009b00:	220b      	movs	r2, #11
 8009b02:	4619      	mov	r1, r3
 8009b04:	f7fe fd8f 	bl	8008626 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6a1b      	ldr	r3, [r3, #32]
 8009b12:	330c      	adds	r3, #12
 8009b14:	f002 0218 	and.w	r2, r2, #24
 8009b18:	b2d2      	uxtb	r2, r2
 8009b1a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	2201      	movs	r2, #1
 8009b20:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009b22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3730      	adds	r7, #48	@ 0x30
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	4ec4ec4f 	.word	0x4ec4ec4f

08009b34 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b08a      	sub	sp, #40	@ 0x28
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	613b      	str	r3, [r7, #16]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	691b      	ldr	r3, [r3, #16]
 8009b4a:	60fb      	str	r3, [r7, #12]
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	617b      	str	r3, [r7, #20]
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009b54:	69bb      	ldr	r3, [r7, #24]
 8009b56:	1c5a      	adds	r2, r3, #1
 8009b58:	61ba      	str	r2, [r7, #24]
 8009b5a:	693a      	ldr	r2, [r7, #16]
 8009b5c:	4413      	add	r3, r2
 8009b5e:	781b      	ldrb	r3, [r3, #0]
 8009b60:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009b62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009b64:	2b1f      	cmp	r3, #31
 8009b66:	d940      	bls.n	8009bea <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009b68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009b6a:	2b2f      	cmp	r3, #47	@ 0x2f
 8009b6c:	d006      	beq.n	8009b7c <create_name+0x48>
 8009b6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009b70:	2b5c      	cmp	r3, #92	@ 0x5c
 8009b72:	d110      	bne.n	8009b96 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009b74:	e002      	b.n	8009b7c <create_name+0x48>
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	3301      	adds	r3, #1
 8009b7a:	61bb      	str	r3, [r7, #24]
 8009b7c:	693a      	ldr	r2, [r7, #16]
 8009b7e:	69bb      	ldr	r3, [r7, #24]
 8009b80:	4413      	add	r3, r2
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	2b2f      	cmp	r3, #47	@ 0x2f
 8009b86:	d0f6      	beq.n	8009b76 <create_name+0x42>
 8009b88:	693a      	ldr	r2, [r7, #16]
 8009b8a:	69bb      	ldr	r3, [r7, #24]
 8009b8c:	4413      	add	r3, r2
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	2b5c      	cmp	r3, #92	@ 0x5c
 8009b92:	d0f0      	beq.n	8009b76 <create_name+0x42>
			break;
 8009b94:	e02a      	b.n	8009bec <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	2bfe      	cmp	r3, #254	@ 0xfe
 8009b9a:	d901      	bls.n	8009ba0 <create_name+0x6c>
 8009b9c:	2306      	movs	r3, #6
 8009b9e:	e17d      	b.n	8009e9c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009ba0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ba2:	b2db      	uxtb	r3, r3
 8009ba4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009ba6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ba8:	2101      	movs	r1, #1
 8009baa:	4618      	mov	r0, r3
 8009bac:	f001 fbf2 	bl	800b394 <ff_convert>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009bb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d101      	bne.n	8009bbe <create_name+0x8a>
 8009bba:	2306      	movs	r3, #6
 8009bbc:	e16e      	b.n	8009e9c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009bbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009bc0:	2b7f      	cmp	r3, #127	@ 0x7f
 8009bc2:	d809      	bhi.n	8009bd8 <create_name+0xa4>
 8009bc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009bc6:	4619      	mov	r1, r3
 8009bc8:	488d      	ldr	r0, [pc, #564]	@ (8009e00 <create_name+0x2cc>)
 8009bca:	f7fe fd8f 	bl	80086ec <chk_chr>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d001      	beq.n	8009bd8 <create_name+0xa4>
 8009bd4:	2306      	movs	r3, #6
 8009bd6:	e161      	b.n	8009e9c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	1c5a      	adds	r2, r3, #1
 8009bdc:	617a      	str	r2, [r7, #20]
 8009bde:	005b      	lsls	r3, r3, #1
 8009be0:	68fa      	ldr	r2, [r7, #12]
 8009be2:	4413      	add	r3, r2
 8009be4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009be6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009be8:	e7b4      	b.n	8009b54 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009bea:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009bec:	693a      	ldr	r2, [r7, #16]
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	441a      	add	r2, r3
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009bf6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009bf8:	2b1f      	cmp	r3, #31
 8009bfa:	d801      	bhi.n	8009c00 <create_name+0xcc>
 8009bfc:	2304      	movs	r3, #4
 8009bfe:	e000      	b.n	8009c02 <create_name+0xce>
 8009c00:	2300      	movs	r3, #0
 8009c02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009c06:	e011      	b.n	8009c2c <create_name+0xf8>
		w = lfn[di - 1];
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009c0e:	3b01      	subs	r3, #1
 8009c10:	005b      	lsls	r3, r3, #1
 8009c12:	68fa      	ldr	r2, [r7, #12]
 8009c14:	4413      	add	r3, r2
 8009c16:	881b      	ldrh	r3, [r3, #0]
 8009c18:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8009c1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009c1c:	2b20      	cmp	r3, #32
 8009c1e:	d002      	beq.n	8009c26 <create_name+0xf2>
 8009c20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009c22:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c24:	d106      	bne.n	8009c34 <create_name+0x100>
		di--;
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	3b01      	subs	r3, #1
 8009c2a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d1ea      	bne.n	8009c08 <create_name+0xd4>
 8009c32:	e000      	b.n	8009c36 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009c34:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	005b      	lsls	r3, r3, #1
 8009c3a:	68fa      	ldr	r2, [r7, #12]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	2200      	movs	r2, #0
 8009c40:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d101      	bne.n	8009c4c <create_name+0x118>
 8009c48:	2306      	movs	r3, #6
 8009c4a:	e127      	b.n	8009e9c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	3324      	adds	r3, #36	@ 0x24
 8009c50:	220b      	movs	r2, #11
 8009c52:	2120      	movs	r1, #32
 8009c54:	4618      	mov	r0, r3
 8009c56:	f7fe fd07 	bl	8008668 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	61bb      	str	r3, [r7, #24]
 8009c5e:	e002      	b.n	8009c66 <create_name+0x132>
 8009c60:	69bb      	ldr	r3, [r7, #24]
 8009c62:	3301      	adds	r3, #1
 8009c64:	61bb      	str	r3, [r7, #24]
 8009c66:	69bb      	ldr	r3, [r7, #24]
 8009c68:	005b      	lsls	r3, r3, #1
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	4413      	add	r3, r2
 8009c6e:	881b      	ldrh	r3, [r3, #0]
 8009c70:	2b20      	cmp	r3, #32
 8009c72:	d0f5      	beq.n	8009c60 <create_name+0x12c>
 8009c74:	69bb      	ldr	r3, [r7, #24]
 8009c76:	005b      	lsls	r3, r3, #1
 8009c78:	68fa      	ldr	r2, [r7, #12]
 8009c7a:	4413      	add	r3, r2
 8009c7c:	881b      	ldrh	r3, [r3, #0]
 8009c7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c80:	d0ee      	beq.n	8009c60 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009c82:	69bb      	ldr	r3, [r7, #24]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d009      	beq.n	8009c9c <create_name+0x168>
 8009c88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c8c:	f043 0303 	orr.w	r3, r3, #3
 8009c90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009c94:	e002      	b.n	8009c9c <create_name+0x168>
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	3b01      	subs	r3, #1
 8009c9a:	617b      	str	r3, [r7, #20]
 8009c9c:	697b      	ldr	r3, [r7, #20]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d009      	beq.n	8009cb6 <create_name+0x182>
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009ca8:	3b01      	subs	r3, #1
 8009caa:	005b      	lsls	r3, r3, #1
 8009cac:	68fa      	ldr	r2, [r7, #12]
 8009cae:	4413      	add	r3, r2
 8009cb0:	881b      	ldrh	r3, [r3, #0]
 8009cb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8009cb4:	d1ef      	bne.n	8009c96 <create_name+0x162>

	i = b = 0; ni = 8;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	623b      	str	r3, [r7, #32]
 8009cc0:	2308      	movs	r3, #8
 8009cc2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009cc4:	69bb      	ldr	r3, [r7, #24]
 8009cc6:	1c5a      	adds	r2, r3, #1
 8009cc8:	61ba      	str	r2, [r7, #24]
 8009cca:	005b      	lsls	r3, r3, #1
 8009ccc:	68fa      	ldr	r2, [r7, #12]
 8009cce:	4413      	add	r3, r2
 8009cd0:	881b      	ldrh	r3, [r3, #0]
 8009cd2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009cd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f000 8090 	beq.w	8009dfc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009cdc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009cde:	2b20      	cmp	r3, #32
 8009ce0:	d006      	beq.n	8009cf0 <create_name+0x1bc>
 8009ce2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ce4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ce6:	d10a      	bne.n	8009cfe <create_name+0x1ca>
 8009ce8:	69ba      	ldr	r2, [r7, #24]
 8009cea:	697b      	ldr	r3, [r7, #20]
 8009cec:	429a      	cmp	r2, r3
 8009cee:	d006      	beq.n	8009cfe <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8009cf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009cf4:	f043 0303 	orr.w	r3, r3, #3
 8009cf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009cfc:	e07d      	b.n	8009dfa <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009cfe:	6a3a      	ldr	r2, [r7, #32]
 8009d00:	69fb      	ldr	r3, [r7, #28]
 8009d02:	429a      	cmp	r2, r3
 8009d04:	d203      	bcs.n	8009d0e <create_name+0x1da>
 8009d06:	69ba      	ldr	r2, [r7, #24]
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	d123      	bne.n	8009d56 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8009d0e:	69fb      	ldr	r3, [r7, #28]
 8009d10:	2b0b      	cmp	r3, #11
 8009d12:	d106      	bne.n	8009d22 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009d14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d18:	f043 0303 	orr.w	r3, r3, #3
 8009d1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009d20:	e075      	b.n	8009e0e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009d22:	69ba      	ldr	r2, [r7, #24]
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	429a      	cmp	r2, r3
 8009d28:	d005      	beq.n	8009d36 <create_name+0x202>
 8009d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d2e:	f043 0303 	orr.w	r3, r3, #3
 8009d32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8009d36:	69ba      	ldr	r2, [r7, #24]
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	d866      	bhi.n	8009e0c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	61bb      	str	r3, [r7, #24]
 8009d42:	2308      	movs	r3, #8
 8009d44:	623b      	str	r3, [r7, #32]
 8009d46:	230b      	movs	r3, #11
 8009d48:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009d4a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009d4e:	009b      	lsls	r3, r3, #2
 8009d50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009d54:	e051      	b.n	8009dfa <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009d56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d58:	2b7f      	cmp	r3, #127	@ 0x7f
 8009d5a:	d914      	bls.n	8009d86 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009d5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d5e:	2100      	movs	r1, #0
 8009d60:	4618      	mov	r0, r3
 8009d62:	f001 fb17 	bl	800b394 <ff_convert>
 8009d66:	4603      	mov	r3, r0
 8009d68:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009d6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d004      	beq.n	8009d7a <create_name+0x246>
 8009d70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d72:	3b80      	subs	r3, #128	@ 0x80
 8009d74:	4a23      	ldr	r2, [pc, #140]	@ (8009e04 <create_name+0x2d0>)
 8009d76:	5cd3      	ldrb	r3, [r2, r3]
 8009d78:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009d7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d7e:	f043 0302 	orr.w	r3, r3, #2
 8009d82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009d86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d007      	beq.n	8009d9c <create_name+0x268>
 8009d8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d8e:	4619      	mov	r1, r3
 8009d90:	481d      	ldr	r0, [pc, #116]	@ (8009e08 <create_name+0x2d4>)
 8009d92:	f7fe fcab 	bl	80086ec <chk_chr>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d008      	beq.n	8009dae <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009d9c:	235f      	movs	r3, #95	@ 0x5f
 8009d9e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009da0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009da4:	f043 0303 	orr.w	r3, r3, #3
 8009da8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009dac:	e01b      	b.n	8009de6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009dae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009db0:	2b40      	cmp	r3, #64	@ 0x40
 8009db2:	d909      	bls.n	8009dc8 <create_name+0x294>
 8009db4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009db6:	2b5a      	cmp	r3, #90	@ 0x5a
 8009db8:	d806      	bhi.n	8009dc8 <create_name+0x294>
					b |= 2;
 8009dba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009dbe:	f043 0302 	orr.w	r3, r3, #2
 8009dc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009dc6:	e00e      	b.n	8009de6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009dc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009dca:	2b60      	cmp	r3, #96	@ 0x60
 8009dcc:	d90b      	bls.n	8009de6 <create_name+0x2b2>
 8009dce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009dd0:	2b7a      	cmp	r3, #122	@ 0x7a
 8009dd2:	d808      	bhi.n	8009de6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009dd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009dd8:	f043 0301 	orr.w	r3, r3, #1
 8009ddc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009de0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009de2:	3b20      	subs	r3, #32
 8009de4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009de6:	6a3b      	ldr	r3, [r7, #32]
 8009de8:	1c5a      	adds	r2, r3, #1
 8009dea:	623a      	str	r2, [r7, #32]
 8009dec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009dee:	b2d1      	uxtb	r1, r2
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	4413      	add	r3, r2
 8009df4:	460a      	mov	r2, r1
 8009df6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8009dfa:	e763      	b.n	8009cc4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8009dfc:	bf00      	nop
 8009dfe:	e006      	b.n	8009e0e <create_name+0x2da>
 8009e00:	0800e224 	.word	0x0800e224
 8009e04:	0800e2f0 	.word	0x0800e2f0
 8009e08:	0800e230 	.word	0x0800e230
			if (si > di) break;			/* No extension */
 8009e0c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009e14:	2be5      	cmp	r3, #229	@ 0xe5
 8009e16:	d103      	bne.n	8009e20 <create_name+0x2ec>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2205      	movs	r2, #5
 8009e1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8009e20:	69fb      	ldr	r3, [r7, #28]
 8009e22:	2b08      	cmp	r3, #8
 8009e24:	d104      	bne.n	8009e30 <create_name+0x2fc>
 8009e26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009e30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009e34:	f003 030c 	and.w	r3, r3, #12
 8009e38:	2b0c      	cmp	r3, #12
 8009e3a:	d005      	beq.n	8009e48 <create_name+0x314>
 8009e3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009e40:	f003 0303 	and.w	r3, r3, #3
 8009e44:	2b03      	cmp	r3, #3
 8009e46:	d105      	bne.n	8009e54 <create_name+0x320>
 8009e48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e4c:	f043 0302 	orr.w	r3, r3, #2
 8009e50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009e54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e58:	f003 0302 	and.w	r3, r3, #2
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d117      	bne.n	8009e90 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009e60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009e64:	f003 0303 	and.w	r3, r3, #3
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	d105      	bne.n	8009e78 <create_name+0x344>
 8009e6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e70:	f043 0310 	orr.w	r3, r3, #16
 8009e74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009e78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009e7c:	f003 030c 	and.w	r3, r3, #12
 8009e80:	2b04      	cmp	r3, #4
 8009e82:	d105      	bne.n	8009e90 <create_name+0x35c>
 8009e84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e88:	f043 0308 	orr.w	r3, r3, #8
 8009e8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009e96:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8009e9a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3728      	adds	r7, #40	@ 0x28
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b086      	sub	sp, #24
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009eb8:	e002      	b.n	8009ec0 <follow_path+0x1c>
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	603b      	str	r3, [r7, #0]
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	2b2f      	cmp	r3, #47	@ 0x2f
 8009ec6:	d0f8      	beq.n	8009eba <follow_path+0x16>
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	2b5c      	cmp	r3, #92	@ 0x5c
 8009ece:	d0f4      	beq.n	8009eba <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	2b1f      	cmp	r3, #31
 8009edc:	d80a      	bhi.n	8009ef4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2280      	movs	r2, #128	@ 0x80
 8009ee2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8009ee6:	2100      	movs	r1, #0
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f7ff f8fd 	bl	80090e8 <dir_sdi>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	75fb      	strb	r3, [r7, #23]
 8009ef2:	e048      	b.n	8009f86 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009ef4:	463b      	mov	r3, r7
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f7ff fe1b 	bl	8009b34 <create_name>
 8009efe:	4603      	mov	r3, r0
 8009f00:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009f02:	7dfb      	ldrb	r3, [r7, #23]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d139      	bne.n	8009f7c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f7ff fc5a 	bl	80097c2 <dir_find>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009f18:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009f1a:	7dfb      	ldrb	r3, [r7, #23]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d00a      	beq.n	8009f36 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009f20:	7dfb      	ldrb	r3, [r7, #23]
 8009f22:	2b04      	cmp	r3, #4
 8009f24:	d12c      	bne.n	8009f80 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009f26:	7afb      	ldrb	r3, [r7, #11]
 8009f28:	f003 0304 	and.w	r3, r3, #4
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d127      	bne.n	8009f80 <follow_path+0xdc>
 8009f30:	2305      	movs	r3, #5
 8009f32:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009f34:	e024      	b.n	8009f80 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009f36:	7afb      	ldrb	r3, [r7, #11]
 8009f38:	f003 0304 	and.w	r3, r3, #4
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d121      	bne.n	8009f84 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	799b      	ldrb	r3, [r3, #6]
 8009f44:	f003 0310 	and.w	r3, r3, #16
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d102      	bne.n	8009f52 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009f4c:	2305      	movs	r3, #5
 8009f4e:	75fb      	strb	r3, [r7, #23]
 8009f50:	e019      	b.n	8009f86 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	695b      	ldr	r3, [r3, #20]
 8009f5c:	68fa      	ldr	r2, [r7, #12]
 8009f5e:	8992      	ldrh	r2, [r2, #12]
 8009f60:	fbb3 f0f2 	udiv	r0, r3, r2
 8009f64:	fb00 f202 	mul.w	r2, r0, r2
 8009f68:	1a9b      	subs	r3, r3, r2
 8009f6a:	440b      	add	r3, r1
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	68f8      	ldr	r0, [r7, #12]
 8009f70:	f7ff fa60 	bl	8009434 <ld_clust>
 8009f74:	4602      	mov	r2, r0
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009f7a:	e7bb      	b.n	8009ef4 <follow_path+0x50>
			if (res != FR_OK) break;
 8009f7c:	bf00      	nop
 8009f7e:	e002      	b.n	8009f86 <follow_path+0xe2>
				break;
 8009f80:	bf00      	nop
 8009f82:	e000      	b.n	8009f86 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009f84:	bf00      	nop
			}
		}
	}

	return res;
 8009f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3718      	adds	r7, #24
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b087      	sub	sp, #28
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009f98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009f9c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d031      	beq.n	800a00a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	617b      	str	r3, [r7, #20]
 8009fac:	e002      	b.n	8009fb4 <get_ldnumber+0x24>
 8009fae:	697b      	ldr	r3, [r7, #20]
 8009fb0:	3301      	adds	r3, #1
 8009fb2:	617b      	str	r3, [r7, #20]
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	2b1f      	cmp	r3, #31
 8009fba:	d903      	bls.n	8009fc4 <get_ldnumber+0x34>
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	2b3a      	cmp	r3, #58	@ 0x3a
 8009fc2:	d1f4      	bne.n	8009fae <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009fc4:	697b      	ldr	r3, [r7, #20]
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	2b3a      	cmp	r3, #58	@ 0x3a
 8009fca:	d11c      	bne.n	800a006 <get_ldnumber+0x76>
			tp = *path;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	1c5a      	adds	r2, r3, #1
 8009fd6:	60fa      	str	r2, [r7, #12]
 8009fd8:	781b      	ldrb	r3, [r3, #0]
 8009fda:	3b30      	subs	r3, #48	@ 0x30
 8009fdc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	2b09      	cmp	r3, #9
 8009fe2:	d80e      	bhi.n	800a002 <get_ldnumber+0x72>
 8009fe4:	68fa      	ldr	r2, [r7, #12]
 8009fe6:	697b      	ldr	r3, [r7, #20]
 8009fe8:	429a      	cmp	r2, r3
 8009fea:	d10a      	bne.n	800a002 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d107      	bne.n	800a002 <get_ldnumber+0x72>
					vol = (int)i;
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009ff6:	697b      	ldr	r3, [r7, #20]
 8009ff8:	3301      	adds	r3, #1
 8009ffa:	617b      	str	r3, [r7, #20]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	697a      	ldr	r2, [r7, #20]
 800a000:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	e002      	b.n	800a00c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a006:	2300      	movs	r3, #0
 800a008:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a00a:	693b      	ldr	r3, [r7, #16]
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	371c      	adds	r7, #28
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b082      	sub	sp, #8
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2200      	movs	r2, #0
 800a026:	70da      	strb	r2, [r3, #3]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a02e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a030:	6839      	ldr	r1, [r7, #0]
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f7fe fcea 	bl	8008a0c <move_window>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d001      	beq.n	800a042 <check_fs+0x2a>
 800a03e:	2304      	movs	r3, #4
 800a040:	e038      	b.n	800a0b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	3338      	adds	r3, #56	@ 0x38
 800a046:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a04a:	4618      	mov	r0, r3
 800a04c:	f7fe fa68 	bl	8008520 <ld_word>
 800a050:	4603      	mov	r3, r0
 800a052:	461a      	mov	r2, r3
 800a054:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a058:	429a      	cmp	r2, r3
 800a05a:	d001      	beq.n	800a060 <check_fs+0x48>
 800a05c:	2303      	movs	r3, #3
 800a05e:	e029      	b.n	800a0b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a066:	2be9      	cmp	r3, #233	@ 0xe9
 800a068:	d009      	beq.n	800a07e <check_fs+0x66>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a070:	2beb      	cmp	r3, #235	@ 0xeb
 800a072:	d11e      	bne.n	800a0b2 <check_fs+0x9a>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800a07a:	2b90      	cmp	r3, #144	@ 0x90
 800a07c:	d119      	bne.n	800a0b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	3338      	adds	r3, #56	@ 0x38
 800a082:	3336      	adds	r3, #54	@ 0x36
 800a084:	4618      	mov	r0, r3
 800a086:	f7fe fa64 	bl	8008552 <ld_dword>
 800a08a:	4603      	mov	r3, r0
 800a08c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a090:	4a0a      	ldr	r2, [pc, #40]	@ (800a0bc <check_fs+0xa4>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d101      	bne.n	800a09a <check_fs+0x82>
 800a096:	2300      	movs	r3, #0
 800a098:	e00c      	b.n	800a0b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	3338      	adds	r3, #56	@ 0x38
 800a09e:	3352      	adds	r3, #82	@ 0x52
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f7fe fa56 	bl	8008552 <ld_dword>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	4a05      	ldr	r2, [pc, #20]	@ (800a0c0 <check_fs+0xa8>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d101      	bne.n	800a0b2 <check_fs+0x9a>
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	e000      	b.n	800a0b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a0b2:	2302      	movs	r3, #2
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3708      	adds	r7, #8
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	00544146 	.word	0x00544146
 800a0c0:	33544146 	.word	0x33544146

0800a0c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b096      	sub	sp, #88	@ 0x58
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	60b9      	str	r1, [r7, #8]
 800a0ce:	4613      	mov	r3, r2
 800a0d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a0d8:	68f8      	ldr	r0, [r7, #12]
 800a0da:	f7ff ff59 	bl	8009f90 <get_ldnumber>
 800a0de:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a0e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	da01      	bge.n	800a0ea <find_volume+0x26>
 800a0e6:	230b      	movs	r3, #11
 800a0e8:	e262      	b.n	800a5b0 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a0ea:	4a9f      	ldr	r2, [pc, #636]	@ (800a368 <find_volume+0x2a4>)
 800a0ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a0f2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a0f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d101      	bne.n	800a0fe <find_volume+0x3a>
 800a0fa:	230c      	movs	r3, #12
 800a0fc:	e258      	b.n	800a5b0 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a102:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a104:	79fb      	ldrb	r3, [r7, #7]
 800a106:	f023 0301 	bic.w	r3, r3, #1
 800a10a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a10c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a10e:	781b      	ldrb	r3, [r3, #0]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d01a      	beq.n	800a14a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a116:	785b      	ldrb	r3, [r3, #1]
 800a118:	4618      	mov	r0, r3
 800a11a:	f7fe f963 	bl	80083e4 <disk_status>
 800a11e:	4603      	mov	r3, r0
 800a120:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a124:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a128:	f003 0301 	and.w	r3, r3, #1
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d10c      	bne.n	800a14a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a130:	79fb      	ldrb	r3, [r7, #7]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d007      	beq.n	800a146 <find_volume+0x82>
 800a136:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a13a:	f003 0304 	and.w	r3, r3, #4
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d001      	beq.n	800a146 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a142:	230a      	movs	r3, #10
 800a144:	e234      	b.n	800a5b0 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800a146:	2300      	movs	r3, #0
 800a148:	e232      	b.n	800a5b0 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a14a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a14c:	2200      	movs	r2, #0
 800a14e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a152:	b2da      	uxtb	r2, r3
 800a154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a156:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a15a:	785b      	ldrb	r3, [r3, #1]
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7fe f95b 	bl	8008418 <disk_initialize>
 800a162:	4603      	mov	r3, r0
 800a164:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a168:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a16c:	f003 0301 	and.w	r3, r3, #1
 800a170:	2b00      	cmp	r3, #0
 800a172:	d001      	beq.n	800a178 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a174:	2303      	movs	r3, #3
 800a176:	e21b      	b.n	800a5b0 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a178:	79fb      	ldrb	r3, [r7, #7]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d007      	beq.n	800a18e <find_volume+0xca>
 800a17e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a182:	f003 0304 	and.w	r3, r3, #4
 800a186:	2b00      	cmp	r3, #0
 800a188:	d001      	beq.n	800a18e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a18a:	230a      	movs	r3, #10
 800a18c:	e210      	b.n	800a5b0 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a18e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a190:	7858      	ldrb	r0, [r3, #1]
 800a192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a194:	330c      	adds	r3, #12
 800a196:	461a      	mov	r2, r3
 800a198:	2102      	movs	r1, #2
 800a19a:	f7fe f9a3 	bl	80084e4 <disk_ioctl>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d001      	beq.n	800a1a8 <find_volume+0xe4>
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e203      	b.n	800a5b0 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800a1a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1aa:	899b      	ldrh	r3, [r3, #12]
 800a1ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1b0:	d80d      	bhi.n	800a1ce <find_volume+0x10a>
 800a1b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1b4:	899b      	ldrh	r3, [r3, #12]
 800a1b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1ba:	d308      	bcc.n	800a1ce <find_volume+0x10a>
 800a1bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1be:	899b      	ldrh	r3, [r3, #12]
 800a1c0:	461a      	mov	r2, r3
 800a1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1c4:	899b      	ldrh	r3, [r3, #12]
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	4013      	ands	r3, r2
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d001      	beq.n	800a1d2 <find_volume+0x10e>
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e1ee      	b.n	800a5b0 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a1d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a1d8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a1da:	f7ff ff1d 	bl	800a018 <check_fs>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a1e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a1e8:	2b02      	cmp	r3, #2
 800a1ea:	d149      	bne.n	800a280 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1f0:	e01e      	b.n	800a230 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a1f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1f4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a1f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1fa:	011b      	lsls	r3, r3, #4
 800a1fc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a200:	4413      	add	r3, r2
 800a202:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a206:	3304      	adds	r3, #4
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d006      	beq.n	800a21c <find_volume+0x158>
 800a20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a210:	3308      	adds	r3, #8
 800a212:	4618      	mov	r0, r3
 800a214:	f7fe f99d 	bl	8008552 <ld_dword>
 800a218:	4602      	mov	r2, r0
 800a21a:	e000      	b.n	800a21e <find_volume+0x15a>
 800a21c:	2200      	movs	r2, #0
 800a21e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	3358      	adds	r3, #88	@ 0x58
 800a224:	443b      	add	r3, r7
 800a226:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a22a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a22c:	3301      	adds	r3, #1
 800a22e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a230:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a232:	2b03      	cmp	r3, #3
 800a234:	d9dd      	bls.n	800a1f2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a236:	2300      	movs	r3, #0
 800a238:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a23a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d002      	beq.n	800a246 <find_volume+0x182>
 800a240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a242:	3b01      	subs	r3, #1
 800a244:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	3358      	adds	r3, #88	@ 0x58
 800a24c:	443b      	add	r3, r7
 800a24e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a252:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a254:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a256:	2b00      	cmp	r3, #0
 800a258:	d005      	beq.n	800a266 <find_volume+0x1a2>
 800a25a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a25c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a25e:	f7ff fedb 	bl	800a018 <check_fs>
 800a262:	4603      	mov	r3, r0
 800a264:	e000      	b.n	800a268 <find_volume+0x1a4>
 800a266:	2303      	movs	r3, #3
 800a268:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a26c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a270:	2b01      	cmp	r3, #1
 800a272:	d905      	bls.n	800a280 <find_volume+0x1bc>
 800a274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a276:	3301      	adds	r3, #1
 800a278:	643b      	str	r3, [r7, #64]	@ 0x40
 800a27a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a27c:	2b03      	cmp	r3, #3
 800a27e:	d9e2      	bls.n	800a246 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a280:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a284:	2b04      	cmp	r3, #4
 800a286:	d101      	bne.n	800a28c <find_volume+0x1c8>
 800a288:	2301      	movs	r3, #1
 800a28a:	e191      	b.n	800a5b0 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a28c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a290:	2b01      	cmp	r3, #1
 800a292:	d901      	bls.n	800a298 <find_volume+0x1d4>
 800a294:	230d      	movs	r3, #13
 800a296:	e18b      	b.n	800a5b0 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a29a:	3338      	adds	r3, #56	@ 0x38
 800a29c:	330b      	adds	r3, #11
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f7fe f93e 	bl	8008520 <ld_word>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	461a      	mov	r2, r3
 800a2a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2aa:	899b      	ldrh	r3, [r3, #12]
 800a2ac:	429a      	cmp	r2, r3
 800a2ae:	d001      	beq.n	800a2b4 <find_volume+0x1f0>
 800a2b0:	230d      	movs	r3, #13
 800a2b2:	e17d      	b.n	800a5b0 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2b6:	3338      	adds	r3, #56	@ 0x38
 800a2b8:	3316      	adds	r3, #22
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7fe f930 	bl	8008520 <ld_word>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a2c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d106      	bne.n	800a2d8 <find_volume+0x214>
 800a2ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2cc:	3338      	adds	r3, #56	@ 0x38
 800a2ce:	3324      	adds	r3, #36	@ 0x24
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f7fe f93e 	bl	8008552 <ld_dword>
 800a2d6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a2d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a2dc:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a2de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2e0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800a2e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2e6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a2e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ea:	789b      	ldrb	r3, [r3, #2]
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d005      	beq.n	800a2fc <find_volume+0x238>
 800a2f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2f2:	789b      	ldrb	r3, [r3, #2]
 800a2f4:	2b02      	cmp	r3, #2
 800a2f6:	d001      	beq.n	800a2fc <find_volume+0x238>
 800a2f8:	230d      	movs	r3, #13
 800a2fa:	e159      	b.n	800a5b0 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a2fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2fe:	789b      	ldrb	r3, [r3, #2]
 800a300:	461a      	mov	r2, r3
 800a302:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a304:	fb02 f303 	mul.w	r3, r2, r3
 800a308:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a30a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a30c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a310:	461a      	mov	r2, r3
 800a312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a314:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a318:	895b      	ldrh	r3, [r3, #10]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d008      	beq.n	800a330 <find_volume+0x26c>
 800a31e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a320:	895b      	ldrh	r3, [r3, #10]
 800a322:	461a      	mov	r2, r3
 800a324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a326:	895b      	ldrh	r3, [r3, #10]
 800a328:	3b01      	subs	r3, #1
 800a32a:	4013      	ands	r3, r2
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d001      	beq.n	800a334 <find_volume+0x270>
 800a330:	230d      	movs	r3, #13
 800a332:	e13d      	b.n	800a5b0 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a336:	3338      	adds	r3, #56	@ 0x38
 800a338:	3311      	adds	r3, #17
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7fe f8f0 	bl	8008520 <ld_word>
 800a340:	4603      	mov	r3, r0
 800a342:	461a      	mov	r2, r3
 800a344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a346:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a34a:	891b      	ldrh	r3, [r3, #8]
 800a34c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a34e:	8992      	ldrh	r2, [r2, #12]
 800a350:	0952      	lsrs	r2, r2, #5
 800a352:	b292      	uxth	r2, r2
 800a354:	fbb3 f1f2 	udiv	r1, r3, r2
 800a358:	fb01 f202 	mul.w	r2, r1, r2
 800a35c:	1a9b      	subs	r3, r3, r2
 800a35e:	b29b      	uxth	r3, r3
 800a360:	2b00      	cmp	r3, #0
 800a362:	d003      	beq.n	800a36c <find_volume+0x2a8>
 800a364:	230d      	movs	r3, #13
 800a366:	e123      	b.n	800a5b0 <find_volume+0x4ec>
 800a368:	200446f0 	.word	0x200446f0

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a36c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a36e:	3338      	adds	r3, #56	@ 0x38
 800a370:	3313      	adds	r3, #19
 800a372:	4618      	mov	r0, r3
 800a374:	f7fe f8d4 	bl	8008520 <ld_word>
 800a378:	4603      	mov	r3, r0
 800a37a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a37c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d106      	bne.n	800a390 <find_volume+0x2cc>
 800a382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a384:	3338      	adds	r3, #56	@ 0x38
 800a386:	3320      	adds	r3, #32
 800a388:	4618      	mov	r0, r3
 800a38a:	f7fe f8e2 	bl	8008552 <ld_dword>
 800a38e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a392:	3338      	adds	r3, #56	@ 0x38
 800a394:	330e      	adds	r3, #14
 800a396:	4618      	mov	r0, r3
 800a398:	f7fe f8c2 	bl	8008520 <ld_word>
 800a39c:	4603      	mov	r3, r0
 800a39e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a3a0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d101      	bne.n	800a3aa <find_volume+0x2e6>
 800a3a6:	230d      	movs	r3, #13
 800a3a8:	e102      	b.n	800a5b0 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a3aa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a3ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3ae:	4413      	add	r3, r2
 800a3b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a3b2:	8911      	ldrh	r1, [r2, #8]
 800a3b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a3b6:	8992      	ldrh	r2, [r2, #12]
 800a3b8:	0952      	lsrs	r2, r2, #5
 800a3ba:	b292      	uxth	r2, r2
 800a3bc:	fbb1 f2f2 	udiv	r2, r1, r2
 800a3c0:	b292      	uxth	r2, r2
 800a3c2:	4413      	add	r3, r2
 800a3c4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a3c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d201      	bcs.n	800a3d2 <find_volume+0x30e>
 800a3ce:	230d      	movs	r3, #13
 800a3d0:	e0ee      	b.n	800a5b0 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a3d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3d6:	1ad3      	subs	r3, r2, r3
 800a3d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a3da:	8952      	ldrh	r2, [r2, #10]
 800a3dc:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3e0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a3e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d101      	bne.n	800a3ec <find_volume+0x328>
 800a3e8:	230d      	movs	r3, #13
 800a3ea:	e0e1      	b.n	800a5b0 <find_volume+0x4ec>
		fmt = FS_FAT32;
 800a3ec:	2303      	movs	r3, #3
 800a3ee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a3f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3f4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	d802      	bhi.n	800a402 <find_volume+0x33e>
 800a3fc:	2302      	movs	r3, #2
 800a3fe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a404:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a408:	4293      	cmp	r3, r2
 800a40a:	d802      	bhi.n	800a412 <find_volume+0x34e>
 800a40c:	2301      	movs	r3, #1
 800a40e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a414:	1c9a      	adds	r2, r3, #2
 800a416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a418:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800a41a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a41e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a420:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a422:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a424:	441a      	add	r2, r3
 800a426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a428:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800a42a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a42c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a42e:	441a      	add	r2, r3
 800a430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a432:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800a434:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a438:	2b03      	cmp	r3, #3
 800a43a:	d11e      	bne.n	800a47a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a43e:	3338      	adds	r3, #56	@ 0x38
 800a440:	332a      	adds	r3, #42	@ 0x2a
 800a442:	4618      	mov	r0, r3
 800a444:	f7fe f86c 	bl	8008520 <ld_word>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d001      	beq.n	800a452 <find_volume+0x38e>
 800a44e:	230d      	movs	r3, #13
 800a450:	e0ae      	b.n	800a5b0 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a454:	891b      	ldrh	r3, [r3, #8]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d001      	beq.n	800a45e <find_volume+0x39a>
 800a45a:	230d      	movs	r3, #13
 800a45c:	e0a8      	b.n	800a5b0 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a45e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a460:	3338      	adds	r3, #56	@ 0x38
 800a462:	332c      	adds	r3, #44	@ 0x2c
 800a464:	4618      	mov	r0, r3
 800a466:	f7fe f874 	bl	8008552 <ld_dword>
 800a46a:	4602      	mov	r2, r0
 800a46c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a472:	69db      	ldr	r3, [r3, #28]
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	647b      	str	r3, [r7, #68]	@ 0x44
 800a478:	e01f      	b.n	800a4ba <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a47c:	891b      	ldrh	r3, [r3, #8]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d101      	bne.n	800a486 <find_volume+0x3c2>
 800a482:	230d      	movs	r3, #13
 800a484:	e094      	b.n	800a5b0 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a488:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a48a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a48c:	441a      	add	r2, r3
 800a48e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a490:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a492:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a496:	2b02      	cmp	r3, #2
 800a498:	d103      	bne.n	800a4a2 <find_volume+0x3de>
 800a49a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a49c:	69db      	ldr	r3, [r3, #28]
 800a49e:	005b      	lsls	r3, r3, #1
 800a4a0:	e00a      	b.n	800a4b8 <find_volume+0x3f4>
 800a4a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4a4:	69da      	ldr	r2, [r3, #28]
 800a4a6:	4613      	mov	r3, r2
 800a4a8:	005b      	lsls	r3, r3, #1
 800a4aa:	4413      	add	r3, r2
 800a4ac:	085a      	lsrs	r2, r3, #1
 800a4ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4b0:	69db      	ldr	r3, [r3, #28]
 800a4b2:	f003 0301 	and.w	r3, r3, #1
 800a4b6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a4b8:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a4ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4bc:	6a1a      	ldr	r2, [r3, #32]
 800a4be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4c0:	899b      	ldrh	r3, [r3, #12]
 800a4c2:	4619      	mov	r1, r3
 800a4c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4c6:	440b      	add	r3, r1
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a4cc:	8989      	ldrh	r1, [r1, #12]
 800a4ce:	fbb3 f3f1 	udiv	r3, r3, r1
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	d201      	bcs.n	800a4da <find_volume+0x416>
 800a4d6:	230d      	movs	r3, #13
 800a4d8:	e06a      	b.n	800a5b0 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a4da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a4e0:	619a      	str	r2, [r3, #24]
 800a4e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e4:	699a      	ldr	r2, [r3, #24]
 800a4e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800a4ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ec:	2280      	movs	r2, #128	@ 0x80
 800a4ee:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a4f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a4f4:	2b03      	cmp	r3, #3
 800a4f6:	d149      	bne.n	800a58c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a4f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4fa:	3338      	adds	r3, #56	@ 0x38
 800a4fc:	3330      	adds	r3, #48	@ 0x30
 800a4fe:	4618      	mov	r0, r3
 800a500:	f7fe f80e 	bl	8008520 <ld_word>
 800a504:	4603      	mov	r3, r0
 800a506:	2b01      	cmp	r3, #1
 800a508:	d140      	bne.n	800a58c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a50a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a50c:	3301      	adds	r3, #1
 800a50e:	4619      	mov	r1, r3
 800a510:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a512:	f7fe fa7b 	bl	8008a0c <move_window>
 800a516:	4603      	mov	r3, r0
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d137      	bne.n	800a58c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800a51c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a51e:	2200      	movs	r2, #0
 800a520:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a524:	3338      	adds	r3, #56	@ 0x38
 800a526:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a52a:	4618      	mov	r0, r3
 800a52c:	f7fd fff8 	bl	8008520 <ld_word>
 800a530:	4603      	mov	r3, r0
 800a532:	461a      	mov	r2, r3
 800a534:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a538:	429a      	cmp	r2, r3
 800a53a:	d127      	bne.n	800a58c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a53c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a53e:	3338      	adds	r3, #56	@ 0x38
 800a540:	4618      	mov	r0, r3
 800a542:	f7fe f806 	bl	8008552 <ld_dword>
 800a546:	4603      	mov	r3, r0
 800a548:	4a1b      	ldr	r2, [pc, #108]	@ (800a5b8 <find_volume+0x4f4>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d11e      	bne.n	800a58c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a54e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a550:	3338      	adds	r3, #56	@ 0x38
 800a552:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a556:	4618      	mov	r0, r3
 800a558:	f7fd fffb 	bl	8008552 <ld_dword>
 800a55c:	4603      	mov	r3, r0
 800a55e:	4a17      	ldr	r2, [pc, #92]	@ (800a5bc <find_volume+0x4f8>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d113      	bne.n	800a58c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a566:	3338      	adds	r3, #56	@ 0x38
 800a568:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800a56c:	4618      	mov	r0, r3
 800a56e:	f7fd fff0 	bl	8008552 <ld_dword>
 800a572:	4602      	mov	r2, r0
 800a574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a576:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a57a:	3338      	adds	r3, #56	@ 0x38
 800a57c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800a580:	4618      	mov	r0, r3
 800a582:	f7fd ffe6 	bl	8008552 <ld_dword>
 800a586:	4602      	mov	r2, r0
 800a588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a58a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a58e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a592:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a594:	4b0a      	ldr	r3, [pc, #40]	@ (800a5c0 <find_volume+0x4fc>)
 800a596:	881b      	ldrh	r3, [r3, #0]
 800a598:	3301      	adds	r3, #1
 800a59a:	b29a      	uxth	r2, r3
 800a59c:	4b08      	ldr	r3, [pc, #32]	@ (800a5c0 <find_volume+0x4fc>)
 800a59e:	801a      	strh	r2, [r3, #0]
 800a5a0:	4b07      	ldr	r3, [pc, #28]	@ (800a5c0 <find_volume+0x4fc>)
 800a5a2:	881a      	ldrh	r2, [r3, #0]
 800a5a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5a6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a5a8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a5aa:	f7fe f9c7 	bl	800893c <clear_lock>
#endif
	return FR_OK;
 800a5ae:	2300      	movs	r3, #0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3758      	adds	r7, #88	@ 0x58
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}
 800a5b8:	41615252 	.word	0x41615252
 800a5bc:	61417272 	.word	0x61417272
 800a5c0:	200446f4 	.word	0x200446f4

0800a5c4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b084      	sub	sp, #16
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a5ce:	2309      	movs	r3, #9
 800a5d0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d01c      	beq.n	800a612 <validate+0x4e>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d018      	beq.n	800a612 <validate+0x4e>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d013      	beq.n	800a612 <validate+0x4e>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	889a      	ldrh	r2, [r3, #4]
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	88db      	ldrh	r3, [r3, #6]
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d10c      	bne.n	800a612 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	785b      	ldrb	r3, [r3, #1]
 800a5fe:	4618      	mov	r0, r3
 800a600:	f7fd fef0 	bl	80083e4 <disk_status>
 800a604:	4603      	mov	r3, r0
 800a606:	f003 0301 	and.w	r3, r3, #1
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d101      	bne.n	800a612 <validate+0x4e>
			res = FR_OK;
 800a60e:	2300      	movs	r3, #0
 800a610:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a612:	7bfb      	ldrb	r3, [r7, #15]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d102      	bne.n	800a61e <validate+0x5a>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	e000      	b.n	800a620 <validate+0x5c>
 800a61e:	2300      	movs	r3, #0
 800a620:	683a      	ldr	r2, [r7, #0]
 800a622:	6013      	str	r3, [r2, #0]
	return res;
 800a624:	7bfb      	ldrb	r3, [r7, #15]
}
 800a626:	4618      	mov	r0, r3
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
	...

0800a630 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b088      	sub	sp, #32
 800a634:	af00      	add	r7, sp, #0
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	4613      	mov	r3, r2
 800a63c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a642:	f107 0310 	add.w	r3, r7, #16
 800a646:	4618      	mov	r0, r3
 800a648:	f7ff fca2 	bl	8009f90 <get_ldnumber>
 800a64c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a64e:	69fb      	ldr	r3, [r7, #28]
 800a650:	2b00      	cmp	r3, #0
 800a652:	da01      	bge.n	800a658 <f_mount+0x28>
 800a654:	230b      	movs	r3, #11
 800a656:	e02b      	b.n	800a6b0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a658:	4a17      	ldr	r2, [pc, #92]	@ (800a6b8 <f_mount+0x88>)
 800a65a:	69fb      	ldr	r3, [r7, #28]
 800a65c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a660:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a662:	69bb      	ldr	r3, [r7, #24]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d005      	beq.n	800a674 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a668:	69b8      	ldr	r0, [r7, #24]
 800a66a:	f7fe f967 	bl	800893c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a66e:	69bb      	ldr	r3, [r7, #24]
 800a670:	2200      	movs	r2, #0
 800a672:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d002      	beq.n	800a680 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2200      	movs	r2, #0
 800a67e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a680:	68fa      	ldr	r2, [r7, #12]
 800a682:	490d      	ldr	r1, [pc, #52]	@ (800a6b8 <f_mount+0x88>)
 800a684:	69fb      	ldr	r3, [r7, #28]
 800a686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d002      	beq.n	800a696 <f_mount+0x66>
 800a690:	79fb      	ldrb	r3, [r7, #7]
 800a692:	2b01      	cmp	r3, #1
 800a694:	d001      	beq.n	800a69a <f_mount+0x6a>
 800a696:	2300      	movs	r3, #0
 800a698:	e00a      	b.n	800a6b0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a69a:	f107 010c 	add.w	r1, r7, #12
 800a69e:	f107 0308 	add.w	r3, r7, #8
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f7ff fd0d 	bl	800a0c4 <find_volume>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a6ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	3720      	adds	r7, #32
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	200446f0 	.word	0x200446f0

0800a6bc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b09a      	sub	sp, #104	@ 0x68
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	60f8      	str	r0, [r7, #12]
 800a6c4:	60b9      	str	r1, [r7, #8]
 800a6c6:	4613      	mov	r3, r2
 800a6c8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d101      	bne.n	800a6d4 <f_open+0x18>
 800a6d0:	2309      	movs	r3, #9
 800a6d2:	e1c7      	b.n	800aa64 <f_open+0x3a8>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a6d4:	79fb      	ldrb	r3, [r7, #7]
 800a6d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a6da:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a6dc:	79fa      	ldrb	r2, [r7, #7]
 800a6de:	f107 0110 	add.w	r1, r7, #16
 800a6e2:	f107 0308 	add.w	r3, r7, #8
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7ff fcec 	bl	800a0c4 <find_volume>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800a6f2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	f040 81ab 	bne.w	800aa52 <f_open+0x396>
		dj.obj.fs = fs;
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800a700:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a704:	f000 ff0c 	bl	800b520 <ff_memalloc>
 800a708:	65b8      	str	r0, [r7, #88]	@ 0x58
 800a70a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d101      	bne.n	800a714 <f_open+0x58>
 800a710:	2311      	movs	r3, #17
 800a712:	e1a7      	b.n	800aa64 <f_open+0x3a8>
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a718:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800a71a:	68ba      	ldr	r2, [r7, #8]
 800a71c:	f107 0314 	add.w	r3, r7, #20
 800a720:	4611      	mov	r1, r2
 800a722:	4618      	mov	r0, r3
 800a724:	f7ff fbbe 	bl	8009ea4 <follow_path>
 800a728:	4603      	mov	r3, r0
 800a72a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a72e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a732:	2b00      	cmp	r3, #0
 800a734:	d118      	bne.n	800a768 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a736:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a73a:	b25b      	sxtb	r3, r3
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	da03      	bge.n	800a748 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800a740:	2306      	movs	r3, #6
 800a742:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a746:	e00f      	b.n	800a768 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a748:	79fb      	ldrb	r3, [r7, #7]
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	bf8c      	ite	hi
 800a74e:	2301      	movhi	r3, #1
 800a750:	2300      	movls	r3, #0
 800a752:	b2db      	uxtb	r3, r3
 800a754:	461a      	mov	r2, r3
 800a756:	f107 0314 	add.w	r3, r7, #20
 800a75a:	4611      	mov	r1, r2
 800a75c:	4618      	mov	r0, r3
 800a75e:	f7fd ffe1 	bl	8008724 <chk_lock>
 800a762:	4603      	mov	r3, r0
 800a764:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a768:	79fb      	ldrb	r3, [r7, #7]
 800a76a:	f003 031c 	and.w	r3, r3, #28
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d07f      	beq.n	800a872 <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800a772:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a776:	2b00      	cmp	r3, #0
 800a778:	d017      	beq.n	800a7aa <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a77a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a77e:	2b04      	cmp	r3, #4
 800a780:	d10e      	bne.n	800a7a0 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a782:	f7fe f82b 	bl	80087dc <enq_lock>
 800a786:	4603      	mov	r3, r0
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d006      	beq.n	800a79a <f_open+0xde>
 800a78c:	f107 0314 	add.w	r3, r7, #20
 800a790:	4618      	mov	r0, r3
 800a792:	f7ff f8d7 	bl	8009944 <dir_register>
 800a796:	4603      	mov	r3, r0
 800a798:	e000      	b.n	800a79c <f_open+0xe0>
 800a79a:	2312      	movs	r3, #18
 800a79c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a7a0:	79fb      	ldrb	r3, [r7, #7]
 800a7a2:	f043 0308 	orr.w	r3, r3, #8
 800a7a6:	71fb      	strb	r3, [r7, #7]
 800a7a8:	e010      	b.n	800a7cc <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a7aa:	7ebb      	ldrb	r3, [r7, #26]
 800a7ac:	f003 0311 	and.w	r3, r3, #17
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d003      	beq.n	800a7bc <f_open+0x100>
					res = FR_DENIED;
 800a7b4:	2307      	movs	r3, #7
 800a7b6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a7ba:	e007      	b.n	800a7cc <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a7bc:	79fb      	ldrb	r3, [r7, #7]
 800a7be:	f003 0304 	and.w	r3, r3, #4
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d002      	beq.n	800a7cc <f_open+0x110>
 800a7c6:	2308      	movs	r3, #8
 800a7c8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a7cc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d168      	bne.n	800a8a6 <f_open+0x1ea>
 800a7d4:	79fb      	ldrb	r3, [r7, #7]
 800a7d6:	f003 0308 	and.w	r3, r3, #8
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d063      	beq.n	800a8a6 <f_open+0x1ea>
				dw = GET_FATTIME();
 800a7de:	f7fd fdf9 	bl	80083d4 <get_fattime>
 800a7e2:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a7e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7e6:	330e      	adds	r3, #14
 800a7e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f7fd feef 	bl	80085ce <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a7f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7f2:	3316      	adds	r3, #22
 800a7f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7fd fee9 	bl	80085ce <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a7fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7fe:	330b      	adds	r3, #11
 800a800:	2220      	movs	r2, #32
 800a802:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a808:	4611      	mov	r1, r2
 800a80a:	4618      	mov	r0, r3
 800a80c:	f7fe fe12 	bl	8009434 <ld_clust>
 800a810:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a816:	2200      	movs	r2, #0
 800a818:	4618      	mov	r0, r3
 800a81a:	f7fe fe2a 	bl	8009472 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a81e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a820:	331c      	adds	r3, #28
 800a822:	2100      	movs	r1, #0
 800a824:	4618      	mov	r0, r3
 800a826:	f7fd fed2 	bl	80085ce <st_dword>
					fs->wflag = 1;
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	2201      	movs	r2, #1
 800a82e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a830:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a832:	2b00      	cmp	r3, #0
 800a834:	d037      	beq.n	800a8a6 <f_open+0x1ea>
						dw = fs->winsect;
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a83a:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800a83c:	f107 0314 	add.w	r3, r7, #20
 800a840:	2200      	movs	r2, #0
 800a842:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a844:	4618      	mov	r0, r3
 800a846:	f7fe fb1a 	bl	8008e7e <remove_chain>
 800a84a:	4603      	mov	r3, r0
 800a84c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800a850:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a854:	2b00      	cmp	r3, #0
 800a856:	d126      	bne.n	800a8a6 <f_open+0x1ea>
							res = move_window(fs, dw);
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a85c:	4618      	mov	r0, r3
 800a85e:	f7fe f8d5 	bl	8008a0c <move_window>
 800a862:	4603      	mov	r3, r0
 800a864:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a868:	693b      	ldr	r3, [r7, #16]
 800a86a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a86c:	3a01      	subs	r2, #1
 800a86e:	615a      	str	r2, [r3, #20]
 800a870:	e019      	b.n	800a8a6 <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a872:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a876:	2b00      	cmp	r3, #0
 800a878:	d115      	bne.n	800a8a6 <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a87a:	7ebb      	ldrb	r3, [r7, #26]
 800a87c:	f003 0310 	and.w	r3, r3, #16
 800a880:	2b00      	cmp	r3, #0
 800a882:	d003      	beq.n	800a88c <f_open+0x1d0>
					res = FR_NO_FILE;
 800a884:	2304      	movs	r3, #4
 800a886:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a88a:	e00c      	b.n	800a8a6 <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a88c:	79fb      	ldrb	r3, [r7, #7]
 800a88e:	f003 0302 	and.w	r3, r3, #2
 800a892:	2b00      	cmp	r3, #0
 800a894:	d007      	beq.n	800a8a6 <f_open+0x1ea>
 800a896:	7ebb      	ldrb	r3, [r7, #26]
 800a898:	f003 0301 	and.w	r3, r3, #1
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d002      	beq.n	800a8a6 <f_open+0x1ea>
						res = FR_DENIED;
 800a8a0:	2307      	movs	r3, #7
 800a8a2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800a8a6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d126      	bne.n	800a8fc <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a8ae:	79fb      	ldrb	r3, [r7, #7]
 800a8b0:	f003 0308 	and.w	r3, r3, #8
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d003      	beq.n	800a8c0 <f_open+0x204>
				mode |= FA_MODIFIED;
 800a8b8:	79fb      	ldrb	r3, [r7, #7]
 800a8ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8be:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800a8c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a8ce:	79fb      	ldrb	r3, [r7, #7]
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	bf8c      	ite	hi
 800a8d4:	2301      	movhi	r3, #1
 800a8d6:	2300      	movls	r3, #0
 800a8d8:	b2db      	uxtb	r3, r3
 800a8da:	461a      	mov	r2, r3
 800a8dc:	f107 0314 	add.w	r3, r7, #20
 800a8e0:	4611      	mov	r1, r2
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f7fd ff9c 	bl	8008820 <inc_lock>
 800a8e8:	4602      	mov	r2, r0
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	691b      	ldr	r3, [r3, #16]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d102      	bne.n	800a8fc <f_open+0x240>
 800a8f6:	2302      	movs	r3, #2
 800a8f8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a8fc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a900:	2b00      	cmp	r3, #0
 800a902:	f040 80a3 	bne.w	800aa4c <f_open+0x390>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a90a:	4611      	mov	r1, r2
 800a90c:	4618      	mov	r0, r3
 800a90e:	f7fe fd91 	bl	8009434 <ld_clust>
 800a912:	4602      	mov	r2, r0
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a91a:	331c      	adds	r3, #28
 800a91c:	4618      	mov	r0, r3
 800a91e:	f7fd fe18 	bl	8008552 <ld_dword>
 800a922:	4602      	mov	r2, r0
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	2200      	movs	r2, #0
 800a92c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a92e:	693a      	ldr	r2, [r7, #16]
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a934:	693b      	ldr	r3, [r7, #16]
 800a936:	88da      	ldrh	r2, [r3, #6]
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	79fa      	ldrb	r2, [r7, #7]
 800a940:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	2200      	movs	r2, #0
 800a946:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	2200      	movs	r2, #0
 800a94c:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2200      	movs	r2, #0
 800a952:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	3330      	adds	r3, #48	@ 0x30
 800a958:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a95c:	2100      	movs	r1, #0
 800a95e:	4618      	mov	r0, r3
 800a960:	f7fd fe82 	bl	8008668 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a964:	79fb      	ldrb	r3, [r7, #7]
 800a966:	f003 0320 	and.w	r3, r3, #32
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d06e      	beq.n	800aa4c <f_open+0x390>
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	68db      	ldr	r3, [r3, #12]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d06a      	beq.n	800aa4c <f_open+0x390>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	68da      	ldr	r2, [r3, #12]
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	895b      	ldrh	r3, [r3, #10]
 800a982:	461a      	mov	r2, r3
 800a984:	693b      	ldr	r3, [r7, #16]
 800a986:	899b      	ldrh	r3, [r3, #12]
 800a988:	fb02 f303 	mul.w	r3, r2, r3
 800a98c:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	689b      	ldr	r3, [r3, #8]
 800a992:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	68db      	ldr	r3, [r3, #12]
 800a998:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a99a:	e016      	b.n	800a9ca <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f7fe f87f 	bl	8008aa4 <get_fat>
 800a9a6:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800a9a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9aa:	2b01      	cmp	r3, #1
 800a9ac:	d802      	bhi.n	800a9b4 <f_open+0x2f8>
 800a9ae:	2302      	movs	r3, #2
 800a9b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a9b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a9ba:	d102      	bne.n	800a9c2 <f_open+0x306>
 800a9bc:	2301      	movs	r3, #1
 800a9be:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a9c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a9c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9c6:	1ad3      	subs	r3, r2, r3
 800a9c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a9ca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d103      	bne.n	800a9da <f_open+0x31e>
 800a9d2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a9d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	d8e0      	bhi.n	800a99c <f_open+0x2e0>
				}
				fp->clust = clst;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a9de:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a9e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d131      	bne.n	800aa4c <f_open+0x390>
 800a9e8:	693b      	ldr	r3, [r7, #16]
 800a9ea:	899b      	ldrh	r3, [r3, #12]
 800a9ec:	461a      	mov	r2, r3
 800a9ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a9f0:	fbb3 f1f2 	udiv	r1, r3, r2
 800a9f4:	fb01 f202 	mul.w	r2, r1, r2
 800a9f8:	1a9b      	subs	r3, r3, r2
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d026      	beq.n	800aa4c <f_open+0x390>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7fe f82f 	bl	8008a66 <clust2sect>
 800aa08:	64b8      	str	r0, [r7, #72]	@ 0x48
 800aa0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d103      	bne.n	800aa18 <f_open+0x35c>
						res = FR_INT_ERR;
 800aa10:	2302      	movs	r3, #2
 800aa12:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800aa16:	e019      	b.n	800aa4c <f_open+0x390>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800aa18:	693b      	ldr	r3, [r7, #16]
 800aa1a:	899b      	ldrh	r3, [r3, #12]
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa20:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa26:	441a      	add	r2, r3
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	7858      	ldrb	r0, [r3, #1]
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	6a1a      	ldr	r2, [r3, #32]
 800aa3a:	2301      	movs	r3, #1
 800aa3c:	f7fd fd12 	bl	8008464 <disk_read>
 800aa40:	4603      	mov	r3, r0
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d002      	beq.n	800aa4c <f_open+0x390>
 800aa46:	2301      	movs	r3, #1
 800aa48:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800aa4c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800aa4e:	f000 fd73 	bl	800b538 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800aa52:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d002      	beq.n	800aa60 <f_open+0x3a4>
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800aa60:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800aa64:	4618      	mov	r0, r3
 800aa66:	3768      	adds	r7, #104	@ 0x68
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b08e      	sub	sp, #56	@ 0x38
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	60f8      	str	r0, [r7, #12]
 800aa74:	60b9      	str	r1, [r7, #8]
 800aa76:	607a      	str	r2, [r7, #4]
 800aa78:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	2200      	movs	r2, #0
 800aa82:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f107 0214 	add.w	r2, r7, #20
 800aa8a:	4611      	mov	r1, r2
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f7ff fd99 	bl	800a5c4 <validate>
 800aa92:	4603      	mov	r3, r0
 800aa94:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800aa98:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d107      	bne.n	800aab0 <f_read+0x44>
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	7d5b      	ldrb	r3, [r3, #21]
 800aaa4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800aaa8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d002      	beq.n	800aab6 <f_read+0x4a>
 800aab0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800aab4:	e135      	b.n	800ad22 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	7d1b      	ldrb	r3, [r3, #20]
 800aaba:	f003 0301 	and.w	r3, r3, #1
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d101      	bne.n	800aac6 <f_read+0x5a>
 800aac2:	2307      	movs	r3, #7
 800aac4:	e12d      	b.n	800ad22 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	68da      	ldr	r2, [r3, #12]
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	699b      	ldr	r3, [r3, #24]
 800aace:	1ad3      	subs	r3, r2, r3
 800aad0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	6a3b      	ldr	r3, [r7, #32]
 800aad6:	429a      	cmp	r2, r3
 800aad8:	f240 811e 	bls.w	800ad18 <f_read+0x2ac>
 800aadc:	6a3b      	ldr	r3, [r7, #32]
 800aade:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800aae0:	e11a      	b.n	800ad18 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	699b      	ldr	r3, [r3, #24]
 800aae6:	697a      	ldr	r2, [r7, #20]
 800aae8:	8992      	ldrh	r2, [r2, #12]
 800aaea:	fbb3 f1f2 	udiv	r1, r3, r2
 800aaee:	fb01 f202 	mul.w	r2, r1, r2
 800aaf2:	1a9b      	subs	r3, r3, r2
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	f040 80d5 	bne.w	800aca4 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	699b      	ldr	r3, [r3, #24]
 800aafe:	697a      	ldr	r2, [r7, #20]
 800ab00:	8992      	ldrh	r2, [r2, #12]
 800ab02:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab06:	697a      	ldr	r2, [r7, #20]
 800ab08:	8952      	ldrh	r2, [r2, #10]
 800ab0a:	3a01      	subs	r2, #1
 800ab0c:	4013      	ands	r3, r2
 800ab0e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ab10:	69fb      	ldr	r3, [r7, #28]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d12f      	bne.n	800ab76 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	699b      	ldr	r3, [r3, #24]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d103      	bne.n	800ab26 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	689b      	ldr	r3, [r3, #8]
 800ab22:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab24:	e013      	b.n	800ab4e <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d007      	beq.n	800ab3e <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	699b      	ldr	r3, [r3, #24]
 800ab32:	4619      	mov	r1, r3
 800ab34:	68f8      	ldr	r0, [r7, #12]
 800ab36:	f7fe fa9f 	bl	8009078 <clmt_clust>
 800ab3a:	6338      	str	r0, [r7, #48]	@ 0x30
 800ab3c:	e007      	b.n	800ab4e <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ab3e:	68fa      	ldr	r2, [r7, #12]
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	69db      	ldr	r3, [r3, #28]
 800ab44:	4619      	mov	r1, r3
 800ab46:	4610      	mov	r0, r2
 800ab48:	f7fd ffac 	bl	8008aa4 <get_fat>
 800ab4c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800ab4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d804      	bhi.n	800ab5e <f_read+0xf2>
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2202      	movs	r2, #2
 800ab58:	755a      	strb	r2, [r3, #21]
 800ab5a:	2302      	movs	r3, #2
 800ab5c:	e0e1      	b.n	800ad22 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ab5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ab64:	d104      	bne.n	800ab70 <f_read+0x104>
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	2201      	movs	r2, #1
 800ab6a:	755a      	strb	r2, [r3, #21]
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	e0d8      	b.n	800ad22 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab74:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ab76:	697a      	ldr	r2, [r7, #20]
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	69db      	ldr	r3, [r3, #28]
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	4610      	mov	r0, r2
 800ab80:	f7fd ff71 	bl	8008a66 <clust2sect>
 800ab84:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ab86:	69bb      	ldr	r3, [r7, #24]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d104      	bne.n	800ab96 <f_read+0x12a>
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2202      	movs	r2, #2
 800ab90:	755a      	strb	r2, [r3, #21]
 800ab92:	2302      	movs	r3, #2
 800ab94:	e0c5      	b.n	800ad22 <f_read+0x2b6>
			sect += csect;
 800ab96:	69ba      	ldr	r2, [r7, #24]
 800ab98:	69fb      	ldr	r3, [r7, #28]
 800ab9a:	4413      	add	r3, r2
 800ab9c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	899b      	ldrh	r3, [r3, #12]
 800aba2:	461a      	mov	r2, r3
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	fbb3 f3f2 	udiv	r3, r3, r2
 800abaa:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800abac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d041      	beq.n	800ac36 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800abb2:	69fa      	ldr	r2, [r7, #28]
 800abb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb6:	4413      	add	r3, r2
 800abb8:	697a      	ldr	r2, [r7, #20]
 800abba:	8952      	ldrh	r2, [r2, #10]
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d905      	bls.n	800abcc <f_read+0x160>
					cc = fs->csize - csect;
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	895b      	ldrh	r3, [r3, #10]
 800abc4:	461a      	mov	r2, r3
 800abc6:	69fb      	ldr	r3, [r7, #28]
 800abc8:	1ad3      	subs	r3, r2, r3
 800abca:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	7858      	ldrb	r0, [r3, #1]
 800abd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abd2:	69ba      	ldr	r2, [r7, #24]
 800abd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800abd6:	f7fd fc45 	bl	8008464 <disk_read>
 800abda:	4603      	mov	r3, r0
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d004      	beq.n	800abea <f_read+0x17e>
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2201      	movs	r2, #1
 800abe4:	755a      	strb	r2, [r3, #21]
 800abe6:	2301      	movs	r3, #1
 800abe8:	e09b      	b.n	800ad22 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	7d1b      	ldrb	r3, [r3, #20]
 800abee:	b25b      	sxtb	r3, r3
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	da18      	bge.n	800ac26 <f_read+0x1ba>
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	6a1a      	ldr	r2, [r3, #32]
 800abf8:	69bb      	ldr	r3, [r7, #24]
 800abfa:	1ad3      	subs	r3, r2, r3
 800abfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abfe:	429a      	cmp	r2, r3
 800ac00:	d911      	bls.n	800ac26 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	6a1a      	ldr	r2, [r3, #32]
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	1ad3      	subs	r3, r2, r3
 800ac0a:	697a      	ldr	r2, [r7, #20]
 800ac0c:	8992      	ldrh	r2, [r2, #12]
 800ac0e:	fb02 f303 	mul.w	r3, r2, r3
 800ac12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac14:	18d0      	adds	r0, r2, r3
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	899b      	ldrh	r3, [r3, #12]
 800ac20:	461a      	mov	r2, r3
 800ac22:	f7fd fd00 	bl	8008626 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	899b      	ldrh	r3, [r3, #12]
 800ac2a:	461a      	mov	r2, r3
 800ac2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac2e:	fb02 f303 	mul.w	r3, r2, r3
 800ac32:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800ac34:	e05c      	b.n	800acf0 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	6a1b      	ldr	r3, [r3, #32]
 800ac3a:	69ba      	ldr	r2, [r7, #24]
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d02e      	beq.n	800ac9e <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	7d1b      	ldrb	r3, [r3, #20]
 800ac44:	b25b      	sxtb	r3, r3
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	da18      	bge.n	800ac7c <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ac4a:	697b      	ldr	r3, [r7, #20]
 800ac4c:	7858      	ldrb	r0, [r3, #1]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	6a1a      	ldr	r2, [r3, #32]
 800ac58:	2301      	movs	r3, #1
 800ac5a:	f7fd fc23 	bl	80084a4 <disk_write>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d004      	beq.n	800ac6e <f_read+0x202>
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2201      	movs	r2, #1
 800ac68:	755a      	strb	r2, [r3, #21]
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	e059      	b.n	800ad22 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	7d1b      	ldrb	r3, [r3, #20]
 800ac72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac76:	b2da      	uxtb	r2, r3
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	7858      	ldrb	r0, [r3, #1]
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ac86:	2301      	movs	r3, #1
 800ac88:	69ba      	ldr	r2, [r7, #24]
 800ac8a:	f7fd fbeb 	bl	8008464 <disk_read>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d004      	beq.n	800ac9e <f_read+0x232>
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2201      	movs	r2, #1
 800ac98:	755a      	strb	r2, [r3, #21]
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	e041      	b.n	800ad22 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	69ba      	ldr	r2, [r7, #24]
 800aca2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800aca4:	697b      	ldr	r3, [r7, #20]
 800aca6:	899b      	ldrh	r3, [r3, #12]
 800aca8:	4618      	mov	r0, r3
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	699b      	ldr	r3, [r3, #24]
 800acae:	697a      	ldr	r2, [r7, #20]
 800acb0:	8992      	ldrh	r2, [r2, #12]
 800acb2:	fbb3 f1f2 	udiv	r1, r3, r2
 800acb6:	fb01 f202 	mul.w	r2, r1, r2
 800acba:	1a9b      	subs	r3, r3, r2
 800acbc:	1ac3      	subs	r3, r0, r3
 800acbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800acc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d901      	bls.n	800accc <f_read+0x260>
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	699b      	ldr	r3, [r3, #24]
 800acd6:	697a      	ldr	r2, [r7, #20]
 800acd8:	8992      	ldrh	r2, [r2, #12]
 800acda:	fbb3 f0f2 	udiv	r0, r3, r2
 800acde:	fb00 f202 	mul.w	r2, r0, r2
 800ace2:	1a9b      	subs	r3, r3, r2
 800ace4:	440b      	add	r3, r1
 800ace6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ace8:	4619      	mov	r1, r3
 800acea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800acec:	f7fd fc9b 	bl	8008626 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800acf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acf4:	4413      	add	r3, r2
 800acf6:	627b      	str	r3, [r7, #36]	@ 0x24
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	699a      	ldr	r2, [r3, #24]
 800acfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acfe:	441a      	add	r2, r3
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	619a      	str	r2, [r3, #24]
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad0a:	441a      	add	r2, r3
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	601a      	str	r2, [r3, #0]
 800ad10:	687a      	ldr	r2, [r7, #4]
 800ad12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad14:	1ad3      	subs	r3, r2, r3
 800ad16:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f47f aee1 	bne.w	800aae2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ad20:	2300      	movs	r3, #0
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3738      	adds	r7, #56	@ 0x38
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800ad2a:	b580      	push	{r7, lr}
 800ad2c:	b090      	sub	sp, #64	@ 0x40
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
 800ad32:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f107 0208 	add.w	r2, r7, #8
 800ad3a:	4611      	mov	r1, r2
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f7ff fc41 	bl	800a5c4 <validate>
 800ad42:	4603      	mov	r3, r0
 800ad44:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800ad48:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d103      	bne.n	800ad58 <f_lseek+0x2e>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	7d5b      	ldrb	r3, [r3, #21]
 800ad54:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800ad58:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d002      	beq.n	800ad66 <f_lseek+0x3c>
 800ad60:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ad64:	e201      	b.n	800b16a <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	f000 80d9 	beq.w	800af22 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ad76:	d15a      	bne.n	800ae2e <f_lseek+0x104>
			tbl = fp->cltbl;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad7c:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ad7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad80:	1d1a      	adds	r2, r3, #4
 800ad82:	627a      	str	r2, [r7, #36]	@ 0x24
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	617b      	str	r3, [r7, #20]
 800ad88:	2302      	movs	r3, #2
 800ad8a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	689b      	ldr	r3, [r3, #8]
 800ad90:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800ad92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d03a      	beq.n	800ae0e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ad98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad9a:	613b      	str	r3, [r7, #16]
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ada0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada2:	3302      	adds	r3, #2
 800ada4:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800ada6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ada8:	60fb      	str	r3, [r7, #12]
 800adaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adac:	3301      	adds	r3, #1
 800adae:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800adb4:	4618      	mov	r0, r3
 800adb6:	f7fd fe75 	bl	8008aa4 <get_fat>
 800adba:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800adbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adbe:	2b01      	cmp	r3, #1
 800adc0:	d804      	bhi.n	800adcc <f_lseek+0xa2>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2202      	movs	r2, #2
 800adc6:	755a      	strb	r2, [r3, #21]
 800adc8:	2302      	movs	r3, #2
 800adca:	e1ce      	b.n	800b16a <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800adcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800add2:	d104      	bne.n	800adde <f_lseek+0xb4>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2201      	movs	r2, #1
 800add8:	755a      	strb	r2, [r3, #21]
 800adda:	2301      	movs	r3, #1
 800addc:	e1c5      	b.n	800b16a <f_lseek+0x440>
					} while (cl == pcl + 1);
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	3301      	adds	r3, #1
 800ade2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d0de      	beq.n	800ada6 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ade8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	429a      	cmp	r2, r3
 800adee:	d809      	bhi.n	800ae04 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800adf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adf2:	1d1a      	adds	r2, r3, #4
 800adf4:	627a      	str	r2, [r7, #36]	@ 0x24
 800adf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adf8:	601a      	str	r2, [r3, #0]
 800adfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adfc:	1d1a      	adds	r2, r3, #4
 800adfe:	627a      	str	r2, [r7, #36]	@ 0x24
 800ae00:	693a      	ldr	r2, [r7, #16]
 800ae02:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	69db      	ldr	r3, [r3, #28]
 800ae08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae0a:	429a      	cmp	r2, r3
 800ae0c:	d3c4      	bcc.n	800ad98 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae14:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800ae16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d803      	bhi.n	800ae26 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800ae1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae20:	2200      	movs	r2, #0
 800ae22:	601a      	str	r2, [r3, #0]
 800ae24:	e19f      	b.n	800b166 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800ae26:	2311      	movs	r3, #17
 800ae28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ae2c:	e19b      	b.n	800b166 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	68db      	ldr	r3, [r3, #12]
 800ae32:	683a      	ldr	r2, [r7, #0]
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d902      	bls.n	800ae3e <f_lseek+0x114>
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	68db      	ldr	r3, [r3, #12]
 800ae3c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	683a      	ldr	r2, [r7, #0]
 800ae42:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	f000 818d 	beq.w	800b166 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	3b01      	subs	r3, #1
 800ae50:	4619      	mov	r1, r3
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f7fe f910 	bl	8009078 <clmt_clust>
 800ae58:	4602      	mov	r2, r0
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800ae5e:	68ba      	ldr	r2, [r7, #8]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	69db      	ldr	r3, [r3, #28]
 800ae64:	4619      	mov	r1, r3
 800ae66:	4610      	mov	r0, r2
 800ae68:	f7fd fdfd 	bl	8008a66 <clust2sect>
 800ae6c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800ae6e:	69bb      	ldr	r3, [r7, #24]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d104      	bne.n	800ae7e <f_lseek+0x154>
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2202      	movs	r2, #2
 800ae78:	755a      	strb	r2, [r3, #21]
 800ae7a:	2302      	movs	r3, #2
 800ae7c:	e175      	b.n	800b16a <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	3b01      	subs	r3, #1
 800ae82:	68ba      	ldr	r2, [r7, #8]
 800ae84:	8992      	ldrh	r2, [r2, #12]
 800ae86:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae8a:	68ba      	ldr	r2, [r7, #8]
 800ae8c:	8952      	ldrh	r2, [r2, #10]
 800ae8e:	3a01      	subs	r2, #1
 800ae90:	4013      	ands	r3, r2
 800ae92:	69ba      	ldr	r2, [r7, #24]
 800ae94:	4413      	add	r3, r2
 800ae96:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	699b      	ldr	r3, [r3, #24]
 800ae9c:	68ba      	ldr	r2, [r7, #8]
 800ae9e:	8992      	ldrh	r2, [r2, #12]
 800aea0:	fbb3 f1f2 	udiv	r1, r3, r2
 800aea4:	fb01 f202 	mul.w	r2, r1, r2
 800aea8:	1a9b      	subs	r3, r3, r2
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	f000 815b 	beq.w	800b166 <f_lseek+0x43c>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6a1b      	ldr	r3, [r3, #32]
 800aeb4:	69ba      	ldr	r2, [r7, #24]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	f000 8155 	beq.w	800b166 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	7d1b      	ldrb	r3, [r3, #20]
 800aec0:	b25b      	sxtb	r3, r3
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	da18      	bge.n	800aef8 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	7858      	ldrb	r0, [r3, #1]
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6a1a      	ldr	r2, [r3, #32]
 800aed4:	2301      	movs	r3, #1
 800aed6:	f7fd fae5 	bl	80084a4 <disk_write>
 800aeda:	4603      	mov	r3, r0
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d004      	beq.n	800aeea <f_lseek+0x1c0>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2201      	movs	r2, #1
 800aee4:	755a      	strb	r2, [r3, #21]
 800aee6:	2301      	movs	r3, #1
 800aee8:	e13f      	b.n	800b16a <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	7d1b      	ldrb	r3, [r3, #20]
 800aeee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aef2:	b2da      	uxtb	r2, r3
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	7858      	ldrb	r0, [r3, #1]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af02:	2301      	movs	r3, #1
 800af04:	69ba      	ldr	r2, [r7, #24]
 800af06:	f7fd faad 	bl	8008464 <disk_read>
 800af0a:	4603      	mov	r3, r0
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d004      	beq.n	800af1a <f_lseek+0x1f0>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2201      	movs	r2, #1
 800af14:	755a      	strb	r2, [r3, #21]
 800af16:	2301      	movs	r3, #1
 800af18:	e127      	b.n	800b16a <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	69ba      	ldr	r2, [r7, #24]
 800af1e:	621a      	str	r2, [r3, #32]
 800af20:	e121      	b.n	800b166 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	68db      	ldr	r3, [r3, #12]
 800af26:	683a      	ldr	r2, [r7, #0]
 800af28:	429a      	cmp	r2, r3
 800af2a:	d908      	bls.n	800af3e <f_lseek+0x214>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	7d1b      	ldrb	r3, [r3, #20]
 800af30:	f003 0302 	and.w	r3, r3, #2
 800af34:	2b00      	cmp	r3, #0
 800af36:	d102      	bne.n	800af3e <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	68db      	ldr	r3, [r3, #12]
 800af3c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	699b      	ldr	r3, [r3, #24]
 800af42:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800af44:	2300      	movs	r3, #0
 800af46:	637b      	str	r3, [r7, #52]	@ 0x34
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af4c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	2b00      	cmp	r3, #0
 800af52:	f000 80b5 	beq.w	800b0c0 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	895b      	ldrh	r3, [r3, #10]
 800af5a:	461a      	mov	r2, r3
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	899b      	ldrh	r3, [r3, #12]
 800af60:	fb02 f303 	mul.w	r3, r2, r3
 800af64:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800af66:	6a3b      	ldr	r3, [r7, #32]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d01b      	beq.n	800afa4 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	1e5a      	subs	r2, r3, #1
 800af70:	69fb      	ldr	r3, [r7, #28]
 800af72:	fbb2 f2f3 	udiv	r2, r2, r3
 800af76:	6a3b      	ldr	r3, [r7, #32]
 800af78:	1e59      	subs	r1, r3, #1
 800af7a:	69fb      	ldr	r3, [r7, #28]
 800af7c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800af80:	429a      	cmp	r2, r3
 800af82:	d30f      	bcc.n	800afa4 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800af84:	6a3b      	ldr	r3, [r7, #32]
 800af86:	1e5a      	subs	r2, r3, #1
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	425b      	negs	r3, r3
 800af8c:	401a      	ands	r2, r3
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	699b      	ldr	r3, [r3, #24]
 800af96:	683a      	ldr	r2, [r7, #0]
 800af98:	1ad3      	subs	r3, r2, r3
 800af9a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	69db      	ldr	r3, [r3, #28]
 800afa0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800afa2:	e022      	b.n	800afea <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	689b      	ldr	r3, [r3, #8]
 800afa8:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800afaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afac:	2b00      	cmp	r3, #0
 800afae:	d119      	bne.n	800afe4 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2100      	movs	r1, #0
 800afb4:	4618      	mov	r0, r3
 800afb6:	f7fd ffc7 	bl	8008f48 <create_chain>
 800afba:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800afbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d104      	bne.n	800afcc <f_lseek+0x2a2>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2202      	movs	r2, #2
 800afc6:	755a      	strb	r2, [r3, #21]
 800afc8:	2302      	movs	r3, #2
 800afca:	e0ce      	b.n	800b16a <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800afcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800afd2:	d104      	bne.n	800afde <f_lseek+0x2b4>
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2201      	movs	r2, #1
 800afd8:	755a      	strb	r2, [r3, #21]
 800afda:	2301      	movs	r3, #1
 800afdc:	e0c5      	b.n	800b16a <f_lseek+0x440>
					fp->obj.sclust = clst;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800afe2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800afe8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800afea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afec:	2b00      	cmp	r3, #0
 800afee:	d067      	beq.n	800b0c0 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800aff0:	e03a      	b.n	800b068 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800aff2:	683a      	ldr	r2, [r7, #0]
 800aff4:	69fb      	ldr	r3, [r7, #28]
 800aff6:	1ad3      	subs	r3, r2, r3
 800aff8:	603b      	str	r3, [r7, #0]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	699a      	ldr	r2, [r3, #24]
 800affe:	69fb      	ldr	r3, [r7, #28]
 800b000:	441a      	add	r2, r3
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	7d1b      	ldrb	r3, [r3, #20]
 800b00a:	f003 0302 	and.w	r3, r3, #2
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d00b      	beq.n	800b02a <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b016:	4618      	mov	r0, r3
 800b018:	f7fd ff96 	bl	8008f48 <create_chain>
 800b01c:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800b01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b020:	2b00      	cmp	r3, #0
 800b022:	d108      	bne.n	800b036 <f_lseek+0x30c>
							ofs = 0; break;
 800b024:	2300      	movs	r3, #0
 800b026:	603b      	str	r3, [r7, #0]
 800b028:	e022      	b.n	800b070 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b02e:	4618      	mov	r0, r3
 800b030:	f7fd fd38 	bl	8008aa4 <get_fat>
 800b034:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b038:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b03c:	d104      	bne.n	800b048 <f_lseek+0x31e>
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2201      	movs	r2, #1
 800b042:	755a      	strb	r2, [r3, #21]
 800b044:	2301      	movs	r3, #1
 800b046:	e090      	b.n	800b16a <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800b048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	d904      	bls.n	800b058 <f_lseek+0x32e>
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	69db      	ldr	r3, [r3, #28]
 800b052:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b054:	429a      	cmp	r2, r3
 800b056:	d304      	bcc.n	800b062 <f_lseek+0x338>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2202      	movs	r2, #2
 800b05c:	755a      	strb	r2, [r3, #21]
 800b05e:	2302      	movs	r3, #2
 800b060:	e083      	b.n	800b16a <f_lseek+0x440>
					fp->clust = clst;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b066:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800b068:	683a      	ldr	r2, [r7, #0]
 800b06a:	69fb      	ldr	r3, [r7, #28]
 800b06c:	429a      	cmp	r2, r3
 800b06e:	d8c0      	bhi.n	800aff2 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	699a      	ldr	r2, [r3, #24]
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	441a      	add	r2, r3
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	899b      	ldrh	r3, [r3, #12]
 800b080:	461a      	mov	r2, r3
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	fbb3 f1f2 	udiv	r1, r3, r2
 800b088:	fb01 f202 	mul.w	r2, r1, r2
 800b08c:	1a9b      	subs	r3, r3, r2
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d016      	beq.n	800b0c0 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b096:	4618      	mov	r0, r3
 800b098:	f7fd fce5 	bl	8008a66 <clust2sect>
 800b09c:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800b09e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d104      	bne.n	800b0ae <f_lseek+0x384>
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2202      	movs	r2, #2
 800b0a8:	755a      	strb	r2, [r3, #21]
 800b0aa:	2302      	movs	r3, #2
 800b0ac:	e05d      	b.n	800b16a <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	899b      	ldrh	r3, [r3, #12]
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	fbb3 f3f2 	udiv	r3, r3, r2
 800b0ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b0bc:	4413      	add	r3, r2
 800b0be:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	699a      	ldr	r2, [r3, #24]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	68db      	ldr	r3, [r3, #12]
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d90a      	bls.n	800b0e2 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	699a      	ldr	r2, [r3, #24]
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	7d1b      	ldrb	r3, [r3, #20]
 800b0d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0dc:	b2da      	uxtb	r2, r3
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	699b      	ldr	r3, [r3, #24]
 800b0e6:	68ba      	ldr	r2, [r7, #8]
 800b0e8:	8992      	ldrh	r2, [r2, #12]
 800b0ea:	fbb3 f1f2 	udiv	r1, r3, r2
 800b0ee:	fb01 f202 	mul.w	r2, r1, r2
 800b0f2:	1a9b      	subs	r3, r3, r2
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d036      	beq.n	800b166 <f_lseek+0x43c>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6a1b      	ldr	r3, [r3, #32]
 800b0fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b0fe:	429a      	cmp	r2, r3
 800b100:	d031      	beq.n	800b166 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	7d1b      	ldrb	r3, [r3, #20]
 800b106:	b25b      	sxtb	r3, r3
 800b108:	2b00      	cmp	r3, #0
 800b10a:	da18      	bge.n	800b13e <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	7858      	ldrb	r0, [r3, #1]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6a1a      	ldr	r2, [r3, #32]
 800b11a:	2301      	movs	r3, #1
 800b11c:	f7fd f9c2 	bl	80084a4 <disk_write>
 800b120:	4603      	mov	r3, r0
 800b122:	2b00      	cmp	r3, #0
 800b124:	d004      	beq.n	800b130 <f_lseek+0x406>
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2201      	movs	r2, #1
 800b12a:	755a      	strb	r2, [r3, #21]
 800b12c:	2301      	movs	r3, #1
 800b12e:	e01c      	b.n	800b16a <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	7d1b      	ldrb	r3, [r3, #20]
 800b134:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b138:	b2da      	uxtb	r2, r3
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	7858      	ldrb	r0, [r3, #1]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b148:	2301      	movs	r3, #1
 800b14a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b14c:	f7fd f98a 	bl	8008464 <disk_read>
 800b150:	4603      	mov	r3, r0
 800b152:	2b00      	cmp	r3, #0
 800b154:	d004      	beq.n	800b160 <f_lseek+0x436>
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2201      	movs	r2, #1
 800b15a:	755a      	strb	r2, [r3, #21]
 800b15c:	2301      	movs	r3, #1
 800b15e:	e004      	b.n	800b16a <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b164:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800b166:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3740      	adds	r7, #64	@ 0x40
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}

0800b172 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800b172:	b580      	push	{r7, lr}
 800b174:	b092      	sub	sp, #72	@ 0x48
 800b176:	af00      	add	r7, sp, #0
 800b178:	60f8      	str	r0, [r7, #12]
 800b17a:	60b9      	str	r1, [r7, #8]
 800b17c:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800b17e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800b182:	f107 030c 	add.w	r3, r7, #12
 800b186:	2200      	movs	r2, #0
 800b188:	4618      	mov	r0, r3
 800b18a:	f7fe ff9b 	bl	800a0c4 <find_volume>
 800b18e:	4603      	mov	r3, r0
 800b190:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800b194:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b198:	2b00      	cmp	r3, #0
 800b19a:	f040 8099 	bne.w	800b2d0 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800b19e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800b1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1a6:	699a      	ldr	r2, [r3, #24]
 800b1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1aa:	69db      	ldr	r3, [r3, #28]
 800b1ac:	3b02      	subs	r3, #2
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d804      	bhi.n	800b1bc <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800b1b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b4:	699a      	ldr	r2, [r3, #24]
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	601a      	str	r2, [r3, #0]
 800b1ba:	e089      	b.n	800b2d0 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800b1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1c2:	781b      	ldrb	r3, [r3, #0]
 800b1c4:	2b01      	cmp	r3, #1
 800b1c6:	d128      	bne.n	800b21a <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800b1c8:	2302      	movs	r3, #2
 800b1ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1ce:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800b1d0:	f107 0314 	add.w	r3, r7, #20
 800b1d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7fd fc64 	bl	8008aa4 <get_fat>
 800b1dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800b1de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b1e4:	d103      	bne.n	800b1ee <f_getfree+0x7c>
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b1ec:	e063      	b.n	800b2b6 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800b1ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1f0:	2b01      	cmp	r3, #1
 800b1f2:	d103      	bne.n	800b1fc <f_getfree+0x8a>
 800b1f4:	2302      	movs	r3, #2
 800b1f6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b1fa:	e05c      	b.n	800b2b6 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800b1fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d102      	bne.n	800b208 <f_getfree+0x96>
 800b202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b204:	3301      	adds	r3, #1
 800b206:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800b208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b20a:	3301      	adds	r3, #1
 800b20c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b20e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b210:	69db      	ldr	r3, [r3, #28]
 800b212:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b214:	429a      	cmp	r2, r3
 800b216:	d3db      	bcc.n	800b1d0 <f_getfree+0x5e>
 800b218:	e04d      	b.n	800b2b6 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800b21a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b21c:	69db      	ldr	r3, [r3, #28]
 800b21e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b224:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800b226:	2300      	movs	r3, #0
 800b228:	637b      	str	r3, [r7, #52]	@ 0x34
 800b22a:	2300      	movs	r3, #0
 800b22c:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800b22e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b230:	2b00      	cmp	r3, #0
 800b232:	d113      	bne.n	800b25c <f_getfree+0xea>
							res = move_window(fs, sect++);
 800b234:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b238:	1c5a      	adds	r2, r3, #1
 800b23a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800b23c:	4619      	mov	r1, r3
 800b23e:	f7fd fbe5 	bl	8008a0c <move_window>
 800b242:	4603      	mov	r3, r0
 800b244:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800b248:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d131      	bne.n	800b2b4 <f_getfree+0x142>
							p = fs->win;
 800b250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b252:	3338      	adds	r3, #56	@ 0x38
 800b254:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800b256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b258:	899b      	ldrh	r3, [r3, #12]
 800b25a:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800b25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b25e:	781b      	ldrb	r3, [r3, #0]
 800b260:	2b02      	cmp	r3, #2
 800b262:	d10f      	bne.n	800b284 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800b264:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b266:	f7fd f95b 	bl	8008520 <ld_word>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d102      	bne.n	800b276 <f_getfree+0x104>
 800b270:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b272:	3301      	adds	r3, #1
 800b274:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800b276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b278:	3302      	adds	r3, #2
 800b27a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b27c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b27e:	3b02      	subs	r3, #2
 800b280:	637b      	str	r3, [r7, #52]	@ 0x34
 800b282:	e010      	b.n	800b2a6 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800b284:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b286:	f7fd f964 	bl	8008552 <ld_dword>
 800b28a:	4603      	mov	r3, r0
 800b28c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b290:	2b00      	cmp	r3, #0
 800b292:	d102      	bne.n	800b29a <f_getfree+0x128>
 800b294:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b296:	3301      	adds	r3, #1
 800b298:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800b29a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29c:	3304      	adds	r3, #4
 800b29e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2a2:	3b04      	subs	r3, #4
 800b2a4:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800b2a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2a8:	3b01      	subs	r3, #1
 800b2aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b2ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d1bd      	bne.n	800b22e <f_getfree+0xbc>
 800b2b2:	e000      	b.n	800b2b6 <f_getfree+0x144>
							if (res != FR_OK) break;
 800b2b4:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b2ba:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800b2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b2c0:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800b2c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c4:	791a      	ldrb	r2, [r3, #4]
 800b2c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c8:	f042 0201 	orr.w	r2, r2, #1
 800b2cc:	b2d2      	uxtb	r2, r2
 800b2ce:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800b2d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3748      	adds	r7, #72	@ 0x48
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b087      	sub	sp, #28
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	4613      	mov	r3, r2
 800b2e8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b2f2:	4b1f      	ldr	r3, [pc, #124]	@ (800b370 <FATFS_LinkDriverEx+0x94>)
 800b2f4:	7a5b      	ldrb	r3, [r3, #9]
 800b2f6:	b2db      	uxtb	r3, r3
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d131      	bne.n	800b360 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b2fc:	4b1c      	ldr	r3, [pc, #112]	@ (800b370 <FATFS_LinkDriverEx+0x94>)
 800b2fe:	7a5b      	ldrb	r3, [r3, #9]
 800b300:	b2db      	uxtb	r3, r3
 800b302:	461a      	mov	r2, r3
 800b304:	4b1a      	ldr	r3, [pc, #104]	@ (800b370 <FATFS_LinkDriverEx+0x94>)
 800b306:	2100      	movs	r1, #0
 800b308:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b30a:	4b19      	ldr	r3, [pc, #100]	@ (800b370 <FATFS_LinkDriverEx+0x94>)
 800b30c:	7a5b      	ldrb	r3, [r3, #9]
 800b30e:	b2db      	uxtb	r3, r3
 800b310:	4a17      	ldr	r2, [pc, #92]	@ (800b370 <FATFS_LinkDriverEx+0x94>)
 800b312:	009b      	lsls	r3, r3, #2
 800b314:	4413      	add	r3, r2
 800b316:	68fa      	ldr	r2, [r7, #12]
 800b318:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b31a:	4b15      	ldr	r3, [pc, #84]	@ (800b370 <FATFS_LinkDriverEx+0x94>)
 800b31c:	7a5b      	ldrb	r3, [r3, #9]
 800b31e:	b2db      	uxtb	r3, r3
 800b320:	461a      	mov	r2, r3
 800b322:	4b13      	ldr	r3, [pc, #76]	@ (800b370 <FATFS_LinkDriverEx+0x94>)
 800b324:	4413      	add	r3, r2
 800b326:	79fa      	ldrb	r2, [r7, #7]
 800b328:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b32a:	4b11      	ldr	r3, [pc, #68]	@ (800b370 <FATFS_LinkDriverEx+0x94>)
 800b32c:	7a5b      	ldrb	r3, [r3, #9]
 800b32e:	b2db      	uxtb	r3, r3
 800b330:	1c5a      	adds	r2, r3, #1
 800b332:	b2d1      	uxtb	r1, r2
 800b334:	4a0e      	ldr	r2, [pc, #56]	@ (800b370 <FATFS_LinkDriverEx+0x94>)
 800b336:	7251      	strb	r1, [r2, #9]
 800b338:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b33a:	7dbb      	ldrb	r3, [r7, #22]
 800b33c:	3330      	adds	r3, #48	@ 0x30
 800b33e:	b2da      	uxtb	r2, r3
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	3301      	adds	r3, #1
 800b348:	223a      	movs	r2, #58	@ 0x3a
 800b34a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	3302      	adds	r3, #2
 800b350:	222f      	movs	r2, #47	@ 0x2f
 800b352:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b354:	68bb      	ldr	r3, [r7, #8]
 800b356:	3303      	adds	r3, #3
 800b358:	2200      	movs	r2, #0
 800b35a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b35c:	2300      	movs	r3, #0
 800b35e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b360:	7dfb      	ldrb	r3, [r7, #23]
}
 800b362:	4618      	mov	r0, r3
 800b364:	371c      	adds	r7, #28
 800b366:	46bd      	mov	sp, r7
 800b368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36c:	4770      	bx	lr
 800b36e:	bf00      	nop
 800b370:	20044718 	.word	0x20044718

0800b374 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b082      	sub	sp, #8
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
 800b37c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b37e:	2200      	movs	r2, #0
 800b380:	6839      	ldr	r1, [r7, #0]
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f7ff ffaa 	bl	800b2dc <FATFS_LinkDriverEx>
 800b388:	4603      	mov	r3, r0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3708      	adds	r7, #8
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}
	...

0800b394 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b394:	b480      	push	{r7}
 800b396:	b085      	sub	sp, #20
 800b398:	af00      	add	r7, sp, #0
 800b39a:	4603      	mov	r3, r0
 800b39c:	6039      	str	r1, [r7, #0]
 800b39e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b3a0:	88fb      	ldrh	r3, [r7, #6]
 800b3a2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b3a4:	d802      	bhi.n	800b3ac <ff_convert+0x18>
		c = chr;
 800b3a6:	88fb      	ldrh	r3, [r7, #6]
 800b3a8:	81fb      	strh	r3, [r7, #14]
 800b3aa:	e025      	b.n	800b3f8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d00b      	beq.n	800b3ca <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b3b2:	88fb      	ldrh	r3, [r7, #6]
 800b3b4:	2bff      	cmp	r3, #255	@ 0xff
 800b3b6:	d805      	bhi.n	800b3c4 <ff_convert+0x30>
 800b3b8:	88fb      	ldrh	r3, [r7, #6]
 800b3ba:	3b80      	subs	r3, #128	@ 0x80
 800b3bc:	4a12      	ldr	r2, [pc, #72]	@ (800b408 <ff_convert+0x74>)
 800b3be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3c2:	e000      	b.n	800b3c6 <ff_convert+0x32>
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	81fb      	strh	r3, [r7, #14]
 800b3c8:	e016      	b.n	800b3f8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	81fb      	strh	r3, [r7, #14]
 800b3ce:	e009      	b.n	800b3e4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b3d0:	89fb      	ldrh	r3, [r7, #14]
 800b3d2:	4a0d      	ldr	r2, [pc, #52]	@ (800b408 <ff_convert+0x74>)
 800b3d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3d8:	88fa      	ldrh	r2, [r7, #6]
 800b3da:	429a      	cmp	r2, r3
 800b3dc:	d006      	beq.n	800b3ec <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b3de:	89fb      	ldrh	r3, [r7, #14]
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	81fb      	strh	r3, [r7, #14]
 800b3e4:	89fb      	ldrh	r3, [r7, #14]
 800b3e6:	2b7f      	cmp	r3, #127	@ 0x7f
 800b3e8:	d9f2      	bls.n	800b3d0 <ff_convert+0x3c>
 800b3ea:	e000      	b.n	800b3ee <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b3ec:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b3ee:	89fb      	ldrh	r3, [r7, #14]
 800b3f0:	3380      	adds	r3, #128	@ 0x80
 800b3f2:	b29b      	uxth	r3, r3
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b3f8:	89fb      	ldrh	r3, [r7, #14]
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3714      	adds	r7, #20
 800b3fe:	46bd      	mov	sp, r7
 800b400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b404:	4770      	bx	lr
 800b406:	bf00      	nop
 800b408:	0800e380 	.word	0x0800e380

0800b40c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b40c:	b480      	push	{r7}
 800b40e:	b087      	sub	sp, #28
 800b410:	af00      	add	r7, sp, #0
 800b412:	4603      	mov	r3, r0
 800b414:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b416:	88fb      	ldrh	r3, [r7, #6]
 800b418:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b41c:	d201      	bcs.n	800b422 <ff_wtoupper+0x16>
 800b41e:	4b3e      	ldr	r3, [pc, #248]	@ (800b518 <ff_wtoupper+0x10c>)
 800b420:	e000      	b.n	800b424 <ff_wtoupper+0x18>
 800b422:	4b3e      	ldr	r3, [pc, #248]	@ (800b51c <ff_wtoupper+0x110>)
 800b424:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	1c9a      	adds	r2, r3, #2
 800b42a:	617a      	str	r2, [r7, #20]
 800b42c:	881b      	ldrh	r3, [r3, #0]
 800b42e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b430:	8a7b      	ldrh	r3, [r7, #18]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d068      	beq.n	800b508 <ff_wtoupper+0xfc>
 800b436:	88fa      	ldrh	r2, [r7, #6]
 800b438:	8a7b      	ldrh	r3, [r7, #18]
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d364      	bcc.n	800b508 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b43e:	697b      	ldr	r3, [r7, #20]
 800b440:	1c9a      	adds	r2, r3, #2
 800b442:	617a      	str	r2, [r7, #20]
 800b444:	881b      	ldrh	r3, [r3, #0]
 800b446:	823b      	strh	r3, [r7, #16]
 800b448:	8a3b      	ldrh	r3, [r7, #16]
 800b44a:	0a1b      	lsrs	r3, r3, #8
 800b44c:	81fb      	strh	r3, [r7, #14]
 800b44e:	8a3b      	ldrh	r3, [r7, #16]
 800b450:	b2db      	uxtb	r3, r3
 800b452:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b454:	88fa      	ldrh	r2, [r7, #6]
 800b456:	8a79      	ldrh	r1, [r7, #18]
 800b458:	8a3b      	ldrh	r3, [r7, #16]
 800b45a:	440b      	add	r3, r1
 800b45c:	429a      	cmp	r2, r3
 800b45e:	da49      	bge.n	800b4f4 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b460:	89fb      	ldrh	r3, [r7, #14]
 800b462:	2b08      	cmp	r3, #8
 800b464:	d84f      	bhi.n	800b506 <ff_wtoupper+0xfa>
 800b466:	a201      	add	r2, pc, #4	@ (adr r2, 800b46c <ff_wtoupper+0x60>)
 800b468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b46c:	0800b491 	.word	0x0800b491
 800b470:	0800b4a3 	.word	0x0800b4a3
 800b474:	0800b4b9 	.word	0x0800b4b9
 800b478:	0800b4c1 	.word	0x0800b4c1
 800b47c:	0800b4c9 	.word	0x0800b4c9
 800b480:	0800b4d1 	.word	0x0800b4d1
 800b484:	0800b4d9 	.word	0x0800b4d9
 800b488:	0800b4e1 	.word	0x0800b4e1
 800b48c:	0800b4e9 	.word	0x0800b4e9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b490:	88fa      	ldrh	r2, [r7, #6]
 800b492:	8a7b      	ldrh	r3, [r7, #18]
 800b494:	1ad3      	subs	r3, r2, r3
 800b496:	005b      	lsls	r3, r3, #1
 800b498:	697a      	ldr	r2, [r7, #20]
 800b49a:	4413      	add	r3, r2
 800b49c:	881b      	ldrh	r3, [r3, #0]
 800b49e:	80fb      	strh	r3, [r7, #6]
 800b4a0:	e027      	b.n	800b4f2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b4a2:	88fa      	ldrh	r2, [r7, #6]
 800b4a4:	8a7b      	ldrh	r3, [r7, #18]
 800b4a6:	1ad3      	subs	r3, r2, r3
 800b4a8:	b29b      	uxth	r3, r3
 800b4aa:	f003 0301 	and.w	r3, r3, #1
 800b4ae:	b29b      	uxth	r3, r3
 800b4b0:	88fa      	ldrh	r2, [r7, #6]
 800b4b2:	1ad3      	subs	r3, r2, r3
 800b4b4:	80fb      	strh	r3, [r7, #6]
 800b4b6:	e01c      	b.n	800b4f2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b4b8:	88fb      	ldrh	r3, [r7, #6]
 800b4ba:	3b10      	subs	r3, #16
 800b4bc:	80fb      	strh	r3, [r7, #6]
 800b4be:	e018      	b.n	800b4f2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b4c0:	88fb      	ldrh	r3, [r7, #6]
 800b4c2:	3b20      	subs	r3, #32
 800b4c4:	80fb      	strh	r3, [r7, #6]
 800b4c6:	e014      	b.n	800b4f2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b4c8:	88fb      	ldrh	r3, [r7, #6]
 800b4ca:	3b30      	subs	r3, #48	@ 0x30
 800b4cc:	80fb      	strh	r3, [r7, #6]
 800b4ce:	e010      	b.n	800b4f2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b4d0:	88fb      	ldrh	r3, [r7, #6]
 800b4d2:	3b1a      	subs	r3, #26
 800b4d4:	80fb      	strh	r3, [r7, #6]
 800b4d6:	e00c      	b.n	800b4f2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b4d8:	88fb      	ldrh	r3, [r7, #6]
 800b4da:	3308      	adds	r3, #8
 800b4dc:	80fb      	strh	r3, [r7, #6]
 800b4de:	e008      	b.n	800b4f2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b4e0:	88fb      	ldrh	r3, [r7, #6]
 800b4e2:	3b50      	subs	r3, #80	@ 0x50
 800b4e4:	80fb      	strh	r3, [r7, #6]
 800b4e6:	e004      	b.n	800b4f2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b4e8:	88fb      	ldrh	r3, [r7, #6]
 800b4ea:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800b4ee:	80fb      	strh	r3, [r7, #6]
 800b4f0:	bf00      	nop
			}
			break;
 800b4f2:	e008      	b.n	800b506 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b4f4:	89fb      	ldrh	r3, [r7, #14]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d195      	bne.n	800b426 <ff_wtoupper+0x1a>
 800b4fa:	8a3b      	ldrh	r3, [r7, #16]
 800b4fc:	005b      	lsls	r3, r3, #1
 800b4fe:	697a      	ldr	r2, [r7, #20]
 800b500:	4413      	add	r3, r2
 800b502:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b504:	e78f      	b.n	800b426 <ff_wtoupper+0x1a>
			break;
 800b506:	bf00      	nop
	}

	return chr;
 800b508:	88fb      	ldrh	r3, [r7, #6]
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	371c      	adds	r7, #28
 800b50e:	46bd      	mov	sp, r7
 800b510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b514:	4770      	bx	lr
 800b516:	bf00      	nop
 800b518:	0800e480 	.word	0x0800e480
 800b51c:	0800e674 	.word	0x0800e674

0800b520 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b082      	sub	sp, #8
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	f000 f811 	bl	800b550 <malloc>
 800b52e:	4603      	mov	r3, r0
}
 800b530:	4618      	mov	r0, r3
 800b532:	3708      	adds	r7, #8
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}

0800b538 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b082      	sub	sp, #8
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800b540:	6878      	ldr	r0, [r7, #4]
 800b542:	f000 f80d 	bl	800b560 <free>
}
 800b546:	bf00      	nop
 800b548:	3708      	adds	r7, #8
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
	...

0800b550 <malloc>:
 800b550:	4b02      	ldr	r3, [pc, #8]	@ (800b55c <malloc+0xc>)
 800b552:	4601      	mov	r1, r0
 800b554:	6818      	ldr	r0, [r3, #0]
 800b556:	f000 b82d 	b.w	800b5b4 <_malloc_r>
 800b55a:	bf00      	nop
 800b55c:	2004001c 	.word	0x2004001c

0800b560 <free>:
 800b560:	4b02      	ldr	r3, [pc, #8]	@ (800b56c <free+0xc>)
 800b562:	4601      	mov	r1, r0
 800b564:	6818      	ldr	r0, [r3, #0]
 800b566:	f001 be0b 	b.w	800d180 <_free_r>
 800b56a:	bf00      	nop
 800b56c:	2004001c 	.word	0x2004001c

0800b570 <sbrk_aligned>:
 800b570:	b570      	push	{r4, r5, r6, lr}
 800b572:	4e0f      	ldr	r6, [pc, #60]	@ (800b5b0 <sbrk_aligned+0x40>)
 800b574:	460c      	mov	r4, r1
 800b576:	6831      	ldr	r1, [r6, #0]
 800b578:	4605      	mov	r5, r0
 800b57a:	b911      	cbnz	r1, 800b582 <sbrk_aligned+0x12>
 800b57c:	f000 ff56 	bl	800c42c <_sbrk_r>
 800b580:	6030      	str	r0, [r6, #0]
 800b582:	4621      	mov	r1, r4
 800b584:	4628      	mov	r0, r5
 800b586:	f000 ff51 	bl	800c42c <_sbrk_r>
 800b58a:	1c43      	adds	r3, r0, #1
 800b58c:	d103      	bne.n	800b596 <sbrk_aligned+0x26>
 800b58e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b592:	4620      	mov	r0, r4
 800b594:	bd70      	pop	{r4, r5, r6, pc}
 800b596:	1cc4      	adds	r4, r0, #3
 800b598:	f024 0403 	bic.w	r4, r4, #3
 800b59c:	42a0      	cmp	r0, r4
 800b59e:	d0f8      	beq.n	800b592 <sbrk_aligned+0x22>
 800b5a0:	1a21      	subs	r1, r4, r0
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	f000 ff42 	bl	800c42c <_sbrk_r>
 800b5a8:	3001      	adds	r0, #1
 800b5aa:	d1f2      	bne.n	800b592 <sbrk_aligned+0x22>
 800b5ac:	e7ef      	b.n	800b58e <sbrk_aligned+0x1e>
 800b5ae:	bf00      	nop
 800b5b0:	20044724 	.word	0x20044724

0800b5b4 <_malloc_r>:
 800b5b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5b8:	1ccd      	adds	r5, r1, #3
 800b5ba:	f025 0503 	bic.w	r5, r5, #3
 800b5be:	3508      	adds	r5, #8
 800b5c0:	2d0c      	cmp	r5, #12
 800b5c2:	bf38      	it	cc
 800b5c4:	250c      	movcc	r5, #12
 800b5c6:	2d00      	cmp	r5, #0
 800b5c8:	4606      	mov	r6, r0
 800b5ca:	db01      	blt.n	800b5d0 <_malloc_r+0x1c>
 800b5cc:	42a9      	cmp	r1, r5
 800b5ce:	d904      	bls.n	800b5da <_malloc_r+0x26>
 800b5d0:	230c      	movs	r3, #12
 800b5d2:	6033      	str	r3, [r6, #0]
 800b5d4:	2000      	movs	r0, #0
 800b5d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b6b0 <_malloc_r+0xfc>
 800b5de:	f000 f869 	bl	800b6b4 <__malloc_lock>
 800b5e2:	f8d8 3000 	ldr.w	r3, [r8]
 800b5e6:	461c      	mov	r4, r3
 800b5e8:	bb44      	cbnz	r4, 800b63c <_malloc_r+0x88>
 800b5ea:	4629      	mov	r1, r5
 800b5ec:	4630      	mov	r0, r6
 800b5ee:	f7ff ffbf 	bl	800b570 <sbrk_aligned>
 800b5f2:	1c43      	adds	r3, r0, #1
 800b5f4:	4604      	mov	r4, r0
 800b5f6:	d158      	bne.n	800b6aa <_malloc_r+0xf6>
 800b5f8:	f8d8 4000 	ldr.w	r4, [r8]
 800b5fc:	4627      	mov	r7, r4
 800b5fe:	2f00      	cmp	r7, #0
 800b600:	d143      	bne.n	800b68a <_malloc_r+0xd6>
 800b602:	2c00      	cmp	r4, #0
 800b604:	d04b      	beq.n	800b69e <_malloc_r+0xea>
 800b606:	6823      	ldr	r3, [r4, #0]
 800b608:	4639      	mov	r1, r7
 800b60a:	4630      	mov	r0, r6
 800b60c:	eb04 0903 	add.w	r9, r4, r3
 800b610:	f000 ff0c 	bl	800c42c <_sbrk_r>
 800b614:	4581      	cmp	r9, r0
 800b616:	d142      	bne.n	800b69e <_malloc_r+0xea>
 800b618:	6821      	ldr	r1, [r4, #0]
 800b61a:	1a6d      	subs	r5, r5, r1
 800b61c:	4629      	mov	r1, r5
 800b61e:	4630      	mov	r0, r6
 800b620:	f7ff ffa6 	bl	800b570 <sbrk_aligned>
 800b624:	3001      	adds	r0, #1
 800b626:	d03a      	beq.n	800b69e <_malloc_r+0xea>
 800b628:	6823      	ldr	r3, [r4, #0]
 800b62a:	442b      	add	r3, r5
 800b62c:	6023      	str	r3, [r4, #0]
 800b62e:	f8d8 3000 	ldr.w	r3, [r8]
 800b632:	685a      	ldr	r2, [r3, #4]
 800b634:	bb62      	cbnz	r2, 800b690 <_malloc_r+0xdc>
 800b636:	f8c8 7000 	str.w	r7, [r8]
 800b63a:	e00f      	b.n	800b65c <_malloc_r+0xa8>
 800b63c:	6822      	ldr	r2, [r4, #0]
 800b63e:	1b52      	subs	r2, r2, r5
 800b640:	d420      	bmi.n	800b684 <_malloc_r+0xd0>
 800b642:	2a0b      	cmp	r2, #11
 800b644:	d917      	bls.n	800b676 <_malloc_r+0xc2>
 800b646:	1961      	adds	r1, r4, r5
 800b648:	42a3      	cmp	r3, r4
 800b64a:	6025      	str	r5, [r4, #0]
 800b64c:	bf18      	it	ne
 800b64e:	6059      	strne	r1, [r3, #4]
 800b650:	6863      	ldr	r3, [r4, #4]
 800b652:	bf08      	it	eq
 800b654:	f8c8 1000 	streq.w	r1, [r8]
 800b658:	5162      	str	r2, [r4, r5]
 800b65a:	604b      	str	r3, [r1, #4]
 800b65c:	4630      	mov	r0, r6
 800b65e:	f000 f82f 	bl	800b6c0 <__malloc_unlock>
 800b662:	f104 000b 	add.w	r0, r4, #11
 800b666:	1d23      	adds	r3, r4, #4
 800b668:	f020 0007 	bic.w	r0, r0, #7
 800b66c:	1ac2      	subs	r2, r0, r3
 800b66e:	bf1c      	itt	ne
 800b670:	1a1b      	subne	r3, r3, r0
 800b672:	50a3      	strne	r3, [r4, r2]
 800b674:	e7af      	b.n	800b5d6 <_malloc_r+0x22>
 800b676:	6862      	ldr	r2, [r4, #4]
 800b678:	42a3      	cmp	r3, r4
 800b67a:	bf0c      	ite	eq
 800b67c:	f8c8 2000 	streq.w	r2, [r8]
 800b680:	605a      	strne	r2, [r3, #4]
 800b682:	e7eb      	b.n	800b65c <_malloc_r+0xa8>
 800b684:	4623      	mov	r3, r4
 800b686:	6864      	ldr	r4, [r4, #4]
 800b688:	e7ae      	b.n	800b5e8 <_malloc_r+0x34>
 800b68a:	463c      	mov	r4, r7
 800b68c:	687f      	ldr	r7, [r7, #4]
 800b68e:	e7b6      	b.n	800b5fe <_malloc_r+0x4a>
 800b690:	461a      	mov	r2, r3
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	42a3      	cmp	r3, r4
 800b696:	d1fb      	bne.n	800b690 <_malloc_r+0xdc>
 800b698:	2300      	movs	r3, #0
 800b69a:	6053      	str	r3, [r2, #4]
 800b69c:	e7de      	b.n	800b65c <_malloc_r+0xa8>
 800b69e:	230c      	movs	r3, #12
 800b6a0:	6033      	str	r3, [r6, #0]
 800b6a2:	4630      	mov	r0, r6
 800b6a4:	f000 f80c 	bl	800b6c0 <__malloc_unlock>
 800b6a8:	e794      	b.n	800b5d4 <_malloc_r+0x20>
 800b6aa:	6005      	str	r5, [r0, #0]
 800b6ac:	e7d6      	b.n	800b65c <_malloc_r+0xa8>
 800b6ae:	bf00      	nop
 800b6b0:	20044728 	.word	0x20044728

0800b6b4 <__malloc_lock>:
 800b6b4:	4801      	ldr	r0, [pc, #4]	@ (800b6bc <__malloc_lock+0x8>)
 800b6b6:	f000 bf06 	b.w	800c4c6 <__retarget_lock_acquire_recursive>
 800b6ba:	bf00      	nop
 800b6bc:	2004486c 	.word	0x2004486c

0800b6c0 <__malloc_unlock>:
 800b6c0:	4801      	ldr	r0, [pc, #4]	@ (800b6c8 <__malloc_unlock+0x8>)
 800b6c2:	f000 bf01 	b.w	800c4c8 <__retarget_lock_release_recursive>
 800b6c6:	bf00      	nop
 800b6c8:	2004486c 	.word	0x2004486c

0800b6cc <__cvt>:
 800b6cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b6d0:	ec57 6b10 	vmov	r6, r7, d0
 800b6d4:	2f00      	cmp	r7, #0
 800b6d6:	460c      	mov	r4, r1
 800b6d8:	4619      	mov	r1, r3
 800b6da:	463b      	mov	r3, r7
 800b6dc:	bfbb      	ittet	lt
 800b6de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b6e2:	461f      	movlt	r7, r3
 800b6e4:	2300      	movge	r3, #0
 800b6e6:	232d      	movlt	r3, #45	@ 0x2d
 800b6e8:	700b      	strb	r3, [r1, #0]
 800b6ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b6f0:	4691      	mov	r9, r2
 800b6f2:	f023 0820 	bic.w	r8, r3, #32
 800b6f6:	bfbc      	itt	lt
 800b6f8:	4632      	movlt	r2, r6
 800b6fa:	4616      	movlt	r6, r2
 800b6fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b700:	d005      	beq.n	800b70e <__cvt+0x42>
 800b702:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b706:	d100      	bne.n	800b70a <__cvt+0x3e>
 800b708:	3401      	adds	r4, #1
 800b70a:	2102      	movs	r1, #2
 800b70c:	e000      	b.n	800b710 <__cvt+0x44>
 800b70e:	2103      	movs	r1, #3
 800b710:	ab03      	add	r3, sp, #12
 800b712:	9301      	str	r3, [sp, #4]
 800b714:	ab02      	add	r3, sp, #8
 800b716:	9300      	str	r3, [sp, #0]
 800b718:	ec47 6b10 	vmov	d0, r6, r7
 800b71c:	4653      	mov	r3, sl
 800b71e:	4622      	mov	r2, r4
 800b720:	f000 ff5e 	bl	800c5e0 <_dtoa_r>
 800b724:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b728:	4605      	mov	r5, r0
 800b72a:	d119      	bne.n	800b760 <__cvt+0x94>
 800b72c:	f019 0f01 	tst.w	r9, #1
 800b730:	d00e      	beq.n	800b750 <__cvt+0x84>
 800b732:	eb00 0904 	add.w	r9, r0, r4
 800b736:	2200      	movs	r2, #0
 800b738:	2300      	movs	r3, #0
 800b73a:	4630      	mov	r0, r6
 800b73c:	4639      	mov	r1, r7
 800b73e:	f7f5 f9db 	bl	8000af8 <__aeabi_dcmpeq>
 800b742:	b108      	cbz	r0, 800b748 <__cvt+0x7c>
 800b744:	f8cd 900c 	str.w	r9, [sp, #12]
 800b748:	2230      	movs	r2, #48	@ 0x30
 800b74a:	9b03      	ldr	r3, [sp, #12]
 800b74c:	454b      	cmp	r3, r9
 800b74e:	d31e      	bcc.n	800b78e <__cvt+0xc2>
 800b750:	9b03      	ldr	r3, [sp, #12]
 800b752:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b754:	1b5b      	subs	r3, r3, r5
 800b756:	4628      	mov	r0, r5
 800b758:	6013      	str	r3, [r2, #0]
 800b75a:	b004      	add	sp, #16
 800b75c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b760:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b764:	eb00 0904 	add.w	r9, r0, r4
 800b768:	d1e5      	bne.n	800b736 <__cvt+0x6a>
 800b76a:	7803      	ldrb	r3, [r0, #0]
 800b76c:	2b30      	cmp	r3, #48	@ 0x30
 800b76e:	d10a      	bne.n	800b786 <__cvt+0xba>
 800b770:	2200      	movs	r2, #0
 800b772:	2300      	movs	r3, #0
 800b774:	4630      	mov	r0, r6
 800b776:	4639      	mov	r1, r7
 800b778:	f7f5 f9be 	bl	8000af8 <__aeabi_dcmpeq>
 800b77c:	b918      	cbnz	r0, 800b786 <__cvt+0xba>
 800b77e:	f1c4 0401 	rsb	r4, r4, #1
 800b782:	f8ca 4000 	str.w	r4, [sl]
 800b786:	f8da 3000 	ldr.w	r3, [sl]
 800b78a:	4499      	add	r9, r3
 800b78c:	e7d3      	b.n	800b736 <__cvt+0x6a>
 800b78e:	1c59      	adds	r1, r3, #1
 800b790:	9103      	str	r1, [sp, #12]
 800b792:	701a      	strb	r2, [r3, #0]
 800b794:	e7d9      	b.n	800b74a <__cvt+0x7e>

0800b796 <__exponent>:
 800b796:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b798:	2900      	cmp	r1, #0
 800b79a:	bfba      	itte	lt
 800b79c:	4249      	neglt	r1, r1
 800b79e:	232d      	movlt	r3, #45	@ 0x2d
 800b7a0:	232b      	movge	r3, #43	@ 0x2b
 800b7a2:	2909      	cmp	r1, #9
 800b7a4:	7002      	strb	r2, [r0, #0]
 800b7a6:	7043      	strb	r3, [r0, #1]
 800b7a8:	dd29      	ble.n	800b7fe <__exponent+0x68>
 800b7aa:	f10d 0307 	add.w	r3, sp, #7
 800b7ae:	461d      	mov	r5, r3
 800b7b0:	270a      	movs	r7, #10
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	fbb1 f6f7 	udiv	r6, r1, r7
 800b7b8:	fb07 1416 	mls	r4, r7, r6, r1
 800b7bc:	3430      	adds	r4, #48	@ 0x30
 800b7be:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b7c2:	460c      	mov	r4, r1
 800b7c4:	2c63      	cmp	r4, #99	@ 0x63
 800b7c6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b7ca:	4631      	mov	r1, r6
 800b7cc:	dcf1      	bgt.n	800b7b2 <__exponent+0x1c>
 800b7ce:	3130      	adds	r1, #48	@ 0x30
 800b7d0:	1e94      	subs	r4, r2, #2
 800b7d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b7d6:	1c41      	adds	r1, r0, #1
 800b7d8:	4623      	mov	r3, r4
 800b7da:	42ab      	cmp	r3, r5
 800b7dc:	d30a      	bcc.n	800b7f4 <__exponent+0x5e>
 800b7de:	f10d 0309 	add.w	r3, sp, #9
 800b7e2:	1a9b      	subs	r3, r3, r2
 800b7e4:	42ac      	cmp	r4, r5
 800b7e6:	bf88      	it	hi
 800b7e8:	2300      	movhi	r3, #0
 800b7ea:	3302      	adds	r3, #2
 800b7ec:	4403      	add	r3, r0
 800b7ee:	1a18      	subs	r0, r3, r0
 800b7f0:	b003      	add	sp, #12
 800b7f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b7f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b7fc:	e7ed      	b.n	800b7da <__exponent+0x44>
 800b7fe:	2330      	movs	r3, #48	@ 0x30
 800b800:	3130      	adds	r1, #48	@ 0x30
 800b802:	7083      	strb	r3, [r0, #2]
 800b804:	70c1      	strb	r1, [r0, #3]
 800b806:	1d03      	adds	r3, r0, #4
 800b808:	e7f1      	b.n	800b7ee <__exponent+0x58>
	...

0800b80c <_printf_float>:
 800b80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b810:	b08d      	sub	sp, #52	@ 0x34
 800b812:	460c      	mov	r4, r1
 800b814:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b818:	4616      	mov	r6, r2
 800b81a:	461f      	mov	r7, r3
 800b81c:	4605      	mov	r5, r0
 800b81e:	f000 fdcd 	bl	800c3bc <_localeconv_r>
 800b822:	6803      	ldr	r3, [r0, #0]
 800b824:	9304      	str	r3, [sp, #16]
 800b826:	4618      	mov	r0, r3
 800b828:	f7f4 fd3a 	bl	80002a0 <strlen>
 800b82c:	2300      	movs	r3, #0
 800b82e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b830:	f8d8 3000 	ldr.w	r3, [r8]
 800b834:	9005      	str	r0, [sp, #20]
 800b836:	3307      	adds	r3, #7
 800b838:	f023 0307 	bic.w	r3, r3, #7
 800b83c:	f103 0208 	add.w	r2, r3, #8
 800b840:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b844:	f8d4 b000 	ldr.w	fp, [r4]
 800b848:	f8c8 2000 	str.w	r2, [r8]
 800b84c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b850:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b854:	9307      	str	r3, [sp, #28]
 800b856:	f8cd 8018 	str.w	r8, [sp, #24]
 800b85a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b85e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b862:	4b9c      	ldr	r3, [pc, #624]	@ (800bad4 <_printf_float+0x2c8>)
 800b864:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b868:	f7f5 f978 	bl	8000b5c <__aeabi_dcmpun>
 800b86c:	bb70      	cbnz	r0, 800b8cc <_printf_float+0xc0>
 800b86e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b872:	4b98      	ldr	r3, [pc, #608]	@ (800bad4 <_printf_float+0x2c8>)
 800b874:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b878:	f7f5 f952 	bl	8000b20 <__aeabi_dcmple>
 800b87c:	bb30      	cbnz	r0, 800b8cc <_printf_float+0xc0>
 800b87e:	2200      	movs	r2, #0
 800b880:	2300      	movs	r3, #0
 800b882:	4640      	mov	r0, r8
 800b884:	4649      	mov	r1, r9
 800b886:	f7f5 f941 	bl	8000b0c <__aeabi_dcmplt>
 800b88a:	b110      	cbz	r0, 800b892 <_printf_float+0x86>
 800b88c:	232d      	movs	r3, #45	@ 0x2d
 800b88e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b892:	4a91      	ldr	r2, [pc, #580]	@ (800bad8 <_printf_float+0x2cc>)
 800b894:	4b91      	ldr	r3, [pc, #580]	@ (800badc <_printf_float+0x2d0>)
 800b896:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b89a:	bf8c      	ite	hi
 800b89c:	4690      	movhi	r8, r2
 800b89e:	4698      	movls	r8, r3
 800b8a0:	2303      	movs	r3, #3
 800b8a2:	6123      	str	r3, [r4, #16]
 800b8a4:	f02b 0304 	bic.w	r3, fp, #4
 800b8a8:	6023      	str	r3, [r4, #0]
 800b8aa:	f04f 0900 	mov.w	r9, #0
 800b8ae:	9700      	str	r7, [sp, #0]
 800b8b0:	4633      	mov	r3, r6
 800b8b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b8b4:	4621      	mov	r1, r4
 800b8b6:	4628      	mov	r0, r5
 800b8b8:	f000 f9d2 	bl	800bc60 <_printf_common>
 800b8bc:	3001      	adds	r0, #1
 800b8be:	f040 808d 	bne.w	800b9dc <_printf_float+0x1d0>
 800b8c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b8c6:	b00d      	add	sp, #52	@ 0x34
 800b8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8cc:	4642      	mov	r2, r8
 800b8ce:	464b      	mov	r3, r9
 800b8d0:	4640      	mov	r0, r8
 800b8d2:	4649      	mov	r1, r9
 800b8d4:	f7f5 f942 	bl	8000b5c <__aeabi_dcmpun>
 800b8d8:	b140      	cbz	r0, 800b8ec <_printf_float+0xe0>
 800b8da:	464b      	mov	r3, r9
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	bfbc      	itt	lt
 800b8e0:	232d      	movlt	r3, #45	@ 0x2d
 800b8e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b8e6:	4a7e      	ldr	r2, [pc, #504]	@ (800bae0 <_printf_float+0x2d4>)
 800b8e8:	4b7e      	ldr	r3, [pc, #504]	@ (800bae4 <_printf_float+0x2d8>)
 800b8ea:	e7d4      	b.n	800b896 <_printf_float+0x8a>
 800b8ec:	6863      	ldr	r3, [r4, #4]
 800b8ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b8f2:	9206      	str	r2, [sp, #24]
 800b8f4:	1c5a      	adds	r2, r3, #1
 800b8f6:	d13b      	bne.n	800b970 <_printf_float+0x164>
 800b8f8:	2306      	movs	r3, #6
 800b8fa:	6063      	str	r3, [r4, #4]
 800b8fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b900:	2300      	movs	r3, #0
 800b902:	6022      	str	r2, [r4, #0]
 800b904:	9303      	str	r3, [sp, #12]
 800b906:	ab0a      	add	r3, sp, #40	@ 0x28
 800b908:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b90c:	ab09      	add	r3, sp, #36	@ 0x24
 800b90e:	9300      	str	r3, [sp, #0]
 800b910:	6861      	ldr	r1, [r4, #4]
 800b912:	ec49 8b10 	vmov	d0, r8, r9
 800b916:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b91a:	4628      	mov	r0, r5
 800b91c:	f7ff fed6 	bl	800b6cc <__cvt>
 800b920:	9b06      	ldr	r3, [sp, #24]
 800b922:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b924:	2b47      	cmp	r3, #71	@ 0x47
 800b926:	4680      	mov	r8, r0
 800b928:	d129      	bne.n	800b97e <_printf_float+0x172>
 800b92a:	1cc8      	adds	r0, r1, #3
 800b92c:	db02      	blt.n	800b934 <_printf_float+0x128>
 800b92e:	6863      	ldr	r3, [r4, #4]
 800b930:	4299      	cmp	r1, r3
 800b932:	dd41      	ble.n	800b9b8 <_printf_float+0x1ac>
 800b934:	f1aa 0a02 	sub.w	sl, sl, #2
 800b938:	fa5f fa8a 	uxtb.w	sl, sl
 800b93c:	3901      	subs	r1, #1
 800b93e:	4652      	mov	r2, sl
 800b940:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b944:	9109      	str	r1, [sp, #36]	@ 0x24
 800b946:	f7ff ff26 	bl	800b796 <__exponent>
 800b94a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b94c:	1813      	adds	r3, r2, r0
 800b94e:	2a01      	cmp	r2, #1
 800b950:	4681      	mov	r9, r0
 800b952:	6123      	str	r3, [r4, #16]
 800b954:	dc02      	bgt.n	800b95c <_printf_float+0x150>
 800b956:	6822      	ldr	r2, [r4, #0]
 800b958:	07d2      	lsls	r2, r2, #31
 800b95a:	d501      	bpl.n	800b960 <_printf_float+0x154>
 800b95c:	3301      	adds	r3, #1
 800b95e:	6123      	str	r3, [r4, #16]
 800b960:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b964:	2b00      	cmp	r3, #0
 800b966:	d0a2      	beq.n	800b8ae <_printf_float+0xa2>
 800b968:	232d      	movs	r3, #45	@ 0x2d
 800b96a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b96e:	e79e      	b.n	800b8ae <_printf_float+0xa2>
 800b970:	9a06      	ldr	r2, [sp, #24]
 800b972:	2a47      	cmp	r2, #71	@ 0x47
 800b974:	d1c2      	bne.n	800b8fc <_printf_float+0xf0>
 800b976:	2b00      	cmp	r3, #0
 800b978:	d1c0      	bne.n	800b8fc <_printf_float+0xf0>
 800b97a:	2301      	movs	r3, #1
 800b97c:	e7bd      	b.n	800b8fa <_printf_float+0xee>
 800b97e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b982:	d9db      	bls.n	800b93c <_printf_float+0x130>
 800b984:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b988:	d118      	bne.n	800b9bc <_printf_float+0x1b0>
 800b98a:	2900      	cmp	r1, #0
 800b98c:	6863      	ldr	r3, [r4, #4]
 800b98e:	dd0b      	ble.n	800b9a8 <_printf_float+0x19c>
 800b990:	6121      	str	r1, [r4, #16]
 800b992:	b913      	cbnz	r3, 800b99a <_printf_float+0x18e>
 800b994:	6822      	ldr	r2, [r4, #0]
 800b996:	07d0      	lsls	r0, r2, #31
 800b998:	d502      	bpl.n	800b9a0 <_printf_float+0x194>
 800b99a:	3301      	adds	r3, #1
 800b99c:	440b      	add	r3, r1
 800b99e:	6123      	str	r3, [r4, #16]
 800b9a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b9a2:	f04f 0900 	mov.w	r9, #0
 800b9a6:	e7db      	b.n	800b960 <_printf_float+0x154>
 800b9a8:	b913      	cbnz	r3, 800b9b0 <_printf_float+0x1a4>
 800b9aa:	6822      	ldr	r2, [r4, #0]
 800b9ac:	07d2      	lsls	r2, r2, #31
 800b9ae:	d501      	bpl.n	800b9b4 <_printf_float+0x1a8>
 800b9b0:	3302      	adds	r3, #2
 800b9b2:	e7f4      	b.n	800b99e <_printf_float+0x192>
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	e7f2      	b.n	800b99e <_printf_float+0x192>
 800b9b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b9bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9be:	4299      	cmp	r1, r3
 800b9c0:	db05      	blt.n	800b9ce <_printf_float+0x1c2>
 800b9c2:	6823      	ldr	r3, [r4, #0]
 800b9c4:	6121      	str	r1, [r4, #16]
 800b9c6:	07d8      	lsls	r0, r3, #31
 800b9c8:	d5ea      	bpl.n	800b9a0 <_printf_float+0x194>
 800b9ca:	1c4b      	adds	r3, r1, #1
 800b9cc:	e7e7      	b.n	800b99e <_printf_float+0x192>
 800b9ce:	2900      	cmp	r1, #0
 800b9d0:	bfd4      	ite	le
 800b9d2:	f1c1 0202 	rsble	r2, r1, #2
 800b9d6:	2201      	movgt	r2, #1
 800b9d8:	4413      	add	r3, r2
 800b9da:	e7e0      	b.n	800b99e <_printf_float+0x192>
 800b9dc:	6823      	ldr	r3, [r4, #0]
 800b9de:	055a      	lsls	r2, r3, #21
 800b9e0:	d407      	bmi.n	800b9f2 <_printf_float+0x1e6>
 800b9e2:	6923      	ldr	r3, [r4, #16]
 800b9e4:	4642      	mov	r2, r8
 800b9e6:	4631      	mov	r1, r6
 800b9e8:	4628      	mov	r0, r5
 800b9ea:	47b8      	blx	r7
 800b9ec:	3001      	adds	r0, #1
 800b9ee:	d12b      	bne.n	800ba48 <_printf_float+0x23c>
 800b9f0:	e767      	b.n	800b8c2 <_printf_float+0xb6>
 800b9f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b9f6:	f240 80dd 	bls.w	800bbb4 <_printf_float+0x3a8>
 800b9fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b9fe:	2200      	movs	r2, #0
 800ba00:	2300      	movs	r3, #0
 800ba02:	f7f5 f879 	bl	8000af8 <__aeabi_dcmpeq>
 800ba06:	2800      	cmp	r0, #0
 800ba08:	d033      	beq.n	800ba72 <_printf_float+0x266>
 800ba0a:	4a37      	ldr	r2, [pc, #220]	@ (800bae8 <_printf_float+0x2dc>)
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	4631      	mov	r1, r6
 800ba10:	4628      	mov	r0, r5
 800ba12:	47b8      	blx	r7
 800ba14:	3001      	adds	r0, #1
 800ba16:	f43f af54 	beq.w	800b8c2 <_printf_float+0xb6>
 800ba1a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ba1e:	4543      	cmp	r3, r8
 800ba20:	db02      	blt.n	800ba28 <_printf_float+0x21c>
 800ba22:	6823      	ldr	r3, [r4, #0]
 800ba24:	07d8      	lsls	r0, r3, #31
 800ba26:	d50f      	bpl.n	800ba48 <_printf_float+0x23c>
 800ba28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba2c:	4631      	mov	r1, r6
 800ba2e:	4628      	mov	r0, r5
 800ba30:	47b8      	blx	r7
 800ba32:	3001      	adds	r0, #1
 800ba34:	f43f af45 	beq.w	800b8c2 <_printf_float+0xb6>
 800ba38:	f04f 0900 	mov.w	r9, #0
 800ba3c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ba40:	f104 0a1a 	add.w	sl, r4, #26
 800ba44:	45c8      	cmp	r8, r9
 800ba46:	dc09      	bgt.n	800ba5c <_printf_float+0x250>
 800ba48:	6823      	ldr	r3, [r4, #0]
 800ba4a:	079b      	lsls	r3, r3, #30
 800ba4c:	f100 8103 	bmi.w	800bc56 <_printf_float+0x44a>
 800ba50:	68e0      	ldr	r0, [r4, #12]
 800ba52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba54:	4298      	cmp	r0, r3
 800ba56:	bfb8      	it	lt
 800ba58:	4618      	movlt	r0, r3
 800ba5a:	e734      	b.n	800b8c6 <_printf_float+0xba>
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	4652      	mov	r2, sl
 800ba60:	4631      	mov	r1, r6
 800ba62:	4628      	mov	r0, r5
 800ba64:	47b8      	blx	r7
 800ba66:	3001      	adds	r0, #1
 800ba68:	f43f af2b 	beq.w	800b8c2 <_printf_float+0xb6>
 800ba6c:	f109 0901 	add.w	r9, r9, #1
 800ba70:	e7e8      	b.n	800ba44 <_printf_float+0x238>
 800ba72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	dc39      	bgt.n	800baec <_printf_float+0x2e0>
 800ba78:	4a1b      	ldr	r2, [pc, #108]	@ (800bae8 <_printf_float+0x2dc>)
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	4631      	mov	r1, r6
 800ba7e:	4628      	mov	r0, r5
 800ba80:	47b8      	blx	r7
 800ba82:	3001      	adds	r0, #1
 800ba84:	f43f af1d 	beq.w	800b8c2 <_printf_float+0xb6>
 800ba88:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ba8c:	ea59 0303 	orrs.w	r3, r9, r3
 800ba90:	d102      	bne.n	800ba98 <_printf_float+0x28c>
 800ba92:	6823      	ldr	r3, [r4, #0]
 800ba94:	07d9      	lsls	r1, r3, #31
 800ba96:	d5d7      	bpl.n	800ba48 <_printf_float+0x23c>
 800ba98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba9c:	4631      	mov	r1, r6
 800ba9e:	4628      	mov	r0, r5
 800baa0:	47b8      	blx	r7
 800baa2:	3001      	adds	r0, #1
 800baa4:	f43f af0d 	beq.w	800b8c2 <_printf_float+0xb6>
 800baa8:	f04f 0a00 	mov.w	sl, #0
 800baac:	f104 0b1a 	add.w	fp, r4, #26
 800bab0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bab2:	425b      	negs	r3, r3
 800bab4:	4553      	cmp	r3, sl
 800bab6:	dc01      	bgt.n	800babc <_printf_float+0x2b0>
 800bab8:	464b      	mov	r3, r9
 800baba:	e793      	b.n	800b9e4 <_printf_float+0x1d8>
 800babc:	2301      	movs	r3, #1
 800babe:	465a      	mov	r2, fp
 800bac0:	4631      	mov	r1, r6
 800bac2:	4628      	mov	r0, r5
 800bac4:	47b8      	blx	r7
 800bac6:	3001      	adds	r0, #1
 800bac8:	f43f aefb 	beq.w	800b8c2 <_printf_float+0xb6>
 800bacc:	f10a 0a01 	add.w	sl, sl, #1
 800bad0:	e7ee      	b.n	800bab0 <_printf_float+0x2a4>
 800bad2:	bf00      	nop
 800bad4:	7fefffff 	.word	0x7fefffff
 800bad8:	0800e734 	.word	0x0800e734
 800badc:	0800e730 	.word	0x0800e730
 800bae0:	0800e73c 	.word	0x0800e73c
 800bae4:	0800e738 	.word	0x0800e738
 800bae8:	0800e740 	.word	0x0800e740
 800baec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800baee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800baf2:	4553      	cmp	r3, sl
 800baf4:	bfa8      	it	ge
 800baf6:	4653      	movge	r3, sl
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	4699      	mov	r9, r3
 800bafc:	dc36      	bgt.n	800bb6c <_printf_float+0x360>
 800bafe:	f04f 0b00 	mov.w	fp, #0
 800bb02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb06:	f104 021a 	add.w	r2, r4, #26
 800bb0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bb0c:	9306      	str	r3, [sp, #24]
 800bb0e:	eba3 0309 	sub.w	r3, r3, r9
 800bb12:	455b      	cmp	r3, fp
 800bb14:	dc31      	bgt.n	800bb7a <_printf_float+0x36e>
 800bb16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb18:	459a      	cmp	sl, r3
 800bb1a:	dc3a      	bgt.n	800bb92 <_printf_float+0x386>
 800bb1c:	6823      	ldr	r3, [r4, #0]
 800bb1e:	07da      	lsls	r2, r3, #31
 800bb20:	d437      	bmi.n	800bb92 <_printf_float+0x386>
 800bb22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb24:	ebaa 0903 	sub.w	r9, sl, r3
 800bb28:	9b06      	ldr	r3, [sp, #24]
 800bb2a:	ebaa 0303 	sub.w	r3, sl, r3
 800bb2e:	4599      	cmp	r9, r3
 800bb30:	bfa8      	it	ge
 800bb32:	4699      	movge	r9, r3
 800bb34:	f1b9 0f00 	cmp.w	r9, #0
 800bb38:	dc33      	bgt.n	800bba2 <_printf_float+0x396>
 800bb3a:	f04f 0800 	mov.w	r8, #0
 800bb3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb42:	f104 0b1a 	add.w	fp, r4, #26
 800bb46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb48:	ebaa 0303 	sub.w	r3, sl, r3
 800bb4c:	eba3 0309 	sub.w	r3, r3, r9
 800bb50:	4543      	cmp	r3, r8
 800bb52:	f77f af79 	ble.w	800ba48 <_printf_float+0x23c>
 800bb56:	2301      	movs	r3, #1
 800bb58:	465a      	mov	r2, fp
 800bb5a:	4631      	mov	r1, r6
 800bb5c:	4628      	mov	r0, r5
 800bb5e:	47b8      	blx	r7
 800bb60:	3001      	adds	r0, #1
 800bb62:	f43f aeae 	beq.w	800b8c2 <_printf_float+0xb6>
 800bb66:	f108 0801 	add.w	r8, r8, #1
 800bb6a:	e7ec      	b.n	800bb46 <_printf_float+0x33a>
 800bb6c:	4642      	mov	r2, r8
 800bb6e:	4631      	mov	r1, r6
 800bb70:	4628      	mov	r0, r5
 800bb72:	47b8      	blx	r7
 800bb74:	3001      	adds	r0, #1
 800bb76:	d1c2      	bne.n	800bafe <_printf_float+0x2f2>
 800bb78:	e6a3      	b.n	800b8c2 <_printf_float+0xb6>
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	4631      	mov	r1, r6
 800bb7e:	4628      	mov	r0, r5
 800bb80:	9206      	str	r2, [sp, #24]
 800bb82:	47b8      	blx	r7
 800bb84:	3001      	adds	r0, #1
 800bb86:	f43f ae9c 	beq.w	800b8c2 <_printf_float+0xb6>
 800bb8a:	9a06      	ldr	r2, [sp, #24]
 800bb8c:	f10b 0b01 	add.w	fp, fp, #1
 800bb90:	e7bb      	b.n	800bb0a <_printf_float+0x2fe>
 800bb92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb96:	4631      	mov	r1, r6
 800bb98:	4628      	mov	r0, r5
 800bb9a:	47b8      	blx	r7
 800bb9c:	3001      	adds	r0, #1
 800bb9e:	d1c0      	bne.n	800bb22 <_printf_float+0x316>
 800bba0:	e68f      	b.n	800b8c2 <_printf_float+0xb6>
 800bba2:	9a06      	ldr	r2, [sp, #24]
 800bba4:	464b      	mov	r3, r9
 800bba6:	4442      	add	r2, r8
 800bba8:	4631      	mov	r1, r6
 800bbaa:	4628      	mov	r0, r5
 800bbac:	47b8      	blx	r7
 800bbae:	3001      	adds	r0, #1
 800bbb0:	d1c3      	bne.n	800bb3a <_printf_float+0x32e>
 800bbb2:	e686      	b.n	800b8c2 <_printf_float+0xb6>
 800bbb4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bbb8:	f1ba 0f01 	cmp.w	sl, #1
 800bbbc:	dc01      	bgt.n	800bbc2 <_printf_float+0x3b6>
 800bbbe:	07db      	lsls	r3, r3, #31
 800bbc0:	d536      	bpl.n	800bc30 <_printf_float+0x424>
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	4642      	mov	r2, r8
 800bbc6:	4631      	mov	r1, r6
 800bbc8:	4628      	mov	r0, r5
 800bbca:	47b8      	blx	r7
 800bbcc:	3001      	adds	r0, #1
 800bbce:	f43f ae78 	beq.w	800b8c2 <_printf_float+0xb6>
 800bbd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bbd6:	4631      	mov	r1, r6
 800bbd8:	4628      	mov	r0, r5
 800bbda:	47b8      	blx	r7
 800bbdc:	3001      	adds	r0, #1
 800bbde:	f43f ae70 	beq.w	800b8c2 <_printf_float+0xb6>
 800bbe2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	2300      	movs	r3, #0
 800bbea:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bbee:	f7f4 ff83 	bl	8000af8 <__aeabi_dcmpeq>
 800bbf2:	b9c0      	cbnz	r0, 800bc26 <_printf_float+0x41a>
 800bbf4:	4653      	mov	r3, sl
 800bbf6:	f108 0201 	add.w	r2, r8, #1
 800bbfa:	4631      	mov	r1, r6
 800bbfc:	4628      	mov	r0, r5
 800bbfe:	47b8      	blx	r7
 800bc00:	3001      	adds	r0, #1
 800bc02:	d10c      	bne.n	800bc1e <_printf_float+0x412>
 800bc04:	e65d      	b.n	800b8c2 <_printf_float+0xb6>
 800bc06:	2301      	movs	r3, #1
 800bc08:	465a      	mov	r2, fp
 800bc0a:	4631      	mov	r1, r6
 800bc0c:	4628      	mov	r0, r5
 800bc0e:	47b8      	blx	r7
 800bc10:	3001      	adds	r0, #1
 800bc12:	f43f ae56 	beq.w	800b8c2 <_printf_float+0xb6>
 800bc16:	f108 0801 	add.w	r8, r8, #1
 800bc1a:	45d0      	cmp	r8, sl
 800bc1c:	dbf3      	blt.n	800bc06 <_printf_float+0x3fa>
 800bc1e:	464b      	mov	r3, r9
 800bc20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bc24:	e6df      	b.n	800b9e6 <_printf_float+0x1da>
 800bc26:	f04f 0800 	mov.w	r8, #0
 800bc2a:	f104 0b1a 	add.w	fp, r4, #26
 800bc2e:	e7f4      	b.n	800bc1a <_printf_float+0x40e>
 800bc30:	2301      	movs	r3, #1
 800bc32:	4642      	mov	r2, r8
 800bc34:	e7e1      	b.n	800bbfa <_printf_float+0x3ee>
 800bc36:	2301      	movs	r3, #1
 800bc38:	464a      	mov	r2, r9
 800bc3a:	4631      	mov	r1, r6
 800bc3c:	4628      	mov	r0, r5
 800bc3e:	47b8      	blx	r7
 800bc40:	3001      	adds	r0, #1
 800bc42:	f43f ae3e 	beq.w	800b8c2 <_printf_float+0xb6>
 800bc46:	f108 0801 	add.w	r8, r8, #1
 800bc4a:	68e3      	ldr	r3, [r4, #12]
 800bc4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bc4e:	1a5b      	subs	r3, r3, r1
 800bc50:	4543      	cmp	r3, r8
 800bc52:	dcf0      	bgt.n	800bc36 <_printf_float+0x42a>
 800bc54:	e6fc      	b.n	800ba50 <_printf_float+0x244>
 800bc56:	f04f 0800 	mov.w	r8, #0
 800bc5a:	f104 0919 	add.w	r9, r4, #25
 800bc5e:	e7f4      	b.n	800bc4a <_printf_float+0x43e>

0800bc60 <_printf_common>:
 800bc60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc64:	4616      	mov	r6, r2
 800bc66:	4698      	mov	r8, r3
 800bc68:	688a      	ldr	r2, [r1, #8]
 800bc6a:	690b      	ldr	r3, [r1, #16]
 800bc6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bc70:	4293      	cmp	r3, r2
 800bc72:	bfb8      	it	lt
 800bc74:	4613      	movlt	r3, r2
 800bc76:	6033      	str	r3, [r6, #0]
 800bc78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bc7c:	4607      	mov	r7, r0
 800bc7e:	460c      	mov	r4, r1
 800bc80:	b10a      	cbz	r2, 800bc86 <_printf_common+0x26>
 800bc82:	3301      	adds	r3, #1
 800bc84:	6033      	str	r3, [r6, #0]
 800bc86:	6823      	ldr	r3, [r4, #0]
 800bc88:	0699      	lsls	r1, r3, #26
 800bc8a:	bf42      	ittt	mi
 800bc8c:	6833      	ldrmi	r3, [r6, #0]
 800bc8e:	3302      	addmi	r3, #2
 800bc90:	6033      	strmi	r3, [r6, #0]
 800bc92:	6825      	ldr	r5, [r4, #0]
 800bc94:	f015 0506 	ands.w	r5, r5, #6
 800bc98:	d106      	bne.n	800bca8 <_printf_common+0x48>
 800bc9a:	f104 0a19 	add.w	sl, r4, #25
 800bc9e:	68e3      	ldr	r3, [r4, #12]
 800bca0:	6832      	ldr	r2, [r6, #0]
 800bca2:	1a9b      	subs	r3, r3, r2
 800bca4:	42ab      	cmp	r3, r5
 800bca6:	dc26      	bgt.n	800bcf6 <_printf_common+0x96>
 800bca8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bcac:	6822      	ldr	r2, [r4, #0]
 800bcae:	3b00      	subs	r3, #0
 800bcb0:	bf18      	it	ne
 800bcb2:	2301      	movne	r3, #1
 800bcb4:	0692      	lsls	r2, r2, #26
 800bcb6:	d42b      	bmi.n	800bd10 <_printf_common+0xb0>
 800bcb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bcbc:	4641      	mov	r1, r8
 800bcbe:	4638      	mov	r0, r7
 800bcc0:	47c8      	blx	r9
 800bcc2:	3001      	adds	r0, #1
 800bcc4:	d01e      	beq.n	800bd04 <_printf_common+0xa4>
 800bcc6:	6823      	ldr	r3, [r4, #0]
 800bcc8:	6922      	ldr	r2, [r4, #16]
 800bcca:	f003 0306 	and.w	r3, r3, #6
 800bcce:	2b04      	cmp	r3, #4
 800bcd0:	bf02      	ittt	eq
 800bcd2:	68e5      	ldreq	r5, [r4, #12]
 800bcd4:	6833      	ldreq	r3, [r6, #0]
 800bcd6:	1aed      	subeq	r5, r5, r3
 800bcd8:	68a3      	ldr	r3, [r4, #8]
 800bcda:	bf0c      	ite	eq
 800bcdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bce0:	2500      	movne	r5, #0
 800bce2:	4293      	cmp	r3, r2
 800bce4:	bfc4      	itt	gt
 800bce6:	1a9b      	subgt	r3, r3, r2
 800bce8:	18ed      	addgt	r5, r5, r3
 800bcea:	2600      	movs	r6, #0
 800bcec:	341a      	adds	r4, #26
 800bcee:	42b5      	cmp	r5, r6
 800bcf0:	d11a      	bne.n	800bd28 <_printf_common+0xc8>
 800bcf2:	2000      	movs	r0, #0
 800bcf4:	e008      	b.n	800bd08 <_printf_common+0xa8>
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	4652      	mov	r2, sl
 800bcfa:	4641      	mov	r1, r8
 800bcfc:	4638      	mov	r0, r7
 800bcfe:	47c8      	blx	r9
 800bd00:	3001      	adds	r0, #1
 800bd02:	d103      	bne.n	800bd0c <_printf_common+0xac>
 800bd04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd0c:	3501      	adds	r5, #1
 800bd0e:	e7c6      	b.n	800bc9e <_printf_common+0x3e>
 800bd10:	18e1      	adds	r1, r4, r3
 800bd12:	1c5a      	adds	r2, r3, #1
 800bd14:	2030      	movs	r0, #48	@ 0x30
 800bd16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bd1a:	4422      	add	r2, r4
 800bd1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bd20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bd24:	3302      	adds	r3, #2
 800bd26:	e7c7      	b.n	800bcb8 <_printf_common+0x58>
 800bd28:	2301      	movs	r3, #1
 800bd2a:	4622      	mov	r2, r4
 800bd2c:	4641      	mov	r1, r8
 800bd2e:	4638      	mov	r0, r7
 800bd30:	47c8      	blx	r9
 800bd32:	3001      	adds	r0, #1
 800bd34:	d0e6      	beq.n	800bd04 <_printf_common+0xa4>
 800bd36:	3601      	adds	r6, #1
 800bd38:	e7d9      	b.n	800bcee <_printf_common+0x8e>
	...

0800bd3c <_printf_i>:
 800bd3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd40:	7e0f      	ldrb	r7, [r1, #24]
 800bd42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bd44:	2f78      	cmp	r7, #120	@ 0x78
 800bd46:	4691      	mov	r9, r2
 800bd48:	4680      	mov	r8, r0
 800bd4a:	460c      	mov	r4, r1
 800bd4c:	469a      	mov	sl, r3
 800bd4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bd52:	d807      	bhi.n	800bd64 <_printf_i+0x28>
 800bd54:	2f62      	cmp	r7, #98	@ 0x62
 800bd56:	d80a      	bhi.n	800bd6e <_printf_i+0x32>
 800bd58:	2f00      	cmp	r7, #0
 800bd5a:	f000 80d1 	beq.w	800bf00 <_printf_i+0x1c4>
 800bd5e:	2f58      	cmp	r7, #88	@ 0x58
 800bd60:	f000 80b8 	beq.w	800bed4 <_printf_i+0x198>
 800bd64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bd6c:	e03a      	b.n	800bde4 <_printf_i+0xa8>
 800bd6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bd72:	2b15      	cmp	r3, #21
 800bd74:	d8f6      	bhi.n	800bd64 <_printf_i+0x28>
 800bd76:	a101      	add	r1, pc, #4	@ (adr r1, 800bd7c <_printf_i+0x40>)
 800bd78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd7c:	0800bdd5 	.word	0x0800bdd5
 800bd80:	0800bde9 	.word	0x0800bde9
 800bd84:	0800bd65 	.word	0x0800bd65
 800bd88:	0800bd65 	.word	0x0800bd65
 800bd8c:	0800bd65 	.word	0x0800bd65
 800bd90:	0800bd65 	.word	0x0800bd65
 800bd94:	0800bde9 	.word	0x0800bde9
 800bd98:	0800bd65 	.word	0x0800bd65
 800bd9c:	0800bd65 	.word	0x0800bd65
 800bda0:	0800bd65 	.word	0x0800bd65
 800bda4:	0800bd65 	.word	0x0800bd65
 800bda8:	0800bee7 	.word	0x0800bee7
 800bdac:	0800be13 	.word	0x0800be13
 800bdb0:	0800bea1 	.word	0x0800bea1
 800bdb4:	0800bd65 	.word	0x0800bd65
 800bdb8:	0800bd65 	.word	0x0800bd65
 800bdbc:	0800bf09 	.word	0x0800bf09
 800bdc0:	0800bd65 	.word	0x0800bd65
 800bdc4:	0800be13 	.word	0x0800be13
 800bdc8:	0800bd65 	.word	0x0800bd65
 800bdcc:	0800bd65 	.word	0x0800bd65
 800bdd0:	0800bea9 	.word	0x0800bea9
 800bdd4:	6833      	ldr	r3, [r6, #0]
 800bdd6:	1d1a      	adds	r2, r3, #4
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	6032      	str	r2, [r6, #0]
 800bddc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bde0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bde4:	2301      	movs	r3, #1
 800bde6:	e09c      	b.n	800bf22 <_printf_i+0x1e6>
 800bde8:	6833      	ldr	r3, [r6, #0]
 800bdea:	6820      	ldr	r0, [r4, #0]
 800bdec:	1d19      	adds	r1, r3, #4
 800bdee:	6031      	str	r1, [r6, #0]
 800bdf0:	0606      	lsls	r6, r0, #24
 800bdf2:	d501      	bpl.n	800bdf8 <_printf_i+0xbc>
 800bdf4:	681d      	ldr	r5, [r3, #0]
 800bdf6:	e003      	b.n	800be00 <_printf_i+0xc4>
 800bdf8:	0645      	lsls	r5, r0, #25
 800bdfa:	d5fb      	bpl.n	800bdf4 <_printf_i+0xb8>
 800bdfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800be00:	2d00      	cmp	r5, #0
 800be02:	da03      	bge.n	800be0c <_printf_i+0xd0>
 800be04:	232d      	movs	r3, #45	@ 0x2d
 800be06:	426d      	negs	r5, r5
 800be08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be0c:	4858      	ldr	r0, [pc, #352]	@ (800bf70 <_printf_i+0x234>)
 800be0e:	230a      	movs	r3, #10
 800be10:	e011      	b.n	800be36 <_printf_i+0xfa>
 800be12:	6821      	ldr	r1, [r4, #0]
 800be14:	6833      	ldr	r3, [r6, #0]
 800be16:	0608      	lsls	r0, r1, #24
 800be18:	f853 5b04 	ldr.w	r5, [r3], #4
 800be1c:	d402      	bmi.n	800be24 <_printf_i+0xe8>
 800be1e:	0649      	lsls	r1, r1, #25
 800be20:	bf48      	it	mi
 800be22:	b2ad      	uxthmi	r5, r5
 800be24:	2f6f      	cmp	r7, #111	@ 0x6f
 800be26:	4852      	ldr	r0, [pc, #328]	@ (800bf70 <_printf_i+0x234>)
 800be28:	6033      	str	r3, [r6, #0]
 800be2a:	bf14      	ite	ne
 800be2c:	230a      	movne	r3, #10
 800be2e:	2308      	moveq	r3, #8
 800be30:	2100      	movs	r1, #0
 800be32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800be36:	6866      	ldr	r6, [r4, #4]
 800be38:	60a6      	str	r6, [r4, #8]
 800be3a:	2e00      	cmp	r6, #0
 800be3c:	db05      	blt.n	800be4a <_printf_i+0x10e>
 800be3e:	6821      	ldr	r1, [r4, #0]
 800be40:	432e      	orrs	r6, r5
 800be42:	f021 0104 	bic.w	r1, r1, #4
 800be46:	6021      	str	r1, [r4, #0]
 800be48:	d04b      	beq.n	800bee2 <_printf_i+0x1a6>
 800be4a:	4616      	mov	r6, r2
 800be4c:	fbb5 f1f3 	udiv	r1, r5, r3
 800be50:	fb03 5711 	mls	r7, r3, r1, r5
 800be54:	5dc7      	ldrb	r7, [r0, r7]
 800be56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800be5a:	462f      	mov	r7, r5
 800be5c:	42bb      	cmp	r3, r7
 800be5e:	460d      	mov	r5, r1
 800be60:	d9f4      	bls.n	800be4c <_printf_i+0x110>
 800be62:	2b08      	cmp	r3, #8
 800be64:	d10b      	bne.n	800be7e <_printf_i+0x142>
 800be66:	6823      	ldr	r3, [r4, #0]
 800be68:	07df      	lsls	r7, r3, #31
 800be6a:	d508      	bpl.n	800be7e <_printf_i+0x142>
 800be6c:	6923      	ldr	r3, [r4, #16]
 800be6e:	6861      	ldr	r1, [r4, #4]
 800be70:	4299      	cmp	r1, r3
 800be72:	bfde      	ittt	le
 800be74:	2330      	movle	r3, #48	@ 0x30
 800be76:	f806 3c01 	strble.w	r3, [r6, #-1]
 800be7a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800be7e:	1b92      	subs	r2, r2, r6
 800be80:	6122      	str	r2, [r4, #16]
 800be82:	f8cd a000 	str.w	sl, [sp]
 800be86:	464b      	mov	r3, r9
 800be88:	aa03      	add	r2, sp, #12
 800be8a:	4621      	mov	r1, r4
 800be8c:	4640      	mov	r0, r8
 800be8e:	f7ff fee7 	bl	800bc60 <_printf_common>
 800be92:	3001      	adds	r0, #1
 800be94:	d14a      	bne.n	800bf2c <_printf_i+0x1f0>
 800be96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be9a:	b004      	add	sp, #16
 800be9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bea0:	6823      	ldr	r3, [r4, #0]
 800bea2:	f043 0320 	orr.w	r3, r3, #32
 800bea6:	6023      	str	r3, [r4, #0]
 800bea8:	4832      	ldr	r0, [pc, #200]	@ (800bf74 <_printf_i+0x238>)
 800beaa:	2778      	movs	r7, #120	@ 0x78
 800beac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800beb0:	6823      	ldr	r3, [r4, #0]
 800beb2:	6831      	ldr	r1, [r6, #0]
 800beb4:	061f      	lsls	r7, r3, #24
 800beb6:	f851 5b04 	ldr.w	r5, [r1], #4
 800beba:	d402      	bmi.n	800bec2 <_printf_i+0x186>
 800bebc:	065f      	lsls	r7, r3, #25
 800bebe:	bf48      	it	mi
 800bec0:	b2ad      	uxthmi	r5, r5
 800bec2:	6031      	str	r1, [r6, #0]
 800bec4:	07d9      	lsls	r1, r3, #31
 800bec6:	bf44      	itt	mi
 800bec8:	f043 0320 	orrmi.w	r3, r3, #32
 800becc:	6023      	strmi	r3, [r4, #0]
 800bece:	b11d      	cbz	r5, 800bed8 <_printf_i+0x19c>
 800bed0:	2310      	movs	r3, #16
 800bed2:	e7ad      	b.n	800be30 <_printf_i+0xf4>
 800bed4:	4826      	ldr	r0, [pc, #152]	@ (800bf70 <_printf_i+0x234>)
 800bed6:	e7e9      	b.n	800beac <_printf_i+0x170>
 800bed8:	6823      	ldr	r3, [r4, #0]
 800beda:	f023 0320 	bic.w	r3, r3, #32
 800bede:	6023      	str	r3, [r4, #0]
 800bee0:	e7f6      	b.n	800bed0 <_printf_i+0x194>
 800bee2:	4616      	mov	r6, r2
 800bee4:	e7bd      	b.n	800be62 <_printf_i+0x126>
 800bee6:	6833      	ldr	r3, [r6, #0]
 800bee8:	6825      	ldr	r5, [r4, #0]
 800beea:	6961      	ldr	r1, [r4, #20]
 800beec:	1d18      	adds	r0, r3, #4
 800beee:	6030      	str	r0, [r6, #0]
 800bef0:	062e      	lsls	r6, r5, #24
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	d501      	bpl.n	800befa <_printf_i+0x1be>
 800bef6:	6019      	str	r1, [r3, #0]
 800bef8:	e002      	b.n	800bf00 <_printf_i+0x1c4>
 800befa:	0668      	lsls	r0, r5, #25
 800befc:	d5fb      	bpl.n	800bef6 <_printf_i+0x1ba>
 800befe:	8019      	strh	r1, [r3, #0]
 800bf00:	2300      	movs	r3, #0
 800bf02:	6123      	str	r3, [r4, #16]
 800bf04:	4616      	mov	r6, r2
 800bf06:	e7bc      	b.n	800be82 <_printf_i+0x146>
 800bf08:	6833      	ldr	r3, [r6, #0]
 800bf0a:	1d1a      	adds	r2, r3, #4
 800bf0c:	6032      	str	r2, [r6, #0]
 800bf0e:	681e      	ldr	r6, [r3, #0]
 800bf10:	6862      	ldr	r2, [r4, #4]
 800bf12:	2100      	movs	r1, #0
 800bf14:	4630      	mov	r0, r6
 800bf16:	f7f4 f973 	bl	8000200 <memchr>
 800bf1a:	b108      	cbz	r0, 800bf20 <_printf_i+0x1e4>
 800bf1c:	1b80      	subs	r0, r0, r6
 800bf1e:	6060      	str	r0, [r4, #4]
 800bf20:	6863      	ldr	r3, [r4, #4]
 800bf22:	6123      	str	r3, [r4, #16]
 800bf24:	2300      	movs	r3, #0
 800bf26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf2a:	e7aa      	b.n	800be82 <_printf_i+0x146>
 800bf2c:	6923      	ldr	r3, [r4, #16]
 800bf2e:	4632      	mov	r2, r6
 800bf30:	4649      	mov	r1, r9
 800bf32:	4640      	mov	r0, r8
 800bf34:	47d0      	blx	sl
 800bf36:	3001      	adds	r0, #1
 800bf38:	d0ad      	beq.n	800be96 <_printf_i+0x15a>
 800bf3a:	6823      	ldr	r3, [r4, #0]
 800bf3c:	079b      	lsls	r3, r3, #30
 800bf3e:	d413      	bmi.n	800bf68 <_printf_i+0x22c>
 800bf40:	68e0      	ldr	r0, [r4, #12]
 800bf42:	9b03      	ldr	r3, [sp, #12]
 800bf44:	4298      	cmp	r0, r3
 800bf46:	bfb8      	it	lt
 800bf48:	4618      	movlt	r0, r3
 800bf4a:	e7a6      	b.n	800be9a <_printf_i+0x15e>
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	4632      	mov	r2, r6
 800bf50:	4649      	mov	r1, r9
 800bf52:	4640      	mov	r0, r8
 800bf54:	47d0      	blx	sl
 800bf56:	3001      	adds	r0, #1
 800bf58:	d09d      	beq.n	800be96 <_printf_i+0x15a>
 800bf5a:	3501      	adds	r5, #1
 800bf5c:	68e3      	ldr	r3, [r4, #12]
 800bf5e:	9903      	ldr	r1, [sp, #12]
 800bf60:	1a5b      	subs	r3, r3, r1
 800bf62:	42ab      	cmp	r3, r5
 800bf64:	dcf2      	bgt.n	800bf4c <_printf_i+0x210>
 800bf66:	e7eb      	b.n	800bf40 <_printf_i+0x204>
 800bf68:	2500      	movs	r5, #0
 800bf6a:	f104 0619 	add.w	r6, r4, #25
 800bf6e:	e7f5      	b.n	800bf5c <_printf_i+0x220>
 800bf70:	0800e742 	.word	0x0800e742
 800bf74:	0800e753 	.word	0x0800e753

0800bf78 <std>:
 800bf78:	2300      	movs	r3, #0
 800bf7a:	b510      	push	{r4, lr}
 800bf7c:	4604      	mov	r4, r0
 800bf7e:	e9c0 3300 	strd	r3, r3, [r0]
 800bf82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bf86:	6083      	str	r3, [r0, #8]
 800bf88:	8181      	strh	r1, [r0, #12]
 800bf8a:	6643      	str	r3, [r0, #100]	@ 0x64
 800bf8c:	81c2      	strh	r2, [r0, #14]
 800bf8e:	6183      	str	r3, [r0, #24]
 800bf90:	4619      	mov	r1, r3
 800bf92:	2208      	movs	r2, #8
 800bf94:	305c      	adds	r0, #92	@ 0x5c
 800bf96:	f000 fa09 	bl	800c3ac <memset>
 800bf9a:	4b0d      	ldr	r3, [pc, #52]	@ (800bfd0 <std+0x58>)
 800bf9c:	6263      	str	r3, [r4, #36]	@ 0x24
 800bf9e:	4b0d      	ldr	r3, [pc, #52]	@ (800bfd4 <std+0x5c>)
 800bfa0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bfa2:	4b0d      	ldr	r3, [pc, #52]	@ (800bfd8 <std+0x60>)
 800bfa4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bfa6:	4b0d      	ldr	r3, [pc, #52]	@ (800bfdc <std+0x64>)
 800bfa8:	6323      	str	r3, [r4, #48]	@ 0x30
 800bfaa:	4b0d      	ldr	r3, [pc, #52]	@ (800bfe0 <std+0x68>)
 800bfac:	6224      	str	r4, [r4, #32]
 800bfae:	429c      	cmp	r4, r3
 800bfb0:	d006      	beq.n	800bfc0 <std+0x48>
 800bfb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bfb6:	4294      	cmp	r4, r2
 800bfb8:	d002      	beq.n	800bfc0 <std+0x48>
 800bfba:	33d0      	adds	r3, #208	@ 0xd0
 800bfbc:	429c      	cmp	r4, r3
 800bfbe:	d105      	bne.n	800bfcc <std+0x54>
 800bfc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bfc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfc8:	f000 ba7c 	b.w	800c4c4 <__retarget_lock_init_recursive>
 800bfcc:	bd10      	pop	{r4, pc}
 800bfce:	bf00      	nop
 800bfd0:	0800c1dd 	.word	0x0800c1dd
 800bfd4:	0800c1ff 	.word	0x0800c1ff
 800bfd8:	0800c237 	.word	0x0800c237
 800bfdc:	0800c25b 	.word	0x0800c25b
 800bfe0:	2004472c 	.word	0x2004472c

0800bfe4 <stdio_exit_handler>:
 800bfe4:	4a02      	ldr	r2, [pc, #8]	@ (800bff0 <stdio_exit_handler+0xc>)
 800bfe6:	4903      	ldr	r1, [pc, #12]	@ (800bff4 <stdio_exit_handler+0x10>)
 800bfe8:	4803      	ldr	r0, [pc, #12]	@ (800bff8 <stdio_exit_handler+0x14>)
 800bfea:	f000 b869 	b.w	800c0c0 <_fwalk_sglue>
 800bfee:	bf00      	nop
 800bff0:	20040010 	.word	0x20040010
 800bff4:	0800dc95 	.word	0x0800dc95
 800bff8:	20040020 	.word	0x20040020

0800bffc <cleanup_stdio>:
 800bffc:	6841      	ldr	r1, [r0, #4]
 800bffe:	4b0c      	ldr	r3, [pc, #48]	@ (800c030 <cleanup_stdio+0x34>)
 800c000:	4299      	cmp	r1, r3
 800c002:	b510      	push	{r4, lr}
 800c004:	4604      	mov	r4, r0
 800c006:	d001      	beq.n	800c00c <cleanup_stdio+0x10>
 800c008:	f001 fe44 	bl	800dc94 <_fflush_r>
 800c00c:	68a1      	ldr	r1, [r4, #8]
 800c00e:	4b09      	ldr	r3, [pc, #36]	@ (800c034 <cleanup_stdio+0x38>)
 800c010:	4299      	cmp	r1, r3
 800c012:	d002      	beq.n	800c01a <cleanup_stdio+0x1e>
 800c014:	4620      	mov	r0, r4
 800c016:	f001 fe3d 	bl	800dc94 <_fflush_r>
 800c01a:	68e1      	ldr	r1, [r4, #12]
 800c01c:	4b06      	ldr	r3, [pc, #24]	@ (800c038 <cleanup_stdio+0x3c>)
 800c01e:	4299      	cmp	r1, r3
 800c020:	d004      	beq.n	800c02c <cleanup_stdio+0x30>
 800c022:	4620      	mov	r0, r4
 800c024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c028:	f001 be34 	b.w	800dc94 <_fflush_r>
 800c02c:	bd10      	pop	{r4, pc}
 800c02e:	bf00      	nop
 800c030:	2004472c 	.word	0x2004472c
 800c034:	20044794 	.word	0x20044794
 800c038:	200447fc 	.word	0x200447fc

0800c03c <global_stdio_init.part.0>:
 800c03c:	b510      	push	{r4, lr}
 800c03e:	4b0b      	ldr	r3, [pc, #44]	@ (800c06c <global_stdio_init.part.0+0x30>)
 800c040:	4c0b      	ldr	r4, [pc, #44]	@ (800c070 <global_stdio_init.part.0+0x34>)
 800c042:	4a0c      	ldr	r2, [pc, #48]	@ (800c074 <global_stdio_init.part.0+0x38>)
 800c044:	601a      	str	r2, [r3, #0]
 800c046:	4620      	mov	r0, r4
 800c048:	2200      	movs	r2, #0
 800c04a:	2104      	movs	r1, #4
 800c04c:	f7ff ff94 	bl	800bf78 <std>
 800c050:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c054:	2201      	movs	r2, #1
 800c056:	2109      	movs	r1, #9
 800c058:	f7ff ff8e 	bl	800bf78 <std>
 800c05c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c060:	2202      	movs	r2, #2
 800c062:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c066:	2112      	movs	r1, #18
 800c068:	f7ff bf86 	b.w	800bf78 <std>
 800c06c:	20044864 	.word	0x20044864
 800c070:	2004472c 	.word	0x2004472c
 800c074:	0800bfe5 	.word	0x0800bfe5

0800c078 <__sfp_lock_acquire>:
 800c078:	4801      	ldr	r0, [pc, #4]	@ (800c080 <__sfp_lock_acquire+0x8>)
 800c07a:	f000 ba24 	b.w	800c4c6 <__retarget_lock_acquire_recursive>
 800c07e:	bf00      	nop
 800c080:	2004486d 	.word	0x2004486d

0800c084 <__sfp_lock_release>:
 800c084:	4801      	ldr	r0, [pc, #4]	@ (800c08c <__sfp_lock_release+0x8>)
 800c086:	f000 ba1f 	b.w	800c4c8 <__retarget_lock_release_recursive>
 800c08a:	bf00      	nop
 800c08c:	2004486d 	.word	0x2004486d

0800c090 <__sinit>:
 800c090:	b510      	push	{r4, lr}
 800c092:	4604      	mov	r4, r0
 800c094:	f7ff fff0 	bl	800c078 <__sfp_lock_acquire>
 800c098:	6a23      	ldr	r3, [r4, #32]
 800c09a:	b11b      	cbz	r3, 800c0a4 <__sinit+0x14>
 800c09c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0a0:	f7ff bff0 	b.w	800c084 <__sfp_lock_release>
 800c0a4:	4b04      	ldr	r3, [pc, #16]	@ (800c0b8 <__sinit+0x28>)
 800c0a6:	6223      	str	r3, [r4, #32]
 800c0a8:	4b04      	ldr	r3, [pc, #16]	@ (800c0bc <__sinit+0x2c>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d1f5      	bne.n	800c09c <__sinit+0xc>
 800c0b0:	f7ff ffc4 	bl	800c03c <global_stdio_init.part.0>
 800c0b4:	e7f2      	b.n	800c09c <__sinit+0xc>
 800c0b6:	bf00      	nop
 800c0b8:	0800bffd 	.word	0x0800bffd
 800c0bc:	20044864 	.word	0x20044864

0800c0c0 <_fwalk_sglue>:
 800c0c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0c4:	4607      	mov	r7, r0
 800c0c6:	4688      	mov	r8, r1
 800c0c8:	4614      	mov	r4, r2
 800c0ca:	2600      	movs	r6, #0
 800c0cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c0d0:	f1b9 0901 	subs.w	r9, r9, #1
 800c0d4:	d505      	bpl.n	800c0e2 <_fwalk_sglue+0x22>
 800c0d6:	6824      	ldr	r4, [r4, #0]
 800c0d8:	2c00      	cmp	r4, #0
 800c0da:	d1f7      	bne.n	800c0cc <_fwalk_sglue+0xc>
 800c0dc:	4630      	mov	r0, r6
 800c0de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0e2:	89ab      	ldrh	r3, [r5, #12]
 800c0e4:	2b01      	cmp	r3, #1
 800c0e6:	d907      	bls.n	800c0f8 <_fwalk_sglue+0x38>
 800c0e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c0ec:	3301      	adds	r3, #1
 800c0ee:	d003      	beq.n	800c0f8 <_fwalk_sglue+0x38>
 800c0f0:	4629      	mov	r1, r5
 800c0f2:	4638      	mov	r0, r7
 800c0f4:	47c0      	blx	r8
 800c0f6:	4306      	orrs	r6, r0
 800c0f8:	3568      	adds	r5, #104	@ 0x68
 800c0fa:	e7e9      	b.n	800c0d0 <_fwalk_sglue+0x10>

0800c0fc <iprintf>:
 800c0fc:	b40f      	push	{r0, r1, r2, r3}
 800c0fe:	b507      	push	{r0, r1, r2, lr}
 800c100:	4906      	ldr	r1, [pc, #24]	@ (800c11c <iprintf+0x20>)
 800c102:	ab04      	add	r3, sp, #16
 800c104:	6808      	ldr	r0, [r1, #0]
 800c106:	f853 2b04 	ldr.w	r2, [r3], #4
 800c10a:	6881      	ldr	r1, [r0, #8]
 800c10c:	9301      	str	r3, [sp, #4]
 800c10e:	f001 fc25 	bl	800d95c <_vfiprintf_r>
 800c112:	b003      	add	sp, #12
 800c114:	f85d eb04 	ldr.w	lr, [sp], #4
 800c118:	b004      	add	sp, #16
 800c11a:	4770      	bx	lr
 800c11c:	2004001c 	.word	0x2004001c

0800c120 <_puts_r>:
 800c120:	6a03      	ldr	r3, [r0, #32]
 800c122:	b570      	push	{r4, r5, r6, lr}
 800c124:	6884      	ldr	r4, [r0, #8]
 800c126:	4605      	mov	r5, r0
 800c128:	460e      	mov	r6, r1
 800c12a:	b90b      	cbnz	r3, 800c130 <_puts_r+0x10>
 800c12c:	f7ff ffb0 	bl	800c090 <__sinit>
 800c130:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c132:	07db      	lsls	r3, r3, #31
 800c134:	d405      	bmi.n	800c142 <_puts_r+0x22>
 800c136:	89a3      	ldrh	r3, [r4, #12]
 800c138:	0598      	lsls	r0, r3, #22
 800c13a:	d402      	bmi.n	800c142 <_puts_r+0x22>
 800c13c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c13e:	f000 f9c2 	bl	800c4c6 <__retarget_lock_acquire_recursive>
 800c142:	89a3      	ldrh	r3, [r4, #12]
 800c144:	0719      	lsls	r1, r3, #28
 800c146:	d502      	bpl.n	800c14e <_puts_r+0x2e>
 800c148:	6923      	ldr	r3, [r4, #16]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d135      	bne.n	800c1ba <_puts_r+0x9a>
 800c14e:	4621      	mov	r1, r4
 800c150:	4628      	mov	r0, r5
 800c152:	f000 f8c5 	bl	800c2e0 <__swsetup_r>
 800c156:	b380      	cbz	r0, 800c1ba <_puts_r+0x9a>
 800c158:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c15c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c15e:	07da      	lsls	r2, r3, #31
 800c160:	d405      	bmi.n	800c16e <_puts_r+0x4e>
 800c162:	89a3      	ldrh	r3, [r4, #12]
 800c164:	059b      	lsls	r3, r3, #22
 800c166:	d402      	bmi.n	800c16e <_puts_r+0x4e>
 800c168:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c16a:	f000 f9ad 	bl	800c4c8 <__retarget_lock_release_recursive>
 800c16e:	4628      	mov	r0, r5
 800c170:	bd70      	pop	{r4, r5, r6, pc}
 800c172:	2b00      	cmp	r3, #0
 800c174:	da04      	bge.n	800c180 <_puts_r+0x60>
 800c176:	69a2      	ldr	r2, [r4, #24]
 800c178:	429a      	cmp	r2, r3
 800c17a:	dc17      	bgt.n	800c1ac <_puts_r+0x8c>
 800c17c:	290a      	cmp	r1, #10
 800c17e:	d015      	beq.n	800c1ac <_puts_r+0x8c>
 800c180:	6823      	ldr	r3, [r4, #0]
 800c182:	1c5a      	adds	r2, r3, #1
 800c184:	6022      	str	r2, [r4, #0]
 800c186:	7019      	strb	r1, [r3, #0]
 800c188:	68a3      	ldr	r3, [r4, #8]
 800c18a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c18e:	3b01      	subs	r3, #1
 800c190:	60a3      	str	r3, [r4, #8]
 800c192:	2900      	cmp	r1, #0
 800c194:	d1ed      	bne.n	800c172 <_puts_r+0x52>
 800c196:	2b00      	cmp	r3, #0
 800c198:	da11      	bge.n	800c1be <_puts_r+0x9e>
 800c19a:	4622      	mov	r2, r4
 800c19c:	210a      	movs	r1, #10
 800c19e:	4628      	mov	r0, r5
 800c1a0:	f000 f85f 	bl	800c262 <__swbuf_r>
 800c1a4:	3001      	adds	r0, #1
 800c1a6:	d0d7      	beq.n	800c158 <_puts_r+0x38>
 800c1a8:	250a      	movs	r5, #10
 800c1aa:	e7d7      	b.n	800c15c <_puts_r+0x3c>
 800c1ac:	4622      	mov	r2, r4
 800c1ae:	4628      	mov	r0, r5
 800c1b0:	f000 f857 	bl	800c262 <__swbuf_r>
 800c1b4:	3001      	adds	r0, #1
 800c1b6:	d1e7      	bne.n	800c188 <_puts_r+0x68>
 800c1b8:	e7ce      	b.n	800c158 <_puts_r+0x38>
 800c1ba:	3e01      	subs	r6, #1
 800c1bc:	e7e4      	b.n	800c188 <_puts_r+0x68>
 800c1be:	6823      	ldr	r3, [r4, #0]
 800c1c0:	1c5a      	adds	r2, r3, #1
 800c1c2:	6022      	str	r2, [r4, #0]
 800c1c4:	220a      	movs	r2, #10
 800c1c6:	701a      	strb	r2, [r3, #0]
 800c1c8:	e7ee      	b.n	800c1a8 <_puts_r+0x88>
	...

0800c1cc <puts>:
 800c1cc:	4b02      	ldr	r3, [pc, #8]	@ (800c1d8 <puts+0xc>)
 800c1ce:	4601      	mov	r1, r0
 800c1d0:	6818      	ldr	r0, [r3, #0]
 800c1d2:	f7ff bfa5 	b.w	800c120 <_puts_r>
 800c1d6:	bf00      	nop
 800c1d8:	2004001c 	.word	0x2004001c

0800c1dc <__sread>:
 800c1dc:	b510      	push	{r4, lr}
 800c1de:	460c      	mov	r4, r1
 800c1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1e4:	f000 f910 	bl	800c408 <_read_r>
 800c1e8:	2800      	cmp	r0, #0
 800c1ea:	bfab      	itete	ge
 800c1ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c1ee:	89a3      	ldrhlt	r3, [r4, #12]
 800c1f0:	181b      	addge	r3, r3, r0
 800c1f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c1f6:	bfac      	ite	ge
 800c1f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c1fa:	81a3      	strhlt	r3, [r4, #12]
 800c1fc:	bd10      	pop	{r4, pc}

0800c1fe <__swrite>:
 800c1fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c202:	461f      	mov	r7, r3
 800c204:	898b      	ldrh	r3, [r1, #12]
 800c206:	05db      	lsls	r3, r3, #23
 800c208:	4605      	mov	r5, r0
 800c20a:	460c      	mov	r4, r1
 800c20c:	4616      	mov	r6, r2
 800c20e:	d505      	bpl.n	800c21c <__swrite+0x1e>
 800c210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c214:	2302      	movs	r3, #2
 800c216:	2200      	movs	r2, #0
 800c218:	f000 f8e4 	bl	800c3e4 <_lseek_r>
 800c21c:	89a3      	ldrh	r3, [r4, #12]
 800c21e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c222:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c226:	81a3      	strh	r3, [r4, #12]
 800c228:	4632      	mov	r2, r6
 800c22a:	463b      	mov	r3, r7
 800c22c:	4628      	mov	r0, r5
 800c22e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c232:	f000 b90b 	b.w	800c44c <_write_r>

0800c236 <__sseek>:
 800c236:	b510      	push	{r4, lr}
 800c238:	460c      	mov	r4, r1
 800c23a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c23e:	f000 f8d1 	bl	800c3e4 <_lseek_r>
 800c242:	1c43      	adds	r3, r0, #1
 800c244:	89a3      	ldrh	r3, [r4, #12]
 800c246:	bf15      	itete	ne
 800c248:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c24a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c24e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c252:	81a3      	strheq	r3, [r4, #12]
 800c254:	bf18      	it	ne
 800c256:	81a3      	strhne	r3, [r4, #12]
 800c258:	bd10      	pop	{r4, pc}

0800c25a <__sclose>:
 800c25a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c25e:	f000 b8b1 	b.w	800c3c4 <_close_r>

0800c262 <__swbuf_r>:
 800c262:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c264:	460e      	mov	r6, r1
 800c266:	4614      	mov	r4, r2
 800c268:	4605      	mov	r5, r0
 800c26a:	b118      	cbz	r0, 800c274 <__swbuf_r+0x12>
 800c26c:	6a03      	ldr	r3, [r0, #32]
 800c26e:	b90b      	cbnz	r3, 800c274 <__swbuf_r+0x12>
 800c270:	f7ff ff0e 	bl	800c090 <__sinit>
 800c274:	69a3      	ldr	r3, [r4, #24]
 800c276:	60a3      	str	r3, [r4, #8]
 800c278:	89a3      	ldrh	r3, [r4, #12]
 800c27a:	071a      	lsls	r2, r3, #28
 800c27c:	d501      	bpl.n	800c282 <__swbuf_r+0x20>
 800c27e:	6923      	ldr	r3, [r4, #16]
 800c280:	b943      	cbnz	r3, 800c294 <__swbuf_r+0x32>
 800c282:	4621      	mov	r1, r4
 800c284:	4628      	mov	r0, r5
 800c286:	f000 f82b 	bl	800c2e0 <__swsetup_r>
 800c28a:	b118      	cbz	r0, 800c294 <__swbuf_r+0x32>
 800c28c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c290:	4638      	mov	r0, r7
 800c292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c294:	6823      	ldr	r3, [r4, #0]
 800c296:	6922      	ldr	r2, [r4, #16]
 800c298:	1a98      	subs	r0, r3, r2
 800c29a:	6963      	ldr	r3, [r4, #20]
 800c29c:	b2f6      	uxtb	r6, r6
 800c29e:	4283      	cmp	r3, r0
 800c2a0:	4637      	mov	r7, r6
 800c2a2:	dc05      	bgt.n	800c2b0 <__swbuf_r+0x4e>
 800c2a4:	4621      	mov	r1, r4
 800c2a6:	4628      	mov	r0, r5
 800c2a8:	f001 fcf4 	bl	800dc94 <_fflush_r>
 800c2ac:	2800      	cmp	r0, #0
 800c2ae:	d1ed      	bne.n	800c28c <__swbuf_r+0x2a>
 800c2b0:	68a3      	ldr	r3, [r4, #8]
 800c2b2:	3b01      	subs	r3, #1
 800c2b4:	60a3      	str	r3, [r4, #8]
 800c2b6:	6823      	ldr	r3, [r4, #0]
 800c2b8:	1c5a      	adds	r2, r3, #1
 800c2ba:	6022      	str	r2, [r4, #0]
 800c2bc:	701e      	strb	r6, [r3, #0]
 800c2be:	6962      	ldr	r2, [r4, #20]
 800c2c0:	1c43      	adds	r3, r0, #1
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d004      	beq.n	800c2d0 <__swbuf_r+0x6e>
 800c2c6:	89a3      	ldrh	r3, [r4, #12]
 800c2c8:	07db      	lsls	r3, r3, #31
 800c2ca:	d5e1      	bpl.n	800c290 <__swbuf_r+0x2e>
 800c2cc:	2e0a      	cmp	r6, #10
 800c2ce:	d1df      	bne.n	800c290 <__swbuf_r+0x2e>
 800c2d0:	4621      	mov	r1, r4
 800c2d2:	4628      	mov	r0, r5
 800c2d4:	f001 fcde 	bl	800dc94 <_fflush_r>
 800c2d8:	2800      	cmp	r0, #0
 800c2da:	d0d9      	beq.n	800c290 <__swbuf_r+0x2e>
 800c2dc:	e7d6      	b.n	800c28c <__swbuf_r+0x2a>
	...

0800c2e0 <__swsetup_r>:
 800c2e0:	b538      	push	{r3, r4, r5, lr}
 800c2e2:	4b29      	ldr	r3, [pc, #164]	@ (800c388 <__swsetup_r+0xa8>)
 800c2e4:	4605      	mov	r5, r0
 800c2e6:	6818      	ldr	r0, [r3, #0]
 800c2e8:	460c      	mov	r4, r1
 800c2ea:	b118      	cbz	r0, 800c2f4 <__swsetup_r+0x14>
 800c2ec:	6a03      	ldr	r3, [r0, #32]
 800c2ee:	b90b      	cbnz	r3, 800c2f4 <__swsetup_r+0x14>
 800c2f0:	f7ff fece 	bl	800c090 <__sinit>
 800c2f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2f8:	0719      	lsls	r1, r3, #28
 800c2fa:	d422      	bmi.n	800c342 <__swsetup_r+0x62>
 800c2fc:	06da      	lsls	r2, r3, #27
 800c2fe:	d407      	bmi.n	800c310 <__swsetup_r+0x30>
 800c300:	2209      	movs	r2, #9
 800c302:	602a      	str	r2, [r5, #0]
 800c304:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c308:	81a3      	strh	r3, [r4, #12]
 800c30a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c30e:	e033      	b.n	800c378 <__swsetup_r+0x98>
 800c310:	0758      	lsls	r0, r3, #29
 800c312:	d512      	bpl.n	800c33a <__swsetup_r+0x5a>
 800c314:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c316:	b141      	cbz	r1, 800c32a <__swsetup_r+0x4a>
 800c318:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c31c:	4299      	cmp	r1, r3
 800c31e:	d002      	beq.n	800c326 <__swsetup_r+0x46>
 800c320:	4628      	mov	r0, r5
 800c322:	f000 ff2d 	bl	800d180 <_free_r>
 800c326:	2300      	movs	r3, #0
 800c328:	6363      	str	r3, [r4, #52]	@ 0x34
 800c32a:	89a3      	ldrh	r3, [r4, #12]
 800c32c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c330:	81a3      	strh	r3, [r4, #12]
 800c332:	2300      	movs	r3, #0
 800c334:	6063      	str	r3, [r4, #4]
 800c336:	6923      	ldr	r3, [r4, #16]
 800c338:	6023      	str	r3, [r4, #0]
 800c33a:	89a3      	ldrh	r3, [r4, #12]
 800c33c:	f043 0308 	orr.w	r3, r3, #8
 800c340:	81a3      	strh	r3, [r4, #12]
 800c342:	6923      	ldr	r3, [r4, #16]
 800c344:	b94b      	cbnz	r3, 800c35a <__swsetup_r+0x7a>
 800c346:	89a3      	ldrh	r3, [r4, #12]
 800c348:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c34c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c350:	d003      	beq.n	800c35a <__swsetup_r+0x7a>
 800c352:	4621      	mov	r1, r4
 800c354:	4628      	mov	r0, r5
 800c356:	f001 fceb 	bl	800dd30 <__smakebuf_r>
 800c35a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c35e:	f013 0201 	ands.w	r2, r3, #1
 800c362:	d00a      	beq.n	800c37a <__swsetup_r+0x9a>
 800c364:	2200      	movs	r2, #0
 800c366:	60a2      	str	r2, [r4, #8]
 800c368:	6962      	ldr	r2, [r4, #20]
 800c36a:	4252      	negs	r2, r2
 800c36c:	61a2      	str	r2, [r4, #24]
 800c36e:	6922      	ldr	r2, [r4, #16]
 800c370:	b942      	cbnz	r2, 800c384 <__swsetup_r+0xa4>
 800c372:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c376:	d1c5      	bne.n	800c304 <__swsetup_r+0x24>
 800c378:	bd38      	pop	{r3, r4, r5, pc}
 800c37a:	0799      	lsls	r1, r3, #30
 800c37c:	bf58      	it	pl
 800c37e:	6962      	ldrpl	r2, [r4, #20]
 800c380:	60a2      	str	r2, [r4, #8]
 800c382:	e7f4      	b.n	800c36e <__swsetup_r+0x8e>
 800c384:	2000      	movs	r0, #0
 800c386:	e7f7      	b.n	800c378 <__swsetup_r+0x98>
 800c388:	2004001c 	.word	0x2004001c

0800c38c <memcmp>:
 800c38c:	b510      	push	{r4, lr}
 800c38e:	3901      	subs	r1, #1
 800c390:	4402      	add	r2, r0
 800c392:	4290      	cmp	r0, r2
 800c394:	d101      	bne.n	800c39a <memcmp+0xe>
 800c396:	2000      	movs	r0, #0
 800c398:	e005      	b.n	800c3a6 <memcmp+0x1a>
 800c39a:	7803      	ldrb	r3, [r0, #0]
 800c39c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c3a0:	42a3      	cmp	r3, r4
 800c3a2:	d001      	beq.n	800c3a8 <memcmp+0x1c>
 800c3a4:	1b18      	subs	r0, r3, r4
 800c3a6:	bd10      	pop	{r4, pc}
 800c3a8:	3001      	adds	r0, #1
 800c3aa:	e7f2      	b.n	800c392 <memcmp+0x6>

0800c3ac <memset>:
 800c3ac:	4402      	add	r2, r0
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d100      	bne.n	800c3b6 <memset+0xa>
 800c3b4:	4770      	bx	lr
 800c3b6:	f803 1b01 	strb.w	r1, [r3], #1
 800c3ba:	e7f9      	b.n	800c3b0 <memset+0x4>

0800c3bc <_localeconv_r>:
 800c3bc:	4800      	ldr	r0, [pc, #0]	@ (800c3c0 <_localeconv_r+0x4>)
 800c3be:	4770      	bx	lr
 800c3c0:	2004015c 	.word	0x2004015c

0800c3c4 <_close_r>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	4d06      	ldr	r5, [pc, #24]	@ (800c3e0 <_close_r+0x1c>)
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	4608      	mov	r0, r1
 800c3ce:	602b      	str	r3, [r5, #0]
 800c3d0:	f7f6 f98e 	bl	80026f0 <_close>
 800c3d4:	1c43      	adds	r3, r0, #1
 800c3d6:	d102      	bne.n	800c3de <_close_r+0x1a>
 800c3d8:	682b      	ldr	r3, [r5, #0]
 800c3da:	b103      	cbz	r3, 800c3de <_close_r+0x1a>
 800c3dc:	6023      	str	r3, [r4, #0]
 800c3de:	bd38      	pop	{r3, r4, r5, pc}
 800c3e0:	20044868 	.word	0x20044868

0800c3e4 <_lseek_r>:
 800c3e4:	b538      	push	{r3, r4, r5, lr}
 800c3e6:	4d07      	ldr	r5, [pc, #28]	@ (800c404 <_lseek_r+0x20>)
 800c3e8:	4604      	mov	r4, r0
 800c3ea:	4608      	mov	r0, r1
 800c3ec:	4611      	mov	r1, r2
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	602a      	str	r2, [r5, #0]
 800c3f2:	461a      	mov	r2, r3
 800c3f4:	f7f6 f9a3 	bl	800273e <_lseek>
 800c3f8:	1c43      	adds	r3, r0, #1
 800c3fa:	d102      	bne.n	800c402 <_lseek_r+0x1e>
 800c3fc:	682b      	ldr	r3, [r5, #0]
 800c3fe:	b103      	cbz	r3, 800c402 <_lseek_r+0x1e>
 800c400:	6023      	str	r3, [r4, #0]
 800c402:	bd38      	pop	{r3, r4, r5, pc}
 800c404:	20044868 	.word	0x20044868

0800c408 <_read_r>:
 800c408:	b538      	push	{r3, r4, r5, lr}
 800c40a:	4d07      	ldr	r5, [pc, #28]	@ (800c428 <_read_r+0x20>)
 800c40c:	4604      	mov	r4, r0
 800c40e:	4608      	mov	r0, r1
 800c410:	4611      	mov	r1, r2
 800c412:	2200      	movs	r2, #0
 800c414:	602a      	str	r2, [r5, #0]
 800c416:	461a      	mov	r2, r3
 800c418:	f7f6 f931 	bl	800267e <_read>
 800c41c:	1c43      	adds	r3, r0, #1
 800c41e:	d102      	bne.n	800c426 <_read_r+0x1e>
 800c420:	682b      	ldr	r3, [r5, #0]
 800c422:	b103      	cbz	r3, 800c426 <_read_r+0x1e>
 800c424:	6023      	str	r3, [r4, #0]
 800c426:	bd38      	pop	{r3, r4, r5, pc}
 800c428:	20044868 	.word	0x20044868

0800c42c <_sbrk_r>:
 800c42c:	b538      	push	{r3, r4, r5, lr}
 800c42e:	4d06      	ldr	r5, [pc, #24]	@ (800c448 <_sbrk_r+0x1c>)
 800c430:	2300      	movs	r3, #0
 800c432:	4604      	mov	r4, r0
 800c434:	4608      	mov	r0, r1
 800c436:	602b      	str	r3, [r5, #0]
 800c438:	f7f6 f98e 	bl	8002758 <_sbrk>
 800c43c:	1c43      	adds	r3, r0, #1
 800c43e:	d102      	bne.n	800c446 <_sbrk_r+0x1a>
 800c440:	682b      	ldr	r3, [r5, #0]
 800c442:	b103      	cbz	r3, 800c446 <_sbrk_r+0x1a>
 800c444:	6023      	str	r3, [r4, #0]
 800c446:	bd38      	pop	{r3, r4, r5, pc}
 800c448:	20044868 	.word	0x20044868

0800c44c <_write_r>:
 800c44c:	b538      	push	{r3, r4, r5, lr}
 800c44e:	4d07      	ldr	r5, [pc, #28]	@ (800c46c <_write_r+0x20>)
 800c450:	4604      	mov	r4, r0
 800c452:	4608      	mov	r0, r1
 800c454:	4611      	mov	r1, r2
 800c456:	2200      	movs	r2, #0
 800c458:	602a      	str	r2, [r5, #0]
 800c45a:	461a      	mov	r2, r3
 800c45c:	f7f6 f92c 	bl	80026b8 <_write>
 800c460:	1c43      	adds	r3, r0, #1
 800c462:	d102      	bne.n	800c46a <_write_r+0x1e>
 800c464:	682b      	ldr	r3, [r5, #0]
 800c466:	b103      	cbz	r3, 800c46a <_write_r+0x1e>
 800c468:	6023      	str	r3, [r4, #0]
 800c46a:	bd38      	pop	{r3, r4, r5, pc}
 800c46c:	20044868 	.word	0x20044868

0800c470 <__errno>:
 800c470:	4b01      	ldr	r3, [pc, #4]	@ (800c478 <__errno+0x8>)
 800c472:	6818      	ldr	r0, [r3, #0]
 800c474:	4770      	bx	lr
 800c476:	bf00      	nop
 800c478:	2004001c 	.word	0x2004001c

0800c47c <__libc_init_array>:
 800c47c:	b570      	push	{r4, r5, r6, lr}
 800c47e:	4d0d      	ldr	r5, [pc, #52]	@ (800c4b4 <__libc_init_array+0x38>)
 800c480:	4c0d      	ldr	r4, [pc, #52]	@ (800c4b8 <__libc_init_array+0x3c>)
 800c482:	1b64      	subs	r4, r4, r5
 800c484:	10a4      	asrs	r4, r4, #2
 800c486:	2600      	movs	r6, #0
 800c488:	42a6      	cmp	r6, r4
 800c48a:	d109      	bne.n	800c4a0 <__libc_init_array+0x24>
 800c48c:	4d0b      	ldr	r5, [pc, #44]	@ (800c4bc <__libc_init_array+0x40>)
 800c48e:	4c0c      	ldr	r4, [pc, #48]	@ (800c4c0 <__libc_init_array+0x44>)
 800c490:	f001 fd6a 	bl	800df68 <_init>
 800c494:	1b64      	subs	r4, r4, r5
 800c496:	10a4      	asrs	r4, r4, #2
 800c498:	2600      	movs	r6, #0
 800c49a:	42a6      	cmp	r6, r4
 800c49c:	d105      	bne.n	800c4aa <__libc_init_array+0x2e>
 800c49e:	bd70      	pop	{r4, r5, r6, pc}
 800c4a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4a4:	4798      	blx	r3
 800c4a6:	3601      	adds	r6, #1
 800c4a8:	e7ee      	b.n	800c488 <__libc_init_array+0xc>
 800c4aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4ae:	4798      	blx	r3
 800c4b0:	3601      	adds	r6, #1
 800c4b2:	e7f2      	b.n	800c49a <__libc_init_array+0x1e>
 800c4b4:	0800eaac 	.word	0x0800eaac
 800c4b8:	0800eaac 	.word	0x0800eaac
 800c4bc:	0800eaac 	.word	0x0800eaac
 800c4c0:	0800eab4 	.word	0x0800eab4

0800c4c4 <__retarget_lock_init_recursive>:
 800c4c4:	4770      	bx	lr

0800c4c6 <__retarget_lock_acquire_recursive>:
 800c4c6:	4770      	bx	lr

0800c4c8 <__retarget_lock_release_recursive>:
 800c4c8:	4770      	bx	lr

0800c4ca <quorem>:
 800c4ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4ce:	6903      	ldr	r3, [r0, #16]
 800c4d0:	690c      	ldr	r4, [r1, #16]
 800c4d2:	42a3      	cmp	r3, r4
 800c4d4:	4607      	mov	r7, r0
 800c4d6:	db7e      	blt.n	800c5d6 <quorem+0x10c>
 800c4d8:	3c01      	subs	r4, #1
 800c4da:	f101 0814 	add.w	r8, r1, #20
 800c4de:	00a3      	lsls	r3, r4, #2
 800c4e0:	f100 0514 	add.w	r5, r0, #20
 800c4e4:	9300      	str	r3, [sp, #0]
 800c4e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c4ea:	9301      	str	r3, [sp, #4]
 800c4ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c4f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c4f4:	3301      	adds	r3, #1
 800c4f6:	429a      	cmp	r2, r3
 800c4f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c4fc:	fbb2 f6f3 	udiv	r6, r2, r3
 800c500:	d32e      	bcc.n	800c560 <quorem+0x96>
 800c502:	f04f 0a00 	mov.w	sl, #0
 800c506:	46c4      	mov	ip, r8
 800c508:	46ae      	mov	lr, r5
 800c50a:	46d3      	mov	fp, sl
 800c50c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c510:	b298      	uxth	r0, r3
 800c512:	fb06 a000 	mla	r0, r6, r0, sl
 800c516:	0c02      	lsrs	r2, r0, #16
 800c518:	0c1b      	lsrs	r3, r3, #16
 800c51a:	fb06 2303 	mla	r3, r6, r3, r2
 800c51e:	f8de 2000 	ldr.w	r2, [lr]
 800c522:	b280      	uxth	r0, r0
 800c524:	b292      	uxth	r2, r2
 800c526:	1a12      	subs	r2, r2, r0
 800c528:	445a      	add	r2, fp
 800c52a:	f8de 0000 	ldr.w	r0, [lr]
 800c52e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c532:	b29b      	uxth	r3, r3
 800c534:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c538:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c53c:	b292      	uxth	r2, r2
 800c53e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c542:	45e1      	cmp	r9, ip
 800c544:	f84e 2b04 	str.w	r2, [lr], #4
 800c548:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c54c:	d2de      	bcs.n	800c50c <quorem+0x42>
 800c54e:	9b00      	ldr	r3, [sp, #0]
 800c550:	58eb      	ldr	r3, [r5, r3]
 800c552:	b92b      	cbnz	r3, 800c560 <quorem+0x96>
 800c554:	9b01      	ldr	r3, [sp, #4]
 800c556:	3b04      	subs	r3, #4
 800c558:	429d      	cmp	r5, r3
 800c55a:	461a      	mov	r2, r3
 800c55c:	d32f      	bcc.n	800c5be <quorem+0xf4>
 800c55e:	613c      	str	r4, [r7, #16]
 800c560:	4638      	mov	r0, r7
 800c562:	f001 f8c9 	bl	800d6f8 <__mcmp>
 800c566:	2800      	cmp	r0, #0
 800c568:	db25      	blt.n	800c5b6 <quorem+0xec>
 800c56a:	4629      	mov	r1, r5
 800c56c:	2000      	movs	r0, #0
 800c56e:	f858 2b04 	ldr.w	r2, [r8], #4
 800c572:	f8d1 c000 	ldr.w	ip, [r1]
 800c576:	fa1f fe82 	uxth.w	lr, r2
 800c57a:	fa1f f38c 	uxth.w	r3, ip
 800c57e:	eba3 030e 	sub.w	r3, r3, lr
 800c582:	4403      	add	r3, r0
 800c584:	0c12      	lsrs	r2, r2, #16
 800c586:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c58a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c58e:	b29b      	uxth	r3, r3
 800c590:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c594:	45c1      	cmp	r9, r8
 800c596:	f841 3b04 	str.w	r3, [r1], #4
 800c59a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c59e:	d2e6      	bcs.n	800c56e <quorem+0xa4>
 800c5a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c5a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c5a8:	b922      	cbnz	r2, 800c5b4 <quorem+0xea>
 800c5aa:	3b04      	subs	r3, #4
 800c5ac:	429d      	cmp	r5, r3
 800c5ae:	461a      	mov	r2, r3
 800c5b0:	d30b      	bcc.n	800c5ca <quorem+0x100>
 800c5b2:	613c      	str	r4, [r7, #16]
 800c5b4:	3601      	adds	r6, #1
 800c5b6:	4630      	mov	r0, r6
 800c5b8:	b003      	add	sp, #12
 800c5ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5be:	6812      	ldr	r2, [r2, #0]
 800c5c0:	3b04      	subs	r3, #4
 800c5c2:	2a00      	cmp	r2, #0
 800c5c4:	d1cb      	bne.n	800c55e <quorem+0x94>
 800c5c6:	3c01      	subs	r4, #1
 800c5c8:	e7c6      	b.n	800c558 <quorem+0x8e>
 800c5ca:	6812      	ldr	r2, [r2, #0]
 800c5cc:	3b04      	subs	r3, #4
 800c5ce:	2a00      	cmp	r2, #0
 800c5d0:	d1ef      	bne.n	800c5b2 <quorem+0xe8>
 800c5d2:	3c01      	subs	r4, #1
 800c5d4:	e7ea      	b.n	800c5ac <quorem+0xe2>
 800c5d6:	2000      	movs	r0, #0
 800c5d8:	e7ee      	b.n	800c5b8 <quorem+0xee>
 800c5da:	0000      	movs	r0, r0
 800c5dc:	0000      	movs	r0, r0
	...

0800c5e0 <_dtoa_r>:
 800c5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5e4:	69c7      	ldr	r7, [r0, #28]
 800c5e6:	b097      	sub	sp, #92	@ 0x5c
 800c5e8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c5ec:	ec55 4b10 	vmov	r4, r5, d0
 800c5f0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c5f2:	9107      	str	r1, [sp, #28]
 800c5f4:	4681      	mov	r9, r0
 800c5f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c5f8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c5fa:	b97f      	cbnz	r7, 800c61c <_dtoa_r+0x3c>
 800c5fc:	2010      	movs	r0, #16
 800c5fe:	f7fe ffa7 	bl	800b550 <malloc>
 800c602:	4602      	mov	r2, r0
 800c604:	f8c9 001c 	str.w	r0, [r9, #28]
 800c608:	b920      	cbnz	r0, 800c614 <_dtoa_r+0x34>
 800c60a:	4ba9      	ldr	r3, [pc, #676]	@ (800c8b0 <_dtoa_r+0x2d0>)
 800c60c:	21ef      	movs	r1, #239	@ 0xef
 800c60e:	48a9      	ldr	r0, [pc, #676]	@ (800c8b4 <_dtoa_r+0x2d4>)
 800c610:	f001 fbfa 	bl	800de08 <__assert_func>
 800c614:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c618:	6007      	str	r7, [r0, #0]
 800c61a:	60c7      	str	r7, [r0, #12]
 800c61c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c620:	6819      	ldr	r1, [r3, #0]
 800c622:	b159      	cbz	r1, 800c63c <_dtoa_r+0x5c>
 800c624:	685a      	ldr	r2, [r3, #4]
 800c626:	604a      	str	r2, [r1, #4]
 800c628:	2301      	movs	r3, #1
 800c62a:	4093      	lsls	r3, r2
 800c62c:	608b      	str	r3, [r1, #8]
 800c62e:	4648      	mov	r0, r9
 800c630:	f000 fe30 	bl	800d294 <_Bfree>
 800c634:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c638:	2200      	movs	r2, #0
 800c63a:	601a      	str	r2, [r3, #0]
 800c63c:	1e2b      	subs	r3, r5, #0
 800c63e:	bfb9      	ittee	lt
 800c640:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c644:	9305      	strlt	r3, [sp, #20]
 800c646:	2300      	movge	r3, #0
 800c648:	6033      	strge	r3, [r6, #0]
 800c64a:	9f05      	ldr	r7, [sp, #20]
 800c64c:	4b9a      	ldr	r3, [pc, #616]	@ (800c8b8 <_dtoa_r+0x2d8>)
 800c64e:	bfbc      	itt	lt
 800c650:	2201      	movlt	r2, #1
 800c652:	6032      	strlt	r2, [r6, #0]
 800c654:	43bb      	bics	r3, r7
 800c656:	d112      	bne.n	800c67e <_dtoa_r+0x9e>
 800c658:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c65a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c65e:	6013      	str	r3, [r2, #0]
 800c660:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c664:	4323      	orrs	r3, r4
 800c666:	f000 855a 	beq.w	800d11e <_dtoa_r+0xb3e>
 800c66a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c66c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c8cc <_dtoa_r+0x2ec>
 800c670:	2b00      	cmp	r3, #0
 800c672:	f000 855c 	beq.w	800d12e <_dtoa_r+0xb4e>
 800c676:	f10a 0303 	add.w	r3, sl, #3
 800c67a:	f000 bd56 	b.w	800d12a <_dtoa_r+0xb4a>
 800c67e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c682:	2200      	movs	r2, #0
 800c684:	ec51 0b17 	vmov	r0, r1, d7
 800c688:	2300      	movs	r3, #0
 800c68a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c68e:	f7f4 fa33 	bl	8000af8 <__aeabi_dcmpeq>
 800c692:	4680      	mov	r8, r0
 800c694:	b158      	cbz	r0, 800c6ae <_dtoa_r+0xce>
 800c696:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c698:	2301      	movs	r3, #1
 800c69a:	6013      	str	r3, [r2, #0]
 800c69c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c69e:	b113      	cbz	r3, 800c6a6 <_dtoa_r+0xc6>
 800c6a0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c6a2:	4b86      	ldr	r3, [pc, #536]	@ (800c8bc <_dtoa_r+0x2dc>)
 800c6a4:	6013      	str	r3, [r2, #0]
 800c6a6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c8d0 <_dtoa_r+0x2f0>
 800c6aa:	f000 bd40 	b.w	800d12e <_dtoa_r+0xb4e>
 800c6ae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c6b2:	aa14      	add	r2, sp, #80	@ 0x50
 800c6b4:	a915      	add	r1, sp, #84	@ 0x54
 800c6b6:	4648      	mov	r0, r9
 800c6b8:	f001 f8ce 	bl	800d858 <__d2b>
 800c6bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c6c0:	9002      	str	r0, [sp, #8]
 800c6c2:	2e00      	cmp	r6, #0
 800c6c4:	d078      	beq.n	800c7b8 <_dtoa_r+0x1d8>
 800c6c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6c8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c6cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c6d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c6d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c6dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	4b76      	ldr	r3, [pc, #472]	@ (800c8c0 <_dtoa_r+0x2e0>)
 800c6e6:	f7f3 fde7 	bl	80002b8 <__aeabi_dsub>
 800c6ea:	a36b      	add	r3, pc, #428	@ (adr r3, 800c898 <_dtoa_r+0x2b8>)
 800c6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f0:	f7f3 ff9a 	bl	8000628 <__aeabi_dmul>
 800c6f4:	a36a      	add	r3, pc, #424	@ (adr r3, 800c8a0 <_dtoa_r+0x2c0>)
 800c6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fa:	f7f3 fddf 	bl	80002bc <__adddf3>
 800c6fe:	4604      	mov	r4, r0
 800c700:	4630      	mov	r0, r6
 800c702:	460d      	mov	r5, r1
 800c704:	f7f3 ff26 	bl	8000554 <__aeabi_i2d>
 800c708:	a367      	add	r3, pc, #412	@ (adr r3, 800c8a8 <_dtoa_r+0x2c8>)
 800c70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70e:	f7f3 ff8b 	bl	8000628 <__aeabi_dmul>
 800c712:	4602      	mov	r2, r0
 800c714:	460b      	mov	r3, r1
 800c716:	4620      	mov	r0, r4
 800c718:	4629      	mov	r1, r5
 800c71a:	f7f3 fdcf 	bl	80002bc <__adddf3>
 800c71e:	4604      	mov	r4, r0
 800c720:	460d      	mov	r5, r1
 800c722:	f7f4 fa31 	bl	8000b88 <__aeabi_d2iz>
 800c726:	2200      	movs	r2, #0
 800c728:	4607      	mov	r7, r0
 800c72a:	2300      	movs	r3, #0
 800c72c:	4620      	mov	r0, r4
 800c72e:	4629      	mov	r1, r5
 800c730:	f7f4 f9ec 	bl	8000b0c <__aeabi_dcmplt>
 800c734:	b140      	cbz	r0, 800c748 <_dtoa_r+0x168>
 800c736:	4638      	mov	r0, r7
 800c738:	f7f3 ff0c 	bl	8000554 <__aeabi_i2d>
 800c73c:	4622      	mov	r2, r4
 800c73e:	462b      	mov	r3, r5
 800c740:	f7f4 f9da 	bl	8000af8 <__aeabi_dcmpeq>
 800c744:	b900      	cbnz	r0, 800c748 <_dtoa_r+0x168>
 800c746:	3f01      	subs	r7, #1
 800c748:	2f16      	cmp	r7, #22
 800c74a:	d852      	bhi.n	800c7f2 <_dtoa_r+0x212>
 800c74c:	4b5d      	ldr	r3, [pc, #372]	@ (800c8c4 <_dtoa_r+0x2e4>)
 800c74e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c756:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c75a:	f7f4 f9d7 	bl	8000b0c <__aeabi_dcmplt>
 800c75e:	2800      	cmp	r0, #0
 800c760:	d049      	beq.n	800c7f6 <_dtoa_r+0x216>
 800c762:	3f01      	subs	r7, #1
 800c764:	2300      	movs	r3, #0
 800c766:	9310      	str	r3, [sp, #64]	@ 0x40
 800c768:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c76a:	1b9b      	subs	r3, r3, r6
 800c76c:	1e5a      	subs	r2, r3, #1
 800c76e:	bf45      	ittet	mi
 800c770:	f1c3 0301 	rsbmi	r3, r3, #1
 800c774:	9300      	strmi	r3, [sp, #0]
 800c776:	2300      	movpl	r3, #0
 800c778:	2300      	movmi	r3, #0
 800c77a:	9206      	str	r2, [sp, #24]
 800c77c:	bf54      	ite	pl
 800c77e:	9300      	strpl	r3, [sp, #0]
 800c780:	9306      	strmi	r3, [sp, #24]
 800c782:	2f00      	cmp	r7, #0
 800c784:	db39      	blt.n	800c7fa <_dtoa_r+0x21a>
 800c786:	9b06      	ldr	r3, [sp, #24]
 800c788:	970d      	str	r7, [sp, #52]	@ 0x34
 800c78a:	443b      	add	r3, r7
 800c78c:	9306      	str	r3, [sp, #24]
 800c78e:	2300      	movs	r3, #0
 800c790:	9308      	str	r3, [sp, #32]
 800c792:	9b07      	ldr	r3, [sp, #28]
 800c794:	2b09      	cmp	r3, #9
 800c796:	d863      	bhi.n	800c860 <_dtoa_r+0x280>
 800c798:	2b05      	cmp	r3, #5
 800c79a:	bfc4      	itt	gt
 800c79c:	3b04      	subgt	r3, #4
 800c79e:	9307      	strgt	r3, [sp, #28]
 800c7a0:	9b07      	ldr	r3, [sp, #28]
 800c7a2:	f1a3 0302 	sub.w	r3, r3, #2
 800c7a6:	bfcc      	ite	gt
 800c7a8:	2400      	movgt	r4, #0
 800c7aa:	2401      	movle	r4, #1
 800c7ac:	2b03      	cmp	r3, #3
 800c7ae:	d863      	bhi.n	800c878 <_dtoa_r+0x298>
 800c7b0:	e8df f003 	tbb	[pc, r3]
 800c7b4:	2b375452 	.word	0x2b375452
 800c7b8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c7bc:	441e      	add	r6, r3
 800c7be:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c7c2:	2b20      	cmp	r3, #32
 800c7c4:	bfc1      	itttt	gt
 800c7c6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c7ca:	409f      	lslgt	r7, r3
 800c7cc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c7d0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c7d4:	bfd6      	itet	le
 800c7d6:	f1c3 0320 	rsble	r3, r3, #32
 800c7da:	ea47 0003 	orrgt.w	r0, r7, r3
 800c7de:	fa04 f003 	lslle.w	r0, r4, r3
 800c7e2:	f7f3 fea7 	bl	8000534 <__aeabi_ui2d>
 800c7e6:	2201      	movs	r2, #1
 800c7e8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c7ec:	3e01      	subs	r6, #1
 800c7ee:	9212      	str	r2, [sp, #72]	@ 0x48
 800c7f0:	e776      	b.n	800c6e0 <_dtoa_r+0x100>
 800c7f2:	2301      	movs	r3, #1
 800c7f4:	e7b7      	b.n	800c766 <_dtoa_r+0x186>
 800c7f6:	9010      	str	r0, [sp, #64]	@ 0x40
 800c7f8:	e7b6      	b.n	800c768 <_dtoa_r+0x188>
 800c7fa:	9b00      	ldr	r3, [sp, #0]
 800c7fc:	1bdb      	subs	r3, r3, r7
 800c7fe:	9300      	str	r3, [sp, #0]
 800c800:	427b      	negs	r3, r7
 800c802:	9308      	str	r3, [sp, #32]
 800c804:	2300      	movs	r3, #0
 800c806:	930d      	str	r3, [sp, #52]	@ 0x34
 800c808:	e7c3      	b.n	800c792 <_dtoa_r+0x1b2>
 800c80a:	2301      	movs	r3, #1
 800c80c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c80e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c810:	eb07 0b03 	add.w	fp, r7, r3
 800c814:	f10b 0301 	add.w	r3, fp, #1
 800c818:	2b01      	cmp	r3, #1
 800c81a:	9303      	str	r3, [sp, #12]
 800c81c:	bfb8      	it	lt
 800c81e:	2301      	movlt	r3, #1
 800c820:	e006      	b.n	800c830 <_dtoa_r+0x250>
 800c822:	2301      	movs	r3, #1
 800c824:	9309      	str	r3, [sp, #36]	@ 0x24
 800c826:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c828:	2b00      	cmp	r3, #0
 800c82a:	dd28      	ble.n	800c87e <_dtoa_r+0x29e>
 800c82c:	469b      	mov	fp, r3
 800c82e:	9303      	str	r3, [sp, #12]
 800c830:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c834:	2100      	movs	r1, #0
 800c836:	2204      	movs	r2, #4
 800c838:	f102 0514 	add.w	r5, r2, #20
 800c83c:	429d      	cmp	r5, r3
 800c83e:	d926      	bls.n	800c88e <_dtoa_r+0x2ae>
 800c840:	6041      	str	r1, [r0, #4]
 800c842:	4648      	mov	r0, r9
 800c844:	f000 fce6 	bl	800d214 <_Balloc>
 800c848:	4682      	mov	sl, r0
 800c84a:	2800      	cmp	r0, #0
 800c84c:	d142      	bne.n	800c8d4 <_dtoa_r+0x2f4>
 800c84e:	4b1e      	ldr	r3, [pc, #120]	@ (800c8c8 <_dtoa_r+0x2e8>)
 800c850:	4602      	mov	r2, r0
 800c852:	f240 11af 	movw	r1, #431	@ 0x1af
 800c856:	e6da      	b.n	800c60e <_dtoa_r+0x2e>
 800c858:	2300      	movs	r3, #0
 800c85a:	e7e3      	b.n	800c824 <_dtoa_r+0x244>
 800c85c:	2300      	movs	r3, #0
 800c85e:	e7d5      	b.n	800c80c <_dtoa_r+0x22c>
 800c860:	2401      	movs	r4, #1
 800c862:	2300      	movs	r3, #0
 800c864:	9307      	str	r3, [sp, #28]
 800c866:	9409      	str	r4, [sp, #36]	@ 0x24
 800c868:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c86c:	2200      	movs	r2, #0
 800c86e:	f8cd b00c 	str.w	fp, [sp, #12]
 800c872:	2312      	movs	r3, #18
 800c874:	920c      	str	r2, [sp, #48]	@ 0x30
 800c876:	e7db      	b.n	800c830 <_dtoa_r+0x250>
 800c878:	2301      	movs	r3, #1
 800c87a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c87c:	e7f4      	b.n	800c868 <_dtoa_r+0x288>
 800c87e:	f04f 0b01 	mov.w	fp, #1
 800c882:	f8cd b00c 	str.w	fp, [sp, #12]
 800c886:	465b      	mov	r3, fp
 800c888:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c88c:	e7d0      	b.n	800c830 <_dtoa_r+0x250>
 800c88e:	3101      	adds	r1, #1
 800c890:	0052      	lsls	r2, r2, #1
 800c892:	e7d1      	b.n	800c838 <_dtoa_r+0x258>
 800c894:	f3af 8000 	nop.w
 800c898:	636f4361 	.word	0x636f4361
 800c89c:	3fd287a7 	.word	0x3fd287a7
 800c8a0:	8b60c8b3 	.word	0x8b60c8b3
 800c8a4:	3fc68a28 	.word	0x3fc68a28
 800c8a8:	509f79fb 	.word	0x509f79fb
 800c8ac:	3fd34413 	.word	0x3fd34413
 800c8b0:	0800e771 	.word	0x0800e771
 800c8b4:	0800e788 	.word	0x0800e788
 800c8b8:	7ff00000 	.word	0x7ff00000
 800c8bc:	0800e741 	.word	0x0800e741
 800c8c0:	3ff80000 	.word	0x3ff80000
 800c8c4:	0800e8d8 	.word	0x0800e8d8
 800c8c8:	0800e7e0 	.word	0x0800e7e0
 800c8cc:	0800e76d 	.word	0x0800e76d
 800c8d0:	0800e740 	.word	0x0800e740
 800c8d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c8d8:	6018      	str	r0, [r3, #0]
 800c8da:	9b03      	ldr	r3, [sp, #12]
 800c8dc:	2b0e      	cmp	r3, #14
 800c8de:	f200 80a1 	bhi.w	800ca24 <_dtoa_r+0x444>
 800c8e2:	2c00      	cmp	r4, #0
 800c8e4:	f000 809e 	beq.w	800ca24 <_dtoa_r+0x444>
 800c8e8:	2f00      	cmp	r7, #0
 800c8ea:	dd33      	ble.n	800c954 <_dtoa_r+0x374>
 800c8ec:	4b9c      	ldr	r3, [pc, #624]	@ (800cb60 <_dtoa_r+0x580>)
 800c8ee:	f007 020f 	and.w	r2, r7, #15
 800c8f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8f6:	ed93 7b00 	vldr	d7, [r3]
 800c8fa:	05f8      	lsls	r0, r7, #23
 800c8fc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c900:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c904:	d516      	bpl.n	800c934 <_dtoa_r+0x354>
 800c906:	4b97      	ldr	r3, [pc, #604]	@ (800cb64 <_dtoa_r+0x584>)
 800c908:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c90c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c910:	f7f3 ffb4 	bl	800087c <__aeabi_ddiv>
 800c914:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c918:	f004 040f 	and.w	r4, r4, #15
 800c91c:	2603      	movs	r6, #3
 800c91e:	4d91      	ldr	r5, [pc, #580]	@ (800cb64 <_dtoa_r+0x584>)
 800c920:	b954      	cbnz	r4, 800c938 <_dtoa_r+0x358>
 800c922:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c926:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c92a:	f7f3 ffa7 	bl	800087c <__aeabi_ddiv>
 800c92e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c932:	e028      	b.n	800c986 <_dtoa_r+0x3a6>
 800c934:	2602      	movs	r6, #2
 800c936:	e7f2      	b.n	800c91e <_dtoa_r+0x33e>
 800c938:	07e1      	lsls	r1, r4, #31
 800c93a:	d508      	bpl.n	800c94e <_dtoa_r+0x36e>
 800c93c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c940:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c944:	f7f3 fe70 	bl	8000628 <__aeabi_dmul>
 800c948:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c94c:	3601      	adds	r6, #1
 800c94e:	1064      	asrs	r4, r4, #1
 800c950:	3508      	adds	r5, #8
 800c952:	e7e5      	b.n	800c920 <_dtoa_r+0x340>
 800c954:	f000 80af 	beq.w	800cab6 <_dtoa_r+0x4d6>
 800c958:	427c      	negs	r4, r7
 800c95a:	4b81      	ldr	r3, [pc, #516]	@ (800cb60 <_dtoa_r+0x580>)
 800c95c:	4d81      	ldr	r5, [pc, #516]	@ (800cb64 <_dtoa_r+0x584>)
 800c95e:	f004 020f 	and.w	r2, r4, #15
 800c962:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c96a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c96e:	f7f3 fe5b 	bl	8000628 <__aeabi_dmul>
 800c972:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c976:	1124      	asrs	r4, r4, #4
 800c978:	2300      	movs	r3, #0
 800c97a:	2602      	movs	r6, #2
 800c97c:	2c00      	cmp	r4, #0
 800c97e:	f040 808f 	bne.w	800caa0 <_dtoa_r+0x4c0>
 800c982:	2b00      	cmp	r3, #0
 800c984:	d1d3      	bne.n	800c92e <_dtoa_r+0x34e>
 800c986:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c988:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	f000 8094 	beq.w	800caba <_dtoa_r+0x4da>
 800c992:	4b75      	ldr	r3, [pc, #468]	@ (800cb68 <_dtoa_r+0x588>)
 800c994:	2200      	movs	r2, #0
 800c996:	4620      	mov	r0, r4
 800c998:	4629      	mov	r1, r5
 800c99a:	f7f4 f8b7 	bl	8000b0c <__aeabi_dcmplt>
 800c99e:	2800      	cmp	r0, #0
 800c9a0:	f000 808b 	beq.w	800caba <_dtoa_r+0x4da>
 800c9a4:	9b03      	ldr	r3, [sp, #12]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	f000 8087 	beq.w	800caba <_dtoa_r+0x4da>
 800c9ac:	f1bb 0f00 	cmp.w	fp, #0
 800c9b0:	dd34      	ble.n	800ca1c <_dtoa_r+0x43c>
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	4b6d      	ldr	r3, [pc, #436]	@ (800cb6c <_dtoa_r+0x58c>)
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	4629      	mov	r1, r5
 800c9ba:	f7f3 fe35 	bl	8000628 <__aeabi_dmul>
 800c9be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9c2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c9c6:	3601      	adds	r6, #1
 800c9c8:	465c      	mov	r4, fp
 800c9ca:	4630      	mov	r0, r6
 800c9cc:	f7f3 fdc2 	bl	8000554 <__aeabi_i2d>
 800c9d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9d4:	f7f3 fe28 	bl	8000628 <__aeabi_dmul>
 800c9d8:	4b65      	ldr	r3, [pc, #404]	@ (800cb70 <_dtoa_r+0x590>)
 800c9da:	2200      	movs	r2, #0
 800c9dc:	f7f3 fc6e 	bl	80002bc <__adddf3>
 800c9e0:	4605      	mov	r5, r0
 800c9e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c9e6:	2c00      	cmp	r4, #0
 800c9e8:	d16a      	bne.n	800cac0 <_dtoa_r+0x4e0>
 800c9ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c9ee:	4b61      	ldr	r3, [pc, #388]	@ (800cb74 <_dtoa_r+0x594>)
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	f7f3 fc61 	bl	80002b8 <__aeabi_dsub>
 800c9f6:	4602      	mov	r2, r0
 800c9f8:	460b      	mov	r3, r1
 800c9fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c9fe:	462a      	mov	r2, r5
 800ca00:	4633      	mov	r3, r6
 800ca02:	f7f4 f8a1 	bl	8000b48 <__aeabi_dcmpgt>
 800ca06:	2800      	cmp	r0, #0
 800ca08:	f040 8298 	bne.w	800cf3c <_dtoa_r+0x95c>
 800ca0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca10:	462a      	mov	r2, r5
 800ca12:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ca16:	f7f4 f879 	bl	8000b0c <__aeabi_dcmplt>
 800ca1a:	bb38      	cbnz	r0, 800ca6c <_dtoa_r+0x48c>
 800ca1c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ca20:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ca24:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	f2c0 8157 	blt.w	800ccda <_dtoa_r+0x6fa>
 800ca2c:	2f0e      	cmp	r7, #14
 800ca2e:	f300 8154 	bgt.w	800ccda <_dtoa_r+0x6fa>
 800ca32:	4b4b      	ldr	r3, [pc, #300]	@ (800cb60 <_dtoa_r+0x580>)
 800ca34:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca38:	ed93 7b00 	vldr	d7, [r3]
 800ca3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	ed8d 7b00 	vstr	d7, [sp]
 800ca44:	f280 80e5 	bge.w	800cc12 <_dtoa_r+0x632>
 800ca48:	9b03      	ldr	r3, [sp, #12]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	f300 80e1 	bgt.w	800cc12 <_dtoa_r+0x632>
 800ca50:	d10c      	bne.n	800ca6c <_dtoa_r+0x48c>
 800ca52:	4b48      	ldr	r3, [pc, #288]	@ (800cb74 <_dtoa_r+0x594>)
 800ca54:	2200      	movs	r2, #0
 800ca56:	ec51 0b17 	vmov	r0, r1, d7
 800ca5a:	f7f3 fde5 	bl	8000628 <__aeabi_dmul>
 800ca5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca62:	f7f4 f867 	bl	8000b34 <__aeabi_dcmpge>
 800ca66:	2800      	cmp	r0, #0
 800ca68:	f000 8266 	beq.w	800cf38 <_dtoa_r+0x958>
 800ca6c:	2400      	movs	r4, #0
 800ca6e:	4625      	mov	r5, r4
 800ca70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca72:	4656      	mov	r6, sl
 800ca74:	ea6f 0803 	mvn.w	r8, r3
 800ca78:	2700      	movs	r7, #0
 800ca7a:	4621      	mov	r1, r4
 800ca7c:	4648      	mov	r0, r9
 800ca7e:	f000 fc09 	bl	800d294 <_Bfree>
 800ca82:	2d00      	cmp	r5, #0
 800ca84:	f000 80bd 	beq.w	800cc02 <_dtoa_r+0x622>
 800ca88:	b12f      	cbz	r7, 800ca96 <_dtoa_r+0x4b6>
 800ca8a:	42af      	cmp	r7, r5
 800ca8c:	d003      	beq.n	800ca96 <_dtoa_r+0x4b6>
 800ca8e:	4639      	mov	r1, r7
 800ca90:	4648      	mov	r0, r9
 800ca92:	f000 fbff 	bl	800d294 <_Bfree>
 800ca96:	4629      	mov	r1, r5
 800ca98:	4648      	mov	r0, r9
 800ca9a:	f000 fbfb 	bl	800d294 <_Bfree>
 800ca9e:	e0b0      	b.n	800cc02 <_dtoa_r+0x622>
 800caa0:	07e2      	lsls	r2, r4, #31
 800caa2:	d505      	bpl.n	800cab0 <_dtoa_r+0x4d0>
 800caa4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800caa8:	f7f3 fdbe 	bl	8000628 <__aeabi_dmul>
 800caac:	3601      	adds	r6, #1
 800caae:	2301      	movs	r3, #1
 800cab0:	1064      	asrs	r4, r4, #1
 800cab2:	3508      	adds	r5, #8
 800cab4:	e762      	b.n	800c97c <_dtoa_r+0x39c>
 800cab6:	2602      	movs	r6, #2
 800cab8:	e765      	b.n	800c986 <_dtoa_r+0x3a6>
 800caba:	9c03      	ldr	r4, [sp, #12]
 800cabc:	46b8      	mov	r8, r7
 800cabe:	e784      	b.n	800c9ca <_dtoa_r+0x3ea>
 800cac0:	4b27      	ldr	r3, [pc, #156]	@ (800cb60 <_dtoa_r+0x580>)
 800cac2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cac4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cac8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cacc:	4454      	add	r4, sl
 800cace:	2900      	cmp	r1, #0
 800cad0:	d054      	beq.n	800cb7c <_dtoa_r+0x59c>
 800cad2:	4929      	ldr	r1, [pc, #164]	@ (800cb78 <_dtoa_r+0x598>)
 800cad4:	2000      	movs	r0, #0
 800cad6:	f7f3 fed1 	bl	800087c <__aeabi_ddiv>
 800cada:	4633      	mov	r3, r6
 800cadc:	462a      	mov	r2, r5
 800cade:	f7f3 fbeb 	bl	80002b8 <__aeabi_dsub>
 800cae2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cae6:	4656      	mov	r6, sl
 800cae8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800caec:	f7f4 f84c 	bl	8000b88 <__aeabi_d2iz>
 800caf0:	4605      	mov	r5, r0
 800caf2:	f7f3 fd2f 	bl	8000554 <__aeabi_i2d>
 800caf6:	4602      	mov	r2, r0
 800caf8:	460b      	mov	r3, r1
 800cafa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cafe:	f7f3 fbdb 	bl	80002b8 <__aeabi_dsub>
 800cb02:	3530      	adds	r5, #48	@ 0x30
 800cb04:	4602      	mov	r2, r0
 800cb06:	460b      	mov	r3, r1
 800cb08:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cb0c:	f806 5b01 	strb.w	r5, [r6], #1
 800cb10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb14:	f7f3 fffa 	bl	8000b0c <__aeabi_dcmplt>
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	d172      	bne.n	800cc02 <_dtoa_r+0x622>
 800cb1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb20:	4911      	ldr	r1, [pc, #68]	@ (800cb68 <_dtoa_r+0x588>)
 800cb22:	2000      	movs	r0, #0
 800cb24:	f7f3 fbc8 	bl	80002b8 <__aeabi_dsub>
 800cb28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb2c:	f7f3 ffee 	bl	8000b0c <__aeabi_dcmplt>
 800cb30:	2800      	cmp	r0, #0
 800cb32:	f040 80b4 	bne.w	800cc9e <_dtoa_r+0x6be>
 800cb36:	42a6      	cmp	r6, r4
 800cb38:	f43f af70 	beq.w	800ca1c <_dtoa_r+0x43c>
 800cb3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb40:	4b0a      	ldr	r3, [pc, #40]	@ (800cb6c <_dtoa_r+0x58c>)
 800cb42:	2200      	movs	r2, #0
 800cb44:	f7f3 fd70 	bl	8000628 <__aeabi_dmul>
 800cb48:	4b08      	ldr	r3, [pc, #32]	@ (800cb6c <_dtoa_r+0x58c>)
 800cb4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb4e:	2200      	movs	r2, #0
 800cb50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb54:	f7f3 fd68 	bl	8000628 <__aeabi_dmul>
 800cb58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb5c:	e7c4      	b.n	800cae8 <_dtoa_r+0x508>
 800cb5e:	bf00      	nop
 800cb60:	0800e8d8 	.word	0x0800e8d8
 800cb64:	0800e8b0 	.word	0x0800e8b0
 800cb68:	3ff00000 	.word	0x3ff00000
 800cb6c:	40240000 	.word	0x40240000
 800cb70:	401c0000 	.word	0x401c0000
 800cb74:	40140000 	.word	0x40140000
 800cb78:	3fe00000 	.word	0x3fe00000
 800cb7c:	4631      	mov	r1, r6
 800cb7e:	4628      	mov	r0, r5
 800cb80:	f7f3 fd52 	bl	8000628 <__aeabi_dmul>
 800cb84:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb88:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cb8a:	4656      	mov	r6, sl
 800cb8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb90:	f7f3 fffa 	bl	8000b88 <__aeabi_d2iz>
 800cb94:	4605      	mov	r5, r0
 800cb96:	f7f3 fcdd 	bl	8000554 <__aeabi_i2d>
 800cb9a:	4602      	mov	r2, r0
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cba2:	f7f3 fb89 	bl	80002b8 <__aeabi_dsub>
 800cba6:	3530      	adds	r5, #48	@ 0x30
 800cba8:	f806 5b01 	strb.w	r5, [r6], #1
 800cbac:	4602      	mov	r2, r0
 800cbae:	460b      	mov	r3, r1
 800cbb0:	42a6      	cmp	r6, r4
 800cbb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cbb6:	f04f 0200 	mov.w	r2, #0
 800cbba:	d124      	bne.n	800cc06 <_dtoa_r+0x626>
 800cbbc:	4baf      	ldr	r3, [pc, #700]	@ (800ce7c <_dtoa_r+0x89c>)
 800cbbe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cbc2:	f7f3 fb7b 	bl	80002bc <__adddf3>
 800cbc6:	4602      	mov	r2, r0
 800cbc8:	460b      	mov	r3, r1
 800cbca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbce:	f7f3 ffbb 	bl	8000b48 <__aeabi_dcmpgt>
 800cbd2:	2800      	cmp	r0, #0
 800cbd4:	d163      	bne.n	800cc9e <_dtoa_r+0x6be>
 800cbd6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cbda:	49a8      	ldr	r1, [pc, #672]	@ (800ce7c <_dtoa_r+0x89c>)
 800cbdc:	2000      	movs	r0, #0
 800cbde:	f7f3 fb6b 	bl	80002b8 <__aeabi_dsub>
 800cbe2:	4602      	mov	r2, r0
 800cbe4:	460b      	mov	r3, r1
 800cbe6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbea:	f7f3 ff8f 	bl	8000b0c <__aeabi_dcmplt>
 800cbee:	2800      	cmp	r0, #0
 800cbf0:	f43f af14 	beq.w	800ca1c <_dtoa_r+0x43c>
 800cbf4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cbf6:	1e73      	subs	r3, r6, #1
 800cbf8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cbfa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cbfe:	2b30      	cmp	r3, #48	@ 0x30
 800cc00:	d0f8      	beq.n	800cbf4 <_dtoa_r+0x614>
 800cc02:	4647      	mov	r7, r8
 800cc04:	e03b      	b.n	800cc7e <_dtoa_r+0x69e>
 800cc06:	4b9e      	ldr	r3, [pc, #632]	@ (800ce80 <_dtoa_r+0x8a0>)
 800cc08:	f7f3 fd0e 	bl	8000628 <__aeabi_dmul>
 800cc0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc10:	e7bc      	b.n	800cb8c <_dtoa_r+0x5ac>
 800cc12:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cc16:	4656      	mov	r6, sl
 800cc18:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc1c:	4620      	mov	r0, r4
 800cc1e:	4629      	mov	r1, r5
 800cc20:	f7f3 fe2c 	bl	800087c <__aeabi_ddiv>
 800cc24:	f7f3 ffb0 	bl	8000b88 <__aeabi_d2iz>
 800cc28:	4680      	mov	r8, r0
 800cc2a:	f7f3 fc93 	bl	8000554 <__aeabi_i2d>
 800cc2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc32:	f7f3 fcf9 	bl	8000628 <__aeabi_dmul>
 800cc36:	4602      	mov	r2, r0
 800cc38:	460b      	mov	r3, r1
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	4629      	mov	r1, r5
 800cc3e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cc42:	f7f3 fb39 	bl	80002b8 <__aeabi_dsub>
 800cc46:	f806 4b01 	strb.w	r4, [r6], #1
 800cc4a:	9d03      	ldr	r5, [sp, #12]
 800cc4c:	eba6 040a 	sub.w	r4, r6, sl
 800cc50:	42a5      	cmp	r5, r4
 800cc52:	4602      	mov	r2, r0
 800cc54:	460b      	mov	r3, r1
 800cc56:	d133      	bne.n	800ccc0 <_dtoa_r+0x6e0>
 800cc58:	f7f3 fb30 	bl	80002bc <__adddf3>
 800cc5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc60:	4604      	mov	r4, r0
 800cc62:	460d      	mov	r5, r1
 800cc64:	f7f3 ff70 	bl	8000b48 <__aeabi_dcmpgt>
 800cc68:	b9c0      	cbnz	r0, 800cc9c <_dtoa_r+0x6bc>
 800cc6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc6e:	4620      	mov	r0, r4
 800cc70:	4629      	mov	r1, r5
 800cc72:	f7f3 ff41 	bl	8000af8 <__aeabi_dcmpeq>
 800cc76:	b110      	cbz	r0, 800cc7e <_dtoa_r+0x69e>
 800cc78:	f018 0f01 	tst.w	r8, #1
 800cc7c:	d10e      	bne.n	800cc9c <_dtoa_r+0x6bc>
 800cc7e:	9902      	ldr	r1, [sp, #8]
 800cc80:	4648      	mov	r0, r9
 800cc82:	f000 fb07 	bl	800d294 <_Bfree>
 800cc86:	2300      	movs	r3, #0
 800cc88:	7033      	strb	r3, [r6, #0]
 800cc8a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cc8c:	3701      	adds	r7, #1
 800cc8e:	601f      	str	r7, [r3, #0]
 800cc90:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	f000 824b 	beq.w	800d12e <_dtoa_r+0xb4e>
 800cc98:	601e      	str	r6, [r3, #0]
 800cc9a:	e248      	b.n	800d12e <_dtoa_r+0xb4e>
 800cc9c:	46b8      	mov	r8, r7
 800cc9e:	4633      	mov	r3, r6
 800cca0:	461e      	mov	r6, r3
 800cca2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cca6:	2a39      	cmp	r2, #57	@ 0x39
 800cca8:	d106      	bne.n	800ccb8 <_dtoa_r+0x6d8>
 800ccaa:	459a      	cmp	sl, r3
 800ccac:	d1f8      	bne.n	800cca0 <_dtoa_r+0x6c0>
 800ccae:	2230      	movs	r2, #48	@ 0x30
 800ccb0:	f108 0801 	add.w	r8, r8, #1
 800ccb4:	f88a 2000 	strb.w	r2, [sl]
 800ccb8:	781a      	ldrb	r2, [r3, #0]
 800ccba:	3201      	adds	r2, #1
 800ccbc:	701a      	strb	r2, [r3, #0]
 800ccbe:	e7a0      	b.n	800cc02 <_dtoa_r+0x622>
 800ccc0:	4b6f      	ldr	r3, [pc, #444]	@ (800ce80 <_dtoa_r+0x8a0>)
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	f7f3 fcb0 	bl	8000628 <__aeabi_dmul>
 800ccc8:	2200      	movs	r2, #0
 800ccca:	2300      	movs	r3, #0
 800cccc:	4604      	mov	r4, r0
 800ccce:	460d      	mov	r5, r1
 800ccd0:	f7f3 ff12 	bl	8000af8 <__aeabi_dcmpeq>
 800ccd4:	2800      	cmp	r0, #0
 800ccd6:	d09f      	beq.n	800cc18 <_dtoa_r+0x638>
 800ccd8:	e7d1      	b.n	800cc7e <_dtoa_r+0x69e>
 800ccda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccdc:	2a00      	cmp	r2, #0
 800ccde:	f000 80ea 	beq.w	800ceb6 <_dtoa_r+0x8d6>
 800cce2:	9a07      	ldr	r2, [sp, #28]
 800cce4:	2a01      	cmp	r2, #1
 800cce6:	f300 80cd 	bgt.w	800ce84 <_dtoa_r+0x8a4>
 800ccea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ccec:	2a00      	cmp	r2, #0
 800ccee:	f000 80c1 	beq.w	800ce74 <_dtoa_r+0x894>
 800ccf2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ccf6:	9c08      	ldr	r4, [sp, #32]
 800ccf8:	9e00      	ldr	r6, [sp, #0]
 800ccfa:	9a00      	ldr	r2, [sp, #0]
 800ccfc:	441a      	add	r2, r3
 800ccfe:	9200      	str	r2, [sp, #0]
 800cd00:	9a06      	ldr	r2, [sp, #24]
 800cd02:	2101      	movs	r1, #1
 800cd04:	441a      	add	r2, r3
 800cd06:	4648      	mov	r0, r9
 800cd08:	9206      	str	r2, [sp, #24]
 800cd0a:	f000 fb77 	bl	800d3fc <__i2b>
 800cd0e:	4605      	mov	r5, r0
 800cd10:	b166      	cbz	r6, 800cd2c <_dtoa_r+0x74c>
 800cd12:	9b06      	ldr	r3, [sp, #24]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	dd09      	ble.n	800cd2c <_dtoa_r+0x74c>
 800cd18:	42b3      	cmp	r3, r6
 800cd1a:	9a00      	ldr	r2, [sp, #0]
 800cd1c:	bfa8      	it	ge
 800cd1e:	4633      	movge	r3, r6
 800cd20:	1ad2      	subs	r2, r2, r3
 800cd22:	9200      	str	r2, [sp, #0]
 800cd24:	9a06      	ldr	r2, [sp, #24]
 800cd26:	1af6      	subs	r6, r6, r3
 800cd28:	1ad3      	subs	r3, r2, r3
 800cd2a:	9306      	str	r3, [sp, #24]
 800cd2c:	9b08      	ldr	r3, [sp, #32]
 800cd2e:	b30b      	cbz	r3, 800cd74 <_dtoa_r+0x794>
 800cd30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	f000 80c6 	beq.w	800cec4 <_dtoa_r+0x8e4>
 800cd38:	2c00      	cmp	r4, #0
 800cd3a:	f000 80c0 	beq.w	800cebe <_dtoa_r+0x8de>
 800cd3e:	4629      	mov	r1, r5
 800cd40:	4622      	mov	r2, r4
 800cd42:	4648      	mov	r0, r9
 800cd44:	f000 fc12 	bl	800d56c <__pow5mult>
 800cd48:	9a02      	ldr	r2, [sp, #8]
 800cd4a:	4601      	mov	r1, r0
 800cd4c:	4605      	mov	r5, r0
 800cd4e:	4648      	mov	r0, r9
 800cd50:	f000 fb6a 	bl	800d428 <__multiply>
 800cd54:	9902      	ldr	r1, [sp, #8]
 800cd56:	4680      	mov	r8, r0
 800cd58:	4648      	mov	r0, r9
 800cd5a:	f000 fa9b 	bl	800d294 <_Bfree>
 800cd5e:	9b08      	ldr	r3, [sp, #32]
 800cd60:	1b1b      	subs	r3, r3, r4
 800cd62:	9308      	str	r3, [sp, #32]
 800cd64:	f000 80b1 	beq.w	800ceca <_dtoa_r+0x8ea>
 800cd68:	9a08      	ldr	r2, [sp, #32]
 800cd6a:	4641      	mov	r1, r8
 800cd6c:	4648      	mov	r0, r9
 800cd6e:	f000 fbfd 	bl	800d56c <__pow5mult>
 800cd72:	9002      	str	r0, [sp, #8]
 800cd74:	2101      	movs	r1, #1
 800cd76:	4648      	mov	r0, r9
 800cd78:	f000 fb40 	bl	800d3fc <__i2b>
 800cd7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd7e:	4604      	mov	r4, r0
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	f000 81d8 	beq.w	800d136 <_dtoa_r+0xb56>
 800cd86:	461a      	mov	r2, r3
 800cd88:	4601      	mov	r1, r0
 800cd8a:	4648      	mov	r0, r9
 800cd8c:	f000 fbee 	bl	800d56c <__pow5mult>
 800cd90:	9b07      	ldr	r3, [sp, #28]
 800cd92:	2b01      	cmp	r3, #1
 800cd94:	4604      	mov	r4, r0
 800cd96:	f300 809f 	bgt.w	800ced8 <_dtoa_r+0x8f8>
 800cd9a:	9b04      	ldr	r3, [sp, #16]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	f040 8097 	bne.w	800ced0 <_dtoa_r+0x8f0>
 800cda2:	9b05      	ldr	r3, [sp, #20]
 800cda4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	f040 8093 	bne.w	800ced4 <_dtoa_r+0x8f4>
 800cdae:	9b05      	ldr	r3, [sp, #20]
 800cdb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cdb4:	0d1b      	lsrs	r3, r3, #20
 800cdb6:	051b      	lsls	r3, r3, #20
 800cdb8:	b133      	cbz	r3, 800cdc8 <_dtoa_r+0x7e8>
 800cdba:	9b00      	ldr	r3, [sp, #0]
 800cdbc:	3301      	adds	r3, #1
 800cdbe:	9300      	str	r3, [sp, #0]
 800cdc0:	9b06      	ldr	r3, [sp, #24]
 800cdc2:	3301      	adds	r3, #1
 800cdc4:	9306      	str	r3, [sp, #24]
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	9308      	str	r3, [sp, #32]
 800cdca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	f000 81b8 	beq.w	800d142 <_dtoa_r+0xb62>
 800cdd2:	6923      	ldr	r3, [r4, #16]
 800cdd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cdd8:	6918      	ldr	r0, [r3, #16]
 800cdda:	f000 fac3 	bl	800d364 <__hi0bits>
 800cdde:	f1c0 0020 	rsb	r0, r0, #32
 800cde2:	9b06      	ldr	r3, [sp, #24]
 800cde4:	4418      	add	r0, r3
 800cde6:	f010 001f 	ands.w	r0, r0, #31
 800cdea:	f000 8082 	beq.w	800cef2 <_dtoa_r+0x912>
 800cdee:	f1c0 0320 	rsb	r3, r0, #32
 800cdf2:	2b04      	cmp	r3, #4
 800cdf4:	dd73      	ble.n	800cede <_dtoa_r+0x8fe>
 800cdf6:	9b00      	ldr	r3, [sp, #0]
 800cdf8:	f1c0 001c 	rsb	r0, r0, #28
 800cdfc:	4403      	add	r3, r0
 800cdfe:	9300      	str	r3, [sp, #0]
 800ce00:	9b06      	ldr	r3, [sp, #24]
 800ce02:	4403      	add	r3, r0
 800ce04:	4406      	add	r6, r0
 800ce06:	9306      	str	r3, [sp, #24]
 800ce08:	9b00      	ldr	r3, [sp, #0]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	dd05      	ble.n	800ce1a <_dtoa_r+0x83a>
 800ce0e:	9902      	ldr	r1, [sp, #8]
 800ce10:	461a      	mov	r2, r3
 800ce12:	4648      	mov	r0, r9
 800ce14:	f000 fc04 	bl	800d620 <__lshift>
 800ce18:	9002      	str	r0, [sp, #8]
 800ce1a:	9b06      	ldr	r3, [sp, #24]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	dd05      	ble.n	800ce2c <_dtoa_r+0x84c>
 800ce20:	4621      	mov	r1, r4
 800ce22:	461a      	mov	r2, r3
 800ce24:	4648      	mov	r0, r9
 800ce26:	f000 fbfb 	bl	800d620 <__lshift>
 800ce2a:	4604      	mov	r4, r0
 800ce2c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d061      	beq.n	800cef6 <_dtoa_r+0x916>
 800ce32:	9802      	ldr	r0, [sp, #8]
 800ce34:	4621      	mov	r1, r4
 800ce36:	f000 fc5f 	bl	800d6f8 <__mcmp>
 800ce3a:	2800      	cmp	r0, #0
 800ce3c:	da5b      	bge.n	800cef6 <_dtoa_r+0x916>
 800ce3e:	2300      	movs	r3, #0
 800ce40:	9902      	ldr	r1, [sp, #8]
 800ce42:	220a      	movs	r2, #10
 800ce44:	4648      	mov	r0, r9
 800ce46:	f000 fa47 	bl	800d2d8 <__multadd>
 800ce4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce4c:	9002      	str	r0, [sp, #8]
 800ce4e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	f000 8177 	beq.w	800d146 <_dtoa_r+0xb66>
 800ce58:	4629      	mov	r1, r5
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	220a      	movs	r2, #10
 800ce5e:	4648      	mov	r0, r9
 800ce60:	f000 fa3a 	bl	800d2d8 <__multadd>
 800ce64:	f1bb 0f00 	cmp.w	fp, #0
 800ce68:	4605      	mov	r5, r0
 800ce6a:	dc6f      	bgt.n	800cf4c <_dtoa_r+0x96c>
 800ce6c:	9b07      	ldr	r3, [sp, #28]
 800ce6e:	2b02      	cmp	r3, #2
 800ce70:	dc49      	bgt.n	800cf06 <_dtoa_r+0x926>
 800ce72:	e06b      	b.n	800cf4c <_dtoa_r+0x96c>
 800ce74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ce76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ce7a:	e73c      	b.n	800ccf6 <_dtoa_r+0x716>
 800ce7c:	3fe00000 	.word	0x3fe00000
 800ce80:	40240000 	.word	0x40240000
 800ce84:	9b03      	ldr	r3, [sp, #12]
 800ce86:	1e5c      	subs	r4, r3, #1
 800ce88:	9b08      	ldr	r3, [sp, #32]
 800ce8a:	42a3      	cmp	r3, r4
 800ce8c:	db09      	blt.n	800cea2 <_dtoa_r+0x8c2>
 800ce8e:	1b1c      	subs	r4, r3, r4
 800ce90:	9b03      	ldr	r3, [sp, #12]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	f6bf af30 	bge.w	800ccf8 <_dtoa_r+0x718>
 800ce98:	9b00      	ldr	r3, [sp, #0]
 800ce9a:	9a03      	ldr	r2, [sp, #12]
 800ce9c:	1a9e      	subs	r6, r3, r2
 800ce9e:	2300      	movs	r3, #0
 800cea0:	e72b      	b.n	800ccfa <_dtoa_r+0x71a>
 800cea2:	9b08      	ldr	r3, [sp, #32]
 800cea4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cea6:	9408      	str	r4, [sp, #32]
 800cea8:	1ae3      	subs	r3, r4, r3
 800ceaa:	441a      	add	r2, r3
 800ceac:	9e00      	ldr	r6, [sp, #0]
 800ceae:	9b03      	ldr	r3, [sp, #12]
 800ceb0:	920d      	str	r2, [sp, #52]	@ 0x34
 800ceb2:	2400      	movs	r4, #0
 800ceb4:	e721      	b.n	800ccfa <_dtoa_r+0x71a>
 800ceb6:	9c08      	ldr	r4, [sp, #32]
 800ceb8:	9e00      	ldr	r6, [sp, #0]
 800ceba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cebc:	e728      	b.n	800cd10 <_dtoa_r+0x730>
 800cebe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cec2:	e751      	b.n	800cd68 <_dtoa_r+0x788>
 800cec4:	9a08      	ldr	r2, [sp, #32]
 800cec6:	9902      	ldr	r1, [sp, #8]
 800cec8:	e750      	b.n	800cd6c <_dtoa_r+0x78c>
 800ceca:	f8cd 8008 	str.w	r8, [sp, #8]
 800cece:	e751      	b.n	800cd74 <_dtoa_r+0x794>
 800ced0:	2300      	movs	r3, #0
 800ced2:	e779      	b.n	800cdc8 <_dtoa_r+0x7e8>
 800ced4:	9b04      	ldr	r3, [sp, #16]
 800ced6:	e777      	b.n	800cdc8 <_dtoa_r+0x7e8>
 800ced8:	2300      	movs	r3, #0
 800ceda:	9308      	str	r3, [sp, #32]
 800cedc:	e779      	b.n	800cdd2 <_dtoa_r+0x7f2>
 800cede:	d093      	beq.n	800ce08 <_dtoa_r+0x828>
 800cee0:	9a00      	ldr	r2, [sp, #0]
 800cee2:	331c      	adds	r3, #28
 800cee4:	441a      	add	r2, r3
 800cee6:	9200      	str	r2, [sp, #0]
 800cee8:	9a06      	ldr	r2, [sp, #24]
 800ceea:	441a      	add	r2, r3
 800ceec:	441e      	add	r6, r3
 800ceee:	9206      	str	r2, [sp, #24]
 800cef0:	e78a      	b.n	800ce08 <_dtoa_r+0x828>
 800cef2:	4603      	mov	r3, r0
 800cef4:	e7f4      	b.n	800cee0 <_dtoa_r+0x900>
 800cef6:	9b03      	ldr	r3, [sp, #12]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	46b8      	mov	r8, r7
 800cefc:	dc20      	bgt.n	800cf40 <_dtoa_r+0x960>
 800cefe:	469b      	mov	fp, r3
 800cf00:	9b07      	ldr	r3, [sp, #28]
 800cf02:	2b02      	cmp	r3, #2
 800cf04:	dd1e      	ble.n	800cf44 <_dtoa_r+0x964>
 800cf06:	f1bb 0f00 	cmp.w	fp, #0
 800cf0a:	f47f adb1 	bne.w	800ca70 <_dtoa_r+0x490>
 800cf0e:	4621      	mov	r1, r4
 800cf10:	465b      	mov	r3, fp
 800cf12:	2205      	movs	r2, #5
 800cf14:	4648      	mov	r0, r9
 800cf16:	f000 f9df 	bl	800d2d8 <__multadd>
 800cf1a:	4601      	mov	r1, r0
 800cf1c:	4604      	mov	r4, r0
 800cf1e:	9802      	ldr	r0, [sp, #8]
 800cf20:	f000 fbea 	bl	800d6f8 <__mcmp>
 800cf24:	2800      	cmp	r0, #0
 800cf26:	f77f ada3 	ble.w	800ca70 <_dtoa_r+0x490>
 800cf2a:	4656      	mov	r6, sl
 800cf2c:	2331      	movs	r3, #49	@ 0x31
 800cf2e:	f806 3b01 	strb.w	r3, [r6], #1
 800cf32:	f108 0801 	add.w	r8, r8, #1
 800cf36:	e59f      	b.n	800ca78 <_dtoa_r+0x498>
 800cf38:	9c03      	ldr	r4, [sp, #12]
 800cf3a:	46b8      	mov	r8, r7
 800cf3c:	4625      	mov	r5, r4
 800cf3e:	e7f4      	b.n	800cf2a <_dtoa_r+0x94a>
 800cf40:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cf44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	f000 8101 	beq.w	800d14e <_dtoa_r+0xb6e>
 800cf4c:	2e00      	cmp	r6, #0
 800cf4e:	dd05      	ble.n	800cf5c <_dtoa_r+0x97c>
 800cf50:	4629      	mov	r1, r5
 800cf52:	4632      	mov	r2, r6
 800cf54:	4648      	mov	r0, r9
 800cf56:	f000 fb63 	bl	800d620 <__lshift>
 800cf5a:	4605      	mov	r5, r0
 800cf5c:	9b08      	ldr	r3, [sp, #32]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d05c      	beq.n	800d01c <_dtoa_r+0xa3c>
 800cf62:	6869      	ldr	r1, [r5, #4]
 800cf64:	4648      	mov	r0, r9
 800cf66:	f000 f955 	bl	800d214 <_Balloc>
 800cf6a:	4606      	mov	r6, r0
 800cf6c:	b928      	cbnz	r0, 800cf7a <_dtoa_r+0x99a>
 800cf6e:	4b82      	ldr	r3, [pc, #520]	@ (800d178 <_dtoa_r+0xb98>)
 800cf70:	4602      	mov	r2, r0
 800cf72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cf76:	f7ff bb4a 	b.w	800c60e <_dtoa_r+0x2e>
 800cf7a:	692a      	ldr	r2, [r5, #16]
 800cf7c:	3202      	adds	r2, #2
 800cf7e:	0092      	lsls	r2, r2, #2
 800cf80:	f105 010c 	add.w	r1, r5, #12
 800cf84:	300c      	adds	r0, #12
 800cf86:	f000 ff31 	bl	800ddec <memcpy>
 800cf8a:	2201      	movs	r2, #1
 800cf8c:	4631      	mov	r1, r6
 800cf8e:	4648      	mov	r0, r9
 800cf90:	f000 fb46 	bl	800d620 <__lshift>
 800cf94:	f10a 0301 	add.w	r3, sl, #1
 800cf98:	9300      	str	r3, [sp, #0]
 800cf9a:	eb0a 030b 	add.w	r3, sl, fp
 800cf9e:	9308      	str	r3, [sp, #32]
 800cfa0:	9b04      	ldr	r3, [sp, #16]
 800cfa2:	f003 0301 	and.w	r3, r3, #1
 800cfa6:	462f      	mov	r7, r5
 800cfa8:	9306      	str	r3, [sp, #24]
 800cfaa:	4605      	mov	r5, r0
 800cfac:	9b00      	ldr	r3, [sp, #0]
 800cfae:	9802      	ldr	r0, [sp, #8]
 800cfb0:	4621      	mov	r1, r4
 800cfb2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800cfb6:	f7ff fa88 	bl	800c4ca <quorem>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	3330      	adds	r3, #48	@ 0x30
 800cfbe:	9003      	str	r0, [sp, #12]
 800cfc0:	4639      	mov	r1, r7
 800cfc2:	9802      	ldr	r0, [sp, #8]
 800cfc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfc6:	f000 fb97 	bl	800d6f8 <__mcmp>
 800cfca:	462a      	mov	r2, r5
 800cfcc:	9004      	str	r0, [sp, #16]
 800cfce:	4621      	mov	r1, r4
 800cfd0:	4648      	mov	r0, r9
 800cfd2:	f000 fbad 	bl	800d730 <__mdiff>
 800cfd6:	68c2      	ldr	r2, [r0, #12]
 800cfd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfda:	4606      	mov	r6, r0
 800cfdc:	bb02      	cbnz	r2, 800d020 <_dtoa_r+0xa40>
 800cfde:	4601      	mov	r1, r0
 800cfe0:	9802      	ldr	r0, [sp, #8]
 800cfe2:	f000 fb89 	bl	800d6f8 <__mcmp>
 800cfe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfe8:	4602      	mov	r2, r0
 800cfea:	4631      	mov	r1, r6
 800cfec:	4648      	mov	r0, r9
 800cfee:	920c      	str	r2, [sp, #48]	@ 0x30
 800cff0:	9309      	str	r3, [sp, #36]	@ 0x24
 800cff2:	f000 f94f 	bl	800d294 <_Bfree>
 800cff6:	9b07      	ldr	r3, [sp, #28]
 800cff8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cffa:	9e00      	ldr	r6, [sp, #0]
 800cffc:	ea42 0103 	orr.w	r1, r2, r3
 800d000:	9b06      	ldr	r3, [sp, #24]
 800d002:	4319      	orrs	r1, r3
 800d004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d006:	d10d      	bne.n	800d024 <_dtoa_r+0xa44>
 800d008:	2b39      	cmp	r3, #57	@ 0x39
 800d00a:	d027      	beq.n	800d05c <_dtoa_r+0xa7c>
 800d00c:	9a04      	ldr	r2, [sp, #16]
 800d00e:	2a00      	cmp	r2, #0
 800d010:	dd01      	ble.n	800d016 <_dtoa_r+0xa36>
 800d012:	9b03      	ldr	r3, [sp, #12]
 800d014:	3331      	adds	r3, #49	@ 0x31
 800d016:	f88b 3000 	strb.w	r3, [fp]
 800d01a:	e52e      	b.n	800ca7a <_dtoa_r+0x49a>
 800d01c:	4628      	mov	r0, r5
 800d01e:	e7b9      	b.n	800cf94 <_dtoa_r+0x9b4>
 800d020:	2201      	movs	r2, #1
 800d022:	e7e2      	b.n	800cfea <_dtoa_r+0xa0a>
 800d024:	9904      	ldr	r1, [sp, #16]
 800d026:	2900      	cmp	r1, #0
 800d028:	db04      	blt.n	800d034 <_dtoa_r+0xa54>
 800d02a:	9807      	ldr	r0, [sp, #28]
 800d02c:	4301      	orrs	r1, r0
 800d02e:	9806      	ldr	r0, [sp, #24]
 800d030:	4301      	orrs	r1, r0
 800d032:	d120      	bne.n	800d076 <_dtoa_r+0xa96>
 800d034:	2a00      	cmp	r2, #0
 800d036:	ddee      	ble.n	800d016 <_dtoa_r+0xa36>
 800d038:	9902      	ldr	r1, [sp, #8]
 800d03a:	9300      	str	r3, [sp, #0]
 800d03c:	2201      	movs	r2, #1
 800d03e:	4648      	mov	r0, r9
 800d040:	f000 faee 	bl	800d620 <__lshift>
 800d044:	4621      	mov	r1, r4
 800d046:	9002      	str	r0, [sp, #8]
 800d048:	f000 fb56 	bl	800d6f8 <__mcmp>
 800d04c:	2800      	cmp	r0, #0
 800d04e:	9b00      	ldr	r3, [sp, #0]
 800d050:	dc02      	bgt.n	800d058 <_dtoa_r+0xa78>
 800d052:	d1e0      	bne.n	800d016 <_dtoa_r+0xa36>
 800d054:	07da      	lsls	r2, r3, #31
 800d056:	d5de      	bpl.n	800d016 <_dtoa_r+0xa36>
 800d058:	2b39      	cmp	r3, #57	@ 0x39
 800d05a:	d1da      	bne.n	800d012 <_dtoa_r+0xa32>
 800d05c:	2339      	movs	r3, #57	@ 0x39
 800d05e:	f88b 3000 	strb.w	r3, [fp]
 800d062:	4633      	mov	r3, r6
 800d064:	461e      	mov	r6, r3
 800d066:	3b01      	subs	r3, #1
 800d068:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d06c:	2a39      	cmp	r2, #57	@ 0x39
 800d06e:	d04e      	beq.n	800d10e <_dtoa_r+0xb2e>
 800d070:	3201      	adds	r2, #1
 800d072:	701a      	strb	r2, [r3, #0]
 800d074:	e501      	b.n	800ca7a <_dtoa_r+0x49a>
 800d076:	2a00      	cmp	r2, #0
 800d078:	dd03      	ble.n	800d082 <_dtoa_r+0xaa2>
 800d07a:	2b39      	cmp	r3, #57	@ 0x39
 800d07c:	d0ee      	beq.n	800d05c <_dtoa_r+0xa7c>
 800d07e:	3301      	adds	r3, #1
 800d080:	e7c9      	b.n	800d016 <_dtoa_r+0xa36>
 800d082:	9a00      	ldr	r2, [sp, #0]
 800d084:	9908      	ldr	r1, [sp, #32]
 800d086:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d08a:	428a      	cmp	r2, r1
 800d08c:	d028      	beq.n	800d0e0 <_dtoa_r+0xb00>
 800d08e:	9902      	ldr	r1, [sp, #8]
 800d090:	2300      	movs	r3, #0
 800d092:	220a      	movs	r2, #10
 800d094:	4648      	mov	r0, r9
 800d096:	f000 f91f 	bl	800d2d8 <__multadd>
 800d09a:	42af      	cmp	r7, r5
 800d09c:	9002      	str	r0, [sp, #8]
 800d09e:	f04f 0300 	mov.w	r3, #0
 800d0a2:	f04f 020a 	mov.w	r2, #10
 800d0a6:	4639      	mov	r1, r7
 800d0a8:	4648      	mov	r0, r9
 800d0aa:	d107      	bne.n	800d0bc <_dtoa_r+0xadc>
 800d0ac:	f000 f914 	bl	800d2d8 <__multadd>
 800d0b0:	4607      	mov	r7, r0
 800d0b2:	4605      	mov	r5, r0
 800d0b4:	9b00      	ldr	r3, [sp, #0]
 800d0b6:	3301      	adds	r3, #1
 800d0b8:	9300      	str	r3, [sp, #0]
 800d0ba:	e777      	b.n	800cfac <_dtoa_r+0x9cc>
 800d0bc:	f000 f90c 	bl	800d2d8 <__multadd>
 800d0c0:	4629      	mov	r1, r5
 800d0c2:	4607      	mov	r7, r0
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	220a      	movs	r2, #10
 800d0c8:	4648      	mov	r0, r9
 800d0ca:	f000 f905 	bl	800d2d8 <__multadd>
 800d0ce:	4605      	mov	r5, r0
 800d0d0:	e7f0      	b.n	800d0b4 <_dtoa_r+0xad4>
 800d0d2:	f1bb 0f00 	cmp.w	fp, #0
 800d0d6:	bfcc      	ite	gt
 800d0d8:	465e      	movgt	r6, fp
 800d0da:	2601      	movle	r6, #1
 800d0dc:	4456      	add	r6, sl
 800d0de:	2700      	movs	r7, #0
 800d0e0:	9902      	ldr	r1, [sp, #8]
 800d0e2:	9300      	str	r3, [sp, #0]
 800d0e4:	2201      	movs	r2, #1
 800d0e6:	4648      	mov	r0, r9
 800d0e8:	f000 fa9a 	bl	800d620 <__lshift>
 800d0ec:	4621      	mov	r1, r4
 800d0ee:	9002      	str	r0, [sp, #8]
 800d0f0:	f000 fb02 	bl	800d6f8 <__mcmp>
 800d0f4:	2800      	cmp	r0, #0
 800d0f6:	dcb4      	bgt.n	800d062 <_dtoa_r+0xa82>
 800d0f8:	d102      	bne.n	800d100 <_dtoa_r+0xb20>
 800d0fa:	9b00      	ldr	r3, [sp, #0]
 800d0fc:	07db      	lsls	r3, r3, #31
 800d0fe:	d4b0      	bmi.n	800d062 <_dtoa_r+0xa82>
 800d100:	4633      	mov	r3, r6
 800d102:	461e      	mov	r6, r3
 800d104:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d108:	2a30      	cmp	r2, #48	@ 0x30
 800d10a:	d0fa      	beq.n	800d102 <_dtoa_r+0xb22>
 800d10c:	e4b5      	b.n	800ca7a <_dtoa_r+0x49a>
 800d10e:	459a      	cmp	sl, r3
 800d110:	d1a8      	bne.n	800d064 <_dtoa_r+0xa84>
 800d112:	2331      	movs	r3, #49	@ 0x31
 800d114:	f108 0801 	add.w	r8, r8, #1
 800d118:	f88a 3000 	strb.w	r3, [sl]
 800d11c:	e4ad      	b.n	800ca7a <_dtoa_r+0x49a>
 800d11e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d120:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d17c <_dtoa_r+0xb9c>
 800d124:	b11b      	cbz	r3, 800d12e <_dtoa_r+0xb4e>
 800d126:	f10a 0308 	add.w	r3, sl, #8
 800d12a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d12c:	6013      	str	r3, [r2, #0]
 800d12e:	4650      	mov	r0, sl
 800d130:	b017      	add	sp, #92	@ 0x5c
 800d132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d136:	9b07      	ldr	r3, [sp, #28]
 800d138:	2b01      	cmp	r3, #1
 800d13a:	f77f ae2e 	ble.w	800cd9a <_dtoa_r+0x7ba>
 800d13e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d140:	9308      	str	r3, [sp, #32]
 800d142:	2001      	movs	r0, #1
 800d144:	e64d      	b.n	800cde2 <_dtoa_r+0x802>
 800d146:	f1bb 0f00 	cmp.w	fp, #0
 800d14a:	f77f aed9 	ble.w	800cf00 <_dtoa_r+0x920>
 800d14e:	4656      	mov	r6, sl
 800d150:	9802      	ldr	r0, [sp, #8]
 800d152:	4621      	mov	r1, r4
 800d154:	f7ff f9b9 	bl	800c4ca <quorem>
 800d158:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d15c:	f806 3b01 	strb.w	r3, [r6], #1
 800d160:	eba6 020a 	sub.w	r2, r6, sl
 800d164:	4593      	cmp	fp, r2
 800d166:	ddb4      	ble.n	800d0d2 <_dtoa_r+0xaf2>
 800d168:	9902      	ldr	r1, [sp, #8]
 800d16a:	2300      	movs	r3, #0
 800d16c:	220a      	movs	r2, #10
 800d16e:	4648      	mov	r0, r9
 800d170:	f000 f8b2 	bl	800d2d8 <__multadd>
 800d174:	9002      	str	r0, [sp, #8]
 800d176:	e7eb      	b.n	800d150 <_dtoa_r+0xb70>
 800d178:	0800e7e0 	.word	0x0800e7e0
 800d17c:	0800e764 	.word	0x0800e764

0800d180 <_free_r>:
 800d180:	b538      	push	{r3, r4, r5, lr}
 800d182:	4605      	mov	r5, r0
 800d184:	2900      	cmp	r1, #0
 800d186:	d041      	beq.n	800d20c <_free_r+0x8c>
 800d188:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d18c:	1f0c      	subs	r4, r1, #4
 800d18e:	2b00      	cmp	r3, #0
 800d190:	bfb8      	it	lt
 800d192:	18e4      	addlt	r4, r4, r3
 800d194:	f7fe fa8e 	bl	800b6b4 <__malloc_lock>
 800d198:	4a1d      	ldr	r2, [pc, #116]	@ (800d210 <_free_r+0x90>)
 800d19a:	6813      	ldr	r3, [r2, #0]
 800d19c:	b933      	cbnz	r3, 800d1ac <_free_r+0x2c>
 800d19e:	6063      	str	r3, [r4, #4]
 800d1a0:	6014      	str	r4, [r2, #0]
 800d1a2:	4628      	mov	r0, r5
 800d1a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1a8:	f7fe ba8a 	b.w	800b6c0 <__malloc_unlock>
 800d1ac:	42a3      	cmp	r3, r4
 800d1ae:	d908      	bls.n	800d1c2 <_free_r+0x42>
 800d1b0:	6820      	ldr	r0, [r4, #0]
 800d1b2:	1821      	adds	r1, r4, r0
 800d1b4:	428b      	cmp	r3, r1
 800d1b6:	bf01      	itttt	eq
 800d1b8:	6819      	ldreq	r1, [r3, #0]
 800d1ba:	685b      	ldreq	r3, [r3, #4]
 800d1bc:	1809      	addeq	r1, r1, r0
 800d1be:	6021      	streq	r1, [r4, #0]
 800d1c0:	e7ed      	b.n	800d19e <_free_r+0x1e>
 800d1c2:	461a      	mov	r2, r3
 800d1c4:	685b      	ldr	r3, [r3, #4]
 800d1c6:	b10b      	cbz	r3, 800d1cc <_free_r+0x4c>
 800d1c8:	42a3      	cmp	r3, r4
 800d1ca:	d9fa      	bls.n	800d1c2 <_free_r+0x42>
 800d1cc:	6811      	ldr	r1, [r2, #0]
 800d1ce:	1850      	adds	r0, r2, r1
 800d1d0:	42a0      	cmp	r0, r4
 800d1d2:	d10b      	bne.n	800d1ec <_free_r+0x6c>
 800d1d4:	6820      	ldr	r0, [r4, #0]
 800d1d6:	4401      	add	r1, r0
 800d1d8:	1850      	adds	r0, r2, r1
 800d1da:	4283      	cmp	r3, r0
 800d1dc:	6011      	str	r1, [r2, #0]
 800d1de:	d1e0      	bne.n	800d1a2 <_free_r+0x22>
 800d1e0:	6818      	ldr	r0, [r3, #0]
 800d1e2:	685b      	ldr	r3, [r3, #4]
 800d1e4:	6053      	str	r3, [r2, #4]
 800d1e6:	4408      	add	r0, r1
 800d1e8:	6010      	str	r0, [r2, #0]
 800d1ea:	e7da      	b.n	800d1a2 <_free_r+0x22>
 800d1ec:	d902      	bls.n	800d1f4 <_free_r+0x74>
 800d1ee:	230c      	movs	r3, #12
 800d1f0:	602b      	str	r3, [r5, #0]
 800d1f2:	e7d6      	b.n	800d1a2 <_free_r+0x22>
 800d1f4:	6820      	ldr	r0, [r4, #0]
 800d1f6:	1821      	adds	r1, r4, r0
 800d1f8:	428b      	cmp	r3, r1
 800d1fa:	bf04      	itt	eq
 800d1fc:	6819      	ldreq	r1, [r3, #0]
 800d1fe:	685b      	ldreq	r3, [r3, #4]
 800d200:	6063      	str	r3, [r4, #4]
 800d202:	bf04      	itt	eq
 800d204:	1809      	addeq	r1, r1, r0
 800d206:	6021      	streq	r1, [r4, #0]
 800d208:	6054      	str	r4, [r2, #4]
 800d20a:	e7ca      	b.n	800d1a2 <_free_r+0x22>
 800d20c:	bd38      	pop	{r3, r4, r5, pc}
 800d20e:	bf00      	nop
 800d210:	20044728 	.word	0x20044728

0800d214 <_Balloc>:
 800d214:	b570      	push	{r4, r5, r6, lr}
 800d216:	69c6      	ldr	r6, [r0, #28]
 800d218:	4604      	mov	r4, r0
 800d21a:	460d      	mov	r5, r1
 800d21c:	b976      	cbnz	r6, 800d23c <_Balloc+0x28>
 800d21e:	2010      	movs	r0, #16
 800d220:	f7fe f996 	bl	800b550 <malloc>
 800d224:	4602      	mov	r2, r0
 800d226:	61e0      	str	r0, [r4, #28]
 800d228:	b920      	cbnz	r0, 800d234 <_Balloc+0x20>
 800d22a:	4b18      	ldr	r3, [pc, #96]	@ (800d28c <_Balloc+0x78>)
 800d22c:	4818      	ldr	r0, [pc, #96]	@ (800d290 <_Balloc+0x7c>)
 800d22e:	216b      	movs	r1, #107	@ 0x6b
 800d230:	f000 fdea 	bl	800de08 <__assert_func>
 800d234:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d238:	6006      	str	r6, [r0, #0]
 800d23a:	60c6      	str	r6, [r0, #12]
 800d23c:	69e6      	ldr	r6, [r4, #28]
 800d23e:	68f3      	ldr	r3, [r6, #12]
 800d240:	b183      	cbz	r3, 800d264 <_Balloc+0x50>
 800d242:	69e3      	ldr	r3, [r4, #28]
 800d244:	68db      	ldr	r3, [r3, #12]
 800d246:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d24a:	b9b8      	cbnz	r0, 800d27c <_Balloc+0x68>
 800d24c:	2101      	movs	r1, #1
 800d24e:	fa01 f605 	lsl.w	r6, r1, r5
 800d252:	1d72      	adds	r2, r6, #5
 800d254:	0092      	lsls	r2, r2, #2
 800d256:	4620      	mov	r0, r4
 800d258:	f000 fdf4 	bl	800de44 <_calloc_r>
 800d25c:	b160      	cbz	r0, 800d278 <_Balloc+0x64>
 800d25e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d262:	e00e      	b.n	800d282 <_Balloc+0x6e>
 800d264:	2221      	movs	r2, #33	@ 0x21
 800d266:	2104      	movs	r1, #4
 800d268:	4620      	mov	r0, r4
 800d26a:	f000 fdeb 	bl	800de44 <_calloc_r>
 800d26e:	69e3      	ldr	r3, [r4, #28]
 800d270:	60f0      	str	r0, [r6, #12]
 800d272:	68db      	ldr	r3, [r3, #12]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d1e4      	bne.n	800d242 <_Balloc+0x2e>
 800d278:	2000      	movs	r0, #0
 800d27a:	bd70      	pop	{r4, r5, r6, pc}
 800d27c:	6802      	ldr	r2, [r0, #0]
 800d27e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d282:	2300      	movs	r3, #0
 800d284:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d288:	e7f7      	b.n	800d27a <_Balloc+0x66>
 800d28a:	bf00      	nop
 800d28c:	0800e771 	.word	0x0800e771
 800d290:	0800e7f1 	.word	0x0800e7f1

0800d294 <_Bfree>:
 800d294:	b570      	push	{r4, r5, r6, lr}
 800d296:	69c6      	ldr	r6, [r0, #28]
 800d298:	4605      	mov	r5, r0
 800d29a:	460c      	mov	r4, r1
 800d29c:	b976      	cbnz	r6, 800d2bc <_Bfree+0x28>
 800d29e:	2010      	movs	r0, #16
 800d2a0:	f7fe f956 	bl	800b550 <malloc>
 800d2a4:	4602      	mov	r2, r0
 800d2a6:	61e8      	str	r0, [r5, #28]
 800d2a8:	b920      	cbnz	r0, 800d2b4 <_Bfree+0x20>
 800d2aa:	4b09      	ldr	r3, [pc, #36]	@ (800d2d0 <_Bfree+0x3c>)
 800d2ac:	4809      	ldr	r0, [pc, #36]	@ (800d2d4 <_Bfree+0x40>)
 800d2ae:	218f      	movs	r1, #143	@ 0x8f
 800d2b0:	f000 fdaa 	bl	800de08 <__assert_func>
 800d2b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2b8:	6006      	str	r6, [r0, #0]
 800d2ba:	60c6      	str	r6, [r0, #12]
 800d2bc:	b13c      	cbz	r4, 800d2ce <_Bfree+0x3a>
 800d2be:	69eb      	ldr	r3, [r5, #28]
 800d2c0:	6862      	ldr	r2, [r4, #4]
 800d2c2:	68db      	ldr	r3, [r3, #12]
 800d2c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d2c8:	6021      	str	r1, [r4, #0]
 800d2ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d2ce:	bd70      	pop	{r4, r5, r6, pc}
 800d2d0:	0800e771 	.word	0x0800e771
 800d2d4:	0800e7f1 	.word	0x0800e7f1

0800d2d8 <__multadd>:
 800d2d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2dc:	690d      	ldr	r5, [r1, #16]
 800d2de:	4607      	mov	r7, r0
 800d2e0:	460c      	mov	r4, r1
 800d2e2:	461e      	mov	r6, r3
 800d2e4:	f101 0c14 	add.w	ip, r1, #20
 800d2e8:	2000      	movs	r0, #0
 800d2ea:	f8dc 3000 	ldr.w	r3, [ip]
 800d2ee:	b299      	uxth	r1, r3
 800d2f0:	fb02 6101 	mla	r1, r2, r1, r6
 800d2f4:	0c1e      	lsrs	r6, r3, #16
 800d2f6:	0c0b      	lsrs	r3, r1, #16
 800d2f8:	fb02 3306 	mla	r3, r2, r6, r3
 800d2fc:	b289      	uxth	r1, r1
 800d2fe:	3001      	adds	r0, #1
 800d300:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d304:	4285      	cmp	r5, r0
 800d306:	f84c 1b04 	str.w	r1, [ip], #4
 800d30a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d30e:	dcec      	bgt.n	800d2ea <__multadd+0x12>
 800d310:	b30e      	cbz	r6, 800d356 <__multadd+0x7e>
 800d312:	68a3      	ldr	r3, [r4, #8]
 800d314:	42ab      	cmp	r3, r5
 800d316:	dc19      	bgt.n	800d34c <__multadd+0x74>
 800d318:	6861      	ldr	r1, [r4, #4]
 800d31a:	4638      	mov	r0, r7
 800d31c:	3101      	adds	r1, #1
 800d31e:	f7ff ff79 	bl	800d214 <_Balloc>
 800d322:	4680      	mov	r8, r0
 800d324:	b928      	cbnz	r0, 800d332 <__multadd+0x5a>
 800d326:	4602      	mov	r2, r0
 800d328:	4b0c      	ldr	r3, [pc, #48]	@ (800d35c <__multadd+0x84>)
 800d32a:	480d      	ldr	r0, [pc, #52]	@ (800d360 <__multadd+0x88>)
 800d32c:	21ba      	movs	r1, #186	@ 0xba
 800d32e:	f000 fd6b 	bl	800de08 <__assert_func>
 800d332:	6922      	ldr	r2, [r4, #16]
 800d334:	3202      	adds	r2, #2
 800d336:	f104 010c 	add.w	r1, r4, #12
 800d33a:	0092      	lsls	r2, r2, #2
 800d33c:	300c      	adds	r0, #12
 800d33e:	f000 fd55 	bl	800ddec <memcpy>
 800d342:	4621      	mov	r1, r4
 800d344:	4638      	mov	r0, r7
 800d346:	f7ff ffa5 	bl	800d294 <_Bfree>
 800d34a:	4644      	mov	r4, r8
 800d34c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d350:	3501      	adds	r5, #1
 800d352:	615e      	str	r6, [r3, #20]
 800d354:	6125      	str	r5, [r4, #16]
 800d356:	4620      	mov	r0, r4
 800d358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d35c:	0800e7e0 	.word	0x0800e7e0
 800d360:	0800e7f1 	.word	0x0800e7f1

0800d364 <__hi0bits>:
 800d364:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d368:	4603      	mov	r3, r0
 800d36a:	bf36      	itet	cc
 800d36c:	0403      	lslcc	r3, r0, #16
 800d36e:	2000      	movcs	r0, #0
 800d370:	2010      	movcc	r0, #16
 800d372:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d376:	bf3c      	itt	cc
 800d378:	021b      	lslcc	r3, r3, #8
 800d37a:	3008      	addcc	r0, #8
 800d37c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d380:	bf3c      	itt	cc
 800d382:	011b      	lslcc	r3, r3, #4
 800d384:	3004      	addcc	r0, #4
 800d386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d38a:	bf3c      	itt	cc
 800d38c:	009b      	lslcc	r3, r3, #2
 800d38e:	3002      	addcc	r0, #2
 800d390:	2b00      	cmp	r3, #0
 800d392:	db05      	blt.n	800d3a0 <__hi0bits+0x3c>
 800d394:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d398:	f100 0001 	add.w	r0, r0, #1
 800d39c:	bf08      	it	eq
 800d39e:	2020      	moveq	r0, #32
 800d3a0:	4770      	bx	lr

0800d3a2 <__lo0bits>:
 800d3a2:	6803      	ldr	r3, [r0, #0]
 800d3a4:	4602      	mov	r2, r0
 800d3a6:	f013 0007 	ands.w	r0, r3, #7
 800d3aa:	d00b      	beq.n	800d3c4 <__lo0bits+0x22>
 800d3ac:	07d9      	lsls	r1, r3, #31
 800d3ae:	d421      	bmi.n	800d3f4 <__lo0bits+0x52>
 800d3b0:	0798      	lsls	r0, r3, #30
 800d3b2:	bf49      	itett	mi
 800d3b4:	085b      	lsrmi	r3, r3, #1
 800d3b6:	089b      	lsrpl	r3, r3, #2
 800d3b8:	2001      	movmi	r0, #1
 800d3ba:	6013      	strmi	r3, [r2, #0]
 800d3bc:	bf5c      	itt	pl
 800d3be:	6013      	strpl	r3, [r2, #0]
 800d3c0:	2002      	movpl	r0, #2
 800d3c2:	4770      	bx	lr
 800d3c4:	b299      	uxth	r1, r3
 800d3c6:	b909      	cbnz	r1, 800d3cc <__lo0bits+0x2a>
 800d3c8:	0c1b      	lsrs	r3, r3, #16
 800d3ca:	2010      	movs	r0, #16
 800d3cc:	b2d9      	uxtb	r1, r3
 800d3ce:	b909      	cbnz	r1, 800d3d4 <__lo0bits+0x32>
 800d3d0:	3008      	adds	r0, #8
 800d3d2:	0a1b      	lsrs	r3, r3, #8
 800d3d4:	0719      	lsls	r1, r3, #28
 800d3d6:	bf04      	itt	eq
 800d3d8:	091b      	lsreq	r3, r3, #4
 800d3da:	3004      	addeq	r0, #4
 800d3dc:	0799      	lsls	r1, r3, #30
 800d3de:	bf04      	itt	eq
 800d3e0:	089b      	lsreq	r3, r3, #2
 800d3e2:	3002      	addeq	r0, #2
 800d3e4:	07d9      	lsls	r1, r3, #31
 800d3e6:	d403      	bmi.n	800d3f0 <__lo0bits+0x4e>
 800d3e8:	085b      	lsrs	r3, r3, #1
 800d3ea:	f100 0001 	add.w	r0, r0, #1
 800d3ee:	d003      	beq.n	800d3f8 <__lo0bits+0x56>
 800d3f0:	6013      	str	r3, [r2, #0]
 800d3f2:	4770      	bx	lr
 800d3f4:	2000      	movs	r0, #0
 800d3f6:	4770      	bx	lr
 800d3f8:	2020      	movs	r0, #32
 800d3fa:	4770      	bx	lr

0800d3fc <__i2b>:
 800d3fc:	b510      	push	{r4, lr}
 800d3fe:	460c      	mov	r4, r1
 800d400:	2101      	movs	r1, #1
 800d402:	f7ff ff07 	bl	800d214 <_Balloc>
 800d406:	4602      	mov	r2, r0
 800d408:	b928      	cbnz	r0, 800d416 <__i2b+0x1a>
 800d40a:	4b05      	ldr	r3, [pc, #20]	@ (800d420 <__i2b+0x24>)
 800d40c:	4805      	ldr	r0, [pc, #20]	@ (800d424 <__i2b+0x28>)
 800d40e:	f240 1145 	movw	r1, #325	@ 0x145
 800d412:	f000 fcf9 	bl	800de08 <__assert_func>
 800d416:	2301      	movs	r3, #1
 800d418:	6144      	str	r4, [r0, #20]
 800d41a:	6103      	str	r3, [r0, #16]
 800d41c:	bd10      	pop	{r4, pc}
 800d41e:	bf00      	nop
 800d420:	0800e7e0 	.word	0x0800e7e0
 800d424:	0800e7f1 	.word	0x0800e7f1

0800d428 <__multiply>:
 800d428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d42c:	4617      	mov	r7, r2
 800d42e:	690a      	ldr	r2, [r1, #16]
 800d430:	693b      	ldr	r3, [r7, #16]
 800d432:	429a      	cmp	r2, r3
 800d434:	bfa8      	it	ge
 800d436:	463b      	movge	r3, r7
 800d438:	4689      	mov	r9, r1
 800d43a:	bfa4      	itt	ge
 800d43c:	460f      	movge	r7, r1
 800d43e:	4699      	movge	r9, r3
 800d440:	693d      	ldr	r5, [r7, #16]
 800d442:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d446:	68bb      	ldr	r3, [r7, #8]
 800d448:	6879      	ldr	r1, [r7, #4]
 800d44a:	eb05 060a 	add.w	r6, r5, sl
 800d44e:	42b3      	cmp	r3, r6
 800d450:	b085      	sub	sp, #20
 800d452:	bfb8      	it	lt
 800d454:	3101      	addlt	r1, #1
 800d456:	f7ff fedd 	bl	800d214 <_Balloc>
 800d45a:	b930      	cbnz	r0, 800d46a <__multiply+0x42>
 800d45c:	4602      	mov	r2, r0
 800d45e:	4b41      	ldr	r3, [pc, #260]	@ (800d564 <__multiply+0x13c>)
 800d460:	4841      	ldr	r0, [pc, #260]	@ (800d568 <__multiply+0x140>)
 800d462:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d466:	f000 fccf 	bl	800de08 <__assert_func>
 800d46a:	f100 0414 	add.w	r4, r0, #20
 800d46e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d472:	4623      	mov	r3, r4
 800d474:	2200      	movs	r2, #0
 800d476:	4573      	cmp	r3, lr
 800d478:	d320      	bcc.n	800d4bc <__multiply+0x94>
 800d47a:	f107 0814 	add.w	r8, r7, #20
 800d47e:	f109 0114 	add.w	r1, r9, #20
 800d482:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d486:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d48a:	9302      	str	r3, [sp, #8]
 800d48c:	1beb      	subs	r3, r5, r7
 800d48e:	3b15      	subs	r3, #21
 800d490:	f023 0303 	bic.w	r3, r3, #3
 800d494:	3304      	adds	r3, #4
 800d496:	3715      	adds	r7, #21
 800d498:	42bd      	cmp	r5, r7
 800d49a:	bf38      	it	cc
 800d49c:	2304      	movcc	r3, #4
 800d49e:	9301      	str	r3, [sp, #4]
 800d4a0:	9b02      	ldr	r3, [sp, #8]
 800d4a2:	9103      	str	r1, [sp, #12]
 800d4a4:	428b      	cmp	r3, r1
 800d4a6:	d80c      	bhi.n	800d4c2 <__multiply+0x9a>
 800d4a8:	2e00      	cmp	r6, #0
 800d4aa:	dd03      	ble.n	800d4b4 <__multiply+0x8c>
 800d4ac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d055      	beq.n	800d560 <__multiply+0x138>
 800d4b4:	6106      	str	r6, [r0, #16]
 800d4b6:	b005      	add	sp, #20
 800d4b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4bc:	f843 2b04 	str.w	r2, [r3], #4
 800d4c0:	e7d9      	b.n	800d476 <__multiply+0x4e>
 800d4c2:	f8b1 a000 	ldrh.w	sl, [r1]
 800d4c6:	f1ba 0f00 	cmp.w	sl, #0
 800d4ca:	d01f      	beq.n	800d50c <__multiply+0xe4>
 800d4cc:	46c4      	mov	ip, r8
 800d4ce:	46a1      	mov	r9, r4
 800d4d0:	2700      	movs	r7, #0
 800d4d2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d4d6:	f8d9 3000 	ldr.w	r3, [r9]
 800d4da:	fa1f fb82 	uxth.w	fp, r2
 800d4de:	b29b      	uxth	r3, r3
 800d4e0:	fb0a 330b 	mla	r3, sl, fp, r3
 800d4e4:	443b      	add	r3, r7
 800d4e6:	f8d9 7000 	ldr.w	r7, [r9]
 800d4ea:	0c12      	lsrs	r2, r2, #16
 800d4ec:	0c3f      	lsrs	r7, r7, #16
 800d4ee:	fb0a 7202 	mla	r2, sl, r2, r7
 800d4f2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d4f6:	b29b      	uxth	r3, r3
 800d4f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4fc:	4565      	cmp	r5, ip
 800d4fe:	f849 3b04 	str.w	r3, [r9], #4
 800d502:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d506:	d8e4      	bhi.n	800d4d2 <__multiply+0xaa>
 800d508:	9b01      	ldr	r3, [sp, #4]
 800d50a:	50e7      	str	r7, [r4, r3]
 800d50c:	9b03      	ldr	r3, [sp, #12]
 800d50e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d512:	3104      	adds	r1, #4
 800d514:	f1b9 0f00 	cmp.w	r9, #0
 800d518:	d020      	beq.n	800d55c <__multiply+0x134>
 800d51a:	6823      	ldr	r3, [r4, #0]
 800d51c:	4647      	mov	r7, r8
 800d51e:	46a4      	mov	ip, r4
 800d520:	f04f 0a00 	mov.w	sl, #0
 800d524:	f8b7 b000 	ldrh.w	fp, [r7]
 800d528:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d52c:	fb09 220b 	mla	r2, r9, fp, r2
 800d530:	4452      	add	r2, sl
 800d532:	b29b      	uxth	r3, r3
 800d534:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d538:	f84c 3b04 	str.w	r3, [ip], #4
 800d53c:	f857 3b04 	ldr.w	r3, [r7], #4
 800d540:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d544:	f8bc 3000 	ldrh.w	r3, [ip]
 800d548:	fb09 330a 	mla	r3, r9, sl, r3
 800d54c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d550:	42bd      	cmp	r5, r7
 800d552:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d556:	d8e5      	bhi.n	800d524 <__multiply+0xfc>
 800d558:	9a01      	ldr	r2, [sp, #4]
 800d55a:	50a3      	str	r3, [r4, r2]
 800d55c:	3404      	adds	r4, #4
 800d55e:	e79f      	b.n	800d4a0 <__multiply+0x78>
 800d560:	3e01      	subs	r6, #1
 800d562:	e7a1      	b.n	800d4a8 <__multiply+0x80>
 800d564:	0800e7e0 	.word	0x0800e7e0
 800d568:	0800e7f1 	.word	0x0800e7f1

0800d56c <__pow5mult>:
 800d56c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d570:	4615      	mov	r5, r2
 800d572:	f012 0203 	ands.w	r2, r2, #3
 800d576:	4607      	mov	r7, r0
 800d578:	460e      	mov	r6, r1
 800d57a:	d007      	beq.n	800d58c <__pow5mult+0x20>
 800d57c:	4c25      	ldr	r4, [pc, #148]	@ (800d614 <__pow5mult+0xa8>)
 800d57e:	3a01      	subs	r2, #1
 800d580:	2300      	movs	r3, #0
 800d582:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d586:	f7ff fea7 	bl	800d2d8 <__multadd>
 800d58a:	4606      	mov	r6, r0
 800d58c:	10ad      	asrs	r5, r5, #2
 800d58e:	d03d      	beq.n	800d60c <__pow5mult+0xa0>
 800d590:	69fc      	ldr	r4, [r7, #28]
 800d592:	b97c      	cbnz	r4, 800d5b4 <__pow5mult+0x48>
 800d594:	2010      	movs	r0, #16
 800d596:	f7fd ffdb 	bl	800b550 <malloc>
 800d59a:	4602      	mov	r2, r0
 800d59c:	61f8      	str	r0, [r7, #28]
 800d59e:	b928      	cbnz	r0, 800d5ac <__pow5mult+0x40>
 800d5a0:	4b1d      	ldr	r3, [pc, #116]	@ (800d618 <__pow5mult+0xac>)
 800d5a2:	481e      	ldr	r0, [pc, #120]	@ (800d61c <__pow5mult+0xb0>)
 800d5a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d5a8:	f000 fc2e 	bl	800de08 <__assert_func>
 800d5ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d5b0:	6004      	str	r4, [r0, #0]
 800d5b2:	60c4      	str	r4, [r0, #12]
 800d5b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d5b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d5bc:	b94c      	cbnz	r4, 800d5d2 <__pow5mult+0x66>
 800d5be:	f240 2171 	movw	r1, #625	@ 0x271
 800d5c2:	4638      	mov	r0, r7
 800d5c4:	f7ff ff1a 	bl	800d3fc <__i2b>
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800d5ce:	4604      	mov	r4, r0
 800d5d0:	6003      	str	r3, [r0, #0]
 800d5d2:	f04f 0900 	mov.w	r9, #0
 800d5d6:	07eb      	lsls	r3, r5, #31
 800d5d8:	d50a      	bpl.n	800d5f0 <__pow5mult+0x84>
 800d5da:	4631      	mov	r1, r6
 800d5dc:	4622      	mov	r2, r4
 800d5de:	4638      	mov	r0, r7
 800d5e0:	f7ff ff22 	bl	800d428 <__multiply>
 800d5e4:	4631      	mov	r1, r6
 800d5e6:	4680      	mov	r8, r0
 800d5e8:	4638      	mov	r0, r7
 800d5ea:	f7ff fe53 	bl	800d294 <_Bfree>
 800d5ee:	4646      	mov	r6, r8
 800d5f0:	106d      	asrs	r5, r5, #1
 800d5f2:	d00b      	beq.n	800d60c <__pow5mult+0xa0>
 800d5f4:	6820      	ldr	r0, [r4, #0]
 800d5f6:	b938      	cbnz	r0, 800d608 <__pow5mult+0x9c>
 800d5f8:	4622      	mov	r2, r4
 800d5fa:	4621      	mov	r1, r4
 800d5fc:	4638      	mov	r0, r7
 800d5fe:	f7ff ff13 	bl	800d428 <__multiply>
 800d602:	6020      	str	r0, [r4, #0]
 800d604:	f8c0 9000 	str.w	r9, [r0]
 800d608:	4604      	mov	r4, r0
 800d60a:	e7e4      	b.n	800d5d6 <__pow5mult+0x6a>
 800d60c:	4630      	mov	r0, r6
 800d60e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d612:	bf00      	nop
 800d614:	0800e8a4 	.word	0x0800e8a4
 800d618:	0800e771 	.word	0x0800e771
 800d61c:	0800e7f1 	.word	0x0800e7f1

0800d620 <__lshift>:
 800d620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d624:	460c      	mov	r4, r1
 800d626:	6849      	ldr	r1, [r1, #4]
 800d628:	6923      	ldr	r3, [r4, #16]
 800d62a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d62e:	68a3      	ldr	r3, [r4, #8]
 800d630:	4607      	mov	r7, r0
 800d632:	4691      	mov	r9, r2
 800d634:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d638:	f108 0601 	add.w	r6, r8, #1
 800d63c:	42b3      	cmp	r3, r6
 800d63e:	db0b      	blt.n	800d658 <__lshift+0x38>
 800d640:	4638      	mov	r0, r7
 800d642:	f7ff fde7 	bl	800d214 <_Balloc>
 800d646:	4605      	mov	r5, r0
 800d648:	b948      	cbnz	r0, 800d65e <__lshift+0x3e>
 800d64a:	4602      	mov	r2, r0
 800d64c:	4b28      	ldr	r3, [pc, #160]	@ (800d6f0 <__lshift+0xd0>)
 800d64e:	4829      	ldr	r0, [pc, #164]	@ (800d6f4 <__lshift+0xd4>)
 800d650:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d654:	f000 fbd8 	bl	800de08 <__assert_func>
 800d658:	3101      	adds	r1, #1
 800d65a:	005b      	lsls	r3, r3, #1
 800d65c:	e7ee      	b.n	800d63c <__lshift+0x1c>
 800d65e:	2300      	movs	r3, #0
 800d660:	f100 0114 	add.w	r1, r0, #20
 800d664:	f100 0210 	add.w	r2, r0, #16
 800d668:	4618      	mov	r0, r3
 800d66a:	4553      	cmp	r3, sl
 800d66c:	db33      	blt.n	800d6d6 <__lshift+0xb6>
 800d66e:	6920      	ldr	r0, [r4, #16]
 800d670:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d674:	f104 0314 	add.w	r3, r4, #20
 800d678:	f019 091f 	ands.w	r9, r9, #31
 800d67c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d680:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d684:	d02b      	beq.n	800d6de <__lshift+0xbe>
 800d686:	f1c9 0e20 	rsb	lr, r9, #32
 800d68a:	468a      	mov	sl, r1
 800d68c:	2200      	movs	r2, #0
 800d68e:	6818      	ldr	r0, [r3, #0]
 800d690:	fa00 f009 	lsl.w	r0, r0, r9
 800d694:	4310      	orrs	r0, r2
 800d696:	f84a 0b04 	str.w	r0, [sl], #4
 800d69a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d69e:	459c      	cmp	ip, r3
 800d6a0:	fa22 f20e 	lsr.w	r2, r2, lr
 800d6a4:	d8f3      	bhi.n	800d68e <__lshift+0x6e>
 800d6a6:	ebac 0304 	sub.w	r3, ip, r4
 800d6aa:	3b15      	subs	r3, #21
 800d6ac:	f023 0303 	bic.w	r3, r3, #3
 800d6b0:	3304      	adds	r3, #4
 800d6b2:	f104 0015 	add.w	r0, r4, #21
 800d6b6:	4560      	cmp	r0, ip
 800d6b8:	bf88      	it	hi
 800d6ba:	2304      	movhi	r3, #4
 800d6bc:	50ca      	str	r2, [r1, r3]
 800d6be:	b10a      	cbz	r2, 800d6c4 <__lshift+0xa4>
 800d6c0:	f108 0602 	add.w	r6, r8, #2
 800d6c4:	3e01      	subs	r6, #1
 800d6c6:	4638      	mov	r0, r7
 800d6c8:	612e      	str	r6, [r5, #16]
 800d6ca:	4621      	mov	r1, r4
 800d6cc:	f7ff fde2 	bl	800d294 <_Bfree>
 800d6d0:	4628      	mov	r0, r5
 800d6d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800d6da:	3301      	adds	r3, #1
 800d6dc:	e7c5      	b.n	800d66a <__lshift+0x4a>
 800d6de:	3904      	subs	r1, #4
 800d6e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800d6e8:	459c      	cmp	ip, r3
 800d6ea:	d8f9      	bhi.n	800d6e0 <__lshift+0xc0>
 800d6ec:	e7ea      	b.n	800d6c4 <__lshift+0xa4>
 800d6ee:	bf00      	nop
 800d6f0:	0800e7e0 	.word	0x0800e7e0
 800d6f4:	0800e7f1 	.word	0x0800e7f1

0800d6f8 <__mcmp>:
 800d6f8:	690a      	ldr	r2, [r1, #16]
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	6900      	ldr	r0, [r0, #16]
 800d6fe:	1a80      	subs	r0, r0, r2
 800d700:	b530      	push	{r4, r5, lr}
 800d702:	d10e      	bne.n	800d722 <__mcmp+0x2a>
 800d704:	3314      	adds	r3, #20
 800d706:	3114      	adds	r1, #20
 800d708:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d70c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d710:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d714:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d718:	4295      	cmp	r5, r2
 800d71a:	d003      	beq.n	800d724 <__mcmp+0x2c>
 800d71c:	d205      	bcs.n	800d72a <__mcmp+0x32>
 800d71e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d722:	bd30      	pop	{r4, r5, pc}
 800d724:	42a3      	cmp	r3, r4
 800d726:	d3f3      	bcc.n	800d710 <__mcmp+0x18>
 800d728:	e7fb      	b.n	800d722 <__mcmp+0x2a>
 800d72a:	2001      	movs	r0, #1
 800d72c:	e7f9      	b.n	800d722 <__mcmp+0x2a>
	...

0800d730 <__mdiff>:
 800d730:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d734:	4689      	mov	r9, r1
 800d736:	4606      	mov	r6, r0
 800d738:	4611      	mov	r1, r2
 800d73a:	4648      	mov	r0, r9
 800d73c:	4614      	mov	r4, r2
 800d73e:	f7ff ffdb 	bl	800d6f8 <__mcmp>
 800d742:	1e05      	subs	r5, r0, #0
 800d744:	d112      	bne.n	800d76c <__mdiff+0x3c>
 800d746:	4629      	mov	r1, r5
 800d748:	4630      	mov	r0, r6
 800d74a:	f7ff fd63 	bl	800d214 <_Balloc>
 800d74e:	4602      	mov	r2, r0
 800d750:	b928      	cbnz	r0, 800d75e <__mdiff+0x2e>
 800d752:	4b3f      	ldr	r3, [pc, #252]	@ (800d850 <__mdiff+0x120>)
 800d754:	f240 2137 	movw	r1, #567	@ 0x237
 800d758:	483e      	ldr	r0, [pc, #248]	@ (800d854 <__mdiff+0x124>)
 800d75a:	f000 fb55 	bl	800de08 <__assert_func>
 800d75e:	2301      	movs	r3, #1
 800d760:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d764:	4610      	mov	r0, r2
 800d766:	b003      	add	sp, #12
 800d768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d76c:	bfbc      	itt	lt
 800d76e:	464b      	movlt	r3, r9
 800d770:	46a1      	movlt	r9, r4
 800d772:	4630      	mov	r0, r6
 800d774:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d778:	bfba      	itte	lt
 800d77a:	461c      	movlt	r4, r3
 800d77c:	2501      	movlt	r5, #1
 800d77e:	2500      	movge	r5, #0
 800d780:	f7ff fd48 	bl	800d214 <_Balloc>
 800d784:	4602      	mov	r2, r0
 800d786:	b918      	cbnz	r0, 800d790 <__mdiff+0x60>
 800d788:	4b31      	ldr	r3, [pc, #196]	@ (800d850 <__mdiff+0x120>)
 800d78a:	f240 2145 	movw	r1, #581	@ 0x245
 800d78e:	e7e3      	b.n	800d758 <__mdiff+0x28>
 800d790:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d794:	6926      	ldr	r6, [r4, #16]
 800d796:	60c5      	str	r5, [r0, #12]
 800d798:	f109 0310 	add.w	r3, r9, #16
 800d79c:	f109 0514 	add.w	r5, r9, #20
 800d7a0:	f104 0e14 	add.w	lr, r4, #20
 800d7a4:	f100 0b14 	add.w	fp, r0, #20
 800d7a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d7ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d7b0:	9301      	str	r3, [sp, #4]
 800d7b2:	46d9      	mov	r9, fp
 800d7b4:	f04f 0c00 	mov.w	ip, #0
 800d7b8:	9b01      	ldr	r3, [sp, #4]
 800d7ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d7be:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d7c2:	9301      	str	r3, [sp, #4]
 800d7c4:	fa1f f38a 	uxth.w	r3, sl
 800d7c8:	4619      	mov	r1, r3
 800d7ca:	b283      	uxth	r3, r0
 800d7cc:	1acb      	subs	r3, r1, r3
 800d7ce:	0c00      	lsrs	r0, r0, #16
 800d7d0:	4463      	add	r3, ip
 800d7d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d7d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d7da:	b29b      	uxth	r3, r3
 800d7dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d7e0:	4576      	cmp	r6, lr
 800d7e2:	f849 3b04 	str.w	r3, [r9], #4
 800d7e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d7ea:	d8e5      	bhi.n	800d7b8 <__mdiff+0x88>
 800d7ec:	1b33      	subs	r3, r6, r4
 800d7ee:	3b15      	subs	r3, #21
 800d7f0:	f023 0303 	bic.w	r3, r3, #3
 800d7f4:	3415      	adds	r4, #21
 800d7f6:	3304      	adds	r3, #4
 800d7f8:	42a6      	cmp	r6, r4
 800d7fa:	bf38      	it	cc
 800d7fc:	2304      	movcc	r3, #4
 800d7fe:	441d      	add	r5, r3
 800d800:	445b      	add	r3, fp
 800d802:	461e      	mov	r6, r3
 800d804:	462c      	mov	r4, r5
 800d806:	4544      	cmp	r4, r8
 800d808:	d30e      	bcc.n	800d828 <__mdiff+0xf8>
 800d80a:	f108 0103 	add.w	r1, r8, #3
 800d80e:	1b49      	subs	r1, r1, r5
 800d810:	f021 0103 	bic.w	r1, r1, #3
 800d814:	3d03      	subs	r5, #3
 800d816:	45a8      	cmp	r8, r5
 800d818:	bf38      	it	cc
 800d81a:	2100      	movcc	r1, #0
 800d81c:	440b      	add	r3, r1
 800d81e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d822:	b191      	cbz	r1, 800d84a <__mdiff+0x11a>
 800d824:	6117      	str	r7, [r2, #16]
 800d826:	e79d      	b.n	800d764 <__mdiff+0x34>
 800d828:	f854 1b04 	ldr.w	r1, [r4], #4
 800d82c:	46e6      	mov	lr, ip
 800d82e:	0c08      	lsrs	r0, r1, #16
 800d830:	fa1c fc81 	uxtah	ip, ip, r1
 800d834:	4471      	add	r1, lr
 800d836:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d83a:	b289      	uxth	r1, r1
 800d83c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d840:	f846 1b04 	str.w	r1, [r6], #4
 800d844:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d848:	e7dd      	b.n	800d806 <__mdiff+0xd6>
 800d84a:	3f01      	subs	r7, #1
 800d84c:	e7e7      	b.n	800d81e <__mdiff+0xee>
 800d84e:	bf00      	nop
 800d850:	0800e7e0 	.word	0x0800e7e0
 800d854:	0800e7f1 	.word	0x0800e7f1

0800d858 <__d2b>:
 800d858:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d85c:	460f      	mov	r7, r1
 800d85e:	2101      	movs	r1, #1
 800d860:	ec59 8b10 	vmov	r8, r9, d0
 800d864:	4616      	mov	r6, r2
 800d866:	f7ff fcd5 	bl	800d214 <_Balloc>
 800d86a:	4604      	mov	r4, r0
 800d86c:	b930      	cbnz	r0, 800d87c <__d2b+0x24>
 800d86e:	4602      	mov	r2, r0
 800d870:	4b23      	ldr	r3, [pc, #140]	@ (800d900 <__d2b+0xa8>)
 800d872:	4824      	ldr	r0, [pc, #144]	@ (800d904 <__d2b+0xac>)
 800d874:	f240 310f 	movw	r1, #783	@ 0x30f
 800d878:	f000 fac6 	bl	800de08 <__assert_func>
 800d87c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d880:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d884:	b10d      	cbz	r5, 800d88a <__d2b+0x32>
 800d886:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d88a:	9301      	str	r3, [sp, #4]
 800d88c:	f1b8 0300 	subs.w	r3, r8, #0
 800d890:	d023      	beq.n	800d8da <__d2b+0x82>
 800d892:	4668      	mov	r0, sp
 800d894:	9300      	str	r3, [sp, #0]
 800d896:	f7ff fd84 	bl	800d3a2 <__lo0bits>
 800d89a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d89e:	b1d0      	cbz	r0, 800d8d6 <__d2b+0x7e>
 800d8a0:	f1c0 0320 	rsb	r3, r0, #32
 800d8a4:	fa02 f303 	lsl.w	r3, r2, r3
 800d8a8:	430b      	orrs	r3, r1
 800d8aa:	40c2      	lsrs	r2, r0
 800d8ac:	6163      	str	r3, [r4, #20]
 800d8ae:	9201      	str	r2, [sp, #4]
 800d8b0:	9b01      	ldr	r3, [sp, #4]
 800d8b2:	61a3      	str	r3, [r4, #24]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	bf0c      	ite	eq
 800d8b8:	2201      	moveq	r2, #1
 800d8ba:	2202      	movne	r2, #2
 800d8bc:	6122      	str	r2, [r4, #16]
 800d8be:	b1a5      	cbz	r5, 800d8ea <__d2b+0x92>
 800d8c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d8c4:	4405      	add	r5, r0
 800d8c6:	603d      	str	r5, [r7, #0]
 800d8c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d8cc:	6030      	str	r0, [r6, #0]
 800d8ce:	4620      	mov	r0, r4
 800d8d0:	b003      	add	sp, #12
 800d8d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d8d6:	6161      	str	r1, [r4, #20]
 800d8d8:	e7ea      	b.n	800d8b0 <__d2b+0x58>
 800d8da:	a801      	add	r0, sp, #4
 800d8dc:	f7ff fd61 	bl	800d3a2 <__lo0bits>
 800d8e0:	9b01      	ldr	r3, [sp, #4]
 800d8e2:	6163      	str	r3, [r4, #20]
 800d8e4:	3020      	adds	r0, #32
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	e7e8      	b.n	800d8bc <__d2b+0x64>
 800d8ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d8ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d8f2:	6038      	str	r0, [r7, #0]
 800d8f4:	6918      	ldr	r0, [r3, #16]
 800d8f6:	f7ff fd35 	bl	800d364 <__hi0bits>
 800d8fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d8fe:	e7e5      	b.n	800d8cc <__d2b+0x74>
 800d900:	0800e7e0 	.word	0x0800e7e0
 800d904:	0800e7f1 	.word	0x0800e7f1

0800d908 <__sfputc_r>:
 800d908:	6893      	ldr	r3, [r2, #8]
 800d90a:	3b01      	subs	r3, #1
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	b410      	push	{r4}
 800d910:	6093      	str	r3, [r2, #8]
 800d912:	da08      	bge.n	800d926 <__sfputc_r+0x1e>
 800d914:	6994      	ldr	r4, [r2, #24]
 800d916:	42a3      	cmp	r3, r4
 800d918:	db01      	blt.n	800d91e <__sfputc_r+0x16>
 800d91a:	290a      	cmp	r1, #10
 800d91c:	d103      	bne.n	800d926 <__sfputc_r+0x1e>
 800d91e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d922:	f7fe bc9e 	b.w	800c262 <__swbuf_r>
 800d926:	6813      	ldr	r3, [r2, #0]
 800d928:	1c58      	adds	r0, r3, #1
 800d92a:	6010      	str	r0, [r2, #0]
 800d92c:	7019      	strb	r1, [r3, #0]
 800d92e:	4608      	mov	r0, r1
 800d930:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d934:	4770      	bx	lr

0800d936 <__sfputs_r>:
 800d936:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d938:	4606      	mov	r6, r0
 800d93a:	460f      	mov	r7, r1
 800d93c:	4614      	mov	r4, r2
 800d93e:	18d5      	adds	r5, r2, r3
 800d940:	42ac      	cmp	r4, r5
 800d942:	d101      	bne.n	800d948 <__sfputs_r+0x12>
 800d944:	2000      	movs	r0, #0
 800d946:	e007      	b.n	800d958 <__sfputs_r+0x22>
 800d948:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d94c:	463a      	mov	r2, r7
 800d94e:	4630      	mov	r0, r6
 800d950:	f7ff ffda 	bl	800d908 <__sfputc_r>
 800d954:	1c43      	adds	r3, r0, #1
 800d956:	d1f3      	bne.n	800d940 <__sfputs_r+0xa>
 800d958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d95c <_vfiprintf_r>:
 800d95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d960:	460d      	mov	r5, r1
 800d962:	b09d      	sub	sp, #116	@ 0x74
 800d964:	4614      	mov	r4, r2
 800d966:	4698      	mov	r8, r3
 800d968:	4606      	mov	r6, r0
 800d96a:	b118      	cbz	r0, 800d974 <_vfiprintf_r+0x18>
 800d96c:	6a03      	ldr	r3, [r0, #32]
 800d96e:	b90b      	cbnz	r3, 800d974 <_vfiprintf_r+0x18>
 800d970:	f7fe fb8e 	bl	800c090 <__sinit>
 800d974:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d976:	07d9      	lsls	r1, r3, #31
 800d978:	d405      	bmi.n	800d986 <_vfiprintf_r+0x2a>
 800d97a:	89ab      	ldrh	r3, [r5, #12]
 800d97c:	059a      	lsls	r2, r3, #22
 800d97e:	d402      	bmi.n	800d986 <_vfiprintf_r+0x2a>
 800d980:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d982:	f7fe fda0 	bl	800c4c6 <__retarget_lock_acquire_recursive>
 800d986:	89ab      	ldrh	r3, [r5, #12]
 800d988:	071b      	lsls	r3, r3, #28
 800d98a:	d501      	bpl.n	800d990 <_vfiprintf_r+0x34>
 800d98c:	692b      	ldr	r3, [r5, #16]
 800d98e:	b99b      	cbnz	r3, 800d9b8 <_vfiprintf_r+0x5c>
 800d990:	4629      	mov	r1, r5
 800d992:	4630      	mov	r0, r6
 800d994:	f7fe fca4 	bl	800c2e0 <__swsetup_r>
 800d998:	b170      	cbz	r0, 800d9b8 <_vfiprintf_r+0x5c>
 800d99a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d99c:	07dc      	lsls	r4, r3, #31
 800d99e:	d504      	bpl.n	800d9aa <_vfiprintf_r+0x4e>
 800d9a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d9a4:	b01d      	add	sp, #116	@ 0x74
 800d9a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9aa:	89ab      	ldrh	r3, [r5, #12]
 800d9ac:	0598      	lsls	r0, r3, #22
 800d9ae:	d4f7      	bmi.n	800d9a0 <_vfiprintf_r+0x44>
 800d9b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d9b2:	f7fe fd89 	bl	800c4c8 <__retarget_lock_release_recursive>
 800d9b6:	e7f3      	b.n	800d9a0 <_vfiprintf_r+0x44>
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9bc:	2320      	movs	r3, #32
 800d9be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d9c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9c6:	2330      	movs	r3, #48	@ 0x30
 800d9c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800db78 <_vfiprintf_r+0x21c>
 800d9cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d9d0:	f04f 0901 	mov.w	r9, #1
 800d9d4:	4623      	mov	r3, r4
 800d9d6:	469a      	mov	sl, r3
 800d9d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9dc:	b10a      	cbz	r2, 800d9e2 <_vfiprintf_r+0x86>
 800d9de:	2a25      	cmp	r2, #37	@ 0x25
 800d9e0:	d1f9      	bne.n	800d9d6 <_vfiprintf_r+0x7a>
 800d9e2:	ebba 0b04 	subs.w	fp, sl, r4
 800d9e6:	d00b      	beq.n	800da00 <_vfiprintf_r+0xa4>
 800d9e8:	465b      	mov	r3, fp
 800d9ea:	4622      	mov	r2, r4
 800d9ec:	4629      	mov	r1, r5
 800d9ee:	4630      	mov	r0, r6
 800d9f0:	f7ff ffa1 	bl	800d936 <__sfputs_r>
 800d9f4:	3001      	adds	r0, #1
 800d9f6:	f000 80a7 	beq.w	800db48 <_vfiprintf_r+0x1ec>
 800d9fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9fc:	445a      	add	r2, fp
 800d9fe:	9209      	str	r2, [sp, #36]	@ 0x24
 800da00:	f89a 3000 	ldrb.w	r3, [sl]
 800da04:	2b00      	cmp	r3, #0
 800da06:	f000 809f 	beq.w	800db48 <_vfiprintf_r+0x1ec>
 800da0a:	2300      	movs	r3, #0
 800da0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800da10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da14:	f10a 0a01 	add.w	sl, sl, #1
 800da18:	9304      	str	r3, [sp, #16]
 800da1a:	9307      	str	r3, [sp, #28]
 800da1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800da20:	931a      	str	r3, [sp, #104]	@ 0x68
 800da22:	4654      	mov	r4, sl
 800da24:	2205      	movs	r2, #5
 800da26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da2a:	4853      	ldr	r0, [pc, #332]	@ (800db78 <_vfiprintf_r+0x21c>)
 800da2c:	f7f2 fbe8 	bl	8000200 <memchr>
 800da30:	9a04      	ldr	r2, [sp, #16]
 800da32:	b9d8      	cbnz	r0, 800da6c <_vfiprintf_r+0x110>
 800da34:	06d1      	lsls	r1, r2, #27
 800da36:	bf44      	itt	mi
 800da38:	2320      	movmi	r3, #32
 800da3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da3e:	0713      	lsls	r3, r2, #28
 800da40:	bf44      	itt	mi
 800da42:	232b      	movmi	r3, #43	@ 0x2b
 800da44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da48:	f89a 3000 	ldrb.w	r3, [sl]
 800da4c:	2b2a      	cmp	r3, #42	@ 0x2a
 800da4e:	d015      	beq.n	800da7c <_vfiprintf_r+0x120>
 800da50:	9a07      	ldr	r2, [sp, #28]
 800da52:	4654      	mov	r4, sl
 800da54:	2000      	movs	r0, #0
 800da56:	f04f 0c0a 	mov.w	ip, #10
 800da5a:	4621      	mov	r1, r4
 800da5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da60:	3b30      	subs	r3, #48	@ 0x30
 800da62:	2b09      	cmp	r3, #9
 800da64:	d94b      	bls.n	800dafe <_vfiprintf_r+0x1a2>
 800da66:	b1b0      	cbz	r0, 800da96 <_vfiprintf_r+0x13a>
 800da68:	9207      	str	r2, [sp, #28]
 800da6a:	e014      	b.n	800da96 <_vfiprintf_r+0x13a>
 800da6c:	eba0 0308 	sub.w	r3, r0, r8
 800da70:	fa09 f303 	lsl.w	r3, r9, r3
 800da74:	4313      	orrs	r3, r2
 800da76:	9304      	str	r3, [sp, #16]
 800da78:	46a2      	mov	sl, r4
 800da7a:	e7d2      	b.n	800da22 <_vfiprintf_r+0xc6>
 800da7c:	9b03      	ldr	r3, [sp, #12]
 800da7e:	1d19      	adds	r1, r3, #4
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	9103      	str	r1, [sp, #12]
 800da84:	2b00      	cmp	r3, #0
 800da86:	bfbb      	ittet	lt
 800da88:	425b      	neglt	r3, r3
 800da8a:	f042 0202 	orrlt.w	r2, r2, #2
 800da8e:	9307      	strge	r3, [sp, #28]
 800da90:	9307      	strlt	r3, [sp, #28]
 800da92:	bfb8      	it	lt
 800da94:	9204      	strlt	r2, [sp, #16]
 800da96:	7823      	ldrb	r3, [r4, #0]
 800da98:	2b2e      	cmp	r3, #46	@ 0x2e
 800da9a:	d10a      	bne.n	800dab2 <_vfiprintf_r+0x156>
 800da9c:	7863      	ldrb	r3, [r4, #1]
 800da9e:	2b2a      	cmp	r3, #42	@ 0x2a
 800daa0:	d132      	bne.n	800db08 <_vfiprintf_r+0x1ac>
 800daa2:	9b03      	ldr	r3, [sp, #12]
 800daa4:	1d1a      	adds	r2, r3, #4
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	9203      	str	r2, [sp, #12]
 800daaa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800daae:	3402      	adds	r4, #2
 800dab0:	9305      	str	r3, [sp, #20]
 800dab2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800db88 <_vfiprintf_r+0x22c>
 800dab6:	7821      	ldrb	r1, [r4, #0]
 800dab8:	2203      	movs	r2, #3
 800daba:	4650      	mov	r0, sl
 800dabc:	f7f2 fba0 	bl	8000200 <memchr>
 800dac0:	b138      	cbz	r0, 800dad2 <_vfiprintf_r+0x176>
 800dac2:	9b04      	ldr	r3, [sp, #16]
 800dac4:	eba0 000a 	sub.w	r0, r0, sl
 800dac8:	2240      	movs	r2, #64	@ 0x40
 800daca:	4082      	lsls	r2, r0
 800dacc:	4313      	orrs	r3, r2
 800dace:	3401      	adds	r4, #1
 800dad0:	9304      	str	r3, [sp, #16]
 800dad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dad6:	4829      	ldr	r0, [pc, #164]	@ (800db7c <_vfiprintf_r+0x220>)
 800dad8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dadc:	2206      	movs	r2, #6
 800dade:	f7f2 fb8f 	bl	8000200 <memchr>
 800dae2:	2800      	cmp	r0, #0
 800dae4:	d03f      	beq.n	800db66 <_vfiprintf_r+0x20a>
 800dae6:	4b26      	ldr	r3, [pc, #152]	@ (800db80 <_vfiprintf_r+0x224>)
 800dae8:	bb1b      	cbnz	r3, 800db32 <_vfiprintf_r+0x1d6>
 800daea:	9b03      	ldr	r3, [sp, #12]
 800daec:	3307      	adds	r3, #7
 800daee:	f023 0307 	bic.w	r3, r3, #7
 800daf2:	3308      	adds	r3, #8
 800daf4:	9303      	str	r3, [sp, #12]
 800daf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daf8:	443b      	add	r3, r7
 800dafa:	9309      	str	r3, [sp, #36]	@ 0x24
 800dafc:	e76a      	b.n	800d9d4 <_vfiprintf_r+0x78>
 800dafe:	fb0c 3202 	mla	r2, ip, r2, r3
 800db02:	460c      	mov	r4, r1
 800db04:	2001      	movs	r0, #1
 800db06:	e7a8      	b.n	800da5a <_vfiprintf_r+0xfe>
 800db08:	2300      	movs	r3, #0
 800db0a:	3401      	adds	r4, #1
 800db0c:	9305      	str	r3, [sp, #20]
 800db0e:	4619      	mov	r1, r3
 800db10:	f04f 0c0a 	mov.w	ip, #10
 800db14:	4620      	mov	r0, r4
 800db16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db1a:	3a30      	subs	r2, #48	@ 0x30
 800db1c:	2a09      	cmp	r2, #9
 800db1e:	d903      	bls.n	800db28 <_vfiprintf_r+0x1cc>
 800db20:	2b00      	cmp	r3, #0
 800db22:	d0c6      	beq.n	800dab2 <_vfiprintf_r+0x156>
 800db24:	9105      	str	r1, [sp, #20]
 800db26:	e7c4      	b.n	800dab2 <_vfiprintf_r+0x156>
 800db28:	fb0c 2101 	mla	r1, ip, r1, r2
 800db2c:	4604      	mov	r4, r0
 800db2e:	2301      	movs	r3, #1
 800db30:	e7f0      	b.n	800db14 <_vfiprintf_r+0x1b8>
 800db32:	ab03      	add	r3, sp, #12
 800db34:	9300      	str	r3, [sp, #0]
 800db36:	462a      	mov	r2, r5
 800db38:	4b12      	ldr	r3, [pc, #72]	@ (800db84 <_vfiprintf_r+0x228>)
 800db3a:	a904      	add	r1, sp, #16
 800db3c:	4630      	mov	r0, r6
 800db3e:	f7fd fe65 	bl	800b80c <_printf_float>
 800db42:	4607      	mov	r7, r0
 800db44:	1c78      	adds	r0, r7, #1
 800db46:	d1d6      	bne.n	800daf6 <_vfiprintf_r+0x19a>
 800db48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800db4a:	07d9      	lsls	r1, r3, #31
 800db4c:	d405      	bmi.n	800db5a <_vfiprintf_r+0x1fe>
 800db4e:	89ab      	ldrh	r3, [r5, #12]
 800db50:	059a      	lsls	r2, r3, #22
 800db52:	d402      	bmi.n	800db5a <_vfiprintf_r+0x1fe>
 800db54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800db56:	f7fe fcb7 	bl	800c4c8 <__retarget_lock_release_recursive>
 800db5a:	89ab      	ldrh	r3, [r5, #12]
 800db5c:	065b      	lsls	r3, r3, #25
 800db5e:	f53f af1f 	bmi.w	800d9a0 <_vfiprintf_r+0x44>
 800db62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db64:	e71e      	b.n	800d9a4 <_vfiprintf_r+0x48>
 800db66:	ab03      	add	r3, sp, #12
 800db68:	9300      	str	r3, [sp, #0]
 800db6a:	462a      	mov	r2, r5
 800db6c:	4b05      	ldr	r3, [pc, #20]	@ (800db84 <_vfiprintf_r+0x228>)
 800db6e:	a904      	add	r1, sp, #16
 800db70:	4630      	mov	r0, r6
 800db72:	f7fe f8e3 	bl	800bd3c <_printf_i>
 800db76:	e7e4      	b.n	800db42 <_vfiprintf_r+0x1e6>
 800db78:	0800e84a 	.word	0x0800e84a
 800db7c:	0800e854 	.word	0x0800e854
 800db80:	0800b80d 	.word	0x0800b80d
 800db84:	0800d937 	.word	0x0800d937
 800db88:	0800e850 	.word	0x0800e850

0800db8c <__sflush_r>:
 800db8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db94:	0716      	lsls	r6, r2, #28
 800db96:	4605      	mov	r5, r0
 800db98:	460c      	mov	r4, r1
 800db9a:	d454      	bmi.n	800dc46 <__sflush_r+0xba>
 800db9c:	684b      	ldr	r3, [r1, #4]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	dc02      	bgt.n	800dba8 <__sflush_r+0x1c>
 800dba2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	dd48      	ble.n	800dc3a <__sflush_r+0xae>
 800dba8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dbaa:	2e00      	cmp	r6, #0
 800dbac:	d045      	beq.n	800dc3a <__sflush_r+0xae>
 800dbae:	2300      	movs	r3, #0
 800dbb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dbb4:	682f      	ldr	r7, [r5, #0]
 800dbb6:	6a21      	ldr	r1, [r4, #32]
 800dbb8:	602b      	str	r3, [r5, #0]
 800dbba:	d030      	beq.n	800dc1e <__sflush_r+0x92>
 800dbbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dbbe:	89a3      	ldrh	r3, [r4, #12]
 800dbc0:	0759      	lsls	r1, r3, #29
 800dbc2:	d505      	bpl.n	800dbd0 <__sflush_r+0x44>
 800dbc4:	6863      	ldr	r3, [r4, #4]
 800dbc6:	1ad2      	subs	r2, r2, r3
 800dbc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dbca:	b10b      	cbz	r3, 800dbd0 <__sflush_r+0x44>
 800dbcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dbce:	1ad2      	subs	r2, r2, r3
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dbd4:	6a21      	ldr	r1, [r4, #32]
 800dbd6:	4628      	mov	r0, r5
 800dbd8:	47b0      	blx	r6
 800dbda:	1c43      	adds	r3, r0, #1
 800dbdc:	89a3      	ldrh	r3, [r4, #12]
 800dbde:	d106      	bne.n	800dbee <__sflush_r+0x62>
 800dbe0:	6829      	ldr	r1, [r5, #0]
 800dbe2:	291d      	cmp	r1, #29
 800dbe4:	d82b      	bhi.n	800dc3e <__sflush_r+0xb2>
 800dbe6:	4a2a      	ldr	r2, [pc, #168]	@ (800dc90 <__sflush_r+0x104>)
 800dbe8:	40ca      	lsrs	r2, r1
 800dbea:	07d6      	lsls	r6, r2, #31
 800dbec:	d527      	bpl.n	800dc3e <__sflush_r+0xb2>
 800dbee:	2200      	movs	r2, #0
 800dbf0:	6062      	str	r2, [r4, #4]
 800dbf2:	04d9      	lsls	r1, r3, #19
 800dbf4:	6922      	ldr	r2, [r4, #16]
 800dbf6:	6022      	str	r2, [r4, #0]
 800dbf8:	d504      	bpl.n	800dc04 <__sflush_r+0x78>
 800dbfa:	1c42      	adds	r2, r0, #1
 800dbfc:	d101      	bne.n	800dc02 <__sflush_r+0x76>
 800dbfe:	682b      	ldr	r3, [r5, #0]
 800dc00:	b903      	cbnz	r3, 800dc04 <__sflush_r+0x78>
 800dc02:	6560      	str	r0, [r4, #84]	@ 0x54
 800dc04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc06:	602f      	str	r7, [r5, #0]
 800dc08:	b1b9      	cbz	r1, 800dc3a <__sflush_r+0xae>
 800dc0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc0e:	4299      	cmp	r1, r3
 800dc10:	d002      	beq.n	800dc18 <__sflush_r+0x8c>
 800dc12:	4628      	mov	r0, r5
 800dc14:	f7ff fab4 	bl	800d180 <_free_r>
 800dc18:	2300      	movs	r3, #0
 800dc1a:	6363      	str	r3, [r4, #52]	@ 0x34
 800dc1c:	e00d      	b.n	800dc3a <__sflush_r+0xae>
 800dc1e:	2301      	movs	r3, #1
 800dc20:	4628      	mov	r0, r5
 800dc22:	47b0      	blx	r6
 800dc24:	4602      	mov	r2, r0
 800dc26:	1c50      	adds	r0, r2, #1
 800dc28:	d1c9      	bne.n	800dbbe <__sflush_r+0x32>
 800dc2a:	682b      	ldr	r3, [r5, #0]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d0c6      	beq.n	800dbbe <__sflush_r+0x32>
 800dc30:	2b1d      	cmp	r3, #29
 800dc32:	d001      	beq.n	800dc38 <__sflush_r+0xac>
 800dc34:	2b16      	cmp	r3, #22
 800dc36:	d11e      	bne.n	800dc76 <__sflush_r+0xea>
 800dc38:	602f      	str	r7, [r5, #0]
 800dc3a:	2000      	movs	r0, #0
 800dc3c:	e022      	b.n	800dc84 <__sflush_r+0xf8>
 800dc3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc42:	b21b      	sxth	r3, r3
 800dc44:	e01b      	b.n	800dc7e <__sflush_r+0xf2>
 800dc46:	690f      	ldr	r7, [r1, #16]
 800dc48:	2f00      	cmp	r7, #0
 800dc4a:	d0f6      	beq.n	800dc3a <__sflush_r+0xae>
 800dc4c:	0793      	lsls	r3, r2, #30
 800dc4e:	680e      	ldr	r6, [r1, #0]
 800dc50:	bf08      	it	eq
 800dc52:	694b      	ldreq	r3, [r1, #20]
 800dc54:	600f      	str	r7, [r1, #0]
 800dc56:	bf18      	it	ne
 800dc58:	2300      	movne	r3, #0
 800dc5a:	eba6 0807 	sub.w	r8, r6, r7
 800dc5e:	608b      	str	r3, [r1, #8]
 800dc60:	f1b8 0f00 	cmp.w	r8, #0
 800dc64:	dde9      	ble.n	800dc3a <__sflush_r+0xae>
 800dc66:	6a21      	ldr	r1, [r4, #32]
 800dc68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dc6a:	4643      	mov	r3, r8
 800dc6c:	463a      	mov	r2, r7
 800dc6e:	4628      	mov	r0, r5
 800dc70:	47b0      	blx	r6
 800dc72:	2800      	cmp	r0, #0
 800dc74:	dc08      	bgt.n	800dc88 <__sflush_r+0xfc>
 800dc76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc7e:	81a3      	strh	r3, [r4, #12]
 800dc80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dc84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc88:	4407      	add	r7, r0
 800dc8a:	eba8 0800 	sub.w	r8, r8, r0
 800dc8e:	e7e7      	b.n	800dc60 <__sflush_r+0xd4>
 800dc90:	20400001 	.word	0x20400001

0800dc94 <_fflush_r>:
 800dc94:	b538      	push	{r3, r4, r5, lr}
 800dc96:	690b      	ldr	r3, [r1, #16]
 800dc98:	4605      	mov	r5, r0
 800dc9a:	460c      	mov	r4, r1
 800dc9c:	b913      	cbnz	r3, 800dca4 <_fflush_r+0x10>
 800dc9e:	2500      	movs	r5, #0
 800dca0:	4628      	mov	r0, r5
 800dca2:	bd38      	pop	{r3, r4, r5, pc}
 800dca4:	b118      	cbz	r0, 800dcae <_fflush_r+0x1a>
 800dca6:	6a03      	ldr	r3, [r0, #32]
 800dca8:	b90b      	cbnz	r3, 800dcae <_fflush_r+0x1a>
 800dcaa:	f7fe f9f1 	bl	800c090 <__sinit>
 800dcae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d0f3      	beq.n	800dc9e <_fflush_r+0xa>
 800dcb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dcb8:	07d0      	lsls	r0, r2, #31
 800dcba:	d404      	bmi.n	800dcc6 <_fflush_r+0x32>
 800dcbc:	0599      	lsls	r1, r3, #22
 800dcbe:	d402      	bmi.n	800dcc6 <_fflush_r+0x32>
 800dcc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dcc2:	f7fe fc00 	bl	800c4c6 <__retarget_lock_acquire_recursive>
 800dcc6:	4628      	mov	r0, r5
 800dcc8:	4621      	mov	r1, r4
 800dcca:	f7ff ff5f 	bl	800db8c <__sflush_r>
 800dcce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dcd0:	07da      	lsls	r2, r3, #31
 800dcd2:	4605      	mov	r5, r0
 800dcd4:	d4e4      	bmi.n	800dca0 <_fflush_r+0xc>
 800dcd6:	89a3      	ldrh	r3, [r4, #12]
 800dcd8:	059b      	lsls	r3, r3, #22
 800dcda:	d4e1      	bmi.n	800dca0 <_fflush_r+0xc>
 800dcdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dcde:	f7fe fbf3 	bl	800c4c8 <__retarget_lock_release_recursive>
 800dce2:	e7dd      	b.n	800dca0 <_fflush_r+0xc>

0800dce4 <__swhatbuf_r>:
 800dce4:	b570      	push	{r4, r5, r6, lr}
 800dce6:	460c      	mov	r4, r1
 800dce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcec:	2900      	cmp	r1, #0
 800dcee:	b096      	sub	sp, #88	@ 0x58
 800dcf0:	4615      	mov	r5, r2
 800dcf2:	461e      	mov	r6, r3
 800dcf4:	da0d      	bge.n	800dd12 <__swhatbuf_r+0x2e>
 800dcf6:	89a3      	ldrh	r3, [r4, #12]
 800dcf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dcfc:	f04f 0100 	mov.w	r1, #0
 800dd00:	bf14      	ite	ne
 800dd02:	2340      	movne	r3, #64	@ 0x40
 800dd04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dd08:	2000      	movs	r0, #0
 800dd0a:	6031      	str	r1, [r6, #0]
 800dd0c:	602b      	str	r3, [r5, #0]
 800dd0e:	b016      	add	sp, #88	@ 0x58
 800dd10:	bd70      	pop	{r4, r5, r6, pc}
 800dd12:	466a      	mov	r2, sp
 800dd14:	f000 f848 	bl	800dda8 <_fstat_r>
 800dd18:	2800      	cmp	r0, #0
 800dd1a:	dbec      	blt.n	800dcf6 <__swhatbuf_r+0x12>
 800dd1c:	9901      	ldr	r1, [sp, #4]
 800dd1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dd22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dd26:	4259      	negs	r1, r3
 800dd28:	4159      	adcs	r1, r3
 800dd2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd2e:	e7eb      	b.n	800dd08 <__swhatbuf_r+0x24>

0800dd30 <__smakebuf_r>:
 800dd30:	898b      	ldrh	r3, [r1, #12]
 800dd32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd34:	079d      	lsls	r5, r3, #30
 800dd36:	4606      	mov	r6, r0
 800dd38:	460c      	mov	r4, r1
 800dd3a:	d507      	bpl.n	800dd4c <__smakebuf_r+0x1c>
 800dd3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dd40:	6023      	str	r3, [r4, #0]
 800dd42:	6123      	str	r3, [r4, #16]
 800dd44:	2301      	movs	r3, #1
 800dd46:	6163      	str	r3, [r4, #20]
 800dd48:	b003      	add	sp, #12
 800dd4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd4c:	ab01      	add	r3, sp, #4
 800dd4e:	466a      	mov	r2, sp
 800dd50:	f7ff ffc8 	bl	800dce4 <__swhatbuf_r>
 800dd54:	9f00      	ldr	r7, [sp, #0]
 800dd56:	4605      	mov	r5, r0
 800dd58:	4639      	mov	r1, r7
 800dd5a:	4630      	mov	r0, r6
 800dd5c:	f7fd fc2a 	bl	800b5b4 <_malloc_r>
 800dd60:	b948      	cbnz	r0, 800dd76 <__smakebuf_r+0x46>
 800dd62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd66:	059a      	lsls	r2, r3, #22
 800dd68:	d4ee      	bmi.n	800dd48 <__smakebuf_r+0x18>
 800dd6a:	f023 0303 	bic.w	r3, r3, #3
 800dd6e:	f043 0302 	orr.w	r3, r3, #2
 800dd72:	81a3      	strh	r3, [r4, #12]
 800dd74:	e7e2      	b.n	800dd3c <__smakebuf_r+0xc>
 800dd76:	89a3      	ldrh	r3, [r4, #12]
 800dd78:	6020      	str	r0, [r4, #0]
 800dd7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd7e:	81a3      	strh	r3, [r4, #12]
 800dd80:	9b01      	ldr	r3, [sp, #4]
 800dd82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dd86:	b15b      	cbz	r3, 800dda0 <__smakebuf_r+0x70>
 800dd88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd8c:	4630      	mov	r0, r6
 800dd8e:	f000 f81d 	bl	800ddcc <_isatty_r>
 800dd92:	b128      	cbz	r0, 800dda0 <__smakebuf_r+0x70>
 800dd94:	89a3      	ldrh	r3, [r4, #12]
 800dd96:	f023 0303 	bic.w	r3, r3, #3
 800dd9a:	f043 0301 	orr.w	r3, r3, #1
 800dd9e:	81a3      	strh	r3, [r4, #12]
 800dda0:	89a3      	ldrh	r3, [r4, #12]
 800dda2:	431d      	orrs	r5, r3
 800dda4:	81a5      	strh	r5, [r4, #12]
 800dda6:	e7cf      	b.n	800dd48 <__smakebuf_r+0x18>

0800dda8 <_fstat_r>:
 800dda8:	b538      	push	{r3, r4, r5, lr}
 800ddaa:	4d07      	ldr	r5, [pc, #28]	@ (800ddc8 <_fstat_r+0x20>)
 800ddac:	2300      	movs	r3, #0
 800ddae:	4604      	mov	r4, r0
 800ddb0:	4608      	mov	r0, r1
 800ddb2:	4611      	mov	r1, r2
 800ddb4:	602b      	str	r3, [r5, #0]
 800ddb6:	f7f4 fca7 	bl	8002708 <_fstat>
 800ddba:	1c43      	adds	r3, r0, #1
 800ddbc:	d102      	bne.n	800ddc4 <_fstat_r+0x1c>
 800ddbe:	682b      	ldr	r3, [r5, #0]
 800ddc0:	b103      	cbz	r3, 800ddc4 <_fstat_r+0x1c>
 800ddc2:	6023      	str	r3, [r4, #0]
 800ddc4:	bd38      	pop	{r3, r4, r5, pc}
 800ddc6:	bf00      	nop
 800ddc8:	20044868 	.word	0x20044868

0800ddcc <_isatty_r>:
 800ddcc:	b538      	push	{r3, r4, r5, lr}
 800ddce:	4d06      	ldr	r5, [pc, #24]	@ (800dde8 <_isatty_r+0x1c>)
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	4604      	mov	r4, r0
 800ddd4:	4608      	mov	r0, r1
 800ddd6:	602b      	str	r3, [r5, #0]
 800ddd8:	f7f4 fca6 	bl	8002728 <_isatty>
 800dddc:	1c43      	adds	r3, r0, #1
 800ddde:	d102      	bne.n	800dde6 <_isatty_r+0x1a>
 800dde0:	682b      	ldr	r3, [r5, #0]
 800dde2:	b103      	cbz	r3, 800dde6 <_isatty_r+0x1a>
 800dde4:	6023      	str	r3, [r4, #0]
 800dde6:	bd38      	pop	{r3, r4, r5, pc}
 800dde8:	20044868 	.word	0x20044868

0800ddec <memcpy>:
 800ddec:	440a      	add	r2, r1
 800ddee:	4291      	cmp	r1, r2
 800ddf0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ddf4:	d100      	bne.n	800ddf8 <memcpy+0xc>
 800ddf6:	4770      	bx	lr
 800ddf8:	b510      	push	{r4, lr}
 800ddfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ddfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de02:	4291      	cmp	r1, r2
 800de04:	d1f9      	bne.n	800ddfa <memcpy+0xe>
 800de06:	bd10      	pop	{r4, pc}

0800de08 <__assert_func>:
 800de08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800de0a:	4614      	mov	r4, r2
 800de0c:	461a      	mov	r2, r3
 800de0e:	4b09      	ldr	r3, [pc, #36]	@ (800de34 <__assert_func+0x2c>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	4605      	mov	r5, r0
 800de14:	68d8      	ldr	r0, [r3, #12]
 800de16:	b14c      	cbz	r4, 800de2c <__assert_func+0x24>
 800de18:	4b07      	ldr	r3, [pc, #28]	@ (800de38 <__assert_func+0x30>)
 800de1a:	9100      	str	r1, [sp, #0]
 800de1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de20:	4906      	ldr	r1, [pc, #24]	@ (800de3c <__assert_func+0x34>)
 800de22:	462b      	mov	r3, r5
 800de24:	f000 f842 	bl	800deac <fiprintf>
 800de28:	f000 f852 	bl	800ded0 <abort>
 800de2c:	4b04      	ldr	r3, [pc, #16]	@ (800de40 <__assert_func+0x38>)
 800de2e:	461c      	mov	r4, r3
 800de30:	e7f3      	b.n	800de1a <__assert_func+0x12>
 800de32:	bf00      	nop
 800de34:	2004001c 	.word	0x2004001c
 800de38:	0800e865 	.word	0x0800e865
 800de3c:	0800e872 	.word	0x0800e872
 800de40:	0800e8a0 	.word	0x0800e8a0

0800de44 <_calloc_r>:
 800de44:	b570      	push	{r4, r5, r6, lr}
 800de46:	fba1 5402 	umull	r5, r4, r1, r2
 800de4a:	b934      	cbnz	r4, 800de5a <_calloc_r+0x16>
 800de4c:	4629      	mov	r1, r5
 800de4e:	f7fd fbb1 	bl	800b5b4 <_malloc_r>
 800de52:	4606      	mov	r6, r0
 800de54:	b928      	cbnz	r0, 800de62 <_calloc_r+0x1e>
 800de56:	4630      	mov	r0, r6
 800de58:	bd70      	pop	{r4, r5, r6, pc}
 800de5a:	220c      	movs	r2, #12
 800de5c:	6002      	str	r2, [r0, #0]
 800de5e:	2600      	movs	r6, #0
 800de60:	e7f9      	b.n	800de56 <_calloc_r+0x12>
 800de62:	462a      	mov	r2, r5
 800de64:	4621      	mov	r1, r4
 800de66:	f7fe faa1 	bl	800c3ac <memset>
 800de6a:	e7f4      	b.n	800de56 <_calloc_r+0x12>

0800de6c <__ascii_mbtowc>:
 800de6c:	b082      	sub	sp, #8
 800de6e:	b901      	cbnz	r1, 800de72 <__ascii_mbtowc+0x6>
 800de70:	a901      	add	r1, sp, #4
 800de72:	b142      	cbz	r2, 800de86 <__ascii_mbtowc+0x1a>
 800de74:	b14b      	cbz	r3, 800de8a <__ascii_mbtowc+0x1e>
 800de76:	7813      	ldrb	r3, [r2, #0]
 800de78:	600b      	str	r3, [r1, #0]
 800de7a:	7812      	ldrb	r2, [r2, #0]
 800de7c:	1e10      	subs	r0, r2, #0
 800de7e:	bf18      	it	ne
 800de80:	2001      	movne	r0, #1
 800de82:	b002      	add	sp, #8
 800de84:	4770      	bx	lr
 800de86:	4610      	mov	r0, r2
 800de88:	e7fb      	b.n	800de82 <__ascii_mbtowc+0x16>
 800de8a:	f06f 0001 	mvn.w	r0, #1
 800de8e:	e7f8      	b.n	800de82 <__ascii_mbtowc+0x16>

0800de90 <__ascii_wctomb>:
 800de90:	4603      	mov	r3, r0
 800de92:	4608      	mov	r0, r1
 800de94:	b141      	cbz	r1, 800dea8 <__ascii_wctomb+0x18>
 800de96:	2aff      	cmp	r2, #255	@ 0xff
 800de98:	d904      	bls.n	800dea4 <__ascii_wctomb+0x14>
 800de9a:	228a      	movs	r2, #138	@ 0x8a
 800de9c:	601a      	str	r2, [r3, #0]
 800de9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dea2:	4770      	bx	lr
 800dea4:	700a      	strb	r2, [r1, #0]
 800dea6:	2001      	movs	r0, #1
 800dea8:	4770      	bx	lr
	...

0800deac <fiprintf>:
 800deac:	b40e      	push	{r1, r2, r3}
 800deae:	b503      	push	{r0, r1, lr}
 800deb0:	4601      	mov	r1, r0
 800deb2:	ab03      	add	r3, sp, #12
 800deb4:	4805      	ldr	r0, [pc, #20]	@ (800decc <fiprintf+0x20>)
 800deb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800deba:	6800      	ldr	r0, [r0, #0]
 800debc:	9301      	str	r3, [sp, #4]
 800debe:	f7ff fd4d 	bl	800d95c <_vfiprintf_r>
 800dec2:	b002      	add	sp, #8
 800dec4:	f85d eb04 	ldr.w	lr, [sp], #4
 800dec8:	b003      	add	sp, #12
 800deca:	4770      	bx	lr
 800decc:	2004001c 	.word	0x2004001c

0800ded0 <abort>:
 800ded0:	b508      	push	{r3, lr}
 800ded2:	2006      	movs	r0, #6
 800ded4:	f000 f82c 	bl	800df30 <raise>
 800ded8:	2001      	movs	r0, #1
 800deda:	f7f4 fbc5 	bl	8002668 <_exit>

0800dede <_raise_r>:
 800dede:	291f      	cmp	r1, #31
 800dee0:	b538      	push	{r3, r4, r5, lr}
 800dee2:	4605      	mov	r5, r0
 800dee4:	460c      	mov	r4, r1
 800dee6:	d904      	bls.n	800def2 <_raise_r+0x14>
 800dee8:	2316      	movs	r3, #22
 800deea:	6003      	str	r3, [r0, #0]
 800deec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800def0:	bd38      	pop	{r3, r4, r5, pc}
 800def2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800def4:	b112      	cbz	r2, 800defc <_raise_r+0x1e>
 800def6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800defa:	b94b      	cbnz	r3, 800df10 <_raise_r+0x32>
 800defc:	4628      	mov	r0, r5
 800defe:	f000 f831 	bl	800df64 <_getpid_r>
 800df02:	4622      	mov	r2, r4
 800df04:	4601      	mov	r1, r0
 800df06:	4628      	mov	r0, r5
 800df08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df0c:	f000 b818 	b.w	800df40 <_kill_r>
 800df10:	2b01      	cmp	r3, #1
 800df12:	d00a      	beq.n	800df2a <_raise_r+0x4c>
 800df14:	1c59      	adds	r1, r3, #1
 800df16:	d103      	bne.n	800df20 <_raise_r+0x42>
 800df18:	2316      	movs	r3, #22
 800df1a:	6003      	str	r3, [r0, #0]
 800df1c:	2001      	movs	r0, #1
 800df1e:	e7e7      	b.n	800def0 <_raise_r+0x12>
 800df20:	2100      	movs	r1, #0
 800df22:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800df26:	4620      	mov	r0, r4
 800df28:	4798      	blx	r3
 800df2a:	2000      	movs	r0, #0
 800df2c:	e7e0      	b.n	800def0 <_raise_r+0x12>
	...

0800df30 <raise>:
 800df30:	4b02      	ldr	r3, [pc, #8]	@ (800df3c <raise+0xc>)
 800df32:	4601      	mov	r1, r0
 800df34:	6818      	ldr	r0, [r3, #0]
 800df36:	f7ff bfd2 	b.w	800dede <_raise_r>
 800df3a:	bf00      	nop
 800df3c:	2004001c 	.word	0x2004001c

0800df40 <_kill_r>:
 800df40:	b538      	push	{r3, r4, r5, lr}
 800df42:	4d07      	ldr	r5, [pc, #28]	@ (800df60 <_kill_r+0x20>)
 800df44:	2300      	movs	r3, #0
 800df46:	4604      	mov	r4, r0
 800df48:	4608      	mov	r0, r1
 800df4a:	4611      	mov	r1, r2
 800df4c:	602b      	str	r3, [r5, #0]
 800df4e:	f7f4 fb7b 	bl	8002648 <_kill>
 800df52:	1c43      	adds	r3, r0, #1
 800df54:	d102      	bne.n	800df5c <_kill_r+0x1c>
 800df56:	682b      	ldr	r3, [r5, #0]
 800df58:	b103      	cbz	r3, 800df5c <_kill_r+0x1c>
 800df5a:	6023      	str	r3, [r4, #0]
 800df5c:	bd38      	pop	{r3, r4, r5, pc}
 800df5e:	bf00      	nop
 800df60:	20044868 	.word	0x20044868

0800df64 <_getpid_r>:
 800df64:	f7f4 bb68 	b.w	8002638 <_getpid>

0800df68 <_init>:
 800df68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df6a:	bf00      	nop
 800df6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df6e:	bc08      	pop	{r3}
 800df70:	469e      	mov	lr, r3
 800df72:	4770      	bx	lr

0800df74 <_fini>:
 800df74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df76:	bf00      	nop
 800df78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df7a:	bc08      	pop	{r3}
 800df7c:	469e      	mov	lr, r3
 800df7e:	4770      	bx	lr
