$date
	Tue Dec  9 01:01:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mod100_tb $end
$var wire 8 ! rot_by [7:0] $end
$var reg 1 " clk $end
$var reg 32 # in_data [31:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % in_data [31:0] $end
$var wire 1 $ rst $end
$var parameter 32 & MAGIC $end
$var reg 32 ' in_s0 [31:0] $end
$var reg 32 ( in_s1 [31:0] $end
$var reg 32 ) in_s2 [31:0] $end
$var reg 64 * mult_s1 [63:0] $end
$var reg 32 + q_s2 [31:0] $end
$var reg 32 , r_s3 [31:0] $end
$var reg 8 - rot_by [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100011110101110000101001 &
$end
#0
$dumpvars
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx %
0$
bx #
0"
bx !
$end
#5000
b0 '
b0 (
b0 *
b0 )
b0 +
b0 !
b0 -
b0 ,
b0 #
b0 %
1$
1"
#10000
0"
#15000
0$
1"
#20000
0"
#25000
b1111101 '
b1111101 #
b1111101 %
1"
#30000
0"
#35000
b1111101 (
b101000000000000000000000000000101 *
b11011 '
b11011 #
b11011 %
1"
#40000
0"
#45000
b1100001111 '
b11011 (
b1000101000111101011100001010011 *
b1111101 )
b1 +
b1100001111 #
b1100001111 %
1"
#50000
0"
#55000
b11001 ,
b11011 )
b0 +
b1100001111 (
b11111010100011110101110000101100111 *
b10001000001 '
b10001000001 #
b10001000001 %
1"
#60000
0"
#65000
b1111001100011 '
b10001000001 (
b101011100011110101110000101001101001 *
b1100001111 )
b111 +
b11001 !
b11001 -
b11011 ,
b1111001100011 #
b1111001100011 %
1"
#70000
0"
#75000
b11011 !
b11011 -
b1010011 ,
b10001000001 )
b1010 +
b1111001100011 (
b100110111001010001111010111000111011011 *
1"
#80000
0"
#85000
b1111001100011 )
b1001101 +
b1010011 !
b1010011 -
b1011001 ,
1"
#90000
0"
#95000
b1011001 !
b1011001 -
b1001111 ,
1"
#100000
0"
#105000
b1001111 !
b1001111 -
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
