set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_32]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_33]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_34]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_35]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_36]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_37]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_38]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_39]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_40]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_41]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_42]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_43]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_44]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_45]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_46]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_47]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_48]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_49]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_50]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_51]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_52]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_53]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_54]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_55]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_56]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_57]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_58]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_59]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_60]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_61]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_62]
set_property MARK_DEBUG false [get_nets design_1_i/i_buf_controller_0_n_63]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_hsync]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_n_0]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_n_1]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_n_2]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_n_3]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_n_4]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_n_5]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_n_6]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_n_7]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_vde]
set_property MARK_DEBUG true [get_nets design_1_i/test_pattern_generator_0_vsync]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_0]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_1]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_10]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_11]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_12]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_13]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_14]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_15]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_16]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_17]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_18]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_19]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_2]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_20]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_21]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_22]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_23]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_24]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_25]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_26]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_27]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_28]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_29]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_3]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_30]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_31]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_4]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_5]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_6]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_7]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_8]
set_property MARK_DEBUG true [get_nets design_1_i/i_buf_controller_0_n_9]
connect_debug_port u_ila_0/probe0 [get_nets [list design_1_i/i_buf_controller_0_n_15]]
connect_debug_port u_ila_0/probe1 [get_nets [list design_1_i/i_buf_controller_0_n_16]]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/i_buf_controller_0_n_17]]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/i_buf_controller_0_n_18]]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/i_buf_controller_0_n_19]]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/i_buf_controller_0_n_20]]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/i_buf_controller_0_n_21]]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/i_buf_controller_0_n_22]]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/i_buf_controller_0_n_23]]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/i_buf_controller_0_n_24]]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/i_buf_controller_0_n_25]]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/i_buf_controller_0_n_26]]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/i_buf_controller_0_n_27]]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/i_buf_controller_0_n_28]]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/i_buf_controller_0_n_29]]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/i_buf_controller_0_n_30]]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/i_buf_controller_0_n_31]]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/test_pattern_generator_0_n_0]]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/test_pattern_generator_0_n_1]]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/test_pattern_generator_0_n_2]]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/test_pattern_generator_0_n_3]]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/test_pattern_generator_0_n_4]]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/test_pattern_generator_0_n_5]]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/test_pattern_generator_0_n_6]]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/test_pattern_generator_0_n_7]]

set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_addr[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/i_buf_controller_0_o_data[9]}]
connect_debug_port u_ila_0_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1]]
connect_debug_port u_ila_0_0/probe0 [get_nets [list {design_1_i/i_buf_controller_0_o_data[0]} {design_1_i/i_buf_controller_0_o_data[1]} {design_1_i/i_buf_controller_0_o_data[2]} {design_1_i/i_buf_controller_0_o_data[3]} {design_1_i/i_buf_controller_0_o_data[4]} {design_1_i/i_buf_controller_0_o_data[5]} {design_1_i/i_buf_controller_0_o_data[6]} {design_1_i/i_buf_controller_0_o_data[7]} {design_1_i/i_buf_controller_0_o_data[8]} {design_1_i/i_buf_controller_0_o_data[9]} {design_1_i/i_buf_controller_0_o_data[10]} {design_1_i/i_buf_controller_0_o_data[11]} {design_1_i/i_buf_controller_0_o_data[12]} {design_1_i/i_buf_controller_0_o_data[13]} {design_1_i/i_buf_controller_0_o_data[14]} {design_1_i/i_buf_controller_0_o_data[15]} {design_1_i/i_buf_controller_0_o_data[16]} {design_1_i/i_buf_controller_0_o_data[17]} {design_1_i/i_buf_controller_0_o_data[18]} {design_1_i/i_buf_controller_0_o_data[19]} {design_1_i/i_buf_controller_0_o_data[20]} {design_1_i/i_buf_controller_0_o_data[21]} {design_1_i/i_buf_controller_0_o_data[22]} {design_1_i/i_buf_controller_0_o_data[23]} {design_1_i/i_buf_controller_0_o_data[24]} {design_1_i/i_buf_controller_0_o_data[25]} {design_1_i/i_buf_controller_0_o_data[26]} {design_1_i/i_buf_controller_0_o_data[27]} {design_1_i/i_buf_controller_0_o_data[28]} {design_1_i/i_buf_controller_0_o_data[29]} {design_1_i/i_buf_controller_0_o_data[30]} {design_1_i/i_buf_controller_0_o_data[31]}]]
connect_debug_port u_ila_0_0/probe1 [get_nets [list {design_1_i/i_buf_controller_0_addr[0]} {design_1_i/i_buf_controller_0_addr[1]} {design_1_i/i_buf_controller_0_addr[2]} {design_1_i/i_buf_controller_0_addr[3]} {design_1_i/i_buf_controller_0_addr[4]} {design_1_i/i_buf_controller_0_addr[5]} {design_1_i/i_buf_controller_0_addr[6]} {design_1_i/i_buf_controller_0_addr[7]} {design_1_i/i_buf_controller_0_addr[8]} {design_1_i/i_buf_controller_0_addr[9]} {design_1_i/i_buf_controller_0_addr[10]} {design_1_i/i_buf_controller_0_addr[11]} {design_1_i/i_buf_controller_0_addr[12]} {design_1_i/i_buf_controller_0_addr[13]} {design_1_i/i_buf_controller_0_addr[14]} {design_1_i/i_buf_controller_0_addr[15]} {design_1_i/i_buf_controller_0_addr[16]} {design_1_i/i_buf_controller_0_addr[17]} {design_1_i/i_buf_controller_0_addr[18]} {design_1_i/i_buf_controller_0_addr[19]} {design_1_i/i_buf_controller_0_addr[20]} {design_1_i/i_buf_controller_0_addr[21]} {design_1_i/i_buf_controller_0_addr[22]} {design_1_i/i_buf_controller_0_addr[23]} {design_1_i/i_buf_controller_0_addr[24]} {design_1_i/i_buf_controller_0_addr[25]} {design_1_i/i_buf_controller_0_addr[26]} {design_1_i/i_buf_controller_0_addr[27]} {design_1_i/i_buf_controller_0_addr[28]} {design_1_i/i_buf_controller_0_addr[29]} {design_1_i/i_buf_controller_0_addr[30]} {design_1_i/i_buf_controller_0_addr[31]}]]
connect_debug_port u_ila_0_0/probe2 [get_nets [list design_1_i/test_pattern_generator_0_hsync]]
connect_debug_port u_ila_0_0/probe3 [get_nets [list design_1_i/test_pattern_generator_0_vde]]
connect_debug_port u_ila_0_0/probe4 [get_nets [list design_1_i/test_pattern_generator_0_vsync]]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out1]

