// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/13/2020 19:24:57"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FDMIPS (
	clk,
	ULAout,
	PCout,
	MuxBEQout,
	flagZeroOut,
	BEQOut,
	andOut,
	UlaAout,
	UlaBOut);
input 	clk;
output 	[31:0] ULAout;
output 	[31:0] PCout;
output 	[31:0] MuxBEQout;
output 	flagZeroOut;
output 	BEQOut;
output 	andOut;
output 	[31:0] UlaAout;
output 	[31:0] UlaBOut;

// Design Ports Information
// ULAout[0]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[1]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[2]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[3]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[4]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[5]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[6]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[7]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[8]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[9]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[10]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[11]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[12]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[13]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[14]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[15]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[16]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[17]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[18]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[19]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[20]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[21]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[22]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[23]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[24]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[25]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[26]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[27]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[28]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[29]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[30]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[31]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[0]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[3]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[4]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[6]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[7]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[8]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[10]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[11]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[12]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[13]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[15]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[16]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[17]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[18]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[19]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[20]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[21]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[22]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[23]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[24]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[25]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[26]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[27]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[28]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[29]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[30]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[31]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[0]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[4]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[6]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[7]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[8]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[9]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[10]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[11]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[12]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[13]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[14]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[15]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[16]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[17]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[18]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[19]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[20]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[21]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[22]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[23]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[24]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[25]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[26]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[27]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[28]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[29]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[30]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[31]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flagZeroOut	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BEQOut	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// andOut	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[1]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[4]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[5]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[6]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[7]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[8]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[9]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[10]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[11]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[12]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[13]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[14]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[15]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[16]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[17]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[18]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[19]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[20]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[21]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[22]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[23]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[24]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[25]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[26]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[27]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[28]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[29]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[30]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaAout[31]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[3]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[4]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[5]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[6]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[7]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[8]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[9]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[10]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[11]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[12]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[14]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[15]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[16]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[17]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[18]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[19]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[20]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[21]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[22]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[23]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[24]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[25]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[26]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[27]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[28]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[29]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[30]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UlaBOut[31]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \PC|DOUT[3]~DUPLICATE_q ;
wire \somaQuatro|Add0~9_sumout ;
wire \PC|DOUT[6]~DUPLICATE_q ;
wire \ulaUC|ulaOp[1]~2_combout ;
wire \ULA|saida[17]~95_combout ;
wire \PC|DOUT[4]~DUPLICATE_q ;
wire \ROM|memROM~11_combout ;
wire \ROM|memROM~13_combout ;
wire \ROM|memROM~0_combout ;
wire \UC|Equal8~0_combout ;
wire \ROM|memROM~15_combout ;
wire \PC|DOUT[2]~DUPLICATE_q ;
wire \ROM|memROM~16_combout ;
wire \ROM|memROM~10_combout ;
wire \ROM|memROM~14_combout ;
wire \UC|Equal8~1_combout ;
wire \BancoRegistradores|registrador~1222_combout ;
wire \BancoRegistradores|registrador~1223_combout ;
wire \BancoRegistradores|registrador~68_q ;
wire \ROM|memROM~12_combout ;
wire \BancoRegistradores|registrador~1212_combout ;
wire \ROM|memROM~7_combout ;
wire \BancoRegistradores|saidaA[30]~30_combout ;
wire \ROM|memROM~1_combout ;
wire \ROM|memROM~2_combout ;
wire \ulaUC|ulaOp~4_combout ;
wire \ulaUC|ulaOp[1]~3_combout ;
wire \ulaUC|Equal7~0_combout ;
wire \ulaUC|Equal5~0_combout ;
wire \ULA|Equal7~0_combout ;
wire \ULA|saida[17]~96_combout ;
wire \ULA|saida[30]~90_combout ;
wire \ULA|saida[30]~91_combout ;
wire \BancoRegistradores|registrador~1224_combout ;
wire \BancoRegistradores|registrador~324_q ;
wire \BancoRegistradores|registrador~1255_combout ;
wire \BancoRegistradores|registrador~1213_combout ;
wire \MUXRegImed|saida_MUX[31]~5_combout ;
wire \MUXRegImed|saida_MUX[30]~32_combout ;
wire \ulaUC|ulaOp[1]~1_combout ;
wire \ulaUC|ulaOp[0]~0_combout ;
wire \BancoRegistradores|registrador~67DUPLICATE_q ;
wire \BancoRegistradores|registrador~1207_combout ;
wire \BancoRegistradores|saidaA[29]~29_combout ;
wire \MUXRegImed|saida_MUX[29]~31_combout ;
wire \BancoRegistradores|registrador~322_q ;
wire \BancoRegistradores|registrador~1202_combout ;
wire \BancoRegistradores|saidaA[28]~28_combout ;
wire \MUXRegImed|saida_MUX[28]~30_combout ;
wire \ULA|saida[28]~84_combout ;
wire \MUXRegImed|saida_MUX[27]~29_combout ;
wire \BancoRegistradores|registrador~65_q ;
wire \BancoRegistradores|registrador~1197_combout ;
wire \BancoRegistradores|saidaA[27]~27_combout ;
wire \ULA|saida[27]~81_combout ;
wire \BancoRegistradores|registrador~64feeder_combout ;
wire \BancoRegistradores|registrador~64_q ;
wire \BancoRegistradores|registrador~1192_combout ;
wire \BancoRegistradores|saidaA[26]~26_combout ;
wire \MUXRegImed|saida_MUX[26]~28_combout ;
wire \ULA|saida[26]~78_combout ;
wire \BancoRegistradores|registrador~319DUPLICATE_q ;
wire \BancoRegistradores|registrador~63_q ;
wire \BancoRegistradores|registrador~1187_combout ;
wire \BancoRegistradores|saidaA[25]~25_combout ;
wire \MUXRegImed|saida_MUX[25]~27_combout ;
wire \ULA|saida[25]~75_combout ;
wire \BancoRegistradores|registrador~62_q ;
wire \BancoRegistradores|registrador~1182_combout ;
wire \BancoRegistradores|saidaA[24]~24_combout ;
wire \MUXRegImed|saida_MUX[24]~26_combout ;
wire \ULA|saida[24]~72_combout ;
wire \BancoRegistradores|registrador~61_q ;
wire \BancoRegistradores|registrador~1177_combout ;
wire \BancoRegistradores|saidaA[23]~23_combout ;
wire \MUXRegImed|saida_MUX[23]~25_combout ;
wire \ULA|saida[23]~69_combout ;
wire \BancoRegistradores|registrador~60_q ;
wire \BancoRegistradores|registrador~1172_combout ;
wire \BancoRegistradores|saidaA[22]~22_combout ;
wire \MUXRegImed|saida_MUX[22]~24_combout ;
wire \ULA|saida[22]~66_combout ;
wire \BancoRegistradores|registrador~315_q ;
wire \BancoRegistradores|registrador~1246_combout ;
wire \BancoRegistradores|registrador~1168_combout ;
wire \MUXRegImed|saida_MUX[21]~23_combout ;
wire \ULA|saida[21]~63_combout ;
wire \BancoRegistradores|registrador~314_q ;
wire \BancoRegistradores|registrador~1245_combout ;
wire \BancoRegistradores|registrador~1163_combout ;
wire \MUXRegImed|saida_MUX[20]~22_combout ;
wire \ULA|saida[20]~60_combout ;
wire \BancoRegistradores|registrador~57_q ;
wire \BancoRegistradores|registrador~1157_combout ;
wire \BancoRegistradores|saidaA[19]~19_combout ;
wire \MUXRegImed|saida_MUX[19]~21_combout ;
wire \ULA|saida[19]~57_combout ;
wire \BancoRegistradores|registrador~56_q ;
wire \BancoRegistradores|registrador~1152_combout ;
wire \BancoRegistradores|saidaA[18]~18_combout ;
wire \MUXRegImed|saida_MUX[18]~20_combout ;
wire \ULA|saida[18]~54_combout ;
wire \BancoRegistradores|registrador~55feeder_combout ;
wire \BancoRegistradores|registrador~55_q ;
wire \BancoRegistradores|registrador~1242_combout ;
wire \BancoRegistradores|registrador~1148_combout ;
wire \MUXRegImed|saida_MUX[17]~19_combout ;
wire \ULA|saida[17]~51_combout ;
wire \BancoRegistradores|registrador~310_q ;
wire \BancoRegistradores|registrador~1241_combout ;
wire \BancoRegistradores|registrador~1143_combout ;
wire \MUXRegImed|saida_MUX[16]~18_combout ;
wire \BancoRegistradores|saidaA[15]~15_combout ;
wire \BancoRegistradores|registrador~309_q ;
wire \BancoRegistradores|registrador~53_q ;
wire \BancoRegistradores|registrador~1240_combout ;
wire \BancoRegistradores|registrador~1138_combout ;
wire \MUXRegImed|saida_MUX[15]~17_combout ;
wire \ULA|saida[15]~45_combout ;
wire \BancoRegistradores|registrador~52_q ;
wire \BancoRegistradores|registrador~1132_combout ;
wire \BancoRegistradores|saidaA[14]~14_combout ;
wire \ULA|saida[14]~42_combout ;
wire \BancoRegistradores|registrador~51_q ;
wire \BancoRegistradores|registrador~1127_combout ;
wire \BancoRegistradores|saidaA[13]~13_combout ;
wire \BancoRegistradores|registrador~50DUPLICATE_q ;
wire \BancoRegistradores|registrador~1122_combout ;
wire \BancoRegistradores|saidaA[12]~12_combout ;
wire \MUXRegImed|saida_MUX[12]~14_combout ;
wire \ULA|saida[12]~36_combout ;
wire \BancoRegistradores|registrador~49_q ;
wire \BancoRegistradores|registrador~1117_combout ;
wire \BancoRegistradores|saidaA[11]~11_combout ;
wire \MUXRegImed|saida_MUX[11]~13_combout ;
wire \ULA|saida[11]~33_combout ;
wire \BancoRegistradores|registrador~304_q ;
wire \BancoRegistradores|registrador~1235_combout ;
wire \BancoRegistradores|registrador~1113_combout ;
wire \MUXRegImed|saida_MUX[10]~12_combout ;
wire \BancoRegistradores|registrador~303_q ;
wire \BancoRegistradores|registrador~47_q ;
wire \BancoRegistradores|registrador~1234_combout ;
wire \BancoRegistradores|registrador~1108_combout ;
wire \MUXRegImed|saida_MUX[9]~11_combout ;
wire \BancoRegistradores|registrador~46_q ;
wire \BancoRegistradores|registrador~1233_combout ;
wire \BancoRegistradores|registrador~1103_combout ;
wire \MUXRegImed|saida_MUX[8]~10_combout ;
wire \ULA|saida[8]~24_combout ;
wire \MUXRegImed|saida_MUX[7]~9_combout ;
wire \BancoRegistradores|registrador~45_q ;
wire \BancoRegistradores|registrador~1097_combout ;
wire \BancoRegistradores|saidaA[7]~7_combout ;
wire \MUXRegImed|saida_MUX[6]~8_combout ;
wire \BancoRegistradores|registrador~44_q ;
wire \BancoRegistradores|registrador~1092_combout ;
wire \BancoRegistradores|saidaA[6]~6_combout ;
wire \MUXRegImed|saida_MUX[0]~0_combout ;
wire \BancoRegistradores|registrador~43_q ;
wire \BancoRegistradores|registrador~1087_combout ;
wire \BancoRegistradores|saidaA[5]~5_combout ;
wire \ULA|saida[5]~15_combout ;
wire \BancoRegistradores|registrador~42_q ;
wire \BancoRegistradores|registrador~298DUPLICATE_q ;
wire \BancoRegistradores|registrador~1082_combout ;
wire \BancoRegistradores|saidaA[4]~4_combout ;
wire \ULA|saida[4]~12_combout ;
wire \BancoRegistradores|registrador~41_q ;
wire \BancoRegistradores|registrador~1077_combout ;
wire \BancoRegistradores|saidaA[3]~3_combout ;
wire \ROM|memROM~5_combout ;
wire \ROM|memROM~6_combout ;
wire \BancoRegistradores|registrador~40_q ;
wire \BancoRegistradores|registrador~1227_combout ;
wire \BancoRegistradores|registrador~1073_combout ;
wire \MUXRegImed|saida_MUX[2]~3_combout ;
wire \ULA|saida[2]~6_combout ;
wire \ROM|memROM~3_combout ;
wire \ROM|memROM~4_combout ;
wire \MUXRegImed|saida_MUX[1]~2_combout ;
wire \BancoRegistradores|registrador~39_q ;
wire \BancoRegistradores|registrador~1067_combout ;
wire \BancoRegistradores|saidaA[1]~1_combout ;
wire \BancoRegistradores|registrador~294_q ;
wire \BancoRegistradores|registrador~38_q ;
wire \BancoRegistradores|registrador~1225_combout ;
wire \BancoRegistradores|registrador~1063_combout ;
wire \BancoRegistradores|registrador~1062_combout ;
wire \BancoRegistradores|saidaA[0]~0_combout ;
wire \ULA|Add0~2 ;
wire \ULA|Add0~5_sumout ;
wire \ULA|Add1~130_cout ;
wire \ULA|Add1~6 ;
wire \ULA|Add1~9_sumout ;
wire \ULA|saida[1]~2_combout ;
wire \ULA|saida[1]~3_combout ;
wire \ULA|saida[1]~4_combout ;
wire \BancoRegistradores|registrador~295_q ;
wire \BancoRegistradores|registrador~1226_combout ;
wire \BancoRegistradores|registrador~1068_combout ;
wire \ULA|Add0~6 ;
wire \ULA|Add0~9_sumout ;
wire \ULA|Add1~10 ;
wire \ULA|Add1~13_sumout ;
wire \ULA|saida[2]~5_combout ;
wire \ULA|saida[2]~7_combout ;
wire \BancoRegistradores|registrador~296_q ;
wire \BancoRegistradores|registrador~1072_combout ;
wire \BancoRegistradores|saidaA[2]~2_combout ;
wire \ULA|Add0~10 ;
wire \ULA|Add0~13_sumout ;
wire \ULA|Add1~14 ;
wire \ULA|Add1~17_sumout ;
wire \ULA|saida[3]~8_combout ;
wire \ULA|saida[3]~9_combout ;
wire \ULA|saida[3]~10_combout ;
wire \BancoRegistradores|registrador~297_q ;
wire \BancoRegistradores|registrador~41DUPLICATE_q ;
wire \BancoRegistradores|registrador~1228_combout ;
wire \BancoRegistradores|registrador~1078_combout ;
wire \MUXRegImed|saida_MUX[3]~4_combout ;
wire \ULA|Add1~18 ;
wire \ULA|Add1~21_sumout ;
wire \ULA|Add0~14 ;
wire \ULA|Add0~17_sumout ;
wire \ULA|saida[4]~11_combout ;
wire \ULA|saida[4]~13_combout ;
wire \BancoRegistradores|registrador~298_q ;
wire \BancoRegistradores|registrador~1229_combout ;
wire \BancoRegistradores|registrador~1083_combout ;
wire \MUXRegImed|saida_MUX[4]~6_combout ;
wire \ULA|Add1~22 ;
wire \ULA|Add1~25_sumout ;
wire \ULA|Add0~18 ;
wire \ULA|Add0~21_sumout ;
wire \ULA|saida[5]~14_combout ;
wire \ULA|saida[5]~16_combout ;
wire \BancoRegistradores|registrador~299_q ;
wire \BancoRegistradores|registrador~1230_combout ;
wire \BancoRegistradores|registrador~1088_combout ;
wire \MUXRegImed|saida_MUX[5]~7_combout ;
wire \ULA|Add0~22 ;
wire \ULA|Add0~25_sumout ;
wire \ULA|Add1~26 ;
wire \ULA|Add1~29_sumout ;
wire \ULA|saida[6]~17_combout ;
wire \ULA|saida[6]~18_combout ;
wire \ULA|saida[6]~19_combout ;
wire \BancoRegistradores|registrador~300_q ;
wire \BancoRegistradores|registrador~1231_combout ;
wire \BancoRegistradores|registrador~1093_combout ;
wire \ULA|Add0~26 ;
wire \ULA|Add0~29_sumout ;
wire \ULA|Add1~30 ;
wire \ULA|Add1~33_sumout ;
wire \ULA|saida[7]~20_combout ;
wire \ULA|saida[7]~21_combout ;
wire \ULA|saida[7]~22_combout ;
wire \BancoRegistradores|registrador~301_q ;
wire \BancoRegistradores|registrador~45DUPLICATE_q ;
wire \BancoRegistradores|registrador~1232_combout ;
wire \BancoRegistradores|registrador~1098_combout ;
wire \ULA|Add0~30 ;
wire \ULA|Add0~33_sumout ;
wire \ULA|Add1~34 ;
wire \ULA|Add1~37_sumout ;
wire \ULA|saida[8]~23_combout ;
wire \ULA|saida[8]~25_combout ;
wire \BancoRegistradores|registrador~302_q ;
wire \BancoRegistradores|registrador~1102_combout ;
wire \BancoRegistradores|saidaA[8]~8_combout ;
wire \ULA|Add0~34 ;
wire \ULA|Add0~37_sumout ;
wire \ULA|Add1~38 ;
wire \ULA|Add1~41_sumout ;
wire \ULA|saida[9]~26_combout ;
wire \ULA|saida[9]~27_combout ;
wire \ULA|saida[9]~28_combout ;
wire \BancoRegistradores|registrador~47DUPLICATE_q ;
wire \BancoRegistradores|registrador~1107_combout ;
wire \BancoRegistradores|saidaA[9]~9_combout ;
wire \ULA|Add0~38 ;
wire \ULA|Add0~41_sumout ;
wire \ULA|Add1~42 ;
wire \ULA|Add1~45_sumout ;
wire \ULA|saida[10]~29_combout ;
wire \ULA|saida[10]~30_combout ;
wire \ULA|saida[10]~31_combout ;
wire \BancoRegistradores|registrador~48_q ;
wire \BancoRegistradores|registrador~1112_combout ;
wire \BancoRegistradores|saidaA[10]~10_combout ;
wire \ULA|Add1~46 ;
wire \ULA|Add1~49_sumout ;
wire \ULA|Add0~42 ;
wire \ULA|Add0~45_sumout ;
wire \ULA|saida[11]~32_combout ;
wire \ULA|saida[11]~34_combout ;
wire \BancoRegistradores|registrador~305_q ;
wire \BancoRegistradores|registrador~1236_combout ;
wire \BancoRegistradores|registrador~1118_combout ;
wire \ULA|Add1~50 ;
wire \ULA|Add1~53_sumout ;
wire \ULA|Add0~46 ;
wire \ULA|Add0~49_sumout ;
wire \ULA|saida[12]~35_combout ;
wire \ULA|saida[12]~37_combout ;
wire \BancoRegistradores|registrador~306_q ;
wire \BancoRegistradores|registrador~50_q ;
wire \BancoRegistradores|registrador~1237_combout ;
wire \BancoRegistradores|registrador~1123_combout ;
wire \ULA|Add0~50 ;
wire \ULA|Add0~53_sumout ;
wire \MUXRegImed|saida_MUX[13]~15_combout ;
wire \ULA|Add1~54 ;
wire \ULA|Add1~57_sumout ;
wire \ULA|saida[13]~38_combout ;
wire \ULA|saida[13]~39_combout ;
wire \ULA|saida[13]~40_combout ;
wire \BancoRegistradores|registrador~307_q ;
wire \BancoRegistradores|registrador~1238_combout ;
wire \BancoRegistradores|registrador~1128_combout ;
wire \ULA|Add0~54 ;
wire \ULA|Add0~57_sumout ;
wire \ULA|Add1~58 ;
wire \ULA|Add1~61_sumout ;
wire \ULA|saida[14]~41_combout ;
wire \ULA|saida[14]~43_combout ;
wire \BancoRegistradores|registrador~308_q ;
wire \BancoRegistradores|registrador~1239_combout ;
wire \BancoRegistradores|registrador~1133_combout ;
wire \MUXRegImed|saida_MUX[14]~16_combout ;
wire \ULA|Add0~58 ;
wire \ULA|Add0~61_sumout ;
wire \ULA|Add1~62 ;
wire \ULA|Add1~65_sumout ;
wire \ULA|saida[15]~44_combout ;
wire \ULA|saida[15]~46_combout ;
wire \BancoRegistradores|registrador~309DUPLICATE_q ;
wire \BancoRegistradores|registrador~53DUPLICATE_q ;
wire \BancoRegistradores|registrador~1137_combout ;
wire \ULA|Add0~62 ;
wire \ULA|Add0~65_sumout ;
wire \ULA|Add1~66 ;
wire \ULA|Add1~69_sumout ;
wire \ULA|saida[16]~47_combout ;
wire \ULA|saida[16]~48_combout ;
wire \ULA|saida[16]~49_combout ;
wire \BancoRegistradores|registrador~54_q ;
wire \BancoRegistradores|registrador~1142_combout ;
wire \BancoRegistradores|saidaA[16]~16_combout ;
wire \ULA|Add0~66 ;
wire \ULA|Add0~69_sumout ;
wire \ULA|Add1~70 ;
wire \ULA|Add1~73_sumout ;
wire \ULA|saida[17]~50_combout ;
wire \ULA|saida[17]~52_combout ;
wire \BancoRegistradores|registrador~311feeder_combout ;
wire \BancoRegistradores|registrador~311_q ;
wire \BancoRegistradores|registrador~55DUPLICATE_q ;
wire \BancoRegistradores|registrador~1147_combout ;
wire \BancoRegistradores|saidaA[17]~17_combout ;
wire \ULA|Add0~70 ;
wire \ULA|Add0~73_sumout ;
wire \ULA|Add1~74 ;
wire \ULA|Add1~77_sumout ;
wire \ULA|saida[18]~53_combout ;
wire \ULA|saida[18]~55_combout ;
wire \BancoRegistradores|registrador~312_q ;
wire \BancoRegistradores|registrador~1243_combout ;
wire \BancoRegistradores|registrador~1153_combout ;
wire \ULA|Add1~78 ;
wire \ULA|Add1~81_sumout ;
wire \ULA|Add0~74 ;
wire \ULA|Add0~77_sumout ;
wire \ULA|saida[19]~56_combout ;
wire \ULA|saida[19]~58_combout ;
wire \BancoRegistradores|registrador~313_q ;
wire \BancoRegistradores|registrador~1244_combout ;
wire \BancoRegistradores|registrador~1158_combout ;
wire \ULA|Add1~82 ;
wire \ULA|Add1~85_sumout ;
wire \ULA|Add0~78 ;
wire \ULA|Add0~81_sumout ;
wire \ULA|saida[20]~59_combout ;
wire \ULA|saida[20]~61_combout ;
wire \BancoRegistradores|registrador~58_q ;
wire \BancoRegistradores|registrador~314DUPLICATE_q ;
wire \BancoRegistradores|registrador~1162_combout ;
wire \BancoRegistradores|saidaA[20]~20_combout ;
wire \ULA|Add0~82 ;
wire \ULA|Add0~85_sumout ;
wire \ULA|Add1~86 ;
wire \ULA|Add1~89_sumout ;
wire \ULA|saida[21]~62_combout ;
wire \ULA|saida[21]~64_combout ;
wire \BancoRegistradores|registrador~59_q ;
wire \BancoRegistradores|registrador~1167_combout ;
wire \BancoRegistradores|saidaA[21]~21_combout ;
wire \ULA|Add0~86 ;
wire \ULA|Add0~89_sumout ;
wire \ULA|Add1~90 ;
wire \ULA|Add1~93_sumout ;
wire \ULA|saida[22]~65_combout ;
wire \ULA|saida[22]~67_combout ;
wire \BancoRegistradores|registrador~316_q ;
wire \BancoRegistradores|registrador~1247_combout ;
wire \BancoRegistradores|registrador~1173_combout ;
wire \ULA|Add0~90 ;
wire \ULA|Add0~93_sumout ;
wire \ULA|Add1~94 ;
wire \ULA|Add1~97_sumout ;
wire \ULA|saida[23]~68_combout ;
wire \ULA|saida[23]~70_combout ;
wire \BancoRegistradores|registrador~317_q ;
wire \BancoRegistradores|registrador~1248_combout ;
wire \BancoRegistradores|registrador~1178_combout ;
wire \ULA|Add0~94 ;
wire \ULA|Add0~97_sumout ;
wire \ULA|Add1~98 ;
wire \ULA|Add1~101_sumout ;
wire \ULA|saida[24]~71_combout ;
wire \ULA|saida[24]~73_combout ;
wire \BancoRegistradores|registrador~318_q ;
wire \BancoRegistradores|registrador~1249_combout ;
wire \BancoRegistradores|registrador~1183_combout ;
wire \ULA|Add0~98 ;
wire \ULA|Add0~101_sumout ;
wire \ULA|Add1~102 ;
wire \ULA|Add1~105_sumout ;
wire \ULA|saida[25]~74_combout ;
wire \ULA|saida[25]~76_combout ;
wire \BancoRegistradores|registrador~319_q ;
wire \BancoRegistradores|registrador~1250_combout ;
wire \BancoRegistradores|registrador~1188_combout ;
wire \ULA|Add1~106 ;
wire \ULA|Add1~109_sumout ;
wire \ULA|Add0~102 ;
wire \ULA|Add0~105_sumout ;
wire \ULA|saida[26]~77_combout ;
wire \ULA|saida[26]~79_combout ;
wire \BancoRegistradores|registrador~320_q ;
wire \BancoRegistradores|registrador~1251_combout ;
wire \BancoRegistradores|registrador~1193_combout ;
wire \ULA|Add1~110 ;
wire \ULA|Add1~113_sumout ;
wire \ULA|Add0~106 ;
wire \ULA|Add0~109_sumout ;
wire \ULA|saida[27]~80_combout ;
wire \ULA|saida[27]~82_combout ;
wire \BancoRegistradores|registrador~321_q ;
wire \BancoRegistradores|registrador~1252_combout ;
wire \BancoRegistradores|registrador~1198_combout ;
wire \ULA|Add1~114 ;
wire \ULA|Add1~117_sumout ;
wire \ULA|Add0~110 ;
wire \ULA|Add0~113_sumout ;
wire \ULA|saida[28]~83_combout ;
wire \ULA|saida[28]~85_combout ;
wire \BancoRegistradores|registrador~66_q ;
wire \BancoRegistradores|registrador~1253_combout ;
wire \BancoRegistradores|registrador~1203_combout ;
wire \ULA|Add0~114 ;
wire \ULA|Add0~117_sumout ;
wire \ULA|Add1~118 ;
wire \ULA|Add1~121_sumout ;
wire \ULA|saida[29]~86_combout ;
wire \ULA|saida[29]~87_combout ;
wire \ULA|saida[29]~88_combout ;
wire \BancoRegistradores|registrador~323_q ;
wire \BancoRegistradores|registrador~67_q ;
wire \BancoRegistradores|registrador~1254_combout ;
wire \BancoRegistradores|registrador~1208_combout ;
wire \ULA|Add1~122 ;
wire \ULA|Add1~125_sumout ;
wire \ULA|Add0~118 ;
wire \ULA|Add0~121_sumout ;
wire \ULA|saida[30]~89_combout ;
wire \ULA|Equal8~18_combout ;
wire \ULA|Equal8~6_combout ;
wire \ULA|Equal8~19_combout ;
wire \ULA|Equal8~0_combout ;
wire \ULA|Equal8~1_combout ;
wire \ULA|Equal8~2_combout ;
wire \ULA|Equal8~3_combout ;
wire \ULA|Equal8~4_combout ;
wire \ULA|Equal8~5_combout ;
wire \ULA|Equal8~16_combout ;
wire \BancoRegistradores|registrador~69_q ;
wire \BancoRegistradores|registrador~1256_combout ;
wire \BancoRegistradores|registrador~1218_combout ;
wire \MUXRegImed|saida_MUX[31]~33_combout ;
wire \ULA|Add1~126 ;
wire \ULA|Add1~1_sumout ;
wire \ULA|Add0~122 ;
wire \ULA|Add0~125_sumout ;
wire \ULA|saida[31]~92_combout ;
wire \ULA|saida[31]~94_combout ;
wire \BancoRegistradores|registrador~325_q ;
wire \BancoRegistradores|registrador~1217_combout ;
wire \BancoRegistradores|saidaA[31]~31_combout ;
wire \ULA|saida[31]~93_combout ;
wire \ULA|Equal8~10_combout ;
wire \ULA|Equal8~11_combout ;
wire \ULA|Equal8~20_combout ;
wire \ULA|Equal8~8_combout ;
wire \ULA|Equal8~9_combout ;
wire \ULA|saida[17]~0_combout ;
wire \ULA|Equal8~12_combout ;
wire \ULA|Equal8~17_combout ;
wire \somaQuatro|Add0~22 ;
wire \somaQuatro|Add0~5_sumout ;
wire \somaQuatro|Add0~13_sumout ;
wire \somaSHIFT|Add0~2 ;
wire \somaSHIFT|Add0~6 ;
wire \somaSHIFT|Add0~10 ;
wire \somaSHIFT|Add0~14 ;
wire \somaSHIFT|Add0~17_sumout ;
wire \MUXFETCH|saida_MUX[6]~1_combout ;
wire \ROM|memROM~8_combout ;
wire \MUXFETCH|saida_MUX[2]~2_combout ;
wire \somaQuatro|Add0~10 ;
wire \somaQuatro|Add0~14 ;
wire \somaQuatro|Add0~17_sumout ;
wire \somaSHIFT|Add0~9_sumout ;
wire \ULA|Equal8~7_combout ;
wire \ULA|Equal8~13_combout ;
wire \ULA|Equal8~14_combout ;
wire \MUXFETCH|saida_MUX[4]~4_combout ;
wire \somaQuatro|Add0~18 ;
wire \somaQuatro|Add0~21_sumout ;
wire \somaSHIFT|Add0~13_sumout ;
wire \MUXFETCH|saida_MUX[5]~5_combout ;
wire \PC|DOUT[5]~DUPLICATE_q ;
wire \UC|Equal9~0_combout ;
wire \somaSHIFT|Add0~5_sumout ;
wire \MUXFETCH|saida_MUX[3]~3_combout ;
wire \ROM|memROM~9_combout ;
wire \UC|Equal7~0_combout ;
wire \somaQuatro|Add0~6 ;
wire \somaQuatro|Add0~1_sumout ;
wire \somaSHIFT|Add0~18 ;
wire \somaSHIFT|Add0~21_sumout ;
wire \MUXFETCH|saida_MUX[7]~0_combout ;
wire \PC|DOUT[7]~DUPLICATE_q ;
wire \BancoRegistradores|Equal0~0_combout ;
wire \MUXRegImed|saida_MUX[0]~1_combout ;
wire \ULA|Add1~5_sumout ;
wire \ULA|Add0~1_sumout ;
wire \ULA|saida[0]~97_combout ;
wire \ULA|saida[0]~1_combout ;
wire \somaQuatro|Add0~2 ;
wire \somaQuatro|Add0~25_sumout ;
wire \somaSHIFT|Add0~22 ;
wire \somaSHIFT|Add0~25_sumout ;
wire \MUXFETCH|saida_MUX[8]~6_combout ;
wire \somaQuatro|Add0~26 ;
wire \somaQuatro|Add0~29_sumout ;
wire \somaSHIFT|Add0~26 ;
wire \somaSHIFT|Add0~29_sumout ;
wire \MUXFETCH|saida_MUX[9]~7_combout ;
wire \somaQuatro|Add0~30 ;
wire \somaQuatro|Add0~33_sumout ;
wire \somaSHIFT|Add0~30 ;
wire \somaSHIFT|Add0~33_sumout ;
wire \MUXFETCH|saida_MUX[10]~8_combout ;
wire \somaQuatro|Add0~34 ;
wire \somaQuatro|Add0~37_sumout ;
wire \somaSHIFT|Add0~34 ;
wire \somaSHIFT|Add0~37_sumout ;
wire \MUXFETCH|saida_MUX[11]~9_combout ;
wire \somaQuatro|Add0~38 ;
wire \somaQuatro|Add0~41_sumout ;
wire \somaSHIFT|Add0~38 ;
wire \somaSHIFT|Add0~41_sumout ;
wire \MUXFETCH|saida_MUX[12]~10_combout ;
wire \somaQuatro|Add0~42 ;
wire \somaQuatro|Add0~45_sumout ;
wire \somaSHIFT|Add0~42 ;
wire \somaSHIFT|Add0~45_sumout ;
wire \MUXFETCH|saida_MUX[13]~11_combout ;
wire \PC|DOUT[13]~DUPLICATE_q ;
wire \somaQuatro|Add0~46 ;
wire \somaQuatro|Add0~49_sumout ;
wire \somaSHIFT|Add0~46 ;
wire \somaSHIFT|Add0~49_sumout ;
wire \MUXFETCH|saida_MUX[14]~12_combout ;
wire \somaQuatro|Add0~50 ;
wire \somaQuatro|Add0~53_sumout ;
wire \somaSHIFT|Add0~50 ;
wire \somaSHIFT|Add0~53_sumout ;
wire \MUXFETCH|saida_MUX[15]~13_combout ;
wire \somaQuatro|Add0~54 ;
wire \somaQuatro|Add0~57_sumout ;
wire \somaSHIFT|Add0~54 ;
wire \somaSHIFT|Add0~57_sumout ;
wire \MUXFETCH|saida_MUX[16]~14_combout ;
wire \somaQuatro|Add0~58 ;
wire \somaQuatro|Add0~61_sumout ;
wire \somaSHIFT|Add0~58 ;
wire \somaSHIFT|Add0~61_sumout ;
wire \MUXFETCH|saida_MUX[17]~15_combout ;
wire \somaQuatro|Add0~62 ;
wire \somaQuatro|Add0~65_sumout ;
wire \somaSHIFT|Add0~62 ;
wire \somaSHIFT|Add0~65_sumout ;
wire \MUXFETCH|saida_MUX[18]~16_combout ;
wire \somaQuatro|Add0~66 ;
wire \somaQuatro|Add0~69_sumout ;
wire \somaSHIFT|Add0~66 ;
wire \somaSHIFT|Add0~69_sumout ;
wire \MUXFETCH|saida_MUX[19]~17_combout ;
wire \somaQuatro|Add0~70 ;
wire \somaQuatro|Add0~73_sumout ;
wire \somaSHIFT|Add0~70 ;
wire \somaSHIFT|Add0~73_sumout ;
wire \MUXFETCH|saida_MUX[20]~18_combout ;
wire \somaQuatro|Add0~74 ;
wire \somaQuatro|Add0~77_sumout ;
wire \somaSHIFT|Add0~74 ;
wire \somaSHIFT|Add0~77_sumout ;
wire \MUXFETCH|saida_MUX[21]~19_combout ;
wire \PC|DOUT[22]~DUPLICATE_q ;
wire \somaQuatro|Add0~78 ;
wire \somaQuatro|Add0~81_sumout ;
wire \somaSHIFT|Add0~78 ;
wire \somaSHIFT|Add0~81_sumout ;
wire \MUXFETCH|saida_MUX[22]~20_combout ;
wire \somaQuatro|Add0~82 ;
wire \somaQuatro|Add0~85_sumout ;
wire \somaSHIFT|Add0~82 ;
wire \somaSHIFT|Add0~85_sumout ;
wire \MUXFETCH|saida_MUX[23]~21_combout ;
wire \somaQuatro|Add0~86 ;
wire \somaQuatro|Add0~89_sumout ;
wire \somaSHIFT|Add0~86 ;
wire \somaSHIFT|Add0~89_sumout ;
wire \MUXFETCH|saida_MUX[24]~22_combout ;
wire \somaQuatro|Add0~90 ;
wire \somaQuatro|Add0~93_sumout ;
wire \somaSHIFT|Add0~90 ;
wire \somaSHIFT|Add0~93_sumout ;
wire \MUXFETCH|saida_MUX[25]~23_combout ;
wire \PC|DOUT[26]~DUPLICATE_q ;
wire \somaQuatro|Add0~94 ;
wire \somaQuatro|Add0~97_sumout ;
wire \somaSHIFT|Add0~94 ;
wire \somaSHIFT|Add0~97_sumout ;
wire \MUXFETCH|saida_MUX[26]~24_combout ;
wire \somaQuatro|Add0~98 ;
wire \somaQuatro|Add0~101_sumout ;
wire \somaSHIFT|Add0~98 ;
wire \somaSHIFT|Add0~101_sumout ;
wire \MUXFETCH|saida_MUX[27]~25_combout ;
wire \PC|DOUT[27]~DUPLICATE_q ;
wire \somaQuatro|Add0~102 ;
wire \somaQuatro|Add0~105_sumout ;
wire \somaSHIFT|Add0~102 ;
wire \somaSHIFT|Add0~105_sumout ;
wire \MUXFETCH|saida_MUX[28]~26_combout ;
wire \somaQuatro|Add0~106 ;
wire \somaQuatro|Add0~109_sumout ;
wire \somaSHIFT|Add0~106 ;
wire \somaSHIFT|Add0~109_sumout ;
wire \MUXFETCH|saida_MUX[29]~27_combout ;
wire \somaQuatro|Add0~110 ;
wire \somaQuatro|Add0~113_sumout ;
wire \somaSHIFT|Add0~110 ;
wire \somaSHIFT|Add0~113_sumout ;
wire \MUXFETCH|saida_MUX[30]~28_combout ;
wire \somaQuatro|Add0~114 ;
wire \somaQuatro|Add0~117_sumout ;
wire \somaSHIFT|Add0~114 ;
wire \somaSHIFT|Add0~117_sumout ;
wire \MUXFETCH|saida_MUX[31]~29_combout ;
wire \somaSHIFT|Add0~1_sumout ;
wire \ULA|Equal8~15_combout ;
wire \andCONTROLEZEROSignal~combout ;
wire [31:0] \PC|DOUT ;


// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \ULAout[0]~output (
	.i(\ULA|saida[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[0]),
	.obar());
// synopsys translate_off
defparam \ULAout[0]~output .bus_hold = "false";
defparam \ULAout[0]~output .open_drain_output = "false";
defparam \ULAout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N2
cyclonev_io_obuf \ULAout[1]~output (
	.i(\ULA|saida[1]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[1]),
	.obar());
// synopsys translate_off
defparam \ULAout[1]~output .bus_hold = "false";
defparam \ULAout[1]~output .open_drain_output = "false";
defparam \ULAout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cyclonev_io_obuf \ULAout[2]~output (
	.i(\ULA|saida[2]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[2]),
	.obar());
// synopsys translate_off
defparam \ULAout[2]~output .bus_hold = "false";
defparam \ULAout[2]~output .open_drain_output = "false";
defparam \ULAout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \ULAout[3]~output (
	.i(\ULA|saida[3]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[3]),
	.obar());
// synopsys translate_off
defparam \ULAout[3]~output .bus_hold = "false";
defparam \ULAout[3]~output .open_drain_output = "false";
defparam \ULAout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \ULAout[4]~output (
	.i(\ULA|saida[4]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[4]),
	.obar());
// synopsys translate_off
defparam \ULAout[4]~output .bus_hold = "false";
defparam \ULAout[4]~output .open_drain_output = "false";
defparam \ULAout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N19
cyclonev_io_obuf \ULAout[5]~output (
	.i(\ULA|saida[5]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[5]),
	.obar());
// synopsys translate_off
defparam \ULAout[5]~output .bus_hold = "false";
defparam \ULAout[5]~output .open_drain_output = "false";
defparam \ULAout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N19
cyclonev_io_obuf \ULAout[6]~output (
	.i(\ULA|saida[6]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[6]),
	.obar());
// synopsys translate_off
defparam \ULAout[6]~output .bus_hold = "false";
defparam \ULAout[6]~output .open_drain_output = "false";
defparam \ULAout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N2
cyclonev_io_obuf \ULAout[7]~output (
	.i(\ULA|saida[7]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[7]),
	.obar());
// synopsys translate_off
defparam \ULAout[7]~output .bus_hold = "false";
defparam \ULAout[7]~output .open_drain_output = "false";
defparam \ULAout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N93
cyclonev_io_obuf \ULAout[8]~output (
	.i(\ULA|saida[8]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[8]),
	.obar());
// synopsys translate_off
defparam \ULAout[8]~output .bus_hold = "false";
defparam \ULAout[8]~output .open_drain_output = "false";
defparam \ULAout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \ULAout[9]~output (
	.i(\ULA|saida[9]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[9]),
	.obar());
// synopsys translate_off
defparam \ULAout[9]~output .bus_hold = "false";
defparam \ULAout[9]~output .open_drain_output = "false";
defparam \ULAout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \ULAout[10]~output (
	.i(\ULA|saida[10]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[10]),
	.obar());
// synopsys translate_off
defparam \ULAout[10]~output .bus_hold = "false";
defparam \ULAout[10]~output .open_drain_output = "false";
defparam \ULAout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \ULAout[11]~output (
	.i(\ULA|saida[11]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[11]),
	.obar());
// synopsys translate_off
defparam \ULAout[11]~output .bus_hold = "false";
defparam \ULAout[11]~output .open_drain_output = "false";
defparam \ULAout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \ULAout[12]~output (
	.i(\ULA|saida[12]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[12]),
	.obar());
// synopsys translate_off
defparam \ULAout[12]~output .bus_hold = "false";
defparam \ULAout[12]~output .open_drain_output = "false";
defparam \ULAout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \ULAout[13]~output (
	.i(\ULA|saida[13]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[13]),
	.obar());
// synopsys translate_off
defparam \ULAout[13]~output .bus_hold = "false";
defparam \ULAout[13]~output .open_drain_output = "false";
defparam \ULAout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \ULAout[14]~output (
	.i(\ULA|saida[14]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[14]),
	.obar());
// synopsys translate_off
defparam \ULAout[14]~output .bus_hold = "false";
defparam \ULAout[14]~output .open_drain_output = "false";
defparam \ULAout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \ULAout[15]~output (
	.i(\ULA|saida[15]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[15]),
	.obar());
// synopsys translate_off
defparam \ULAout[15]~output .bus_hold = "false";
defparam \ULAout[15]~output .open_drain_output = "false";
defparam \ULAout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \ULAout[16]~output (
	.i(\ULA|saida[16]~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[16]),
	.obar());
// synopsys translate_off
defparam \ULAout[16]~output .bus_hold = "false";
defparam \ULAout[16]~output .open_drain_output = "false";
defparam \ULAout[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \ULAout[17]~output (
	.i(\ULA|saida[17]~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[17]),
	.obar());
// synopsys translate_off
defparam \ULAout[17]~output .bus_hold = "false";
defparam \ULAout[17]~output .open_drain_output = "false";
defparam \ULAout[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \ULAout[18]~output (
	.i(\ULA|saida[18]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[18]),
	.obar());
// synopsys translate_off
defparam \ULAout[18]~output .bus_hold = "false";
defparam \ULAout[18]~output .open_drain_output = "false";
defparam \ULAout[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \ULAout[19]~output (
	.i(\ULA|saida[19]~58_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[19]),
	.obar());
// synopsys translate_off
defparam \ULAout[19]~output .bus_hold = "false";
defparam \ULAout[19]~output .open_drain_output = "false";
defparam \ULAout[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \ULAout[20]~output (
	.i(\ULA|saida[20]~61_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[20]),
	.obar());
// synopsys translate_off
defparam \ULAout[20]~output .bus_hold = "false";
defparam \ULAout[20]~output .open_drain_output = "false";
defparam \ULAout[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \ULAout[21]~output (
	.i(\ULA|saida[21]~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[21]),
	.obar());
// synopsys translate_off
defparam \ULAout[21]~output .bus_hold = "false";
defparam \ULAout[21]~output .open_drain_output = "false";
defparam \ULAout[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N36
cyclonev_io_obuf \ULAout[22]~output (
	.i(\ULA|saida[22]~67_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[22]),
	.obar());
// synopsys translate_off
defparam \ULAout[22]~output .bus_hold = "false";
defparam \ULAout[22]~output .open_drain_output = "false";
defparam \ULAout[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \ULAout[23]~output (
	.i(\ULA|saida[23]~70_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[23]),
	.obar());
// synopsys translate_off
defparam \ULAout[23]~output .bus_hold = "false";
defparam \ULAout[23]~output .open_drain_output = "false";
defparam \ULAout[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \ULAout[24]~output (
	.i(\ULA|saida[24]~73_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[24]),
	.obar());
// synopsys translate_off
defparam \ULAout[24]~output .bus_hold = "false";
defparam \ULAout[24]~output .open_drain_output = "false";
defparam \ULAout[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N59
cyclonev_io_obuf \ULAout[25]~output (
	.i(\ULA|saida[25]~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[25]),
	.obar());
// synopsys translate_off
defparam \ULAout[25]~output .bus_hold = "false";
defparam \ULAout[25]~output .open_drain_output = "false";
defparam \ULAout[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \ULAout[26]~output (
	.i(\ULA|saida[26]~79_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[26]),
	.obar());
// synopsys translate_off
defparam \ULAout[26]~output .bus_hold = "false";
defparam \ULAout[26]~output .open_drain_output = "false";
defparam \ULAout[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \ULAout[27]~output (
	.i(\ULA|saida[27]~82_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[27]),
	.obar());
// synopsys translate_off
defparam \ULAout[27]~output .bus_hold = "false";
defparam \ULAout[27]~output .open_drain_output = "false";
defparam \ULAout[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \ULAout[28]~output (
	.i(\ULA|saida[28]~85_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[28]),
	.obar());
// synopsys translate_off
defparam \ULAout[28]~output .bus_hold = "false";
defparam \ULAout[28]~output .open_drain_output = "false";
defparam \ULAout[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \ULAout[29]~output (
	.i(\ULA|saida[29]~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[29]),
	.obar());
// synopsys translate_off
defparam \ULAout[29]~output .bus_hold = "false";
defparam \ULAout[29]~output .open_drain_output = "false";
defparam \ULAout[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \ULAout[30]~output (
	.i(\ULA|saida[30]~91_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[30]),
	.obar());
// synopsys translate_off
defparam \ULAout[30]~output .bus_hold = "false";
defparam \ULAout[30]~output .open_drain_output = "false";
defparam \ULAout[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \ULAout[31]~output (
	.i(\ULA|saida[31]~94_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[31]),
	.obar());
// synopsys translate_off
defparam \ULAout[31]~output .bus_hold = "false";
defparam \ULAout[31]~output .open_drain_output = "false";
defparam \ULAout[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N36
cyclonev_io_obuf \PCout[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[0]),
	.obar());
// synopsys translate_off
defparam \PCout[0]~output .bus_hold = "false";
defparam \PCout[0]~output .open_drain_output = "false";
defparam \PCout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N53
cyclonev_io_obuf \PCout[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[1]),
	.obar());
// synopsys translate_off
defparam \PCout[1]~output .bus_hold = "false";
defparam \PCout[1]~output .open_drain_output = "false";
defparam \PCout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \PCout[2]~output (
	.i(\PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[2]),
	.obar());
// synopsys translate_off
defparam \PCout[2]~output .bus_hold = "false";
defparam \PCout[2]~output .open_drain_output = "false";
defparam \PCout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N56
cyclonev_io_obuf \PCout[3]~output (
	.i(\PC|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[3]),
	.obar());
// synopsys translate_off
defparam \PCout[3]~output .bus_hold = "false";
defparam \PCout[3]~output .open_drain_output = "false";
defparam \PCout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \PCout[4]~output (
	.i(\PC|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[4]),
	.obar());
// synopsys translate_off
defparam \PCout[4]~output .bus_hold = "false";
defparam \PCout[4]~output .open_drain_output = "false";
defparam \PCout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \PCout[5]~output (
	.i(\PC|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[5]),
	.obar());
// synopsys translate_off
defparam \PCout[5]~output .bus_hold = "false";
defparam \PCout[5]~output .open_drain_output = "false";
defparam \PCout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \PCout[6]~output (
	.i(\PC|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[6]),
	.obar());
// synopsys translate_off
defparam \PCout[6]~output .bus_hold = "false";
defparam \PCout[6]~output .open_drain_output = "false";
defparam \PCout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \PCout[7]~output (
	.i(\PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[7]),
	.obar());
// synopsys translate_off
defparam \PCout[7]~output .bus_hold = "false";
defparam \PCout[7]~output .open_drain_output = "false";
defparam \PCout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \PCout[8]~output (
	.i(\PC|DOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[8]),
	.obar());
// synopsys translate_off
defparam \PCout[8]~output .bus_hold = "false";
defparam \PCout[8]~output .open_drain_output = "false";
defparam \PCout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \PCout[9]~output (
	.i(\PC|DOUT [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[9]),
	.obar());
// synopsys translate_off
defparam \PCout[9]~output .bus_hold = "false";
defparam \PCout[9]~output .open_drain_output = "false";
defparam \PCout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \PCout[10]~output (
	.i(\PC|DOUT [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[10]),
	.obar());
// synopsys translate_off
defparam \PCout[10]~output .bus_hold = "false";
defparam \PCout[10]~output .open_drain_output = "false";
defparam \PCout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \PCout[11]~output (
	.i(\PC|DOUT [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[11]),
	.obar());
// synopsys translate_off
defparam \PCout[11]~output .bus_hold = "false";
defparam \PCout[11]~output .open_drain_output = "false";
defparam \PCout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \PCout[12]~output (
	.i(\PC|DOUT [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[12]),
	.obar());
// synopsys translate_off
defparam \PCout[12]~output .bus_hold = "false";
defparam \PCout[12]~output .open_drain_output = "false";
defparam \PCout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \PCout[13]~output (
	.i(\PC|DOUT[13]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[13]),
	.obar());
// synopsys translate_off
defparam \PCout[13]~output .bus_hold = "false";
defparam \PCout[13]~output .open_drain_output = "false";
defparam \PCout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \PCout[14]~output (
	.i(\PC|DOUT [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[14]),
	.obar());
// synopsys translate_off
defparam \PCout[14]~output .bus_hold = "false";
defparam \PCout[14]~output .open_drain_output = "false";
defparam \PCout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \PCout[15]~output (
	.i(\PC|DOUT [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[15]),
	.obar());
// synopsys translate_off
defparam \PCout[15]~output .bus_hold = "false";
defparam \PCout[15]~output .open_drain_output = "false";
defparam \PCout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \PCout[16]~output (
	.i(\PC|DOUT [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[16]),
	.obar());
// synopsys translate_off
defparam \PCout[16]~output .bus_hold = "false";
defparam \PCout[16]~output .open_drain_output = "false";
defparam \PCout[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \PCout[17]~output (
	.i(\PC|DOUT [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[17]),
	.obar());
// synopsys translate_off
defparam \PCout[17]~output .bus_hold = "false";
defparam \PCout[17]~output .open_drain_output = "false";
defparam \PCout[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \PCout[18]~output (
	.i(\PC|DOUT [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[18]),
	.obar());
// synopsys translate_off
defparam \PCout[18]~output .bus_hold = "false";
defparam \PCout[18]~output .open_drain_output = "false";
defparam \PCout[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \PCout[19]~output (
	.i(\PC|DOUT [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[19]),
	.obar());
// synopsys translate_off
defparam \PCout[19]~output .bus_hold = "false";
defparam \PCout[19]~output .open_drain_output = "false";
defparam \PCout[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \PCout[20]~output (
	.i(\PC|DOUT [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[20]),
	.obar());
// synopsys translate_off
defparam \PCout[20]~output .bus_hold = "false";
defparam \PCout[20]~output .open_drain_output = "false";
defparam \PCout[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \PCout[21]~output (
	.i(\PC|DOUT [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[21]),
	.obar());
// synopsys translate_off
defparam \PCout[21]~output .bus_hold = "false";
defparam \PCout[21]~output .open_drain_output = "false";
defparam \PCout[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \PCout[22]~output (
	.i(\PC|DOUT [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[22]),
	.obar());
// synopsys translate_off
defparam \PCout[22]~output .bus_hold = "false";
defparam \PCout[22]~output .open_drain_output = "false";
defparam \PCout[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \PCout[23]~output (
	.i(\PC|DOUT [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[23]),
	.obar());
// synopsys translate_off
defparam \PCout[23]~output .bus_hold = "false";
defparam \PCout[23]~output .open_drain_output = "false";
defparam \PCout[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \PCout[24]~output (
	.i(\PC|DOUT [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[24]),
	.obar());
// synopsys translate_off
defparam \PCout[24]~output .bus_hold = "false";
defparam \PCout[24]~output .open_drain_output = "false";
defparam \PCout[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \PCout[25]~output (
	.i(\PC|DOUT [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[25]),
	.obar());
// synopsys translate_off
defparam \PCout[25]~output .bus_hold = "false";
defparam \PCout[25]~output .open_drain_output = "false";
defparam \PCout[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \PCout[26]~output (
	.i(\PC|DOUT [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[26]),
	.obar());
// synopsys translate_off
defparam \PCout[26]~output .bus_hold = "false";
defparam \PCout[26]~output .open_drain_output = "false";
defparam \PCout[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \PCout[27]~output (
	.i(\PC|DOUT[27]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[27]),
	.obar());
// synopsys translate_off
defparam \PCout[27]~output .bus_hold = "false";
defparam \PCout[27]~output .open_drain_output = "false";
defparam \PCout[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \PCout[28]~output (
	.i(\PC|DOUT [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[28]),
	.obar());
// synopsys translate_off
defparam \PCout[28]~output .bus_hold = "false";
defparam \PCout[28]~output .open_drain_output = "false";
defparam \PCout[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \PCout[29]~output (
	.i(\PC|DOUT [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[29]),
	.obar());
// synopsys translate_off
defparam \PCout[29]~output .bus_hold = "false";
defparam \PCout[29]~output .open_drain_output = "false";
defparam \PCout[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \PCout[30]~output (
	.i(\PC|DOUT [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[30]),
	.obar());
// synopsys translate_off
defparam \PCout[30]~output .bus_hold = "false";
defparam \PCout[30]~output .open_drain_output = "false";
defparam \PCout[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \PCout[31]~output (
	.i(\PC|DOUT [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[31]),
	.obar());
// synopsys translate_off
defparam \PCout[31]~output .bus_hold = "false";
defparam \PCout[31]~output .open_drain_output = "false";
defparam \PCout[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N36
cyclonev_io_obuf \MuxBEQout[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[0]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[0]~output .bus_hold = "false";
defparam \MuxBEQout[0]~output .open_drain_output = "false";
defparam \MuxBEQout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \MuxBEQout[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[1]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[1]~output .bus_hold = "false";
defparam \MuxBEQout[1]~output .open_drain_output = "false";
defparam \MuxBEQout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \MuxBEQout[2]~output (
	.i(\somaSHIFT|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[2]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[2]~output .bus_hold = "false";
defparam \MuxBEQout[2]~output .open_drain_output = "false";
defparam \MuxBEQout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \MuxBEQout[3]~output (
	.i(\somaSHIFT|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[3]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[3]~output .bus_hold = "false";
defparam \MuxBEQout[3]~output .open_drain_output = "false";
defparam \MuxBEQout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \MuxBEQout[4]~output (
	.i(\somaSHIFT|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[4]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[4]~output .bus_hold = "false";
defparam \MuxBEQout[4]~output .open_drain_output = "false";
defparam \MuxBEQout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \MuxBEQout[5]~output (
	.i(\somaSHIFT|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[5]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[5]~output .bus_hold = "false";
defparam \MuxBEQout[5]~output .open_drain_output = "false";
defparam \MuxBEQout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \MuxBEQout[6]~output (
	.i(\somaSHIFT|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[6]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[6]~output .bus_hold = "false";
defparam \MuxBEQout[6]~output .open_drain_output = "false";
defparam \MuxBEQout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \MuxBEQout[7]~output (
	.i(\somaSHIFT|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[7]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[7]~output .bus_hold = "false";
defparam \MuxBEQout[7]~output .open_drain_output = "false";
defparam \MuxBEQout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \MuxBEQout[8]~output (
	.i(\somaSHIFT|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[8]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[8]~output .bus_hold = "false";
defparam \MuxBEQout[8]~output .open_drain_output = "false";
defparam \MuxBEQout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \MuxBEQout[9]~output (
	.i(\somaSHIFT|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[9]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[9]~output .bus_hold = "false";
defparam \MuxBEQout[9]~output .open_drain_output = "false";
defparam \MuxBEQout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \MuxBEQout[10]~output (
	.i(\somaSHIFT|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[10]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[10]~output .bus_hold = "false";
defparam \MuxBEQout[10]~output .open_drain_output = "false";
defparam \MuxBEQout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \MuxBEQout[11]~output (
	.i(\somaSHIFT|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[11]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[11]~output .bus_hold = "false";
defparam \MuxBEQout[11]~output .open_drain_output = "false";
defparam \MuxBEQout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \MuxBEQout[12]~output (
	.i(\somaSHIFT|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[12]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[12]~output .bus_hold = "false";
defparam \MuxBEQout[12]~output .open_drain_output = "false";
defparam \MuxBEQout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \MuxBEQout[13]~output (
	.i(\somaSHIFT|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[13]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[13]~output .bus_hold = "false";
defparam \MuxBEQout[13]~output .open_drain_output = "false";
defparam \MuxBEQout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \MuxBEQout[14]~output (
	.i(\somaSHIFT|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[14]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[14]~output .bus_hold = "false";
defparam \MuxBEQout[14]~output .open_drain_output = "false";
defparam \MuxBEQout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \MuxBEQout[15]~output (
	.i(\somaSHIFT|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[15]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[15]~output .bus_hold = "false";
defparam \MuxBEQout[15]~output .open_drain_output = "false";
defparam \MuxBEQout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclonev_io_obuf \MuxBEQout[16]~output (
	.i(\somaSHIFT|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[16]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[16]~output .bus_hold = "false";
defparam \MuxBEQout[16]~output .open_drain_output = "false";
defparam \MuxBEQout[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \MuxBEQout[17]~output (
	.i(\somaSHIFT|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[17]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[17]~output .bus_hold = "false";
defparam \MuxBEQout[17]~output .open_drain_output = "false";
defparam \MuxBEQout[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \MuxBEQout[18]~output (
	.i(\somaSHIFT|Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[18]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[18]~output .bus_hold = "false";
defparam \MuxBEQout[18]~output .open_drain_output = "false";
defparam \MuxBEQout[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \MuxBEQout[19]~output (
	.i(\somaSHIFT|Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[19]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[19]~output .bus_hold = "false";
defparam \MuxBEQout[19]~output .open_drain_output = "false";
defparam \MuxBEQout[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \MuxBEQout[20]~output (
	.i(\somaSHIFT|Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[20]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[20]~output .bus_hold = "false";
defparam \MuxBEQout[20]~output .open_drain_output = "false";
defparam \MuxBEQout[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \MuxBEQout[21]~output (
	.i(\somaSHIFT|Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[21]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[21]~output .bus_hold = "false";
defparam \MuxBEQout[21]~output .open_drain_output = "false";
defparam \MuxBEQout[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N59
cyclonev_io_obuf \MuxBEQout[22]~output (
	.i(\somaSHIFT|Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[22]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[22]~output .bus_hold = "false";
defparam \MuxBEQout[22]~output .open_drain_output = "false";
defparam \MuxBEQout[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \MuxBEQout[23]~output (
	.i(\somaSHIFT|Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[23]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[23]~output .bus_hold = "false";
defparam \MuxBEQout[23]~output .open_drain_output = "false";
defparam \MuxBEQout[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \MuxBEQout[24]~output (
	.i(\somaSHIFT|Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[24]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[24]~output .bus_hold = "false";
defparam \MuxBEQout[24]~output .open_drain_output = "false";
defparam \MuxBEQout[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \MuxBEQout[25]~output (
	.i(\somaSHIFT|Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[25]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[25]~output .bus_hold = "false";
defparam \MuxBEQout[25]~output .open_drain_output = "false";
defparam \MuxBEQout[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \MuxBEQout[26]~output (
	.i(\somaSHIFT|Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[26]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[26]~output .bus_hold = "false";
defparam \MuxBEQout[26]~output .open_drain_output = "false";
defparam \MuxBEQout[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \MuxBEQout[27]~output (
	.i(\somaSHIFT|Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[27]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[27]~output .bus_hold = "false";
defparam \MuxBEQout[27]~output .open_drain_output = "false";
defparam \MuxBEQout[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \MuxBEQout[28]~output (
	.i(\somaSHIFT|Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[28]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[28]~output .bus_hold = "false";
defparam \MuxBEQout[28]~output .open_drain_output = "false";
defparam \MuxBEQout[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \MuxBEQout[29]~output (
	.i(\somaSHIFT|Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[29]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[29]~output .bus_hold = "false";
defparam \MuxBEQout[29]~output .open_drain_output = "false";
defparam \MuxBEQout[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \MuxBEQout[30]~output (
	.i(\somaSHIFT|Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[30]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[30]~output .bus_hold = "false";
defparam \MuxBEQout[30]~output .open_drain_output = "false";
defparam \MuxBEQout[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N42
cyclonev_io_obuf \MuxBEQout[31]~output (
	.i(\somaSHIFT|Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[31]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[31]~output .bus_hold = "false";
defparam \MuxBEQout[31]~output .open_drain_output = "false";
defparam \MuxBEQout[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \flagZeroOut~output (
	.i(\ULA|Equal8~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(flagZeroOut),
	.obar());
// synopsys translate_off
defparam \flagZeroOut~output .bus_hold = "false";
defparam \flagZeroOut~output .open_drain_output = "false";
defparam \flagZeroOut~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \BEQOut~output (
	.i(\UC|Equal7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BEQOut),
	.obar());
// synopsys translate_off
defparam \BEQOut~output .bus_hold = "false";
defparam \BEQOut~output .open_drain_output = "false";
defparam \BEQOut~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \andOut~output (
	.i(\andCONTROLEZEROSignal~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(andOut),
	.obar());
// synopsys translate_off
defparam \andOut~output .bus_hold = "false";
defparam \andOut~output .open_drain_output = "false";
defparam \andOut~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \UlaAout[0]~output (
	.i(\BancoRegistradores|saidaA[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[0]),
	.obar());
// synopsys translate_off
defparam \UlaAout[0]~output .bus_hold = "false";
defparam \UlaAout[0]~output .open_drain_output = "false";
defparam \UlaAout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \UlaAout[1]~output (
	.i(\BancoRegistradores|saidaA[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[1]),
	.obar());
// synopsys translate_off
defparam \UlaAout[1]~output .bus_hold = "false";
defparam \UlaAout[1]~output .open_drain_output = "false";
defparam \UlaAout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \UlaAout[2]~output (
	.i(\BancoRegistradores|saidaA[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[2]),
	.obar());
// synopsys translate_off
defparam \UlaAout[2]~output .bus_hold = "false";
defparam \UlaAout[2]~output .open_drain_output = "false";
defparam \UlaAout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N36
cyclonev_io_obuf \UlaAout[3]~output (
	.i(\BancoRegistradores|saidaA[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[3]),
	.obar());
// synopsys translate_off
defparam \UlaAout[3]~output .bus_hold = "false";
defparam \UlaAout[3]~output .open_drain_output = "false";
defparam \UlaAout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \UlaAout[4]~output (
	.i(\BancoRegistradores|saidaA[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[4]),
	.obar());
// synopsys translate_off
defparam \UlaAout[4]~output .bus_hold = "false";
defparam \UlaAout[4]~output .open_drain_output = "false";
defparam \UlaAout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \UlaAout[5]~output (
	.i(\BancoRegistradores|saidaA[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[5]),
	.obar());
// synopsys translate_off
defparam \UlaAout[5]~output .bus_hold = "false";
defparam \UlaAout[5]~output .open_drain_output = "false";
defparam \UlaAout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \UlaAout[6]~output (
	.i(\BancoRegistradores|saidaA[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[6]),
	.obar());
// synopsys translate_off
defparam \UlaAout[6]~output .bus_hold = "false";
defparam \UlaAout[6]~output .open_drain_output = "false";
defparam \UlaAout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \UlaAout[7]~output (
	.i(\BancoRegistradores|saidaA[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[7]),
	.obar());
// synopsys translate_off
defparam \UlaAout[7]~output .bus_hold = "false";
defparam \UlaAout[7]~output .open_drain_output = "false";
defparam \UlaAout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \UlaAout[8]~output (
	.i(\BancoRegistradores|saidaA[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[8]),
	.obar());
// synopsys translate_off
defparam \UlaAout[8]~output .bus_hold = "false";
defparam \UlaAout[8]~output .open_drain_output = "false";
defparam \UlaAout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \UlaAout[9]~output (
	.i(\BancoRegistradores|saidaA[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[9]),
	.obar());
// synopsys translate_off
defparam \UlaAout[9]~output .bus_hold = "false";
defparam \UlaAout[9]~output .open_drain_output = "false";
defparam \UlaAout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \UlaAout[10]~output (
	.i(\BancoRegistradores|saidaA[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[10]),
	.obar());
// synopsys translate_off
defparam \UlaAout[10]~output .bus_hold = "false";
defparam \UlaAout[10]~output .open_drain_output = "false";
defparam \UlaAout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \UlaAout[11]~output (
	.i(\BancoRegistradores|saidaA[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[11]),
	.obar());
// synopsys translate_off
defparam \UlaAout[11]~output .bus_hold = "false";
defparam \UlaAout[11]~output .open_drain_output = "false";
defparam \UlaAout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \UlaAout[12]~output (
	.i(\BancoRegistradores|saidaA[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[12]),
	.obar());
// synopsys translate_off
defparam \UlaAout[12]~output .bus_hold = "false";
defparam \UlaAout[12]~output .open_drain_output = "false";
defparam \UlaAout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \UlaAout[13]~output (
	.i(\BancoRegistradores|saidaA[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[13]),
	.obar());
// synopsys translate_off
defparam \UlaAout[13]~output .bus_hold = "false";
defparam \UlaAout[13]~output .open_drain_output = "false";
defparam \UlaAout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \UlaAout[14]~output (
	.i(\BancoRegistradores|saidaA[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[14]),
	.obar());
// synopsys translate_off
defparam \UlaAout[14]~output .bus_hold = "false";
defparam \UlaAout[14]~output .open_drain_output = "false";
defparam \UlaAout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \UlaAout[15]~output (
	.i(\BancoRegistradores|saidaA[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[15]),
	.obar());
// synopsys translate_off
defparam \UlaAout[15]~output .bus_hold = "false";
defparam \UlaAout[15]~output .open_drain_output = "false";
defparam \UlaAout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \UlaAout[16]~output (
	.i(\BancoRegistradores|saidaA[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[16]),
	.obar());
// synopsys translate_off
defparam \UlaAout[16]~output .bus_hold = "false";
defparam \UlaAout[16]~output .open_drain_output = "false";
defparam \UlaAout[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \UlaAout[17]~output (
	.i(\BancoRegistradores|saidaA[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[17]),
	.obar());
// synopsys translate_off
defparam \UlaAout[17]~output .bus_hold = "false";
defparam \UlaAout[17]~output .open_drain_output = "false";
defparam \UlaAout[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \UlaAout[18]~output (
	.i(\BancoRegistradores|saidaA[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[18]),
	.obar());
// synopsys translate_off
defparam \UlaAout[18]~output .bus_hold = "false";
defparam \UlaAout[18]~output .open_drain_output = "false";
defparam \UlaAout[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \UlaAout[19]~output (
	.i(\BancoRegistradores|saidaA[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[19]),
	.obar());
// synopsys translate_off
defparam \UlaAout[19]~output .bus_hold = "false";
defparam \UlaAout[19]~output .open_drain_output = "false";
defparam \UlaAout[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \UlaAout[20]~output (
	.i(\BancoRegistradores|saidaA[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[20]),
	.obar());
// synopsys translate_off
defparam \UlaAout[20]~output .bus_hold = "false";
defparam \UlaAout[20]~output .open_drain_output = "false";
defparam \UlaAout[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \UlaAout[21]~output (
	.i(\BancoRegistradores|saidaA[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[21]),
	.obar());
// synopsys translate_off
defparam \UlaAout[21]~output .bus_hold = "false";
defparam \UlaAout[21]~output .open_drain_output = "false";
defparam \UlaAout[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \UlaAout[22]~output (
	.i(\BancoRegistradores|saidaA[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[22]),
	.obar());
// synopsys translate_off
defparam \UlaAout[22]~output .bus_hold = "false";
defparam \UlaAout[22]~output .open_drain_output = "false";
defparam \UlaAout[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \UlaAout[23]~output (
	.i(\BancoRegistradores|saidaA[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[23]),
	.obar());
// synopsys translate_off
defparam \UlaAout[23]~output .bus_hold = "false";
defparam \UlaAout[23]~output .open_drain_output = "false";
defparam \UlaAout[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \UlaAout[24]~output (
	.i(\BancoRegistradores|saidaA[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[24]),
	.obar());
// synopsys translate_off
defparam \UlaAout[24]~output .bus_hold = "false";
defparam \UlaAout[24]~output .open_drain_output = "false";
defparam \UlaAout[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \UlaAout[25]~output (
	.i(\BancoRegistradores|saidaA[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[25]),
	.obar());
// synopsys translate_off
defparam \UlaAout[25]~output .bus_hold = "false";
defparam \UlaAout[25]~output .open_drain_output = "false";
defparam \UlaAout[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \UlaAout[26]~output (
	.i(\BancoRegistradores|saidaA[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[26]),
	.obar());
// synopsys translate_off
defparam \UlaAout[26]~output .bus_hold = "false";
defparam \UlaAout[26]~output .open_drain_output = "false";
defparam \UlaAout[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \UlaAout[27]~output (
	.i(\BancoRegistradores|saidaA[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[27]),
	.obar());
// synopsys translate_off
defparam \UlaAout[27]~output .bus_hold = "false";
defparam \UlaAout[27]~output .open_drain_output = "false";
defparam \UlaAout[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \UlaAout[28]~output (
	.i(\BancoRegistradores|saidaA[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[28]),
	.obar());
// synopsys translate_off
defparam \UlaAout[28]~output .bus_hold = "false";
defparam \UlaAout[28]~output .open_drain_output = "false";
defparam \UlaAout[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \UlaAout[29]~output (
	.i(\BancoRegistradores|saidaA[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[29]),
	.obar());
// synopsys translate_off
defparam \UlaAout[29]~output .bus_hold = "false";
defparam \UlaAout[29]~output .open_drain_output = "false";
defparam \UlaAout[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \UlaAout[30]~output (
	.i(\BancoRegistradores|saidaA[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[30]),
	.obar());
// synopsys translate_off
defparam \UlaAout[30]~output .bus_hold = "false";
defparam \UlaAout[30]~output .open_drain_output = "false";
defparam \UlaAout[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \UlaAout[31]~output (
	.i(\BancoRegistradores|saidaA[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaAout[31]),
	.obar());
// synopsys translate_off
defparam \UlaAout[31]~output .bus_hold = "false";
defparam \UlaAout[31]~output .open_drain_output = "false";
defparam \UlaAout[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \UlaBOut[0]~output (
	.i(\MUXRegImed|saida_MUX[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[0]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[0]~output .bus_hold = "false";
defparam \UlaBOut[0]~output .open_drain_output = "false";
defparam \UlaBOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N2
cyclonev_io_obuf \UlaBOut[1]~output (
	.i(\MUXRegImed|saida_MUX[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[1]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[1]~output .bus_hold = "false";
defparam \UlaBOut[1]~output .open_drain_output = "false";
defparam \UlaBOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \UlaBOut[2]~output (
	.i(\MUXRegImed|saida_MUX[2]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[2]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[2]~output .bus_hold = "false";
defparam \UlaBOut[2]~output .open_drain_output = "false";
defparam \UlaBOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \UlaBOut[3]~output (
	.i(\MUXRegImed|saida_MUX[3]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[3]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[3]~output .bus_hold = "false";
defparam \UlaBOut[3]~output .open_drain_output = "false";
defparam \UlaBOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \UlaBOut[4]~output (
	.i(\MUXRegImed|saida_MUX[4]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[4]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[4]~output .bus_hold = "false";
defparam \UlaBOut[4]~output .open_drain_output = "false";
defparam \UlaBOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \UlaBOut[5]~output (
	.i(\MUXRegImed|saida_MUX[5]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[5]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[5]~output .bus_hold = "false";
defparam \UlaBOut[5]~output .open_drain_output = "false";
defparam \UlaBOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \UlaBOut[6]~output (
	.i(\MUXRegImed|saida_MUX[6]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[6]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[6]~output .bus_hold = "false";
defparam \UlaBOut[6]~output .open_drain_output = "false";
defparam \UlaBOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \UlaBOut[7]~output (
	.i(\MUXRegImed|saida_MUX[7]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[7]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[7]~output .bus_hold = "false";
defparam \UlaBOut[7]~output .open_drain_output = "false";
defparam \UlaBOut[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \UlaBOut[8]~output (
	.i(\MUXRegImed|saida_MUX[8]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[8]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[8]~output .bus_hold = "false";
defparam \UlaBOut[8]~output .open_drain_output = "false";
defparam \UlaBOut[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \UlaBOut[9]~output (
	.i(\MUXRegImed|saida_MUX[9]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[9]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[9]~output .bus_hold = "false";
defparam \UlaBOut[9]~output .open_drain_output = "false";
defparam \UlaBOut[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \UlaBOut[10]~output (
	.i(\MUXRegImed|saida_MUX[10]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[10]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[10]~output .bus_hold = "false";
defparam \UlaBOut[10]~output .open_drain_output = "false";
defparam \UlaBOut[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N76
cyclonev_io_obuf \UlaBOut[11]~output (
	.i(\MUXRegImed|saida_MUX[11]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[11]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[11]~output .bus_hold = "false";
defparam \UlaBOut[11]~output .open_drain_output = "false";
defparam \UlaBOut[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \UlaBOut[12]~output (
	.i(\MUXRegImed|saida_MUX[12]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[12]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[12]~output .bus_hold = "false";
defparam \UlaBOut[12]~output .open_drain_output = "false";
defparam \UlaBOut[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N36
cyclonev_io_obuf \UlaBOut[13]~output (
	.i(\MUXRegImed|saida_MUX[13]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[13]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[13]~output .bus_hold = "false";
defparam \UlaBOut[13]~output .open_drain_output = "false";
defparam \UlaBOut[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \UlaBOut[14]~output (
	.i(\MUXRegImed|saida_MUX[14]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[14]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[14]~output .bus_hold = "false";
defparam \UlaBOut[14]~output .open_drain_output = "false";
defparam \UlaBOut[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \UlaBOut[15]~output (
	.i(\MUXRegImed|saida_MUX[15]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[15]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[15]~output .bus_hold = "false";
defparam \UlaBOut[15]~output .open_drain_output = "false";
defparam \UlaBOut[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \UlaBOut[16]~output (
	.i(\MUXRegImed|saida_MUX[16]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[16]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[16]~output .bus_hold = "false";
defparam \UlaBOut[16]~output .open_drain_output = "false";
defparam \UlaBOut[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \UlaBOut[17]~output (
	.i(\MUXRegImed|saida_MUX[17]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[17]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[17]~output .bus_hold = "false";
defparam \UlaBOut[17]~output .open_drain_output = "false";
defparam \UlaBOut[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \UlaBOut[18]~output (
	.i(\MUXRegImed|saida_MUX[18]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[18]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[18]~output .bus_hold = "false";
defparam \UlaBOut[18]~output .open_drain_output = "false";
defparam \UlaBOut[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \UlaBOut[19]~output (
	.i(\MUXRegImed|saida_MUX[19]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[19]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[19]~output .bus_hold = "false";
defparam \UlaBOut[19]~output .open_drain_output = "false";
defparam \UlaBOut[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \UlaBOut[20]~output (
	.i(\MUXRegImed|saida_MUX[20]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[20]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[20]~output .bus_hold = "false";
defparam \UlaBOut[20]~output .open_drain_output = "false";
defparam \UlaBOut[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \UlaBOut[21]~output (
	.i(\MUXRegImed|saida_MUX[21]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[21]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[21]~output .bus_hold = "false";
defparam \UlaBOut[21]~output .open_drain_output = "false";
defparam \UlaBOut[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \UlaBOut[22]~output (
	.i(\MUXRegImed|saida_MUX[22]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[22]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[22]~output .bus_hold = "false";
defparam \UlaBOut[22]~output .open_drain_output = "false";
defparam \UlaBOut[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \UlaBOut[23]~output (
	.i(\MUXRegImed|saida_MUX[23]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[23]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[23]~output .bus_hold = "false";
defparam \UlaBOut[23]~output .open_drain_output = "false";
defparam \UlaBOut[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \UlaBOut[24]~output (
	.i(\MUXRegImed|saida_MUX[24]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[24]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[24]~output .bus_hold = "false";
defparam \UlaBOut[24]~output .open_drain_output = "false";
defparam \UlaBOut[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \UlaBOut[25]~output (
	.i(\MUXRegImed|saida_MUX[25]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[25]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[25]~output .bus_hold = "false";
defparam \UlaBOut[25]~output .open_drain_output = "false";
defparam \UlaBOut[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N59
cyclonev_io_obuf \UlaBOut[26]~output (
	.i(\MUXRegImed|saida_MUX[26]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[26]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[26]~output .bus_hold = "false";
defparam \UlaBOut[26]~output .open_drain_output = "false";
defparam \UlaBOut[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \UlaBOut[27]~output (
	.i(\MUXRegImed|saida_MUX[27]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[27]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[27]~output .bus_hold = "false";
defparam \UlaBOut[27]~output .open_drain_output = "false";
defparam \UlaBOut[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N53
cyclonev_io_obuf \UlaBOut[28]~output (
	.i(\MUXRegImed|saida_MUX[28]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[28]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[28]~output .bus_hold = "false";
defparam \UlaBOut[28]~output .open_drain_output = "false";
defparam \UlaBOut[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \UlaBOut[29]~output (
	.i(\MUXRegImed|saida_MUX[29]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[29]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[29]~output .bus_hold = "false";
defparam \UlaBOut[29]~output .open_drain_output = "false";
defparam \UlaBOut[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \UlaBOut[30]~output (
	.i(\MUXRegImed|saida_MUX[30]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[30]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[30]~output .bus_hold = "false";
defparam \UlaBOut[30]~output .open_drain_output = "false";
defparam \UlaBOut[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \UlaBOut[31]~output (
	.i(\MUXRegImed|saida_MUX[31]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UlaBOut[31]),
	.obar());
// synopsys translate_off
defparam \UlaBOut[31]~output .bus_hold = "false";
defparam \UlaBOut[31]~output .open_drain_output = "false";
defparam \UlaBOut[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X25_Y17_N43
dffeas \PC|DOUT[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \somaQuatro|Add0~9 (
// Equation(s):
// \somaQuatro|Add0~9_sumout  = SUM(( \PC|DOUT [2] ) + ( VCC ) + ( !VCC ))
// \somaQuatro|Add0~10  = CARRY(( \PC|DOUT [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~9_sumout ),
	.cout(\somaQuatro|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~9 .extended_lut = "off";
defparam \somaQuatro|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \somaQuatro|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N14
dffeas \PC|DOUT[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \ulaUC|ulaOp[1]~2 (
// Equation(s):
// \ulaUC|ulaOp[1]~2_combout  = ( \PC|DOUT [4] & ( \PC|DOUT [2] & ( (!\PC|DOUT [3]) # (((\PC|DOUT[5]~DUPLICATE_q ) # (\PC|DOUT[6]~DUPLICATE_q )) # (\PC|DOUT[7]~DUPLICATE_q )) ) ) ) # ( !\PC|DOUT [4] & ( \PC|DOUT [2] & ( (((\PC|DOUT[5]~DUPLICATE_q ) # 
// (\PC|DOUT[6]~DUPLICATE_q )) # (\PC|DOUT[7]~DUPLICATE_q )) # (\PC|DOUT [3]) ) ) ) # ( \PC|DOUT [4] & ( !\PC|DOUT [2] & ( (!\PC|DOUT [3]) # (((\PC|DOUT[5]~DUPLICATE_q ) # (\PC|DOUT[6]~DUPLICATE_q )) # (\PC|DOUT[7]~DUPLICATE_q )) ) ) ) # ( !\PC|DOUT [4] & ( 
// !\PC|DOUT [2] & ( ((\PC|DOUT[5]~DUPLICATE_q ) # (\PC|DOUT[6]~DUPLICATE_q )) # (\PC|DOUT[7]~DUPLICATE_q ) ) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaUC|ulaOp[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaUC|ulaOp[1]~2 .extended_lut = "off";
defparam \ulaUC|ulaOp[1]~2 .lut_mask = 64'h3FFFBFFF7FFFBFFF;
defparam \ulaUC|ulaOp[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N51
cyclonev_lcell_comb \ULA|saida[17]~95 (
// Equation(s):
// \ULA|saida[17]~95_combout  = ( !\PC|DOUT[7]~DUPLICATE_q  & ( (!\PC|DOUT[5]~DUPLICATE_q  & (!\PC|DOUT[6]~DUPLICATE_q  & ((!\PC|DOUT [4]) # (\PC|DOUT [3])))) ) )

	.dataa(!\PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[17]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[17]~95 .extended_lut = "off";
defparam \ULA|saida[17]~95 .lut_mask = 64'hA020A02000000000;
defparam \ULA|saida[17]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N2
dffeas \PC|DOUT[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5] .is_wysiwyg = "true";
defparam \PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N8
dffeas \PC|DOUT[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N45
cyclonev_lcell_comb \ROM|memROM~11 (
// Equation(s):
// \ROM|memROM~11_combout  = (!\PC|DOUT[6]~DUPLICATE_q  & (!\PC|DOUT [5] & (!\PC|DOUT[3]~DUPLICATE_q  $ (!\PC|DOUT[4]~DUPLICATE_q ))))

	.dataa(!\PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\PC|DOUT [5]),
	.datad(!\PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~11 .extended_lut = "off";
defparam \ROM|memROM~11 .lut_mask = 64'h4080408040804080;
defparam \ROM|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N57
cyclonev_lcell_comb \ROM|memROM~13 (
// Equation(s):
// \ROM|memROM~13_combout  = ( \PC|DOUT[4]~DUPLICATE_q  & ( (!\PC|DOUT[7]~DUPLICATE_q  & (!\PC|DOUT[6]~DUPLICATE_q  & !\PC|DOUT [5])) ) ) # ( !\PC|DOUT[4]~DUPLICATE_q  & ( (!\PC|DOUT[7]~DUPLICATE_q  & (!\PC|DOUT[6]~DUPLICATE_q  & (\PC|DOUT [3] & !\PC|DOUT 
// [5]))) ) )

	.dataa(!\PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\PC|DOUT [3]),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~13 .extended_lut = "off";
defparam \ROM|memROM~13 .lut_mask = 64'h0800080088008800;
defparam \ROM|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N37
dffeas \PC|DOUT[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7] .is_wysiwyg = "true";
defparam \PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N24
cyclonev_lcell_comb \ROM|memROM~0 (
// Equation(s):
// \ROM|memROM~0_combout  = ( !\PC|DOUT [7] & ( !\PC|DOUT [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~0 .extended_lut = "off";
defparam \ROM|memROM~0 .lut_mask = 64'hFF00FF0000000000;
defparam \ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \UC|Equal8~0 (
// Equation(s):
// \UC|Equal8~0_combout  = ( \ROM|memROM~9_combout  & ( !\PC|DOUT [3] & ( (\PC|DOUT [2] & (!\PC|DOUT[5]~DUPLICATE_q  & (!\PC|DOUT [4] & \ROM|memROM~0_combout ))) ) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\PC|DOUT [4]),
	.datad(!\ROM|memROM~0_combout ),
	.datae(!\ROM|memROM~9_combout ),
	.dataf(!\PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|Equal8~0 .extended_lut = "off";
defparam \UC|Equal8~0 .lut_mask = 64'h0000004000000000;
defparam \UC|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \ROM|memROM~15 (
// Equation(s):
// \ROM|memROM~15_combout  = ( !\PC|DOUT[6]~DUPLICATE_q  & ( (!\PC|DOUT[7]~DUPLICATE_q  & !\PC|DOUT [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~15 .extended_lut = "off";
defparam \ROM|memROM~15 .lut_mask = 64'hF000F00000000000;
defparam \ROM|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \PC|DOUT[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N30
cyclonev_lcell_comb \ROM|memROM~16 (
// Equation(s):
// \ROM|memROM~16_combout  = ( !\PC|DOUT[7]~DUPLICATE_q  & ( \PC|DOUT [3] & ( (!\PC|DOUT [5] & (!\PC|DOUT[6]~DUPLICATE_q  & (\PC|DOUT[2]~DUPLICATE_q  & \PC|DOUT[4]~DUPLICATE_q ))) ) ) ) # ( !\PC|DOUT[7]~DUPLICATE_q  & ( !\PC|DOUT [3] & ( (!\PC|DOUT [5] & 
// (!\PC|DOUT[6]~DUPLICATE_q  & (!\PC|DOUT[2]~DUPLICATE_q  & !\PC|DOUT[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT [5]),
	.datab(!\PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\PC|DOUT[7]~DUPLICATE_q ),
	.dataf(!\PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~16 .extended_lut = "off";
defparam \ROM|memROM~16 .lut_mask = 64'h8000000000080000;
defparam \ROM|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \ROM|memROM~10 (
// Equation(s):
// \ROM|memROM~10_combout  = ( \PC|DOUT[3]~DUPLICATE_q  & ( \PC|DOUT[4]~DUPLICATE_q  & ( (\PC|DOUT [2] & (!\PC|DOUT [7] & (!\PC|DOUT [6] & !\PC|DOUT[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [6]),
	.datad(!\PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~10 .extended_lut = "off";
defparam \ROM|memROM~10 .lut_mask = 64'h0000000000004000;
defparam \ROM|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \ROM|memROM~14 (
// Equation(s):
// \ROM|memROM~14_combout  = ( !\PC|DOUT [7] & ( !\PC|DOUT[4]~DUPLICATE_q  & ( (!\PC|DOUT [2] & (!\PC|DOUT[3]~DUPLICATE_q  & (!\PC|DOUT [6] & !\PC|DOUT[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\PC|DOUT [6]),
	.datad(!\PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\PC|DOUT [7]),
	.dataf(!\PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~14 .extended_lut = "off";
defparam \ROM|memROM~14 .lut_mask = 64'h8000000000000000;
defparam \ROM|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N21
cyclonev_lcell_comb \UC|Equal8~1 (
// Equation(s):
// \UC|Equal8~1_combout  = ( \ROM|memROM~0_combout  & ( (\ROM|memROM~9_combout  & !\ROM|memROM~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~9_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|Equal8~1 .extended_lut = "off";
defparam \UC|Equal8~1 .lut_mask = 64'h000000000F000F00;
defparam \UC|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1222 (
// Equation(s):
// \BancoRegistradores|registrador~1222_combout  = ( \PC|DOUT [4] & ( \PC|DOUT [2] & ( (\ROM|memROM~0_combout  & (((\PC|DOUT [3] & !\PC|DOUT[5]~DUPLICATE_q )) # (\ROM|memROM~9_combout ))) ) ) ) # ( !\PC|DOUT [4] & ( \PC|DOUT [2] & ( (\ROM|memROM~0_combout  & 
// (!\ROM|memROM~9_combout  $ (((\PC|DOUT[5]~DUPLICATE_q ) # (\PC|DOUT [3]))))) ) ) ) # ( \PC|DOUT [4] & ( !\PC|DOUT [2] & ( (\ROM|memROM~0_combout  & \ROM|memROM~9_combout ) ) ) ) # ( !\PC|DOUT [4] & ( !\PC|DOUT [2] & ( (\ROM|memROM~0_combout  & 
// (((!\PC|DOUT [3] & !\PC|DOUT[5]~DUPLICATE_q )) # (\ROM|memROM~9_combout ))) ) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\ROM|memROM~9_combout ),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1222 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1222 .lut_mask = 64'h080F000F0807040F;
defparam \BancoRegistradores|registrador~1222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N0
cyclonev_lcell_comb \BancoRegistradores|registrador~1223 (
// Equation(s):
// \BancoRegistradores|registrador~1223_combout  = ( !\ROM|memROM~13_combout  & ( !\BancoRegistradores|registrador~1222_combout  & ( (!\ROM|memROM~10_combout  & ((!\UC|Equal8~1_combout ) # ((!\ROM|memROM~15_combout  & !\ROM|memROM~16_combout )))) ) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\ROM|memROM~10_combout ),
	.datad(!\UC|Equal8~1_combout ),
	.datae(!\ROM|memROM~13_combout ),
	.dataf(!\BancoRegistradores|registrador~1222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1223 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1223 .lut_mask = 64'hF080000000000000;
defparam \BancoRegistradores|registrador~1223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N28
dffeas \BancoRegistradores|registrador~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[30]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~68 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \ROM|memROM~12 (
// Equation(s):
// \ROM|memROM~12_combout  = ( !\PC|DOUT [5] & ( (!\PC|DOUT[6]~DUPLICATE_q  & (!\PC|DOUT[7]~DUPLICATE_q  & (!\PC|DOUT[3]~DUPLICATE_q  $ (!\PC|DOUT[4]~DUPLICATE_q )))) ) )

	.dataa(!\PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~12 .extended_lut = "off";
defparam \ROM|memROM~12 .lut_mask = 64'h4800480000000000;
defparam \ROM|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1212 (
// Equation(s):
// \BancoRegistradores|registrador~1212_combout  = ( \BancoRegistradores|registrador~324_q  & ( (!\ROM|memROM~12_combout  & ((\BancoRegistradores|registrador~68_q ) # (\ROM|memROM~13_combout ))) ) ) # ( !\BancoRegistradores|registrador~324_q  & ( 
// (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~68_q  & !\ROM|memROM~12_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~68_q ),
	.datad(!\ROM|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~324_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1212 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1212 .lut_mask = 64'h0C000C003F003F00;
defparam \BancoRegistradores|registrador~1212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N27
cyclonev_lcell_comb \ROM|memROM~7 (
// Equation(s):
// \ROM|memROM~7_combout  = ( !\PC|DOUT[6]~DUPLICATE_q  & ( (!\PC|DOUT [5] & ((\PC|DOUT[4]~DUPLICATE_q ) # (\PC|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~7 .extended_lut = "off";
defparam \ROM|memROM~7 .lut_mask = 64'h3F003F0000000000;
defparam \ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N30
cyclonev_lcell_comb \BancoRegistradores|saidaA[30]~30 (
// Equation(s):
// \BancoRegistradores|saidaA[30]~30_combout  = ( \ROM|memROM~7_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & \BancoRegistradores|registrador~1212_combout ) ) ) # ( !\ROM|memROM~7_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & (\ROM|memROM~11_combout  & 
// \BancoRegistradores|registrador~1212_combout )) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~1212_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[30]~30 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[30]~30 .lut_mask = 64'h000C000C00CC00CC;
defparam \BancoRegistradores|saidaA[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \ROM|memROM~1 (
// Equation(s):
// \ROM|memROM~1_combout  = ( \PC|DOUT[2]~DUPLICATE_q  & ( ((\PC|DOUT [3] & !\PC|DOUT [4])) # (\PC|DOUT [5]) ) ) # ( !\PC|DOUT[2]~DUPLICATE_q  & ( ((\PC|DOUT [5]) # (\PC|DOUT [4])) # (\PC|DOUT [3]) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT [4]),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~1 .extended_lut = "off";
defparam \ROM|memROM~1 .lut_mask = 64'h3FFF3FFF30FF30FF;
defparam \ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N9
cyclonev_lcell_comb \ROM|memROM~2 (
// Equation(s):
// \ROM|memROM~2_combout  = ( \ROM|memROM~1_combout  ) # ( !\ROM|memROM~1_combout  & ( !\ROM|memROM~0_combout  ) )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~2 .extended_lut = "off";
defparam \ROM|memROM~2 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \ulaUC|ulaOp~4 (
// Equation(s):
// \ulaUC|ulaOp~4_combout  = ( \PC|DOUT [4] & ( \PC|DOUT [2] & ( (!\PC|DOUT [3] & (!\PC|DOUT[7]~DUPLICATE_q  & (!\PC|DOUT[6]~DUPLICATE_q  & !\PC|DOUT[5]~DUPLICATE_q ))) ) ) ) # ( !\PC|DOUT [4] & ( !\PC|DOUT [2] & ( (\PC|DOUT [3] & (!\PC|DOUT[7]~DUPLICATE_q  
// & (!\PC|DOUT[6]~DUPLICATE_q  & !\PC|DOUT[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\PC|DOUT [4]),
	.dataf(!\PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaUC|ulaOp~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaUC|ulaOp~4 .extended_lut = "off";
defparam \ulaUC|ulaOp~4 .lut_mask = 64'h4000000000008000;
defparam \ulaUC|ulaOp~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N3
cyclonev_lcell_comb \ulaUC|ulaOp[1]~3 (
// Equation(s):
// \ulaUC|ulaOp[1]~3_combout  = ( !\PC|DOUT[5]~DUPLICATE_q  & ( (\PC|DOUT [3] & (!\PC|DOUT [6] & !\PC|DOUT[7]~DUPLICATE_q )) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(gnd),
	.datac(!\PC|DOUT [6]),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaUC|ulaOp[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaUC|ulaOp[1]~3 .extended_lut = "off";
defparam \ulaUC|ulaOp[1]~3 .lut_mask = 64'h5000500000000000;
defparam \ulaUC|ulaOp[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \ulaUC|Equal7~0 (
// Equation(s):
// \ulaUC|Equal7~0_combout  = ( \ROM|memROM~0_combout  & ( (!\PC|DOUT [3] & (!\PC|DOUT[5]~DUPLICATE_q  & (!\PC|DOUT [4] & \ROM|memROM~9_combout ))) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\PC|DOUT [4]),
	.datad(!\ROM|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaUC|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaUC|Equal7~0 .extended_lut = "off";
defparam \ulaUC|Equal7~0 .lut_mask = 64'h0000000000800080;
defparam \ulaUC|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \ulaUC|Equal5~0 (
// Equation(s):
// \ulaUC|Equal5~0_combout  = ( \PC|DOUT [4] & ( \ROM|memROM~0_combout  & ( (\PC|DOUT [3] & (!\ROM|memROM~9_combout  & (\PC|DOUT [2] & !\PC|DOUT[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\ROM|memROM~9_combout ),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\PC|DOUT [4]),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaUC|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaUC|Equal5~0 .extended_lut = "off";
defparam \ulaUC|Equal5~0 .lut_mask = 64'h0000000000000400;
defparam \ulaUC|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N57
cyclonev_lcell_comb \ULA|Equal7~0 (
// Equation(s):
// \ULA|Equal7~0_combout  = ( \ulaUC|Equal7~0_combout  & ( \ulaUC|Equal5~0_combout  & ( \ulaUC|ulaOp[1]~2_combout  ) ) ) # ( !\ulaUC|Equal7~0_combout  & ( \ulaUC|Equal5~0_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (((!\ulaUC|ulaOp~4_combout ) # 
// (\ulaUC|ulaOp[1]~3_combout )) # (\ROM|memROM~2_combout ))) ) ) ) # ( \ulaUC|Equal7~0_combout  & ( !\ulaUC|Equal5~0_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (\ROM|memROM~2_combout  & \ulaUC|ulaOp~4_combout )) ) ) ) # ( !\ulaUC|Equal7~0_combout  & ( 
// !\ulaUC|Equal5~0_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & ((!\ulaUC|ulaOp~4_combout  & ((!\ulaUC|ulaOp[1]~3_combout ))) # (\ulaUC|ulaOp~4_combout  & (\ROM|memROM~2_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ROM|memROM~2_combout ),
	.datac(!\ulaUC|ulaOp~4_combout ),
	.datad(!\ulaUC|ulaOp[1]~3_combout ),
	.datae(!\ulaUC|Equal7~0_combout ),
	.dataf(!\ulaUC|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal7~0 .extended_lut = "off";
defparam \ULA|Equal7~0 .lut_mask = 64'h5101010151555555;
defparam \ULA|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N57
cyclonev_lcell_comb \ULA|saida[17]~96 (
// Equation(s):
// \ULA|saida[17]~96_combout  = ( !\PC|DOUT[6]~DUPLICATE_q  & ( !\PC|DOUT[5]~DUPLICATE_q  & ( (!\PC|DOUT[7]~DUPLICATE_q  & (\PC|DOUT [2] & (!\PC|DOUT [4] $ (!\PC|DOUT [3])))) ) ) )

	.dataa(!\PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT [3]),
	.datad(!\PC|DOUT [2]),
	.datae(!\PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[17]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[17]~96 .extended_lut = "off";
defparam \ULA|saida[17]~96 .lut_mask = 64'h0028000000000000;
defparam \ULA|saida[17]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \ULA|saida[30]~90 (
// Equation(s):
// \ULA|saida[30]~90_combout  = ( \MUXRegImed|saida_MUX[30]~32_combout  & ( (!\ULA|saida[17]~95_combout  & (!\ULA|saida[17]~96_combout  & ((\ULA|Equal7~0_combout ) # (\BancoRegistradores|saidaA[30]~30_combout )))) # (\ULA|saida[17]~95_combout  & 
// (!\BancoRegistradores|saidaA[30]~30_combout  $ (((\ULA|saida[17]~96_combout ))))) ) ) # ( !\MUXRegImed|saida_MUX[30]~32_combout  & ( (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ (!\BancoRegistradores|saidaA[30]~30_combout ))) ) )

	.dataa(!\ULA|saida[17]~95_combout ),
	.datab(!\BancoRegistradores|saidaA[30]~30_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\ULA|saida[17]~96_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[30]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[30]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[30]~90 .extended_lut = "off";
defparam \ULA|saida[30]~90 .lut_mask = 64'h660066006E116E11;
defparam \ULA|saida[30]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N9
cyclonev_lcell_comb \ULA|saida[30]~91 (
// Equation(s):
// \ULA|saida[30]~91_combout  = ( \ULA|saida[30]~90_combout  & ( (\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[30]~89_combout ) ) ) # ( !\ULA|saida[30]~90_combout  & ( (\ULA|saida[30]~89_combout  & !\ulaUC|ulaOp[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[30]~89_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[30]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[30]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[30]~91 .extended_lut = "off";
defparam \ULA|saida[30]~91 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ULA|saida[30]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \BancoRegistradores|registrador~1224 (
// Equation(s):
// \BancoRegistradores|registrador~1224_combout  = ( \ROM|memROM~16_combout  & ( !\BancoRegistradores|registrador~1222_combout  & ( (\ROM|memROM~13_combout  & (!\ROM|memROM~10_combout  & !\UC|Equal8~1_combout )) ) ) ) # ( !\ROM|memROM~16_combout  & ( 
// !\BancoRegistradores|registrador~1222_combout  & ( (!\ROM|memROM~10_combout  & ((!\ROM|memROM~13_combout  & (\ROM|memROM~15_combout  & \UC|Equal8~1_combout )) # (\ROM|memROM~13_combout  & ((!\UC|Equal8~1_combout ))))) ) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~10_combout ),
	.datad(!\UC|Equal8~1_combout ),
	.datae(!\ROM|memROM~16_combout ),
	.dataf(!\BancoRegistradores|registrador~1222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1224 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1224 .lut_mask = 64'h3040300000000000;
defparam \BancoRegistradores|registrador~1224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \BancoRegistradores|registrador~324 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[30]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~324 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~324 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N27
cyclonev_lcell_comb \BancoRegistradores|registrador~1255 (
// Equation(s):
// \BancoRegistradores|registrador~1255_combout  = ( \BancoRegistradores|registrador~68_q  & ( (!\ROM|memROM~15_combout  & (!\ROM|memROM~13_combout  & !\ROM|memROM~16_combout )) # (\ROM|memROM~15_combout  & ((\ROM|memROM~16_combout ))) ) ) # ( 
// !\BancoRegistradores|registrador~68_q  & ( (\ROM|memROM~15_combout  & \ROM|memROM~16_combout ) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(!\BancoRegistradores|registrador~68_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1255 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1255 .lut_mask = 64'h0055A0550055A055;
defparam \BancoRegistradores|registrador~1255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N36
cyclonev_lcell_comb \BancoRegistradores|registrador~1213 (
// Equation(s):
// \BancoRegistradores|registrador~1213_combout  = ( \ROM|memROM~13_combout  & ( (\BancoRegistradores|registrador~1255_combout  & !\ROM|memROM~15_combout ) ) ) # ( !\ROM|memROM~13_combout  & ( (!\BancoRegistradores|registrador~1255_combout  & 
// (\BancoRegistradores|registrador~324_q  & \ROM|memROM~15_combout )) # (\BancoRegistradores|registrador~1255_combout  & ((!\ROM|memROM~15_combout ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~324_q ),
	.datac(!\BancoRegistradores|registrador~1255_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1213 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1213 .lut_mask = 64'h0F300F300F000F00;
defparam \BancoRegistradores|registrador~1213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N27
cyclonev_lcell_comb \MUXRegImed|saida_MUX[31]~5 (
// Equation(s):
// \MUXRegImed|saida_MUX[31]~5_combout  = ( \ROM|memROM~9_combout  & ( (!\ROM|memROM~0_combout ) # (\ROM|memROM~10_combout ) ) ) # ( !\ROM|memROM~9_combout  )

	.dataa(!\ROM|memROM~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[31]~5 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[31]~5 .lut_mask = 64'hFFFFFFFFAAFFAAFF;
defparam \MUXRegImed|saida_MUX[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N39
cyclonev_lcell_comb \MUXRegImed|saida_MUX[30]~32 (
// Equation(s):
// \MUXRegImed|saida_MUX[30]~32_combout  = ( \MUXRegImed|saida_MUX[31]~5_combout  & ( (\BancoRegistradores|registrador~1213_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\ROM|memROM~14_combout ))) ) ) # ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (\BancoRegistradores|registrador~1213_combout  & \ROM|memROM~14_combout ) ) )

	.dataa(!\BancoRegistradores|registrador~1213_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[30]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[30]~32 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[30]~32 .lut_mask = 64'h0055005550555055;
defparam \MUXRegImed|saida_MUX[30]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N39
cyclonev_lcell_comb \ulaUC|ulaOp[1]~1 (
// Equation(s):
// \ulaUC|ulaOp[1]~1_combout  = ( \ROM|memROM~2_combout  & ( ((!\ulaUC|ulaOp[1]~3_combout  & !\ulaUC|Equal7~0_combout )) # (\ulaUC|ulaOp[1]~2_combout ) ) ) # ( !\ROM|memROM~2_combout  & ( (!\ulaUC|ulaOp[1]~3_combout  & ((!\ulaUC|Equal7~0_combout  & 
// (!\ulaUC|ulaOp~4_combout )) # (\ulaUC|Equal7~0_combout  & ((\ulaUC|ulaOp[1]~2_combout ))))) # (\ulaUC|ulaOp[1]~3_combout  & (((\ulaUC|ulaOp[1]~2_combout )))) ) )

	.dataa(!\ulaUC|ulaOp~4_combout ),
	.datab(!\ulaUC|ulaOp[1]~3_combout ),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(!\ulaUC|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaUC|ulaOp[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaUC|ulaOp[1]~1 .extended_lut = "off";
defparam \ulaUC|ulaOp[1]~1 .lut_mask = 64'h8B0F8B0FCF0FCF0F;
defparam \ulaUC|ulaOp[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \ulaUC|ulaOp[0]~0 (
// Equation(s):
// \ulaUC|ulaOp[0]~0_combout  = ( \ROM|memROM~2_combout  & ( (((!\ulaUC|ulaOp[1]~3_combout  & !\ulaUC|Equal7~0_combout )) # (\ulaUC|Equal5~0_combout )) # (\ulaUC|ulaOp~4_combout ) ) ) # ( !\ROM|memROM~2_combout  & ( (!\ulaUC|ulaOp[1]~3_combout  & 
// ((!\ulaUC|Equal7~0_combout  & (!\ulaUC|ulaOp~4_combout )) # (\ulaUC|Equal7~0_combout  & ((\ulaUC|Equal5~0_combout ))))) # (\ulaUC|ulaOp[1]~3_combout  & (((\ulaUC|Equal5~0_combout )))) ) )

	.dataa(!\ulaUC|ulaOp~4_combout ),
	.datab(!\ulaUC|ulaOp[1]~3_combout ),
	.datac(!\ulaUC|Equal5~0_combout ),
	.datad(!\ulaUC|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaUC|ulaOp[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaUC|ulaOp[0]~0 .extended_lut = "off";
defparam \ulaUC|ulaOp[0]~0 .lut_mask = 64'h8B0F8B0FDF5FDF5F;
defparam \ulaUC|ulaOp[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \BancoRegistradores|registrador~67DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[29]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~67DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~67DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~67DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1207 (
// Equation(s):
// \BancoRegistradores|registrador~1207_combout  = ( \BancoRegistradores|registrador~323_q  & ( (!\ROM|memROM~12_combout  & ((\BancoRegistradores|registrador~67DUPLICATE_q ) # (\ROM|memROM~13_combout ))) ) ) # ( !\BancoRegistradores|registrador~323_q  & ( 
// (!\ROM|memROM~12_combout  & (!\ROM|memROM~13_combout  & \BancoRegistradores|registrador~67DUPLICATE_q )) ) )

	.dataa(!\ROM|memROM~12_combout ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~67DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~323_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1207 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1207 .lut_mask = 64'h080808082A2A2A2A;
defparam \BancoRegistradores|registrador~1207 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N33
cyclonev_lcell_comb \BancoRegistradores|saidaA[29]~29 (
// Equation(s):
// \BancoRegistradores|saidaA[29]~29_combout  = (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1207_combout  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))))

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\BancoRegistradores|registrador~1207_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[29]~29 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[29]~29 .lut_mask = 64'h004C004C004C004C;
defparam \BancoRegistradores|saidaA[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N54
cyclonev_lcell_comb \MUXRegImed|saida_MUX[29]~31 (
// Equation(s):
// \MUXRegImed|saida_MUX[29]~31_combout  = ( \ROM|memROM~14_combout  & ( \BancoRegistradores|registrador~1208_combout  ) ) # ( !\ROM|memROM~14_combout  & ( (\BancoRegistradores|registrador~1208_combout  & (!\BancoRegistradores|Equal0~0_combout  & 
// \MUXRegImed|saida_MUX[31]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~1208_combout ),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[29]~31 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[29]~31 .lut_mask = 64'h0030003033333333;
defparam \MUXRegImed|saida_MUX[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N41
dffeas \BancoRegistradores|registrador~322 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[28]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~322 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~322 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N21
cyclonev_lcell_comb \BancoRegistradores|registrador~1202 (
// Equation(s):
// \BancoRegistradores|registrador~1202_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~66_q )) # (\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~322_q ))) ) )

	.dataa(!\BancoRegistradores|registrador~66_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~322_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1202 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1202 .lut_mask = 64'h550F550F00000000;
defparam \BancoRegistradores|registrador~1202 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N42
cyclonev_lcell_comb \BancoRegistradores|saidaA[28]~28 (
// Equation(s):
// \BancoRegistradores|saidaA[28]~28_combout  = ( \ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~1202_combout  & !\PC|DOUT[7]~DUPLICATE_q ) ) ) # ( !\ROM|memROM~11_combout  & ( (\ROM|memROM~7_combout  & 
// (\BancoRegistradores|registrador~1202_combout  & !\PC|DOUT[7]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\BancoRegistradores|registrador~1202_combout ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[28]~28 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[28]~28 .lut_mask = 64'h030003000F000F00;
defparam \BancoRegistradores|saidaA[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N48
cyclonev_lcell_comb \MUXRegImed|saida_MUX[28]~30 (
// Equation(s):
// \MUXRegImed|saida_MUX[28]~30_combout  = ( \BancoRegistradores|registrador~1203_combout  & ( ((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[28]~30 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[28]~30 .lut_mask = 64'h0000000033F333F3;
defparam \MUXRegImed|saida_MUX[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N21
cyclonev_lcell_comb \ULA|saida[28]~84 (
// Equation(s):
// \ULA|saida[28]~84_combout  = ( \ULA|saida[17]~96_combout  & ( \ULA|Equal7~0_combout  & ( (\BancoRegistradores|saidaA[28]~28_combout  & (\ULA|saida[17]~95_combout  & \MUXRegImed|saida_MUX[28]~30_combout )) ) ) ) # ( !\ULA|saida[17]~96_combout  & ( 
// \ULA|Equal7~0_combout  & ( (!\BancoRegistradores|saidaA[28]~28_combout  & ((\MUXRegImed|saida_MUX[28]~30_combout ) # (\ULA|saida[17]~95_combout ))) # (\BancoRegistradores|saidaA[28]~28_combout  & (!\ULA|saida[17]~95_combout )) ) ) ) # ( 
// \ULA|saida[17]~96_combout  & ( !\ULA|Equal7~0_combout  & ( (\BancoRegistradores|saidaA[28]~28_combout  & (\ULA|saida[17]~95_combout  & \MUXRegImed|saida_MUX[28]~30_combout )) ) ) ) # ( !\ULA|saida[17]~96_combout  & ( !\ULA|Equal7~0_combout  & ( 
// !\BancoRegistradores|saidaA[28]~28_combout  $ (!\ULA|saida[17]~95_combout ) ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|saidaA[28]~28_combout ),
	.datac(!\ULA|saida[17]~95_combout ),
	.datad(!\MUXRegImed|saida_MUX[28]~30_combout ),
	.datae(!\ULA|saida[17]~96_combout ),
	.dataf(!\ULA|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[28]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[28]~84 .extended_lut = "off";
defparam \ULA|saida[28]~84 .lut_mask = 64'h3C3C00033CFC0003;
defparam \ULA|saida[28]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N9
cyclonev_lcell_comb \MUXRegImed|saida_MUX[27]~29 (
// Equation(s):
// \MUXRegImed|saida_MUX[27]~29_combout  = ( \ROM|memROM~14_combout  & ( \BancoRegistradores|registrador~1198_combout  ) ) # ( !\ROM|memROM~14_combout  & ( (!\BancoRegistradores|Equal0~0_combout  & (\BancoRegistradores|registrador~1198_combout  & 
// \MUXRegImed|saida_MUX[31]~5_combout )) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1198_combout ),
	.datad(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[27]~29 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[27]~29 .lut_mask = 64'h000A000A0F0F0F0F;
defparam \MUXRegImed|saida_MUX[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \BancoRegistradores|registrador~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[27]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~65 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1197 (
// Equation(s):
// \BancoRegistradores|registrador~1197_combout  = ( \BancoRegistradores|registrador~321_q  & ( (!\ROM|memROM~12_combout  & ((\BancoRegistradores|registrador~65_q ) # (\ROM|memROM~13_combout ))) ) ) # ( !\BancoRegistradores|registrador~321_q  & ( 
// (!\ROM|memROM~13_combout  & (!\ROM|memROM~12_combout  & \BancoRegistradores|registrador~65_q )) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\BancoRegistradores|registrador~65_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~321_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1197 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1197 .lut_mask = 64'h00A000A050F050F0;
defparam \BancoRegistradores|registrador~1197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N24
cyclonev_lcell_comb \BancoRegistradores|saidaA[27]~27 (
// Equation(s):
// \BancoRegistradores|saidaA[27]~27_combout  = ( \ROM|memROM~7_combout  & ( (!\PC|DOUT [7] & \BancoRegistradores|registrador~1197_combout ) ) ) # ( !\ROM|memROM~7_combout  & ( (\ROM|memROM~11_combout  & (!\PC|DOUT [7] & 
// \BancoRegistradores|registrador~1197_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\PC|DOUT [7]),
	.datad(!\BancoRegistradores|registrador~1197_combout ),
	.datae(!\ROM|memROM~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[27]~27 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[27]~27 .lut_mask = 64'h003000F0003000F0;
defparam \BancoRegistradores|saidaA[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N30
cyclonev_lcell_comb \ULA|saida[27]~81 (
// Equation(s):
// \ULA|saida[27]~81_combout  = ( \ULA|Equal7~0_combout  & ( (!\MUXRegImed|saida_MUX[27]~29_combout  & (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ (!\BancoRegistradores|saidaA[27]~27_combout )))) # (\MUXRegImed|saida_MUX[27]~29_combout  & 
// (!\ULA|saida[17]~96_combout  $ (((\ULA|saida[17]~95_combout  & \BancoRegistradores|saidaA[27]~27_combout ))))) ) ) # ( !\ULA|Equal7~0_combout  & ( (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ (((!\BancoRegistradores|saidaA[27]~27_combout 
// ))))) # (\ULA|saida[17]~96_combout  & (\ULA|saida[17]~95_combout  & (\MUXRegImed|saida_MUX[27]~29_combout  & \BancoRegistradores|saidaA[27]~27_combout ))) ) )

	.dataa(!\ULA|saida[17]~96_combout ),
	.datab(!\ULA|saida[17]~95_combout ),
	.datac(!\MUXRegImed|saida_MUX[27]~29_combout ),
	.datad(!\BancoRegistradores|saidaA[27]~27_combout ),
	.datae(gnd),
	.dataf(!\ULA|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[27]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[27]~81 .extended_lut = "off";
defparam \ULA|saida[27]~81 .lut_mask = 64'h228922892A892A89;
defparam \ULA|saida[27]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \BancoRegistradores|registrador~64feeder (
// Equation(s):
// \BancoRegistradores|registrador~64feeder_combout  = ( \ULA|saida[26]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~64feeder .extended_lut = "off";
defparam \BancoRegistradores|registrador~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \BancoRegistradores|registrador~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \BancoRegistradores|registrador~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\BancoRegistradores|registrador~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~64 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1192 (
// Equation(s):
// \BancoRegistradores|registrador~1192_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~64_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~320_q )) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~320_q ),
	.datad(!\BancoRegistradores|registrador~64_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1192 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1192 .lut_mask = 64'h05AF05AF00000000;
defparam \BancoRegistradores|registrador~1192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N57
cyclonev_lcell_comb \BancoRegistradores|saidaA[26]~26 (
// Equation(s):
// \BancoRegistradores|saidaA[26]~26_combout  = ( \BancoRegistradores|registrador~1192_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(!\PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1192_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[26]~26 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[26]~26 .lut_mask = 64'h000000000AAA0AAA;
defparam \BancoRegistradores|saidaA[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N9
cyclonev_lcell_comb \MUXRegImed|saida_MUX[26]~28 (
// Equation(s):
// \MUXRegImed|saida_MUX[26]~28_combout  = ( \ROM|memROM~14_combout  & ( \MUXRegImed|saida_MUX[31]~5_combout  & ( \BancoRegistradores|registrador~1193_combout  ) ) ) # ( !\ROM|memROM~14_combout  & ( \MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (!\BancoRegistradores|Equal0~0_combout  & \BancoRegistradores|registrador~1193_combout ) ) ) ) # ( \ROM|memROM~14_combout  & ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( \BancoRegistradores|registrador~1193_combout  ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\BancoRegistradores|registrador~1193_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~14_combout ),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[26]~28 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[26]~28 .lut_mask = 64'h00000F0F0C0C0F0F;
defparam \MUXRegImed|saida_MUX[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N33
cyclonev_lcell_comb \ULA|saida[26]~78 (
// Equation(s):
// \ULA|saida[26]~78_combout  = ( \ULA|Equal7~0_combout  & ( (!\MUXRegImed|saida_MUX[26]~28_combout  & (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ (!\BancoRegistradores|saidaA[26]~26_combout )))) # (\MUXRegImed|saida_MUX[26]~28_combout  & 
// (!\ULA|saida[17]~96_combout  $ (((\ULA|saida[17]~95_combout  & \BancoRegistradores|saidaA[26]~26_combout ))))) ) ) # ( !\ULA|Equal7~0_combout  & ( (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ ((!\BancoRegistradores|saidaA[26]~26_combout 
// )))) # (\ULA|saida[17]~96_combout  & (\ULA|saida[17]~95_combout  & (\BancoRegistradores|saidaA[26]~26_combout  & \MUXRegImed|saida_MUX[26]~28_combout ))) ) )

	.dataa(!\ULA|saida[17]~96_combout ),
	.datab(!\ULA|saida[17]~95_combout ),
	.datac(!\BancoRegistradores|saidaA[26]~26_combout ),
	.datad(!\MUXRegImed|saida_MUX[26]~28_combout ),
	.datae(gnd),
	.dataf(!\ULA|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[26]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[26]~78 .extended_lut = "off";
defparam \ULA|saida[26]~78 .lut_mask = 64'h2829282928A928A9;
defparam \ULA|saida[26]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N50
dffeas \BancoRegistradores|registrador~319DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[25]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~319DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~319DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~319DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N59
dffeas \BancoRegistradores|registrador~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[25]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~63 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N36
cyclonev_lcell_comb \BancoRegistradores|registrador~1187 (
// Equation(s):
// \BancoRegistradores|registrador~1187_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~63_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~319DUPLICATE_q )) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~319DUPLICATE_q ),
	.datad(!\BancoRegistradores|registrador~63_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1187 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1187 .lut_mask = 64'h05AF05AF00000000;
defparam \BancoRegistradores|registrador~1187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N39
cyclonev_lcell_comb \BancoRegistradores|saidaA[25]~25 (
// Equation(s):
// \BancoRegistradores|saidaA[25]~25_combout  = ( \BancoRegistradores|registrador~1187_combout  & ( (!\PC|DOUT [7] & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[25]~25 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[25]~25 .lut_mask = 64'h000000005F005F00;
defparam \BancoRegistradores|saidaA[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N57
cyclonev_lcell_comb \MUXRegImed|saida_MUX[25]~27 (
// Equation(s):
// \MUXRegImed|saida_MUX[25]~27_combout  = ( \MUXRegImed|saida_MUX[31]~5_combout  & ( (\BancoRegistradores|registrador~1188_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\ROM|memROM~14_combout ))) ) ) # ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (\BancoRegistradores|registrador~1188_combout  & \ROM|memROM~14_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1188_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[25]~27 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[25]~27 .lut_mask = 64'h000F000F0A0F0A0F;
defparam \MUXRegImed|saida_MUX[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N6
cyclonev_lcell_comb \ULA|saida[25]~75 (
// Equation(s):
// \ULA|saida[25]~75_combout  = ( \ULA|Equal7~0_combout  & ( (!\MUXRegImed|saida_MUX[25]~27_combout  & (!\ULA|saida[17]~96_combout  & (!\BancoRegistradores|saidaA[25]~25_combout  $ (!\ULA|saida[17]~95_combout )))) # (\MUXRegImed|saida_MUX[25]~27_combout  & 
// (!\ULA|saida[17]~96_combout  $ (((\BancoRegistradores|saidaA[25]~25_combout  & \ULA|saida[17]~95_combout ))))) ) ) # ( !\ULA|Equal7~0_combout  & ( (!\ULA|saida[17]~96_combout  & (!\BancoRegistradores|saidaA[25]~25_combout  $ ((!\ULA|saida[17]~95_combout 
// )))) # (\ULA|saida[17]~96_combout  & (\BancoRegistradores|saidaA[25]~25_combout  & (\ULA|saida[17]~95_combout  & \MUXRegImed|saida_MUX[25]~27_combout ))) ) )

	.dataa(!\BancoRegistradores|saidaA[25]~25_combout ),
	.datab(!\ULA|saida[17]~96_combout ),
	.datac(!\ULA|saida[17]~95_combout ),
	.datad(!\MUXRegImed|saida_MUX[25]~27_combout ),
	.datae(gnd),
	.dataf(!\ULA|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[25]~75 .extended_lut = "off";
defparam \ULA|saida[25]~75 .lut_mask = 64'h4849484948C948C9;
defparam \ULA|saida[25]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N56
dffeas \BancoRegistradores|registrador~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[24]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~62 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1182 (
// Equation(s):
// \BancoRegistradores|registrador~1182_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~62_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~318_q )) ) )

	.dataa(!\BancoRegistradores|registrador~318_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~62_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1182 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1182 .lut_mask = 64'h0F550F5500000000;
defparam \BancoRegistradores|registrador~1182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N33
cyclonev_lcell_comb \BancoRegistradores|saidaA[24]~24 (
// Equation(s):
// \BancoRegistradores|saidaA[24]~24_combout  = ( \BancoRegistradores|registrador~1182_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout ))) ) )

	.dataa(!\PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[24]~24 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[24]~24 .lut_mask = 64'h000000000AAA0AAA;
defparam \BancoRegistradores|saidaA[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N15
cyclonev_lcell_comb \MUXRegImed|saida_MUX[24]~26 (
// Equation(s):
// \MUXRegImed|saida_MUX[24]~26_combout  = ( \ROM|memROM~14_combout  & ( \BancoRegistradores|registrador~1183_combout  ) ) # ( !\ROM|memROM~14_combout  & ( (!\BancoRegistradores|Equal0~0_combout  & (\BancoRegistradores|registrador~1183_combout  & 
// \MUXRegImed|saida_MUX[31]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\BancoRegistradores|registrador~1183_combout ),
	.datad(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[24]~26 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[24]~26 .lut_mask = 64'h000C000C0F0F0F0F;
defparam \MUXRegImed|saida_MUX[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N45
cyclonev_lcell_comb \ULA|saida[24]~72 (
// Equation(s):
// \ULA|saida[24]~72_combout  = ( \ULA|Equal7~0_combout  & ( (!\MUXRegImed|saida_MUX[24]~26_combout  & (!\ULA|saida[17]~96_combout  & (!\BancoRegistradores|saidaA[24]~24_combout  $ (!\ULA|saida[17]~95_combout )))) # (\MUXRegImed|saida_MUX[24]~26_combout  & 
// (!\ULA|saida[17]~96_combout  $ (((\BancoRegistradores|saidaA[24]~24_combout  & \ULA|saida[17]~95_combout ))))) ) ) # ( !\ULA|Equal7~0_combout  & ( (!\ULA|saida[17]~96_combout  & (!\BancoRegistradores|saidaA[24]~24_combout  $ ((!\ULA|saida[17]~95_combout 
// )))) # (\ULA|saida[17]~96_combout  & (\BancoRegistradores|saidaA[24]~24_combout  & (\ULA|saida[17]~95_combout  & \MUXRegImed|saida_MUX[24]~26_combout ))) ) )

	.dataa(!\BancoRegistradores|saidaA[24]~24_combout ),
	.datab(!\ULA|saida[17]~95_combout ),
	.datac(!\MUXRegImed|saida_MUX[24]~26_combout ),
	.datad(!\ULA|saida[17]~96_combout ),
	.datae(gnd),
	.dataf(!\ULA|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[24]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[24]~72 .extended_lut = "off";
defparam \ULA|saida[24]~72 .lut_mask = 64'h660166016E016E01;
defparam \ULA|saida[24]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \BancoRegistradores|registrador~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[23]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~61 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1177 (
// Equation(s):
// \BancoRegistradores|registrador~1177_combout  = ( \BancoRegistradores|registrador~317_q  & ( (!\ROM|memROM~12_combout  & ((\BancoRegistradores|registrador~61_q ) # (\ROM|memROM~13_combout ))) ) ) # ( !\BancoRegistradores|registrador~317_q  & ( 
// (!\ROM|memROM~13_combout  & (!\ROM|memROM~12_combout  & \BancoRegistradores|registrador~61_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\BancoRegistradores|registrador~61_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~317_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1177 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1177 .lut_mask = 64'h00C000C030F030F0;
defparam \BancoRegistradores|registrador~1177 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N18
cyclonev_lcell_comb \BancoRegistradores|saidaA[23]~23 (
// Equation(s):
// \BancoRegistradores|saidaA[23]~23_combout  = ( \BancoRegistradores|registrador~1177_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[23]~23 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[23]~23 .lut_mask = 64'h000000003F003F00;
defparam \BancoRegistradores|saidaA[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N51
cyclonev_lcell_comb \MUXRegImed|saida_MUX[23]~25 (
// Equation(s):
// \MUXRegImed|saida_MUX[23]~25_combout  = ( \MUXRegImed|saida_MUX[31]~5_combout  & ( (\BancoRegistradores|registrador~1178_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\ROM|memROM~14_combout ))) ) ) # ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (\ROM|memROM~14_combout  & \BancoRegistradores|registrador~1178_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\BancoRegistradores|registrador~1178_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[23]~25 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[23]~25 .lut_mask = 64'h030303030B0B0B0B;
defparam \MUXRegImed|saida_MUX[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N57
cyclonev_lcell_comb \ULA|saida[23]~69 (
// Equation(s):
// \ULA|saida[23]~69_combout  = ( \BancoRegistradores|saidaA[23]~23_combout  & ( \MUXRegImed|saida_MUX[23]~25_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[23]~23_combout  & ( \MUXRegImed|saida_MUX[23]~25_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[1]~1_combout ) # (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[23]~23_combout  & ( !\MUXRegImed|saida_MUX[23]~25_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[23]~23_combout  & ( !\MUXRegImed|saida_MUX[23]~25_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (!\ulaUC|ulaOp[1]~1_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ulaUC|ulaOp[0]~0_combout ),
	.datac(!\ULA|saida[17]~96_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\BancoRegistradores|saidaA[23]~23_combout ),
	.dataf(!\MUXRegImed|saida_MUX[23]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[23]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[23]~69 .extended_lut = "off";
defparam \ULA|saida[23]~69 .lut_mask = 64'h1040401010504114;
defparam \ULA|saida[23]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \BancoRegistradores|registrador~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[22]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~60 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~60 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N0
cyclonev_lcell_comb \BancoRegistradores|registrador~1172 (
// Equation(s):
// \BancoRegistradores|registrador~1172_combout  = ( \BancoRegistradores|registrador~60_q  & ( (!\ROM|memROM~12_combout  & ((!\ROM|memROM~13_combout ) # (\BancoRegistradores|registrador~316_q ))) ) ) # ( !\BancoRegistradores|registrador~60_q  & ( 
// (!\ROM|memROM~12_combout  & (\BancoRegistradores|registrador~316_q  & \ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~12_combout ),
	.datac(!\BancoRegistradores|registrador~316_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1172 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1172 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \BancoRegistradores|registrador~1172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N36
cyclonev_lcell_comb \BancoRegistradores|saidaA[22]~22 (
// Equation(s):
// \BancoRegistradores|saidaA[22]~22_combout  = ( \ROM|memROM~11_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & \BancoRegistradores|registrador~1172_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & 
// (\BancoRegistradores|registrador~1172_combout  & \ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\BancoRegistradores|registrador~1172_combout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[22]~22 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[22]~22 .lut_mask = 64'h000C000C0C0C0C0C;
defparam \BancoRegistradores|saidaA[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \MUXRegImed|saida_MUX[22]~24 (
// Equation(s):
// \MUXRegImed|saida_MUX[22]~24_combout  = ( \BancoRegistradores|Equal0~0_combout  & ( (\BancoRegistradores|registrador~1173_combout  & \ROM|memROM~14_combout ) ) ) # ( !\BancoRegistradores|Equal0~0_combout  & ( (\BancoRegistradores|registrador~1173_combout  
// & ((\ROM|memROM~14_combout ) # (\MUXRegImed|saida_MUX[31]~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\BancoRegistradores|registrador~1173_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[22]~24 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[22]~24 .lut_mask = 64'h030F030F000F000F;
defparam \MUXRegImed|saida_MUX[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N54
cyclonev_lcell_comb \ULA|saida[22]~66 (
// Equation(s):
// \ULA|saida[22]~66_combout  = ( \BancoRegistradores|saidaA[22]~22_combout  & ( \MUXRegImed|saida_MUX[22]~24_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (!\ulaUC|ulaOp[1]~1_combout  $ (!\ULA|saida[17]~96_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[22]~22_combout  & ( \MUXRegImed|saida_MUX[22]~24_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[1]~1_combout ) # (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[22]~22_combout  & ( !\MUXRegImed|saida_MUX[22]~24_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[22]~22_combout  & ( !\MUXRegImed|saida_MUX[22]~24_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (!\ulaUC|ulaOp[1]~1_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ulaUC|ulaOp[0]~0_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\ULA|saida[17]~96_combout ),
	.datae(!\BancoRegistradores|saidaA[22]~22_combout ),
	.dataf(!\MUXRegImed|saida_MUX[22]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[22]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[22]~66 .extended_lut = "off";
defparam \ULA|saida[22]~66 .lut_mask = 64'h1400410015004114;
defparam \ULA|saida[22]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N53
dffeas \BancoRegistradores|registrador~315 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[21]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~315 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~315 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N3
cyclonev_lcell_comb \BancoRegistradores|registrador~1246 (
// Equation(s):
// \BancoRegistradores|registrador~1246_combout  = ( \ROM|memROM~15_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~15_combout  & ( (\BancoRegistradores|registrador~59_q  & (!\ROM|memROM~16_combout  & !\ROM|memROM~13_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~59_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1246 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1246 .lut_mask = 64'h500050000F0F0F0F;
defparam \BancoRegistradores|registrador~1246 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1168 (
// Equation(s):
// \BancoRegistradores|registrador~1168_combout  = ( \ROM|memROM~15_combout  & ( (\BancoRegistradores|registrador~315_q  & (!\ROM|memROM~13_combout  & !\BancoRegistradores|registrador~1246_combout )) ) ) # ( !\ROM|memROM~15_combout  & ( 
// \BancoRegistradores|registrador~1246_combout  ) )

	.dataa(!\BancoRegistradores|registrador~315_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~1246_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1168 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1168 .lut_mask = 64'h00FF00FF50005000;
defparam \BancoRegistradores|registrador~1168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N54
cyclonev_lcell_comb \MUXRegImed|saida_MUX[21]~23 (
// Equation(s):
// \MUXRegImed|saida_MUX[21]~23_combout  = ( \MUXRegImed|saida_MUX[31]~5_combout  & ( (\BancoRegistradores|registrador~1168_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\ROM|memROM~14_combout ))) ) ) # ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (\BancoRegistradores|registrador~1168_combout  & \ROM|memROM~14_combout ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\BancoRegistradores|registrador~1168_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[21]~23 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[21]~23 .lut_mask = 64'h000F000F0C0F0C0F;
defparam \MUXRegImed|saida_MUX[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N48
cyclonev_lcell_comb \ULA|saida[21]~63 (
// Equation(s):
// \ULA|saida[21]~63_combout  = ( \ulaUC|ulaOp[0]~0_combout  & ( \BancoRegistradores|saidaA[21]~21_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & ((!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[1]~1_combout ))) # (\ULA|saida[17]~96_combout  & 
// (\MUXRegImed|saida_MUX[21]~23_combout  & !\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( !\ulaUC|ulaOp[0]~0_combout  & ( \BancoRegistradores|saidaA[21]~21_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & ((!\ULA|saida[17]~96_combout  & ((!\ulaUC|ulaOp[1]~1_combout 
// ))) # (\ULA|saida[17]~96_combout  & (\MUXRegImed|saida_MUX[21]~23_combout  & \ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( \ulaUC|ulaOp[0]~0_combout  & ( !\BancoRegistradores|saidaA[21]~21_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  
// & ((!\ulaUC|ulaOp[1]~1_combout ) # (\MUXRegImed|saida_MUX[21]~23_combout )))) ) ) ) # ( !\ulaUC|ulaOp[0]~0_combout  & ( !\BancoRegistradores|saidaA[21]~21_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & \ulaUC|ulaOp[1]~1_combout 
// )) ) ) )

	.dataa(!\MUXRegImed|saida_MUX[21]~23_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[17]~96_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\ulaUC|ulaOp[0]~0_combout ),
	.dataf(!\BancoRegistradores|saidaA[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[21]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[21]~63 .extended_lut = "off";
defparam \ULA|saida[21]~63 .lut_mask = 64'h0030301030010130;
defparam \ULA|saida[21]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N2
dffeas \BancoRegistradores|registrador~314 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[20]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~314 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1245 (
// Equation(s):
// \BancoRegistradores|registrador~1245_combout  = ( \ROM|memROM~13_combout  & ( (\ROM|memROM~15_combout  & \ROM|memROM~16_combout ) ) ) # ( !\ROM|memROM~13_combout  & ( (!\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~58_q  & 
// !\ROM|memROM~16_combout )) # (\ROM|memROM~15_combout  & ((\ROM|memROM~16_combout ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~58_q ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1245 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1245 .lut_mask = 64'h300F300F000F000F;
defparam \BancoRegistradores|registrador~1245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N57
cyclonev_lcell_comb \BancoRegistradores|registrador~1163 (
// Equation(s):
// \BancoRegistradores|registrador~1163_combout  = ( \ROM|memROM~15_combout  & ( (\BancoRegistradores|registrador~314_q  & (!\BancoRegistradores|registrador~1245_combout  & !\ROM|memROM~13_combout )) ) ) # ( !\ROM|memROM~15_combout  & ( 
// \BancoRegistradores|registrador~1245_combout  ) )

	.dataa(!\BancoRegistradores|registrador~314_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1245_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1163 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1163 .lut_mask = 64'h0F0F0F0F50005000;
defparam \BancoRegistradores|registrador~1163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N42
cyclonev_lcell_comb \MUXRegImed|saida_MUX[20]~22 (
// Equation(s):
// \MUXRegImed|saida_MUX[20]~22_combout  = ( \ROM|memROM~14_combout  & ( \BancoRegistradores|registrador~1163_combout  ) ) # ( !\ROM|memROM~14_combout  & ( (\BancoRegistradores|registrador~1163_combout  & (!\BancoRegistradores|Equal0~0_combout  & 
// \MUXRegImed|saida_MUX[31]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~1163_combout ),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[20]~22 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[20]~22 .lut_mask = 64'h0030003033333333;
defparam \MUXRegImed|saida_MUX[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N24
cyclonev_lcell_comb \ULA|saida[20]~60 (
// Equation(s):
// \ULA|saida[20]~60_combout  = ( \ulaUC|ulaOp[0]~0_combout  & ( \ulaUC|ulaOp[1]~1_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & ((\MUXRegImed|saida_MUX[20]~22_combout ) # (\BancoRegistradores|saidaA[20]~20_combout )))) ) ) ) # ( 
// !\ulaUC|ulaOp[0]~0_combout  & ( \ulaUC|ulaOp[1]~1_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & ((!\ULA|saida[17]~96_combout  & (!\BancoRegistradores|saidaA[20]~20_combout )) # (\ULA|saida[17]~96_combout  & (\BancoRegistradores|saidaA[20]~20_combout  & 
// \MUXRegImed|saida_MUX[20]~22_combout )))) ) ) ) # ( \ulaUC|ulaOp[0]~0_combout  & ( !\ulaUC|ulaOp[1]~1_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & ((!\ULA|saida[17]~96_combout  & (!\BancoRegistradores|saidaA[20]~20_combout )) # (\ULA|saida[17]~96_combout  & 
// (\BancoRegistradores|saidaA[20]~20_combout  & \MUXRegImed|saida_MUX[20]~22_combout )))) ) ) ) # ( !\ulaUC|ulaOp[0]~0_combout  & ( !\ulaUC|ulaOp[1]~1_combout  & ( (!\ULA|saida[17]~96_combout  & (\BancoRegistradores|saidaA[20]~20_combout  & 
// \ulaUC|ulaOp[1]~2_combout )) ) ) )

	.dataa(!\ULA|saida[17]~96_combout ),
	.datab(!\BancoRegistradores|saidaA[20]~20_combout ),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(!\MUXRegImed|saida_MUX[20]~22_combout ),
	.datae(!\ulaUC|ulaOp[0]~0_combout ),
	.dataf(!\ulaUC|ulaOp[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[20]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[20]~60 .extended_lut = "off";
defparam \ULA|saida[20]~60 .lut_mask = 64'h020208090809020A;
defparam \ULA|saida[20]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N43
dffeas \BancoRegistradores|registrador~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[19]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~57 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~57 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1157 (
// Equation(s):
// \BancoRegistradores|registrador~1157_combout  = ( \BancoRegistradores|registrador~57_q  & ( (!\ROM|memROM~12_combout  & ((!\ROM|memROM~13_combout ) # (\BancoRegistradores|registrador~313_q ))) ) ) # ( !\BancoRegistradores|registrador~57_q  & ( 
// (!\ROM|memROM~12_combout  & (\ROM|memROM~13_combout  & \BancoRegistradores|registrador~313_q )) ) )

	.dataa(!\ROM|memROM~12_combout ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~313_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~57_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1157 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1157 .lut_mask = 64'h0022002288AA88AA;
defparam \BancoRegistradores|registrador~1157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N21
cyclonev_lcell_comb \BancoRegistradores|saidaA[19]~19 (
// Equation(s):
// \BancoRegistradores|saidaA[19]~19_combout  = ( \ROM|memROM~7_combout  & ( (\BancoRegistradores|registrador~1157_combout  & !\PC|DOUT [7]) ) ) # ( !\ROM|memROM~7_combout  & ( (\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~1157_combout  & 
// !\PC|DOUT [7])) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\BancoRegistradores|registrador~1157_combout ),
	.datad(!\PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[19]~19 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[19]~19 .lut_mask = 64'h030003000F000F00;
defparam \BancoRegistradores|saidaA[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N45
cyclonev_lcell_comb \MUXRegImed|saida_MUX[19]~21 (
// Equation(s):
// \MUXRegImed|saida_MUX[19]~21_combout  = ( \BancoRegistradores|registrador~1158_combout  & ( ((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[19]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[19]~21 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[19]~21 .lut_mask = 64'h000000000AFF0AFF;
defparam \MUXRegImed|saida_MUX[19]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N3
cyclonev_lcell_comb \ULA|saida[19]~57 (
// Equation(s):
// \ULA|saida[19]~57_combout  = ( \BancoRegistradores|saidaA[19]~19_combout  & ( \MUXRegImed|saida_MUX[19]~21_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[19]~19_combout  & ( \MUXRegImed|saida_MUX[19]~21_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[19]~19_combout  & ( !\MUXRegImed|saida_MUX[19]~21_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[19]~19_combout  & ( !\MUXRegImed|saida_MUX[19]~21_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[17]~96_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\BancoRegistradores|saidaA[19]~19_combout ),
	.dataf(!\MUXRegImed|saida_MUX[19]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[19]~57 .extended_lut = "off";
defparam \ULA|saida[19]~57 .lut_mask = 64'h0440400404444114;
defparam \ULA|saida[19]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N47
dffeas \BancoRegistradores|registrador~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[18]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~56 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \BancoRegistradores|registrador~1152 (
// Equation(s):
// \BancoRegistradores|registrador~1152_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~56_q )) # (\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~312_q ))) ) )

	.dataa(!\BancoRegistradores|registrador~56_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~312_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1152 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1152 .lut_mask = 64'h550F550F00000000;
defparam \BancoRegistradores|registrador~1152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \BancoRegistradores|saidaA[18]~18 (
// Equation(s):
// \BancoRegistradores|saidaA[18]~18_combout  = ( \BancoRegistradores|registrador~1152_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(gnd),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[18]~18 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[18]~18 .lut_mask = 64'h0000000077007700;
defparam \BancoRegistradores|saidaA[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N3
cyclonev_lcell_comb \MUXRegImed|saida_MUX[18]~20 (
// Equation(s):
// \MUXRegImed|saida_MUX[18]~20_combout  = ( \MUXRegImed|saida_MUX[31]~5_combout  & ( (\BancoRegistradores|registrador~1153_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\ROM|memROM~14_combout ))) ) ) # ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (\ROM|memROM~14_combout  & \BancoRegistradores|registrador~1153_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\BancoRegistradores|registrador~1153_combout ),
	.datad(!\BancoRegistradores|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[18]~20 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[18]~20 .lut_mask = 64'h030303030F030F03;
defparam \MUXRegImed|saida_MUX[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \ULA|saida[18]~54 (
// Equation(s):
// \ULA|saida[18]~54_combout  = ( \BancoRegistradores|saidaA[18]~18_combout  & ( \MUXRegImed|saida_MUX[18]~20_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout  $ (!\ULA|saida[17]~96_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[18]~18_combout  & ( \MUXRegImed|saida_MUX[18]~20_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[18]~18_combout  & ( !\MUXRegImed|saida_MUX[18]~20_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[18]~18_combout  & ( !\MUXRegImed|saida_MUX[18]~20_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ULA|saida[17]~96_combout ),
	.datae(!\BancoRegistradores|saidaA[18]~18_combout ),
	.dataf(!\MUXRegImed|saida_MUX[18]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[18]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[18]~54 .extended_lut = "off";
defparam \ULA|saida[18]~54 .lut_mask = 64'h1200210013002112;
defparam \ULA|saida[18]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \BancoRegistradores|registrador~55feeder (
// Equation(s):
// \BancoRegistradores|registrador~55feeder_combout  = ( \ULA|saida[17]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[17]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~55feeder .extended_lut = "off";
defparam \BancoRegistradores|registrador~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \BancoRegistradores|registrador~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N26
dffeas \BancoRegistradores|registrador~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\BancoRegistradores|registrador~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~55 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1242 (
// Equation(s):
// \BancoRegistradores|registrador~1242_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( !\ROM|memROM~15_combout  & ( (!\ROM|memROM~13_combout  & \BancoRegistradores|registrador~55_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~55_q ),
	.datae(!\ROM|memROM~16_combout ),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1242 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1242 .lut_mask = 64'h00F000000000FFFF;
defparam \BancoRegistradores|registrador~1242 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \BancoRegistradores|registrador~1148 (
// Equation(s):
// \BancoRegistradores|registrador~1148_combout  = ( \BancoRegistradores|registrador~1242_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1242_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~311_q  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~311_q ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1148 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1148 .lut_mask = 64'h000C000CFF00FF00;
defparam \BancoRegistradores|registrador~1148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \MUXRegImed|saida_MUX[17]~19 (
// Equation(s):
// \MUXRegImed|saida_MUX[17]~19_combout  = ( \BancoRegistradores|registrador~1148_combout  & ( ((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[17]~19 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[17]~19 .lut_mask = 64'h000000000AFF0AFF;
defparam \MUXRegImed|saida_MUX[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \ULA|saida[17]~51 (
// Equation(s):
// \ULA|saida[17]~51_combout  = ( \BancoRegistradores|saidaA[17]~17_combout  & ( \MUXRegImed|saida_MUX[17]~19_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[17]~17_combout  & ( \MUXRegImed|saida_MUX[17]~19_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[17]~17_combout  & ( !\MUXRegImed|saida_MUX[17]~19_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[17]~17_combout  & ( !\MUXRegImed|saida_MUX[17]~19_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\ULA|saida[17]~96_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(!\BancoRegistradores|saidaA[17]~17_combout ),
	.dataf(!\MUXRegImed|saida_MUX[17]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[17]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[17]~51 .extended_lut = "off";
defparam \ULA|saida[17]~51 .lut_mask = 64'h00480084004C0096;
defparam \ULA|saida[17]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N32
dffeas \BancoRegistradores|registrador~310 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[16]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~310 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1241 (
// Equation(s):
// \BancoRegistradores|registrador~1241_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~54_q  & !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\BancoRegistradores|registrador~54_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1241 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1241 .lut_mask = 64'h0C000C0033333333;
defparam \BancoRegistradores|registrador~1241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1143 (
// Equation(s):
// \BancoRegistradores|registrador~1143_combout  = ( \BancoRegistradores|registrador~1241_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1241_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~310_q  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~310_q ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1143 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1143 .lut_mask = 64'h000A000AFF00FF00;
defparam \BancoRegistradores|registrador~1143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N15
cyclonev_lcell_comb \MUXRegImed|saida_MUX[16]~18 (
// Equation(s):
// \MUXRegImed|saida_MUX[16]~18_combout  = ( \MUXRegImed|saida_MUX[31]~5_combout  & ( (\BancoRegistradores|registrador~1143_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\ROM|memROM~14_combout ))) ) ) # ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (\BancoRegistradores|registrador~1143_combout  & \ROM|memROM~14_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1143_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[16]~18 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[16]~18 .lut_mask = 64'h000F000F0A0F0A0F;
defparam \MUXRegImed|saida_MUX[16]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \BancoRegistradores|saidaA[15]~15 (
// Equation(s):
// \BancoRegistradores|saidaA[15]~15_combout  = ( \BancoRegistradores|registrador~1137_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[15]~15 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[15]~15 .lut_mask = 64'h000000003F003F00;
defparam \BancoRegistradores|saidaA[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N32
dffeas \BancoRegistradores|registrador~309 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~309 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N38
dffeas \BancoRegistradores|registrador~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~53 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1240 (
// Equation(s):
// \BancoRegistradores|registrador~1240_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( !\ROM|memROM~15_combout  & ( (\BancoRegistradores|registrador~53_q  & !\ROM|memROM~13_combout ) ) ) )

	.dataa(!\BancoRegistradores|registrador~53_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~16_combout ),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1240 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1240 .lut_mask = 64'h505000000000FFFF;
defparam \BancoRegistradores|registrador~1240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1138 (
// Equation(s):
// \BancoRegistradores|registrador~1138_combout  = ( \BancoRegistradores|registrador~1240_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1240_combout  & ( (\BancoRegistradores|registrador~309_q  & (\ROM|memROM~15_combout  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~309_q ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1138 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1138 .lut_mask = 64'h03000300F0F0F0F0;
defparam \BancoRegistradores|registrador~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N24
cyclonev_lcell_comb \MUXRegImed|saida_MUX[15]~17 (
// Equation(s):
// \MUXRegImed|saida_MUX[15]~17_combout  = ( \BancoRegistradores|registrador~1138_combout  & ( ((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[15]~17 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[15]~17 .lut_mask = 64'h000000000FCF0FCF;
defparam \MUXRegImed|saida_MUX[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \ULA|saida[15]~45 (
// Equation(s):
// \ULA|saida[15]~45_combout  = ( \BancoRegistradores|saidaA[15]~15_combout  & ( \MUXRegImed|saida_MUX[15]~17_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout  $ (!\ULA|saida[17]~96_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[15]~15_combout  & ( \MUXRegImed|saida_MUX[15]~17_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[15]~15_combout  & ( !\MUXRegImed|saida_MUX[15]~17_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[15]~15_combout  & ( !\MUXRegImed|saida_MUX[15]~17_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ULA|saida[17]~96_combout ),
	.datae(!\BancoRegistradores|saidaA[15]~15_combout ),
	.dataf(!\MUXRegImed|saida_MUX[15]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[15]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[15]~45 .extended_lut = "off";
defparam \ULA|saida[15]~45 .lut_mask = 64'h1400410015004114;
defparam \ULA|saida[15]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N47
dffeas \BancoRegistradores|registrador~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~52 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N27
cyclonev_lcell_comb \BancoRegistradores|registrador~1132 (
// Equation(s):
// \BancoRegistradores|registrador~1132_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~52_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~308_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~308_q ),
	.datad(!\BancoRegistradores|registrador~52_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1132 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1132 .lut_mask = 64'h03CF03CF00000000;
defparam \BancoRegistradores|registrador~1132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N51
cyclonev_lcell_comb \BancoRegistradores|saidaA[14]~14 (
// Equation(s):
// \BancoRegistradores|saidaA[14]~14_combout  = ( \ROM|memROM~7_combout  & ( (!\PC|DOUT [7] & \BancoRegistradores|registrador~1132_combout ) ) ) # ( !\ROM|memROM~7_combout  & ( (!\PC|DOUT [7] & (\ROM|memROM~11_combout  & 
// \BancoRegistradores|registrador~1132_combout )) ) )

	.dataa(!\PC|DOUT [7]),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~1132_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[14]~14 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[14]~14 .lut_mask = 64'h000A000A00AA00AA;
defparam \BancoRegistradores|saidaA[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N27
cyclonev_lcell_comb \ULA|saida[14]~42 (
// Equation(s):
// \ULA|saida[14]~42_combout  = ( \BancoRegistradores|saidaA[14]~14_combout  & ( (!\ULA|saida[17]~95_combout  & (!\ULA|saida[17]~96_combout )) # (\ULA|saida[17]~95_combout  & (\ULA|saida[17]~96_combout  & \MUXRegImed|saida_MUX[14]~16_combout )) ) ) # ( 
// !\BancoRegistradores|saidaA[14]~14_combout  & ( (!\ULA|saida[17]~96_combout  & (((\ULA|Equal7~0_combout  & \MUXRegImed|saida_MUX[14]~16_combout )) # (\ULA|saida[17]~95_combout ))) ) )

	.dataa(!\ULA|saida[17]~95_combout ),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\ULA|saida[17]~96_combout ),
	.datad(!\MUXRegImed|saida_MUX[14]~16_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[14]~42 .extended_lut = "off";
defparam \ULA|saida[14]~42 .lut_mask = 64'h50705070A0A5A0A5;
defparam \ULA|saida[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N47
dffeas \BancoRegistradores|registrador~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~51 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \BancoRegistradores|registrador~1127 (
// Equation(s):
// \BancoRegistradores|registrador~1127_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~51_q )) # (\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~307_q ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~51_q ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~307_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1127 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1127 .lut_mask = 64'h303F303F00000000;
defparam \BancoRegistradores|registrador~1127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \BancoRegistradores|saidaA[13]~13 (
// Equation(s):
// \BancoRegistradores|saidaA[13]~13_combout  = ( \ROM|memROM~7_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & \BancoRegistradores|registrador~1127_combout ) ) ) # ( !\ROM|memROM~7_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & 
// (\BancoRegistradores|registrador~1127_combout  & \ROM|memROM~11_combout )) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\BancoRegistradores|registrador~1127_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[13]~13 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[13]~13 .lut_mask = 64'h000C000C0C0C0C0C;
defparam \BancoRegistradores|saidaA[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N8
dffeas \BancoRegistradores|registrador~50DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[12]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~50DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~50DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~50DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1122 (
// Equation(s):
// \BancoRegistradores|registrador~1122_combout  = ( \BancoRegistradores|registrador~306_q  & ( (!\ROM|memROM~12_combout  & ((\BancoRegistradores|registrador~50DUPLICATE_q ) # (\ROM|memROM~13_combout ))) ) ) # ( !\BancoRegistradores|registrador~306_q  & ( 
// (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~50DUPLICATE_q  & !\ROM|memROM~12_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~50DUPLICATE_q ),
	.datad(!\ROM|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~306_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1122 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1122 .lut_mask = 64'h0C000C003F003F00;
defparam \BancoRegistradores|registrador~1122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \BancoRegistradores|saidaA[12]~12 (
// Equation(s):
// \BancoRegistradores|saidaA[12]~12_combout  = ( \BancoRegistradores|registrador~1122_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[12]~12 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[12]~12 .lut_mask = 64'h000000003F003F00;
defparam \BancoRegistradores|saidaA[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \MUXRegImed|saida_MUX[12]~14 (
// Equation(s):
// \MUXRegImed|saida_MUX[12]~14_combout  = ( \BancoRegistradores|Equal0~0_combout  & ( (\BancoRegistradores|registrador~1123_combout  & \ROM|memROM~14_combout ) ) ) # ( !\BancoRegistradores|Equal0~0_combout  & ( (\BancoRegistradores|registrador~1123_combout  
// & ((\MUXRegImed|saida_MUX[31]~5_combout ) # (\ROM|memROM~14_combout ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~1123_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[12]~14 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[12]~14 .lut_mask = 64'h0333033303030303;
defparam \MUXRegImed|saida_MUX[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N27
cyclonev_lcell_comb \ULA|saida[12]~36 (
// Equation(s):
// \ULA|saida[12]~36_combout  = ( \BancoRegistradores|saidaA[12]~12_combout  & ( \MUXRegImed|saida_MUX[12]~14_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[0]~0_combout  $ (!\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[12]~12_combout  & ( \MUXRegImed|saida_MUX[12]~14_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & ((\ulaUC|ulaOp[1]~1_combout ) # (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[12]~12_combout  & ( !\MUXRegImed|saida_MUX[12]~14_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[12]~12_combout  & ( !\MUXRegImed|saida_MUX[12]~14_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (!\ulaUC|ulaOp[1]~1_combout )))) ) ) )

	.dataa(!\ULA|saida[17]~96_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\BancoRegistradores|saidaA[12]~12_combout ),
	.dataf(!\MUXRegImed|saida_MUX[12]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[12]~36 .extended_lut = "off";
defparam \ULA|saida[12]~36 .lut_mask = 64'h0220200202222112;
defparam \ULA|saida[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \BancoRegistradores|registrador~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[11]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~49 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1117 (
// Equation(s):
// \BancoRegistradores|registrador~1117_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~49_q )) # (\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~305_q ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~49_q ),
	.datac(!\BancoRegistradores|registrador~305_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1117 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1117 .lut_mask = 64'h330F330F00000000;
defparam \BancoRegistradores|registrador~1117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N39
cyclonev_lcell_comb \BancoRegistradores|saidaA[11]~11 (
// Equation(s):
// \BancoRegistradores|saidaA[11]~11_combout  = ( \BancoRegistradores|registrador~1117_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[11]~11 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[11]~11 .lut_mask = 64'h000000005F005F00;
defparam \BancoRegistradores|saidaA[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N33
cyclonev_lcell_comb \MUXRegImed|saida_MUX[11]~13 (
// Equation(s):
// \MUXRegImed|saida_MUX[11]~13_combout  = ( \BancoRegistradores|Equal0~0_combout  & ( (\ROM|memROM~14_combout  & \BancoRegistradores|registrador~1118_combout ) ) ) # ( !\BancoRegistradores|Equal0~0_combout  & ( (\BancoRegistradores|registrador~1118_combout  
// & ((\MUXRegImed|saida_MUX[31]~5_combout ) # (\ROM|memROM~14_combout ))) ) )

	.dataa(!\ROM|memROM~14_combout ),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1118_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[11]~13 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[11]~13 .lut_mask = 64'h005F005F00550055;
defparam \MUXRegImed|saida_MUX[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \ULA|saida[11]~33 (
// Equation(s):
// \ULA|saida[11]~33_combout  = ( \BancoRegistradores|saidaA[11]~11_combout  & ( \MUXRegImed|saida_MUX[11]~13_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[11]~11_combout  & ( \MUXRegImed|saida_MUX[11]~13_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[11]~11_combout  & ( !\MUXRegImed|saida_MUX[11]~13_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[11]~11_combout  & ( !\MUXRegImed|saida_MUX[11]~13_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ULA|saida[17]~96_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\BancoRegistradores|saidaA[11]~11_combout ),
	.dataf(!\MUXRegImed|saida_MUX[11]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[11]~33 .extended_lut = "off";
defparam \ULA|saida[11]~33 .lut_mask = 64'h0220200202222112;
defparam \ULA|saida[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N35
dffeas \BancoRegistradores|registrador~304 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[10]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~304 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1235 (
// Equation(s):
// \BancoRegistradores|registrador~1235_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~48_q  & !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\BancoRegistradores|registrador~48_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1235 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1235 .lut_mask = 64'h0C000C0033333333;
defparam \BancoRegistradores|registrador~1235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N27
cyclonev_lcell_comb \BancoRegistradores|registrador~1113 (
// Equation(s):
// \BancoRegistradores|registrador~1113_combout  = ( \BancoRegistradores|registrador~1235_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1235_combout  & ( (\BancoRegistradores|registrador~304_q  & (\ROM|memROM~15_combout  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~304_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1235_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1113 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1113 .lut_mask = 64'h05000500F0F0F0F0;
defparam \BancoRegistradores|registrador~1113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \MUXRegImed|saida_MUX[10]~12 (
// Equation(s):
// \MUXRegImed|saida_MUX[10]~12_combout  = ( \BancoRegistradores|Equal0~0_combout  & ( (\ROM|memROM~14_combout  & \BancoRegistradores|registrador~1113_combout ) ) ) # ( !\BancoRegistradores|Equal0~0_combout  & ( (\BancoRegistradores|registrador~1113_combout  
// & ((\ROM|memROM~14_combout ) # (\MUXRegImed|saida_MUX[31]~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|registrador~1113_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[10]~12 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[10]~12 .lut_mask = 64'h003F003F000F000F;
defparam \MUXRegImed|saida_MUX[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N40
dffeas \BancoRegistradores|registrador~303 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[9]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~303 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N35
dffeas \BancoRegistradores|registrador~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[9]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~47 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \BancoRegistradores|registrador~1234 (
// Equation(s):
// \BancoRegistradores|registrador~1234_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~47_q  & !\ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~47_q ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1234 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1234 .lut_mask = 64'h0C000C0000FF00FF;
defparam \BancoRegistradores|registrador~1234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1108 (
// Equation(s):
// \BancoRegistradores|registrador~1108_combout  = ( \BancoRegistradores|registrador~1234_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1234_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~303_q  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~303_q ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1108 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1108 .lut_mask = 64'h000A000AFF00FF00;
defparam \BancoRegistradores|registrador~1108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N6
cyclonev_lcell_comb \MUXRegImed|saida_MUX[9]~11 (
// Equation(s):
// \MUXRegImed|saida_MUX[9]~11_combout  = ( \BancoRegistradores|registrador~1108_combout  & ( ((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[9]~11 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[9]~11 .lut_mask = 64'h000000000AFF0AFF;
defparam \MUXRegImed|saida_MUX[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N44
dffeas \BancoRegistradores|registrador~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~46 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1233 (
// Equation(s):
// \BancoRegistradores|registrador~1233_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~46_q  & !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\BancoRegistradores|registrador~46_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1233 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1233 .lut_mask = 64'h0C000C0033333333;
defparam \BancoRegistradores|registrador~1233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N57
cyclonev_lcell_comb \BancoRegistradores|registrador~1103 (
// Equation(s):
// \BancoRegistradores|registrador~1103_combout  = ( \BancoRegistradores|registrador~1233_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1233_combout  & ( (\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~302_q  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\BancoRegistradores|registrador~302_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1103 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1103 .lut_mask = 64'h03000300CCCCCCCC;
defparam \BancoRegistradores|registrador~1103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N48
cyclonev_lcell_comb \MUXRegImed|saida_MUX[8]~10 (
// Equation(s):
// \MUXRegImed|saida_MUX[8]~10_combout  = ( \MUXRegImed|saida_MUX[31]~5_combout  & ( (\BancoRegistradores|registrador~1103_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\ROM|memROM~14_combout ))) ) ) # ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (\ROM|memROM~14_combout  & \BancoRegistradores|registrador~1103_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\BancoRegistradores|registrador~1103_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[8]~10 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[8]~10 .lut_mask = 64'h0033003300F300F3;
defparam \MUXRegImed|saida_MUX[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N39
cyclonev_lcell_comb \ULA|saida[8]~24 (
// Equation(s):
// \ULA|saida[8]~24_combout  = ( \BancoRegistradores|saidaA[8]~8_combout  & ( \MUXRegImed|saida_MUX[8]~10_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[8]~8_combout  & ( \MUXRegImed|saida_MUX[8]~10_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[8]~8_combout  & ( !\MUXRegImed|saida_MUX[8]~10_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[8]~8_combout  & ( !\MUXRegImed|saida_MUX[8]~10_combout  & ( (!\ULA|saida[17]~96_combout  & (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\ULA|saida[17]~96_combout ),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\BancoRegistradores|saidaA[8]~8_combout ),
	.dataf(!\MUXRegImed|saida_MUX[8]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[8]~24 .extended_lut = "off";
defparam \ULA|saida[8]~24 .lut_mask = 64'h04080804040C0906;
defparam \ULA|saida[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N9
cyclonev_lcell_comb \MUXRegImed|saida_MUX[7]~9 (
// Equation(s):
// \MUXRegImed|saida_MUX[7]~9_combout  = ( \MUXRegImed|saida_MUX[31]~5_combout  & ( (\BancoRegistradores|registrador~1098_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\ROM|memROM~14_combout ))) ) ) # ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (\BancoRegistradores|registrador~1098_combout  & \ROM|memROM~14_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1098_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[7]~9 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[7]~9 .lut_mask = 64'h000F000F0A0F0A0F;
defparam \MUXRegImed|saida_MUX[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N4
dffeas \BancoRegistradores|registrador~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~45 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N27
cyclonev_lcell_comb \BancoRegistradores|registrador~1097 (
// Equation(s):
// \BancoRegistradores|registrador~1097_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~45_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~301_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~301_q ),
	.datad(!\BancoRegistradores|registrador~45_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1097_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1097 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1097 .lut_mask = 64'h03CF03CF00000000;
defparam \BancoRegistradores|registrador~1097 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N33
cyclonev_lcell_comb \BancoRegistradores|saidaA[7]~7 (
// Equation(s):
// \BancoRegistradores|saidaA[7]~7_combout  = ( \ROM|memROM~11_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & \BancoRegistradores|registrador~1097_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (\ROM|memROM~7_combout  & (!\PC|DOUT[7]~DUPLICATE_q  & 
// \BancoRegistradores|registrador~1097_combout )) ) )

	.dataa(!\ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\BancoRegistradores|registrador~1097_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[7]~7 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[7]~7 .lut_mask = 64'h0050005000F000F0;
defparam \BancoRegistradores|saidaA[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N45
cyclonev_lcell_comb \MUXRegImed|saida_MUX[6]~8 (
// Equation(s):
// \MUXRegImed|saida_MUX[6]~8_combout  = ( \BancoRegistradores|registrador~1093_combout  & ( ((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1093_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[6]~8 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[6]~8 .lut_mask = 64'h000000000FAF0FAF;
defparam \MUXRegImed|saida_MUX[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N56
dffeas \BancoRegistradores|registrador~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[6]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~44 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1092 (
// Equation(s):
// \BancoRegistradores|registrador~1092_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~44_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~300_q )) ) )

	.dataa(!\BancoRegistradores|registrador~300_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~44_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1092 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1092 .lut_mask = 64'h05F505F500000000;
defparam \BancoRegistradores|registrador~1092 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \BancoRegistradores|saidaA[6]~6 (
// Equation(s):
// \BancoRegistradores|saidaA[6]~6_combout  = ( \BancoRegistradores|registrador~1092_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1092_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[6]~6 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[6]~6 .lut_mask = 64'h000000000CCC0CCC;
defparam \BancoRegistradores|saidaA[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N12
cyclonev_lcell_comb \MUXRegImed|saida_MUX[0]~0 (
// Equation(s):
// \MUXRegImed|saida_MUX[0]~0_combout  = ( \ROM|memROM~9_combout  & ( ((!\ROM|memROM~0_combout ) # (\ROM|memROM~10_combout )) # (\ROM|memROM~14_combout ) ) ) # ( !\ROM|memROM~9_combout  )

	.dataa(gnd),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[0]~0 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[0]~0 .lut_mask = 64'hFFFFFFFFF3FFF3FF;
defparam \MUXRegImed|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N2
dffeas \BancoRegistradores|registrador~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~43 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N33
cyclonev_lcell_comb \BancoRegistradores|registrador~1087 (
// Equation(s):
// \BancoRegistradores|registrador~1087_combout  = ( \BancoRegistradores|registrador~299_q  & ( (!\ROM|memROM~12_combout  & ((\BancoRegistradores|registrador~43_q ) # (\ROM|memROM~13_combout ))) ) ) # ( !\BancoRegistradores|registrador~299_q  & ( 
// (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~43_q  & !\ROM|memROM~12_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~43_q ),
	.datad(!\ROM|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~299_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1087 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1087 .lut_mask = 64'h0C000C003F003F00;
defparam \BancoRegistradores|registrador~1087 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N3
cyclonev_lcell_comb \BancoRegistradores|saidaA[5]~5 (
// Equation(s):
// \BancoRegistradores|saidaA[5]~5_combout  = ( \ROM|memROM~7_combout  & ( (\BancoRegistradores|registrador~1087_combout  & !\PC|DOUT[7]~DUPLICATE_q ) ) ) # ( !\ROM|memROM~7_combout  & ( (\ROM|memROM~11_combout  & 
// (\BancoRegistradores|registrador~1087_combout  & !\PC|DOUT[7]~DUPLICATE_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1087_combout ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[5]~5 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[5]~5 .lut_mask = 64'h050005000F000F00;
defparam \BancoRegistradores|saidaA[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N12
cyclonev_lcell_comb \ULA|saida[5]~15 (
// Equation(s):
// \ULA|saida[5]~15_combout  = ( \ULA|Equal7~0_combout  & ( (!\MUXRegImed|saida_MUX[5]~7_combout  & (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ (!\BancoRegistradores|saidaA[5]~5_combout )))) # (\MUXRegImed|saida_MUX[5]~7_combout  & 
// (!\ULA|saida[17]~96_combout  $ (((\ULA|saida[17]~95_combout  & \BancoRegistradores|saidaA[5]~5_combout ))))) ) ) # ( !\ULA|Equal7~0_combout  & ( (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ (((!\BancoRegistradores|saidaA[5]~5_combout 
// ))))) # (\ULA|saida[17]~96_combout  & (\ULA|saida[17]~95_combout  & (\MUXRegImed|saida_MUX[5]~7_combout  & \BancoRegistradores|saidaA[5]~5_combout ))) ) )

	.dataa(!\ULA|saida[17]~95_combout ),
	.datab(!\MUXRegImed|saida_MUX[5]~7_combout ),
	.datac(!\BancoRegistradores|saidaA[5]~5_combout ),
	.datad(!\ULA|saida[17]~96_combout ),
	.datae(gnd),
	.dataf(!\ULA|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[5]~15 .extended_lut = "off";
defparam \ULA|saida[5]~15 .lut_mask = 64'h5A015A017A017A01;
defparam \ULA|saida[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N38
dffeas \BancoRegistradores|registrador~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~42 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \BancoRegistradores|registrador~298DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~298DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~298DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~298DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1082 (
// Equation(s):
// \BancoRegistradores|registrador~1082_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~42_q )) # (\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~298DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~42_q ),
	.datad(!\BancoRegistradores|registrador~298DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1082 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1082 .lut_mask = 64'h0C3F0C3F00000000;
defparam \BancoRegistradores|registrador~1082 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N15
cyclonev_lcell_comb \BancoRegistradores|saidaA[4]~4 (
// Equation(s):
// \BancoRegistradores|saidaA[4]~4_combout  = ( \ROM|memROM~11_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & \BancoRegistradores|registrador~1082_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & (\ROM|memROM~7_combout  & 
// \BancoRegistradores|registrador~1082_combout )) ) )

	.dataa(!\PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\BancoRegistradores|registrador~1082_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[4]~4 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[4]~4 .lut_mask = 64'h000A000A00AA00AA;
defparam \BancoRegistradores|saidaA[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \ULA|saida[4]~12 (
// Equation(s):
// \ULA|saida[4]~12_combout  = ( \MUXRegImed|saida_MUX[4]~6_combout  & ( \BancoRegistradores|saidaA[4]~4_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\MUXRegImed|saida_MUX[4]~6_combout  & ( \BancoRegistradores|saidaA[4]~4_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( \MUXRegImed|saida_MUX[4]~6_combout  
// & ( !\BancoRegistradores|saidaA[4]~4_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[4]~6_combout  & ( 
// !\BancoRegistradores|saidaA[4]~4_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\ULA|saida[17]~96_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.dataf(!\BancoRegistradores|saidaA[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[4]~12 .extended_lut = "off";
defparam \ULA|saida[4]~12 .lut_mask = 64'h1040105040104114;
defparam \ULA|saida[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N4
dffeas \BancoRegistradores|registrador~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~41 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1077 (
// Equation(s):
// \BancoRegistradores|registrador~1077_combout  = ( \ROM|memROM~12_combout  & ( \ROM|memROM~13_combout  ) ) # ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~41_q ))) # (\ROM|memROM~13_combout  & 
// (\BancoRegistradores|registrador~297_q )) ) )

	.dataa(!\BancoRegistradores|registrador~297_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~41_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1077 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1077 .lut_mask = 64'h05F505F50F0F0F0F;
defparam \BancoRegistradores|registrador~1077 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N15
cyclonev_lcell_comb \BancoRegistradores|saidaA[3]~3 (
// Equation(s):
// \BancoRegistradores|saidaA[3]~3_combout  = ( \BancoRegistradores|registrador~1077_combout  & ( (!\PC|DOUT [7] & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(!\PC|DOUT [7]),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1077_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[3]~3 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[3]~3 .lut_mask = 64'h000000000AAA0AAA;
defparam \BancoRegistradores|saidaA[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N39
cyclonev_lcell_comb \ROM|memROM~5 (
// Equation(s):
// \ROM|memROM~5_combout  = ( \PC|DOUT [4] & ( (!\PC|DOUT[5]~DUPLICATE_q  & (!\PC|DOUT [3] $ (\PC|DOUT [2]))) ) ) # ( !\PC|DOUT [4] & ( (\PC|DOUT [3] & (!\PC|DOUT[5]~DUPLICATE_q  & \PC|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~5 .extended_lut = "off";
defparam \ROM|memROM~5 .lut_mask = 64'h00300030C030C030;
defparam \ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \ROM|memROM~6 (
// Equation(s):
// \ROM|memROM~6_combout  = ( \ROM|memROM~0_combout  & ( \ROM|memROM~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~6 .extended_lut = "off";
defparam \ROM|memROM~6 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N8
dffeas \BancoRegistradores|registrador~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[2]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~40 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N54
cyclonev_lcell_comb \BancoRegistradores|registrador~1227 (
// Equation(s):
// \BancoRegistradores|registrador~1227_combout  = ( \ROM|memROM~16_combout  & ( (\ROM|memROM~13_combout ) # (\ROM|memROM~15_combout ) ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~40_q  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\BancoRegistradores|registrador~40_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1227 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1227 .lut_mask = 64'h0C000C0033FF33FF;
defparam \BancoRegistradores|registrador~1227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1073 (
// Equation(s):
// \BancoRegistradores|registrador~1073_combout  = ( \BancoRegistradores|registrador~1227_combout  & ( (!\ROM|memROM~15_combout ) # (\ROM|memROM~13_combout ) ) ) # ( !\BancoRegistradores|registrador~1227_combout  & ( (\BancoRegistradores|registrador~296_q  & 
// (!\ROM|memROM~13_combout  & \ROM|memROM~15_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~296_q ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1073 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1073 .lut_mask = 64'h04040404F3F3F3F3;
defparam \BancoRegistradores|registrador~1073 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N57
cyclonev_lcell_comb \MUXRegImed|saida_MUX[2]~3 (
// Equation(s):
// \MUXRegImed|saida_MUX[2]~3_combout  = ( \BancoRegistradores|registrador~1073_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & ((\ROM|memROM~6_combout ))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout )) ) ) # ( 
// !\BancoRegistradores|registrador~1073_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & \ROM|memROM~6_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1073_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[2]~3 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[2]~3 .lut_mask = 64'h0C0C0C0C2E2E2E2E;
defparam \MUXRegImed|saida_MUX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N30
cyclonev_lcell_comb \ULA|saida[2]~6 (
// Equation(s):
// \ULA|saida[2]~6_combout  = ( \BancoRegistradores|saidaA[2]~2_combout  & ( \MUXRegImed|saida_MUX[2]~3_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[2]~2_combout  & ( \MUXRegImed|saida_MUX[2]~3_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[2]~2_combout  & ( !\MUXRegImed|saida_MUX[2]~3_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[2]~2_combout  & ( !\MUXRegImed|saida_MUX[2]~3_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[17]~96_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\BancoRegistradores|saidaA[2]~2_combout ),
	.dataf(!\MUXRegImed|saida_MUX[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[2]~6 .extended_lut = "off";
defparam \ULA|saida[2]~6 .lut_mask = 64'h0440400404444114;
defparam \ULA|saida[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N51
cyclonev_lcell_comb \ROM|memROM~3 (
// Equation(s):
// \ROM|memROM~3_combout  = ( \PC|DOUT [4] & ( (!\PC|DOUT[5]~DUPLICATE_q  & \PC|DOUT [2]) ) ) # ( !\PC|DOUT [4] & ( (\PC|DOUT [3] & (!\PC|DOUT[5]~DUPLICATE_q  & !\PC|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~3 .extended_lut = "off";
defparam \ROM|memROM~3 .lut_mask = 64'h3000300000F000F0;
defparam \ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \ROM|memROM~4 (
// Equation(s):
// \ROM|memROM~4_combout  = ( \ROM|memROM~0_combout  & ( \ROM|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~4 .extended_lut = "off";
defparam \ROM|memROM~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N36
cyclonev_lcell_comb \MUXRegImed|saida_MUX[1]~2 (
// Equation(s):
// \MUXRegImed|saida_MUX[1]~2_combout  = ( \MUXRegImed|saida_MUX[0]~0_combout  & ( (\BancoRegistradores|registrador~1068_combout  & !\BancoRegistradores|Equal0~0_combout ) ) ) # ( !\MUXRegImed|saida_MUX[0]~0_combout  & ( \ROM|memROM~4_combout  ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~1068_combout ),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[1]~2 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[1]~2 .lut_mask = 64'h00FF00FF30303030;
defparam \MUXRegImed|saida_MUX[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N58
dffeas \BancoRegistradores|registrador~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~39 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1067 (
// Equation(s):
// \BancoRegistradores|registrador~1067_combout  = ( \ROM|memROM~12_combout  & ( \ROM|memROM~13_combout  ) ) # ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~39_q ))) # (\ROM|memROM~13_combout  & 
// (\BancoRegistradores|registrador~295_q )) ) )

	.dataa(!\BancoRegistradores|registrador~295_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~39_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1067 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1067 .lut_mask = 64'h0F550F5500FF00FF;
defparam \BancoRegistradores|registrador~1067 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \BancoRegistradores|saidaA[1]~1 (
// Equation(s):
// \BancoRegistradores|saidaA[1]~1_combout  = ( \BancoRegistradores|registrador~1067_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1067_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[1]~1 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[1]~1 .lut_mask = 64'h000000000CCC0CCC;
defparam \BancoRegistradores|saidaA[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \BancoRegistradores|registrador~294 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~294 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N40
dffeas \BancoRegistradores|registrador~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~38 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1225 (
// Equation(s):
// \BancoRegistradores|registrador~1225_combout  = ( \ROM|memROM~16_combout  ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~13_combout  & (!\ROM|memROM~15_combout  & \BancoRegistradores|registrador~38_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\BancoRegistradores|registrador~38_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1225 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1225 .lut_mask = 64'h00C000C0FFFFFFFF;
defparam \BancoRegistradores|registrador~1225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1063 (
// Equation(s):
// \BancoRegistradores|registrador~1063_combout  = ( \BancoRegistradores|registrador~1225_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1225_combout  & ( (\ROM|memROM~15_combout  & ((\ROM|memROM~13_combout ) # 
// (\BancoRegistradores|registrador~294_q ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\BancoRegistradores|registrador~294_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1063 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1063 .lut_mask = 64'h03330333CCCCCCCC;
defparam \BancoRegistradores|registrador~1063 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N30
cyclonev_lcell_comb \BancoRegistradores|registrador~1062 (
// Equation(s):
// \BancoRegistradores|registrador~1062_combout  = ( \ROM|memROM~12_combout  & ( !\ROM|memROM~13_combout  ) ) # ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~38_q ))) # (\ROM|memROM~13_combout  & 
// (\BancoRegistradores|registrador~294_q )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~294_q ),
	.datac(!\BancoRegistradores|registrador~38_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1062 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1062 .lut_mask = 64'h0F330F33FF00FF00;
defparam \BancoRegistradores|registrador~1062 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N51
cyclonev_lcell_comb \BancoRegistradores|saidaA[0]~0 (
// Equation(s):
// \BancoRegistradores|saidaA[0]~0_combout  = ( \BancoRegistradores|registrador~1062_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout ))) ) )

	.dataa(!\ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1062_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[0]~0 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[0]~0 .lut_mask = 64'h0000000050F050F0;
defparam \BancoRegistradores|saidaA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N30
cyclonev_lcell_comb \ULA|Add0~1 (
// Equation(s):
// \ULA|Add0~1_sumout  = SUM(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((\ROM|memROM~8_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout  & ((\BancoRegistradores|registrador~1063_combout )))) ) + ( 
// \BancoRegistradores|saidaA[0]~0_combout  ) + ( !VCC ))
// \ULA|Add0~2  = CARRY(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((\ROM|memROM~8_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout  & ((\BancoRegistradores|registrador~1063_combout )))) ) + ( 
// \BancoRegistradores|saidaA[0]~0_combout  ) + ( !VCC ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~8_combout ),
	.datad(!\BancoRegistradores|registrador~1063_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~1_sumout ),
	.cout(\ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~1 .extended_lut = "off";
defparam \ULA|Add0~1 .lut_mask = 64'h0000FF0000000C2E;
defparam \ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N33
cyclonev_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_sumout  = SUM(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((\ROM|memROM~4_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout  & ((\BancoRegistradores|registrador~1068_combout )))) ) + ( 
// \BancoRegistradores|saidaA[1]~1_combout  ) + ( \ULA|Add0~2  ))
// \ULA|Add0~6  = CARRY(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((\ROM|memROM~4_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout  & ((\BancoRegistradores|registrador~1068_combout )))) ) + ( 
// \BancoRegistradores|saidaA[1]~1_combout  ) + ( \ULA|Add0~2  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\BancoRegistradores|registrador~1068_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[1]~1_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~5_sumout ),
	.cout(\ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~5 .extended_lut = "off";
defparam \ULA|Add0~5 .lut_mask = 64'h0000FF0000000C2E;
defparam \ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N0
cyclonev_lcell_comb \ULA|Add1~130 (
// Equation(s):
// \ULA|Add1~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ULA|Add1~130_cout ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~130 .extended_lut = "off";
defparam \ULA|Add1~130 .lut_mask = 64'h000000000000FFFF;
defparam \ULA|Add1~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N3
cyclonev_lcell_comb \ULA|Add1~5 (
// Equation(s):
// \ULA|Add1~5_sumout  = SUM(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((!\ROM|memROM~8_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (((!\BancoRegistradores|registrador~1063_combout )) # (\BancoRegistradores|Equal0~0_combout ))) ) + ( 
// \BancoRegistradores|saidaA[0]~0_combout  ) + ( \ULA|Add1~130_cout  ))
// \ULA|Add1~6  = CARRY(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((!\ROM|memROM~8_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (((!\BancoRegistradores|registrador~1063_combout )) # (\BancoRegistradores|Equal0~0_combout ))) ) + ( 
// \BancoRegistradores|saidaA[0]~0_combout  ) + ( \ULA|Add1~130_cout  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~8_combout ),
	.datac(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datad(!\BancoRegistradores|registrador~1063_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[0]~0_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~5_sumout ),
	.cout(\ULA|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~5 .extended_lut = "off";
defparam \ULA|Add1~5 .lut_mask = 64'h0000FF000000CFC5;
defparam \ULA|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N6
cyclonev_lcell_comb \ULA|Add1~9 (
// Equation(s):
// \ULA|Add1~9_sumout  = SUM(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((!\ROM|memROM~4_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (((!\BancoRegistradores|registrador~1068_combout )) # (\BancoRegistradores|Equal0~0_combout ))) ) + ( 
// \BancoRegistradores|saidaA[1]~1_combout  ) + ( \ULA|Add1~6  ))
// \ULA|Add1~10  = CARRY(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((!\ROM|memROM~4_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (((!\BancoRegistradores|registrador~1068_combout )) # (\BancoRegistradores|Equal0~0_combout ))) ) + ( 
// \BancoRegistradores|saidaA[1]~1_combout  ) + ( \ULA|Add1~6  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\BancoRegistradores|registrador~1068_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[1]~1_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~9_sumout ),
	.cout(\ULA|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~9 .extended_lut = "off";
defparam \ULA|Add1~9 .lut_mask = 64'h0000FF000000F3D1;
defparam \ULA|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N51
cyclonev_lcell_comb \ULA|saida[1]~2 (
// Equation(s):
// \ULA|saida[1]~2_combout  = ( \ulaUC|ulaOp[0]~0_combout  & ( \ULA|Add1~9_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # (\MUXRegImed|saida_MUX[1]~2_combout ) ) ) ) # ( !\ulaUC|ulaOp[0]~0_combout  & ( \ULA|Add1~9_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & 
// ((\ULA|Add0~5_sumout ))) # (\ulaUC|ulaOp[1]~1_combout  & (\BancoRegistradores|saidaA[1]~1_combout )) ) ) ) # ( \ulaUC|ulaOp[0]~0_combout  & ( !\ULA|Add1~9_sumout  & ( (\MUXRegImed|saida_MUX[1]~2_combout  & \ulaUC|ulaOp[1]~1_combout ) ) ) ) # ( 
// !\ulaUC|ulaOp[0]~0_combout  & ( !\ULA|Add1~9_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & ((\ULA|Add0~5_sumout ))) # (\ulaUC|ulaOp[1]~1_combout  & (\BancoRegistradores|saidaA[1]~1_combout )) ) ) )

	.dataa(!\MUXRegImed|saida_MUX[1]~2_combout ),
	.datab(!\BancoRegistradores|saidaA[1]~1_combout ),
	.datac(!\ULA|Add0~5_sumout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\ulaUC|ulaOp[0]~0_combout ),
	.dataf(!\ULA|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[1]~2 .extended_lut = "off";
defparam \ULA|saida[1]~2 .lut_mask = 64'h0F3300550F33FF55;
defparam \ULA|saida[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N6
cyclonev_lcell_comb \ULA|saida[1]~3 (
// Equation(s):
// \ULA|saida[1]~3_combout  = ( \MUXRegImed|saida_MUX[1]~2_combout  & ( \BancoRegistradores|saidaA[1]~1_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout  $ (!\ULA|saida[17]~96_combout )))) ) ) ) # ( 
// !\MUXRegImed|saida_MUX[1]~2_combout  & ( \BancoRegistradores|saidaA[1]~1_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( \MUXRegImed|saida_MUX[1]~2_combout  
// & ( !\BancoRegistradores|saidaA[1]~1_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[1]~2_combout  & ( 
// !\BancoRegistradores|saidaA[1]~1_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ULA|saida[17]~96_combout ),
	.datae(!\MUXRegImed|saida_MUX[1]~2_combout ),
	.dataf(!\BancoRegistradores|saidaA[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[1]~3 .extended_lut = "off";
defparam \ULA|saida[1]~3 .lut_mask = 64'h1400150041004114;
defparam \ULA|saida[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N36
cyclonev_lcell_comb \ULA|saida[1]~4 (
// Equation(s):
// \ULA|saida[1]~4_combout  = ( \ULA|saida[1]~3_combout  ) # ( !\ULA|saida[1]~3_combout  & ( (!\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[1]~4 .extended_lut = "off";
defparam \ULA|saida[1]~4 .lut_mask = 64'h0C0C0C0CFFFFFFFF;
defparam \ULA|saida[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N35
dffeas \BancoRegistradores|registrador~295 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~295 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1226 (
// Equation(s):
// \BancoRegistradores|registrador~1226_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~15_combout  & ((\ROM|memROM~13_combout ) # (\BancoRegistradores|registrador~39_q ))) ) )

	.dataa(!\BancoRegistradores|registrador~39_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1226 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1226 .lut_mask = 64'h5F005F0000FF00FF;
defparam \BancoRegistradores|registrador~1226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1068 (
// Equation(s):
// \BancoRegistradores|registrador~1068_combout  = ( \BancoRegistradores|registrador~1226_combout  & ( (!\ROM|memROM~15_combout ) # (!\ROM|memROM~13_combout ) ) ) # ( !\BancoRegistradores|registrador~1226_combout  & ( (\ROM|memROM~15_combout  & 
// ((\ROM|memROM~13_combout ) # (\BancoRegistradores|registrador~295_q ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~295_q ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1068 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1068 .lut_mask = 64'h030F030FFFF0FFF0;
defparam \BancoRegistradores|registrador~1068 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N36
cyclonev_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_sumout  = SUM(( \BancoRegistradores|saidaA[2]~2_combout  ) + ( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((\ROM|memROM~6_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout  & 
// ((\BancoRegistradores|registrador~1073_combout )))) ) + ( \ULA|Add0~6  ))
// \ULA|Add0~10  = CARRY(( \BancoRegistradores|saidaA[2]~2_combout  ) + ( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((\ROM|memROM~6_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout  & 
// ((\BancoRegistradores|registrador~1073_combout )))) ) + ( \ULA|Add0~6  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~6_combout ),
	.datad(!\BancoRegistradores|saidaA[2]~2_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1073_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~9_sumout ),
	.cout(\ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~9 .extended_lut = "off";
defparam \ULA|Add0~9 .lut_mask = 64'h0000F3D1000000FF;
defparam \ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N9
cyclonev_lcell_comb \ULA|Add1~13 (
// Equation(s):
// \ULA|Add1~13_sumout  = SUM(( \BancoRegistradores|saidaA[2]~2_combout  ) + ( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((!\ROM|memROM~6_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (((!\BancoRegistradores|registrador~1073_combout )) # 
// (\BancoRegistradores|Equal0~0_combout ))) ) + ( \ULA|Add1~10  ))
// \ULA|Add1~14  = CARRY(( \BancoRegistradores|saidaA[2]~2_combout  ) + ( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((!\ROM|memROM~6_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (((!\BancoRegistradores|registrador~1073_combout )) # 
// (\BancoRegistradores|Equal0~0_combout ))) ) + ( \ULA|Add1~10  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~6_combout ),
	.datad(!\BancoRegistradores|saidaA[2]~2_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1073_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~13_sumout ),
	.cout(\ULA|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~13 .extended_lut = "off";
defparam \ULA|Add1~13 .lut_mask = 64'h00000C2E000000FF;
defparam \ULA|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \ULA|saida[2]~5 (
// Equation(s):
// \ULA|saida[2]~5_combout  = ( \ulaUC|ulaOp[0]~0_combout  & ( \ULA|Add1~13_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # (\MUXRegImed|saida_MUX[2]~3_combout ) ) ) ) # ( !\ulaUC|ulaOp[0]~0_combout  & ( \ULA|Add1~13_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & 
// (\ULA|Add0~9_sumout )) # (\ulaUC|ulaOp[1]~1_combout  & ((\BancoRegistradores|saidaA[2]~2_combout ))) ) ) ) # ( \ulaUC|ulaOp[0]~0_combout  & ( !\ULA|Add1~13_sumout  & ( (\MUXRegImed|saida_MUX[2]~3_combout  & \ulaUC|ulaOp[1]~1_combout ) ) ) ) # ( 
// !\ulaUC|ulaOp[0]~0_combout  & ( !\ULA|Add1~13_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (\ULA|Add0~9_sumout )) # (\ulaUC|ulaOp[1]~1_combout  & ((\BancoRegistradores|saidaA[2]~2_combout ))) ) ) )

	.dataa(!\ULA|Add0~9_sumout ),
	.datab(!\MUXRegImed|saida_MUX[2]~3_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\BancoRegistradores|saidaA[2]~2_combout ),
	.datae(!\ulaUC|ulaOp[0]~0_combout ),
	.dataf(!\ULA|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[2]~5 .extended_lut = "off";
defparam \ULA|saida[2]~5 .lut_mask = 64'h505F0303505FF3F3;
defparam \ULA|saida[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N9
cyclonev_lcell_comb \ULA|saida[2]~7 (
// Equation(s):
// \ULA|saida[2]~7_combout  = ( \ULA|saida[2]~5_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[2]~6_combout ) ) ) # ( !\ULA|saida[2]~5_combout  & ( \ULA|saida[2]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[2]~6_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[2]~7 .extended_lut = "off";
defparam \ULA|saida[2]~7 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \ULA|saida[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \BancoRegistradores|registrador~296 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~296 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~296 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1072 (
// Equation(s):
// \BancoRegistradores|registrador~1072_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~40_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~296_q )) ) )

	.dataa(!\BancoRegistradores|registrador~296_q ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~40_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1072 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1072 .lut_mask = 64'h1D1D1D1D00000000;
defparam \BancoRegistradores|registrador~1072 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N3
cyclonev_lcell_comb \BancoRegistradores|saidaA[2]~2 (
// Equation(s):
// \BancoRegistradores|saidaA[2]~2_combout  = ( \BancoRegistradores|registrador~1072_combout  & ( (!\PC|DOUT [7] & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(!\PC|DOUT [7]),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1072_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[2]~2 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[2]~2 .lut_mask = 64'h000000000AAA0AAA;
defparam \BancoRegistradores|saidaA[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N39
cyclonev_lcell_comb \ULA|Add0~13 (
// Equation(s):
// \ULA|Add0~13_sumout  = SUM(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((!\ROM|memROM~2_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout  & ((\BancoRegistradores|registrador~1078_combout )))) ) + ( 
// \BancoRegistradores|saidaA[3]~3_combout  ) + ( \ULA|Add0~10  ))
// \ULA|Add0~14  = CARRY(( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((!\ROM|memROM~2_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout  & ((\BancoRegistradores|registrador~1078_combout )))) ) + ( 
// \BancoRegistradores|saidaA[3]~3_combout  ) + ( \ULA|Add0~10  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\BancoRegistradores|registrador~1078_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[3]~3_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~13_sumout ),
	.cout(\ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~13 .extended_lut = "off";
defparam \ULA|Add0~13 .lut_mask = 64'h0000FF000000C0E2;
defparam \ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \ULA|Add1~17 (
// Equation(s):
// \ULA|Add1~17_sumout  = SUM(( !\MUXRegImed|saida_MUX[3]~4_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1077_combout  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout )))) ) + ( \ULA|Add1~14  ))
// \ULA|Add1~18  = CARRY(( !\MUXRegImed|saida_MUX[3]~4_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1077_combout  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout )))) ) + ( \ULA|Add1~14  ))

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\MUXRegImed|saida_MUX[3]~4_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1077_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~17_sumout ),
	.cout(\ULA|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~17 .extended_lut = "off";
defparam \ULA|Add1~17 .lut_mask = 64'h0000FFB30000FF00;
defparam \ULA|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \ULA|saida[3]~8 (
// Equation(s):
// \ULA|saida[3]~8_combout  = ( \ulaUC|ulaOp[1]~1_combout  & ( \ULA|Add1~17_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[3]~3_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[3]~4_combout ))) ) ) ) # ( 
// !\ulaUC|ulaOp[1]~1_combout  & ( \ULA|Add1~17_sumout  & ( (\ulaUC|ulaOp[0]~0_combout ) # (\ULA|Add0~13_sumout ) ) ) ) # ( \ulaUC|ulaOp[1]~1_combout  & ( !\ULA|Add1~17_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[3]~3_combout )) # 
// (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[3]~4_combout ))) ) ) ) # ( !\ulaUC|ulaOp[1]~1_combout  & ( !\ULA|Add1~17_sumout  & ( (\ULA|Add0~13_sumout  & !\ulaUC|ulaOp[0]~0_combout ) ) ) )

	.dataa(!\BancoRegistradores|saidaA[3]~3_combout ),
	.datab(!\MUXRegImed|saida_MUX[3]~4_combout ),
	.datac(!\ULA|Add0~13_sumout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ulaUC|ulaOp[1]~1_combout ),
	.dataf(!\ULA|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[3]~8 .extended_lut = "off";
defparam \ULA|saida[3]~8 .lut_mask = 64'h0F0055330FFF5533;
defparam \ULA|saida[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \ULA|saida[3]~9 (
// Equation(s):
// \ULA|saida[3]~9_combout  = ( \MUXRegImed|saida_MUX[3]~4_combout  & ( (!\ULA|saida[17]~95_combout  & (!\ULA|saida[17]~96_combout  & ((\BancoRegistradores|saidaA[3]~3_combout ) # (\ULA|Equal7~0_combout )))) # (\ULA|saida[17]~95_combout  & 
// ((!\ULA|saida[17]~96_combout  $ (\BancoRegistradores|saidaA[3]~3_combout )))) ) ) # ( !\MUXRegImed|saida_MUX[3]~4_combout  & ( (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ (!\BancoRegistradores|saidaA[3]~3_combout ))) ) )

	.dataa(!\ULA|saida[17]~95_combout ),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\ULA|saida[17]~96_combout ),
	.datad(!\BancoRegistradores|saidaA[3]~3_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[3]~9 .extended_lut = "off";
defparam \ULA|saida[3]~9 .lut_mask = 64'h50A050A070A570A5;
defparam \ULA|saida[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N3
cyclonev_lcell_comb \ULA|saida[3]~10 (
// Equation(s):
// \ULA|saida[3]~10_combout  = ( \ULA|saida[3]~9_combout  & ( (\ULA|saida[3]~8_combout ) # (\ulaUC|ulaOp[1]~2_combout ) ) ) # ( !\ULA|saida[3]~9_combout  & ( (!\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[3]~8_combout ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[3]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[3]~10 .extended_lut = "off";
defparam \ULA|saida[3]~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ULA|saida[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \BancoRegistradores|registrador~297 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~297 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \BancoRegistradores|registrador~41DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~41DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~41DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~41DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N24
cyclonev_lcell_comb \BancoRegistradores|registrador~1228 (
// Equation(s):
// \BancoRegistradores|registrador~1228_combout  = ( \ROM|memROM~16_combout  & ( (\ROM|memROM~15_combout ) # (\ROM|memROM~13_combout ) ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~41DUPLICATE_q  & 
// !\ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~41DUPLICATE_q ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1228 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1228 .lut_mask = 64'h0C000C0033FF33FF;
defparam \BancoRegistradores|registrador~1228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1078 (
// Equation(s):
// \BancoRegistradores|registrador~1078_combout  = ( \BancoRegistradores|registrador~1228_combout  ) # ( !\BancoRegistradores|registrador~1228_combout  & ( (\ROM|memROM~15_combout  & ((\ROM|memROM~13_combout ) # (\BancoRegistradores|registrador~297_q ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\BancoRegistradores|registrador~297_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1078 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1078 .lut_mask = 64'h03330333FFFFFFFF;
defparam \BancoRegistradores|registrador~1078 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \MUXRegImed|saida_MUX[3]~4 (
// Equation(s):
// \MUXRegImed|saida_MUX[3]~4_combout  = ( \BancoRegistradores|registrador~1078_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & ((!\ROM|memROM~2_combout ))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout )) ) ) # ( 
// !\BancoRegistradores|registrador~1078_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & !\ROM|memROM~2_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1078_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[3]~4 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[3]~4 .lut_mask = 64'hC0C0C0C0E2E2E2E2;
defparam \MUXRegImed|saida_MUX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N15
cyclonev_lcell_comb \ULA|Add1~21 (
// Equation(s):
// \ULA|Add1~21_sumout  = SUM(( !\MUXRegImed|saida_MUX[4]~6_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1082_combout  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout )))) ) + ( \ULA|Add1~18  ))
// \ULA|Add1~22  = CARRY(( !\MUXRegImed|saida_MUX[4]~6_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1082_combout  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout )))) ) + ( \ULA|Add1~18  ))

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1082_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~21_sumout ),
	.cout(\ULA|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~21 .extended_lut = "off";
defparam \ULA|Add1~21 .lut_mask = 64'h0000FFB30000FF00;
defparam \ULA|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N42
cyclonev_lcell_comb \ULA|Add0~17 (
// Equation(s):
// \ULA|Add0~17_sumout  = SUM(( \MUXRegImed|saida_MUX[4]~6_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1082_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add0~14  ))
// \ULA|Add0~18  = CARRY(( \MUXRegImed|saida_MUX[4]~6_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1082_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add0~14  ))

	.dataa(!\PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1082_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~17_sumout ),
	.cout(\ULA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~17 .extended_lut = "off";
defparam \ULA|Add0~17 .lut_mask = 64'h0000FFD5000000FF;
defparam \ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \ULA|saida[4]~11 (
// Equation(s):
// \ULA|saida[4]~11_combout  = ( \ULA|Add1~21_sumout  & ( \ULA|Add0~17_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[4]~4_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[4]~6_combout ))) ) ) ) # ( !\ULA|Add1~21_sumout  & ( \ULA|Add0~17_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[4]~4_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[4]~6_combout )))) ) ) ) # ( \ULA|Add1~21_sumout  & ( !\ULA|Add0~17_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[4]~4_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[4]~6_combout )))) ) ) ) # ( !\ULA|Add1~21_sumout  & ( !\ULA|Add0~17_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[4]~4_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[4]~6_combout )))) ) ) )

	.dataa(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\BancoRegistradores|saidaA[4]~4_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ULA|Add1~21_sumout ),
	.dataf(!\ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[4]~11 .extended_lut = "off";
defparam \ULA|saida[4]~11 .lut_mask = 64'h031103DDCF11CFDD;
defparam \ULA|saida[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \ULA|saida[4]~13 (
// Equation(s):
// \ULA|saida[4]~13_combout  = ( \ULA|saida[4]~11_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[4]~12_combout ) ) ) # ( !\ULA|saida[4]~11_combout  & ( \ULA|saida[4]~12_combout  ) )

	.dataa(!\ULA|saida[4]~12_combout ),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[4]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[4]~13 .extended_lut = "off";
defparam \ULA|saida[4]~13 .lut_mask = 64'h55555555F5F5F5F5;
defparam \ULA|saida[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N4
dffeas \BancoRegistradores|registrador~298 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~298 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1229 (
// Equation(s):
// \BancoRegistradores|registrador~1229_combout  = ( \ROM|memROM~16_combout  & ( (\ROM|memROM~13_combout ) # (\ROM|memROM~15_combout ) ) ) # ( !\ROM|memROM~16_combout  & ( (\BancoRegistradores|registrador~42_q  & (!\ROM|memROM~15_combout  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~42_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1229 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1229 .lut_mask = 64'h500050000FFF0FFF;
defparam \BancoRegistradores|registrador~1229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \BancoRegistradores|registrador~1083 (
// Equation(s):
// \BancoRegistradores|registrador~1083_combout  = ( \BancoRegistradores|registrador~1229_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1229_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~298_q  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~298_q ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1229_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1083 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1083 .lut_mask = 64'h000C000CFF00FF00;
defparam \BancoRegistradores|registrador~1083 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \MUXRegImed|saida_MUX[4]~6 (
// Equation(s):
// \MUXRegImed|saida_MUX[4]~6_combout  = ( \BancoRegistradores|registrador~1083_combout  & ( ((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[4]~6 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[4]~6 .lut_mask = 64'h0000000033F333F3;
defparam \MUXRegImed|saida_MUX[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N18
cyclonev_lcell_comb \ULA|Add1~25 (
// Equation(s):
// \ULA|Add1~25_sumout  = SUM(( !\MUXRegImed|saida_MUX[5]~7_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1087_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add1~22  ))
// \ULA|Add1~26  = CARRY(( !\MUXRegImed|saida_MUX[5]~7_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1087_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add1~22  ))

	.dataa(!\ROM|memROM~7_combout ),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\MUXRegImed|saida_MUX[5]~7_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1087_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~25_sumout ),
	.cout(\ULA|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~25 .extended_lut = "off";
defparam \ULA|Add1~25 .lut_mask = 64'h0000FFB30000FF00;
defparam \ULA|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N45
cyclonev_lcell_comb \ULA|Add0~21 (
// Equation(s):
// \ULA|Add0~21_sumout  = SUM(( \MUXRegImed|saida_MUX[5]~7_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1087_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add0~18  ))
// \ULA|Add0~22  = CARRY(( \MUXRegImed|saida_MUX[5]~7_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1087_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add0~18  ))

	.dataa(!\PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\MUXRegImed|saida_MUX[5]~7_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1087_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~21_sumout ),
	.cout(\ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~21 .extended_lut = "off";
defparam \ULA|Add0~21 .lut_mask = 64'h0000FFD5000000FF;
defparam \ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N0
cyclonev_lcell_comb \ULA|saida[5]~14 (
// Equation(s):
// \ULA|saida[5]~14_combout  = ( \ULA|Add1~25_sumout  & ( \ULA|Add0~21_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[5]~5_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[5]~7_combout )))) ) ) ) # ( !\ULA|Add1~25_sumout  & ( \ULA|Add0~21_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout )) # (\BancoRegistradores|saidaA[5]~5_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (((\ulaUC|ulaOp[1]~1_combout  & \MUXRegImed|saida_MUX[5]~7_combout )))) ) ) ) # ( \ULA|Add1~25_sumout  & ( !\ULA|Add0~21_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[5]~5_combout  & (\ulaUC|ulaOp[1]~1_combout ))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout ) # (\MUXRegImed|saida_MUX[5]~7_combout )))) ) ) ) # ( !\ULA|Add1~25_sumout  & ( !\ULA|Add0~21_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[5]~5_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[5]~7_combout ))))) ) ) )

	.dataa(!\BancoRegistradores|saidaA[5]~5_combout ),
	.datab(!\ulaUC|ulaOp[0]~0_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[5]~7_combout ),
	.datae(!\ULA|Add1~25_sumout ),
	.dataf(!\ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[5]~14 .extended_lut = "off";
defparam \ULA|saida[5]~14 .lut_mask = 64'h04073437C4C7F4F7;
defparam \ULA|saida[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N15
cyclonev_lcell_comb \ULA|saida[5]~16 (
// Equation(s):
// \ULA|saida[5]~16_combout  = ( \ULA|saida[5]~14_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[5]~15_combout ) ) ) # ( !\ULA|saida[5]~14_combout  & ( (\ULA|saida[5]~15_combout  & \ulaUC|ulaOp[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[5]~15_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[5]~16 .extended_lut = "off";
defparam \ULA|saida[5]~16 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ULA|saida[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \BancoRegistradores|registrador~299 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~299 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1230 (
// Equation(s):
// \BancoRegistradores|registrador~1230_combout  = ( \ROM|memROM~16_combout  & ( (\ROM|memROM~13_combout ) # (\ROM|memROM~15_combout ) ) ) # ( !\ROM|memROM~16_combout  & ( (\BancoRegistradores|registrador~43_q  & (!\ROM|memROM~15_combout  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~43_q ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1230 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1230 .lut_mask = 64'h300030000FFF0FFF;
defparam \BancoRegistradores|registrador~1230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N21
cyclonev_lcell_comb \BancoRegistradores|registrador~1088 (
// Equation(s):
// \BancoRegistradores|registrador~1088_combout  = ( \BancoRegistradores|registrador~1230_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1230_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~299_q  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~299_q ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1088 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1088 .lut_mask = 64'h000A000AFF00FF00;
defparam \BancoRegistradores|registrador~1088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \MUXRegImed|saida_MUX[5]~7 (
// Equation(s):
// \MUXRegImed|saida_MUX[5]~7_combout  = ( \BancoRegistradores|Equal0~0_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & \ROM|memROM~13_combout ) ) ) # ( !\BancoRegistradores|Equal0~0_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & 
// (\ROM|memROM~13_combout )) # (\MUXRegImed|saida_MUX[0]~0_combout  & ((\BancoRegistradores|registrador~1088_combout ))) ) )

	.dataa(gnd),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~1088_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[5]~7 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[5]~7 .lut_mask = 64'h0C3F0C3F0C0C0C0C;
defparam \MUXRegImed|saida_MUX[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N48
cyclonev_lcell_comb \ULA|Add0~25 (
// Equation(s):
// \ULA|Add0~25_sumout  = SUM(( \BancoRegistradores|saidaA[6]~6_combout  ) + ( (\BancoRegistradores|registrador~1093_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~22  ))
// \ULA|Add0~26  = CARRY(( \BancoRegistradores|saidaA[6]~6_combout  ) + ( (\BancoRegistradores|registrador~1093_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~22  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\BancoRegistradores|registrador~1093_combout ),
	.datad(!\BancoRegistradores|saidaA[6]~6_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~25_sumout ),
	.cout(\ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~25 .extended_lut = "off";
defparam \ULA|Add0~25 .lut_mask = 64'h0000FCF4000000FF;
defparam \ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N21
cyclonev_lcell_comb \ULA|Add1~29 (
// Equation(s):
// \ULA|Add1~29_sumout  = SUM(( !\MUXRegImed|saida_MUX[6]~8_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1092_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add1~26  ))
// \ULA|Add1~30  = CARRY(( !\MUXRegImed|saida_MUX[6]~8_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1092_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add1~26  ))

	.dataa(!\ROM|memROM~7_combout ),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\MUXRegImed|saida_MUX[6]~8_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1092_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~29_sumout ),
	.cout(\ULA|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~29 .extended_lut = "off";
defparam \ULA|Add1~29 .lut_mask = 64'h0000FFB30000FF00;
defparam \ULA|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \ULA|saida[6]~17 (
// Equation(s):
// \ULA|saida[6]~17_combout  = ( \ULA|Add0~25_sumout  & ( \ULA|Add1~29_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[6]~6_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[6]~8_combout ))) ) ) ) # ( !\ULA|Add0~25_sumout  & ( \ULA|Add1~29_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((\ulaUC|ulaOp[1]~1_combout  & \BancoRegistradores|saidaA[6]~6_combout )))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (((!\ulaUC|ulaOp[1]~1_combout )) # (\MUXRegImed|saida_MUX[6]~8_combout ))) ) ) ) # ( \ULA|Add0~25_sumout  & ( !\ULA|Add1~29_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout ) # (\BancoRegistradores|saidaA[6]~6_combout )))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[6]~8_combout  & (\ulaUC|ulaOp[1]~1_combout ))) ) ) ) # ( !\ULA|Add0~25_sumout  & ( !\ULA|Add1~29_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[6]~6_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[6]~8_combout )))) ) ) )

	.dataa(!\MUXRegImed|saida_MUX[6]~8_combout ),
	.datab(!\ulaUC|ulaOp[0]~0_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\BancoRegistradores|saidaA[6]~6_combout ),
	.datae(!\ULA|Add0~25_sumout ),
	.dataf(!\ULA|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[6]~17 .extended_lut = "off";
defparam \ULA|saida[6]~17 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ULA|saida[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N33
cyclonev_lcell_comb \ULA|saida[6]~18 (
// Equation(s):
// \ULA|saida[6]~18_combout  = ( \BancoRegistradores|saidaA[6]~6_combout  & ( \MUXRegImed|saida_MUX[6]~8_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[0]~0_combout  $ (!\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[6]~6_combout  & ( \MUXRegImed|saida_MUX[6]~8_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[1]~1_combout ) # (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[6]~6_combout  & ( !\MUXRegImed|saida_MUX[6]~8_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[6]~6_combout  & ( !\MUXRegImed|saida_MUX[6]~8_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (!\ulaUC|ulaOp[1]~1_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[17]~96_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\BancoRegistradores|saidaA[6]~6_combout ),
	.dataf(!\MUXRegImed|saida_MUX[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[6]~18 .extended_lut = "off";
defparam \ULA|saida[6]~18 .lut_mask = 64'h0440400404444114;
defparam \ULA|saida[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N33
cyclonev_lcell_comb \ULA|saida[6]~19 (
// Equation(s):
// \ULA|saida[6]~19_combout  = ( \ULA|saida[6]~18_combout  ) # ( !\ULA|saida[6]~18_combout  & ( (!\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[6]~17_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[6]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[6]~19 .extended_lut = "off";
defparam \ULA|saida[6]~19 .lut_mask = 64'h0C0C0C0CFFFFFFFF;
defparam \ULA|saida[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N26
dffeas \BancoRegistradores|registrador~300 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[6]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~300 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1231 (
// Equation(s):
// \BancoRegistradores|registrador~1231_combout  = ( \ROM|memROM~13_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~13_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~44_q  & !\ROM|memROM~15_combout )) # 
// (\ROM|memROM~16_combout  & ((\ROM|memROM~15_combout ))) ) )

	.dataa(!\BancoRegistradores|registrador~44_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1231 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1231 .lut_mask = 64'h500F500F0F0F0F0F;
defparam \BancoRegistradores|registrador~1231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1093 (
// Equation(s):
// \BancoRegistradores|registrador~1093_combout  = ( \BancoRegistradores|registrador~1231_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1231_combout  & ( (\BancoRegistradores|registrador~300_q  & (\ROM|memROM~15_combout  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~300_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1093 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1093 .lut_mask = 64'h05000500F0F0F0F0;
defparam \BancoRegistradores|registrador~1093 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N51
cyclonev_lcell_comb \ULA|Add0~29 (
// Equation(s):
// \ULA|Add0~29_sumout  = SUM(( \BancoRegistradores|saidaA[7]~7_combout  ) + ( (\BancoRegistradores|registrador~1098_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~26  ))
// \ULA|Add0~30  = CARRY(( \BancoRegistradores|saidaA[7]~7_combout  ) + ( (\BancoRegistradores|registrador~1098_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~26  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\BancoRegistradores|registrador~1098_combout ),
	.datad(!\BancoRegistradores|saidaA[7]~7_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~29_sumout ),
	.cout(\ULA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~29 .extended_lut = "off";
defparam \ULA|Add0~29 .lut_mask = 64'h0000FCF4000000FF;
defparam \ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N24
cyclonev_lcell_comb \ULA|Add1~33 (
// Equation(s):
// \ULA|Add1~33_sumout  = SUM(( (!\BancoRegistradores|registrador~1098_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[7]~7_combout  ) + ( 
// \ULA|Add1~30  ))
// \ULA|Add1~34  = CARRY(( (!\BancoRegistradores|registrador~1098_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[7]~7_combout  ) + ( \ULA|Add1~30 
//  ))

	.dataa(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|registrador~1098_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[7]~7_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~33_sumout ),
	.cout(\ULA|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~33 .extended_lut = "off";
defparam \ULA|Add1~33 .lut_mask = 64'h0000FF000000FFB0;
defparam \ULA|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N18
cyclonev_lcell_comb \ULA|saida[7]~20 (
// Equation(s):
// \ULA|saida[7]~20_combout  = ( \BancoRegistradores|saidaA[7]~7_combout  & ( \ULA|Add1~33_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ULA|Add0~29_sumout ) # (\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )) 
// # (\MUXRegImed|saida_MUX[7]~9_combout ))) ) ) ) # ( !\BancoRegistradores|saidaA[7]~7_combout  & ( \ULA|Add1~33_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ULA|Add0~29_sumout ) # (\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & 
// (\MUXRegImed|saida_MUX[7]~9_combout  & (\ulaUC|ulaOp[0]~0_combout ))) ) ) ) # ( \BancoRegistradores|saidaA[7]~7_combout  & ( !\ULA|Add1~33_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout  & \ULA|Add0~29_sumout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )) # (\MUXRegImed|saida_MUX[7]~9_combout ))) ) ) ) # ( !\BancoRegistradores|saidaA[7]~7_combout  & ( !\ULA|Add1~33_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout  & 
// \ULA|Add0~29_sumout )))) # (\ulaUC|ulaOp[1]~1_combout  & (\MUXRegImed|saida_MUX[7]~9_combout  & (\ulaUC|ulaOp[0]~0_combout ))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\MUXRegImed|saida_MUX[7]~9_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ULA|Add0~29_sumout ),
	.datae(!\BancoRegistradores|saidaA[7]~7_combout ),
	.dataf(!\ULA|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[7]~20 .extended_lut = "off";
defparam \ULA|saida[7]~20 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ULA|saida[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N51
cyclonev_lcell_comb \ULA|saida[7]~21 (
// Equation(s):
// \ULA|saida[7]~21_combout  = ( \BancoRegistradores|saidaA[7]~7_combout  & ( \MUXRegImed|saida_MUX[7]~9_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[7]~7_combout  & ( \MUXRegImed|saida_MUX[7]~9_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[7]~7_combout  & ( !\MUXRegImed|saida_MUX[7]~9_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[7]~7_combout  & ( !\MUXRegImed|saida_MUX[7]~9_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[17]~96_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\BancoRegistradores|saidaA[7]~7_combout ),
	.dataf(!\MUXRegImed|saida_MUX[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[7]~21 .extended_lut = "off";
defparam \ULA|saida[7]~21 .lut_mask = 64'h1020201010302112;
defparam \ULA|saida[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N27
cyclonev_lcell_comb \ULA|saida[7]~22 (
// Equation(s):
// \ULA|saida[7]~22_combout  = ((\ULA|saida[7]~20_combout  & !\ulaUC|ulaOp[1]~2_combout )) # (\ULA|saida[7]~21_combout )

	.dataa(gnd),
	.datab(!\ULA|saida[7]~20_combout ),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(!\ULA|saida[7]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[7]~22 .extended_lut = "off";
defparam \ULA|saida[7]~22 .lut_mask = 64'h30FF30FF30FF30FF;
defparam \ULA|saida[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \BancoRegistradores|registrador~301 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~301 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \BancoRegistradores|registrador~45DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~45DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~45DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~45DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N30
cyclonev_lcell_comb \BancoRegistradores|registrador~1232 (
// Equation(s):
// \BancoRegistradores|registrador~1232_combout  = ( \ROM|memROM~15_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~15_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~45DUPLICATE_q  & !\ROM|memROM~13_combout )) # 
// (\ROM|memROM~16_combout  & ((\ROM|memROM~13_combout ))) ) )

	.dataa(!\BancoRegistradores|registrador~45DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1232 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1232 .lut_mask = 64'h500F500F0F0F0F0F;
defparam \BancoRegistradores|registrador~1232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N24
cyclonev_lcell_comb \BancoRegistradores|registrador~1098 (
// Equation(s):
// \BancoRegistradores|registrador~1098_combout  = ( \BancoRegistradores|registrador~1232_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1232_combout  & ( (\BancoRegistradores|registrador~301_q  & (\ROM|memROM~15_combout  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~301_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1098 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1098 .lut_mask = 64'h05000500F0F0F0F0;
defparam \BancoRegistradores|registrador~1098 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \ULA|Add0~33 (
// Equation(s):
// \ULA|Add0~33_sumout  = SUM(( \BancoRegistradores|saidaA[8]~8_combout  ) + ( (\BancoRegistradores|registrador~1103_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~30  ))
// \ULA|Add0~34  = CARRY(( \BancoRegistradores|saidaA[8]~8_combout  ) + ( (\BancoRegistradores|registrador~1103_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~30  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[8]~8_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1103_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~33_sumout ),
	.cout(\ULA|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~33 .extended_lut = "off";
defparam \ULA|Add0~33 .lut_mask = 64'h0000FFC4000000FF;
defparam \ULA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N27
cyclonev_lcell_comb \ULA|Add1~37 (
// Equation(s):
// \ULA|Add1~37_sumout  = SUM(( \BancoRegistradores|saidaA[8]~8_combout  ) + ( (!\BancoRegistradores|registrador~1103_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~34  ))
// \ULA|Add1~38  = CARRY(( \BancoRegistradores|saidaA[8]~8_combout  ) + ( (!\BancoRegistradores|registrador~1103_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \ULA|Add1~34 
//  ))

	.dataa(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|saidaA[8]~8_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1103_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~37_sumout ),
	.cout(\ULA|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~37 .extended_lut = "off";
defparam \ULA|Add1~37 .lut_mask = 64'h0000004F000000FF;
defparam \ULA|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \ULA|saida[8]~23 (
// Equation(s):
// \ULA|saida[8]~23_combout  = ( \BancoRegistradores|saidaA[8]~8_combout  & ( \ULA|Add1~37_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ULA|Add0~33_sumout ) # (\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )) 
// # (\MUXRegImed|saida_MUX[8]~10_combout ))) ) ) ) # ( !\BancoRegistradores|saidaA[8]~8_combout  & ( \ULA|Add1~37_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ULA|Add0~33_sumout ) # (\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & 
// (\MUXRegImed|saida_MUX[8]~10_combout  & (\ulaUC|ulaOp[0]~0_combout ))) ) ) ) # ( \BancoRegistradores|saidaA[8]~8_combout  & ( !\ULA|Add1~37_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout  & \ULA|Add0~33_sumout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )) # (\MUXRegImed|saida_MUX[8]~10_combout ))) ) ) ) # ( !\BancoRegistradores|saidaA[8]~8_combout  & ( !\ULA|Add1~37_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout  & 
// \ULA|Add0~33_sumout )))) # (\ulaUC|ulaOp[1]~1_combout  & (\MUXRegImed|saida_MUX[8]~10_combout  & (\ulaUC|ulaOp[0]~0_combout ))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\MUXRegImed|saida_MUX[8]~10_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ULA|Add0~33_sumout ),
	.datae(!\BancoRegistradores|saidaA[8]~8_combout ),
	.dataf(!\ULA|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[8]~23 .extended_lut = "off";
defparam \ULA|saida[8]~23 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ULA|saida[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N48
cyclonev_lcell_comb \ULA|saida[8]~25 (
// Equation(s):
// \ULA|saida[8]~25_combout  = ( \ULA|saida[8]~23_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[8]~24_combout ) ) ) # ( !\ULA|saida[8]~23_combout  & ( \ULA|saida[8]~24_combout  ) )

	.dataa(gnd),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(gnd),
	.datad(!\ULA|saida[8]~24_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[8]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[8]~25 .extended_lut = "off";
defparam \ULA|saida[8]~25 .lut_mask = 64'h00FF00FFCCFFCCFF;
defparam \ULA|saida[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N38
dffeas \BancoRegistradores|registrador~302 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~302 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1102 (
// Equation(s):
// \BancoRegistradores|registrador~1102_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~46_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~302_q )) ) )

	.dataa(!\BancoRegistradores|registrador~302_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~46_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1102 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1102 .lut_mask = 64'h0F550F5500000000;
defparam \BancoRegistradores|registrador~1102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N12
cyclonev_lcell_comb \BancoRegistradores|saidaA[8]~8 (
// Equation(s):
// \BancoRegistradores|saidaA[8]~8_combout  = ( \BancoRegistradores|registrador~1102_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[8]~8 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[8]~8 .lut_mask = 64'h000000000CCC0CCC;
defparam \BancoRegistradores|saidaA[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N57
cyclonev_lcell_comb \ULA|Add0~37 (
// Equation(s):
// \ULA|Add0~37_sumout  = SUM(( \BancoRegistradores|saidaA[9]~9_combout  ) + ( (\BancoRegistradores|registrador~1108_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~34  ))
// \ULA|Add0~38  = CARRY(( \BancoRegistradores|saidaA[9]~9_combout  ) + ( (\BancoRegistradores|registrador~1108_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~34  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[9]~9_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1108_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~37_sumout ),
	.cout(\ULA|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~37 .extended_lut = "off";
defparam \ULA|Add0~37 .lut_mask = 64'h0000FFC4000000FF;
defparam \ULA|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \ULA|Add1~41 (
// Equation(s):
// \ULA|Add1~41_sumout  = SUM(( (!\BancoRegistradores|registrador~1108_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[9]~9_combout  ) + ( 
// \ULA|Add1~38  ))
// \ULA|Add1~42  = CARRY(( (!\BancoRegistradores|registrador~1108_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[9]~9_combout  ) + ( \ULA|Add1~38 
//  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1108_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[9]~9_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~41_sumout ),
	.cout(\ULA|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~41 .extended_lut = "off";
defparam \ULA|Add1~41 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \ULA|saida[9]~26 (
// Equation(s):
// \ULA|saida[9]~26_combout  = ( \ULA|Add0~37_sumout  & ( \ULA|Add1~41_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[9]~9_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[9]~11_combout ))) ) ) ) # ( !\ULA|Add0~37_sumout  & ( \ULA|Add1~41_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (\ulaUC|ulaOp[0]~0_combout )) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[9]~9_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[9]~11_combout )))) ) ) ) # ( \ULA|Add0~37_sumout  & ( !\ULA|Add1~41_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (!\ulaUC|ulaOp[0]~0_combout )) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[9]~9_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[9]~11_combout )))) ) ) ) # ( !\ULA|Add0~37_sumout  & ( !\ULA|Add1~41_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[9]~9_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[9]~11_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\ulaUC|ulaOp[0]~0_combout ),
	.datac(!\MUXRegImed|saida_MUX[9]~11_combout ),
	.datad(!\BancoRegistradores|saidaA[9]~9_combout ),
	.datae(!\ULA|Add0~37_sumout ),
	.dataf(!\ULA|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[9]~26 .extended_lut = "off";
defparam \ULA|saida[9]~26 .lut_mask = 64'h014589CD2367ABEF;
defparam \ULA|saida[9]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N21
cyclonev_lcell_comb \ULA|saida[9]~27 (
// Equation(s):
// \ULA|saida[9]~27_combout  = ( \BancoRegistradores|saidaA[9]~9_combout  & ( \MUXRegImed|saida_MUX[9]~11_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[9]~9_combout  & ( \MUXRegImed|saida_MUX[9]~11_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[9]~9_combout  & ( !\MUXRegImed|saida_MUX[9]~11_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[9]~9_combout  & ( !\MUXRegImed|saida_MUX[9]~11_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\ULA|saida[17]~96_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\BancoRegistradores|saidaA[9]~9_combout ),
	.dataf(!\MUXRegImed|saida_MUX[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[9]~27 .extended_lut = "off";
defparam \ULA|saida[9]~27 .lut_mask = 64'h1040401010504114;
defparam \ULA|saida[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \ULA|saida[9]~28 (
// Equation(s):
// \ULA|saida[9]~28_combout  = ( \ULA|saida[9]~27_combout  ) # ( !\ULA|saida[9]~27_combout  & ( (\ULA|saida[9]~26_combout  & !\ulaUC|ulaOp[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[9]~26_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[9]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[9]~28 .extended_lut = "off";
defparam \ULA|saida[9]~28 .lut_mask = 64'h0F000F00FFFFFFFF;
defparam \ULA|saida[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N34
dffeas \BancoRegistradores|registrador~47DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[9]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~47DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~47DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~47DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N21
cyclonev_lcell_comb \BancoRegistradores|registrador~1107 (
// Equation(s):
// \BancoRegistradores|registrador~1107_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~47DUPLICATE_q )) # (\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~303_q ))) ) )

	.dataa(!\BancoRegistradores|registrador~47DUPLICATE_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~303_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1107 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1107 .lut_mask = 64'h550F550F00000000;
defparam \BancoRegistradores|registrador~1107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N45
cyclonev_lcell_comb \BancoRegistradores|saidaA[9]~9 (
// Equation(s):
// \BancoRegistradores|saidaA[9]~9_combout  = ( \ROM|memROM~7_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & \BancoRegistradores|registrador~1107_combout ) ) ) # ( !\ROM|memROM~7_combout  & ( (\ROM|memROM~11_combout  & (!\PC|DOUT[7]~DUPLICATE_q  & 
// \BancoRegistradores|registrador~1107_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\BancoRegistradores|registrador~1107_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[9]~9 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[9]~9 .lut_mask = 64'h0030003000F000F0;
defparam \BancoRegistradores|saidaA[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \ULA|Add0~41 (
// Equation(s):
// \ULA|Add0~41_sumout  = SUM(( (\BancoRegistradores|registrador~1113_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[10]~10_combout  ) + ( 
// \ULA|Add0~38  ))
// \ULA|Add0~42  = CARRY(( (\BancoRegistradores|registrador~1113_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[10]~10_combout  ) + ( \ULA|Add0~38  
// ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1113_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[10]~10_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~41_sumout ),
	.cout(\ULA|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~41 .extended_lut = "off";
defparam \ULA|Add0~41 .lut_mask = 64'h0000FF000000003B;
defparam \ULA|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \ULA|Add1~45 (
// Equation(s):
// \ULA|Add1~45_sumout  = SUM(( \BancoRegistradores|saidaA[10]~10_combout  ) + ( (!\BancoRegistradores|registrador~1113_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~42  ))
// \ULA|Add1~46  = CARRY(( \BancoRegistradores|saidaA[10]~10_combout  ) + ( (!\BancoRegistradores|registrador~1113_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~42  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[10]~10_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1113_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~45_sumout ),
	.cout(\ULA|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~45 .extended_lut = "off";
defparam \ULA|Add1~45 .lut_mask = 64'h0000003B000000FF;
defparam \ULA|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N30
cyclonev_lcell_comb \ULA|saida[10]~29 (
// Equation(s):
// \ULA|saida[10]~29_combout  = ( \ULA|Add0~41_sumout  & ( \ULA|Add1~45_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[10]~10_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[10]~12_combout )))) ) ) ) # ( !\ULA|Add0~41_sumout  & ( \ULA|Add1~45_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[10]~10_combout  & (\ulaUC|ulaOp[1]~1_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (((!\ulaUC|ulaOp[1]~1_combout ) # (\MUXRegImed|saida_MUX[10]~12_combout )))) ) ) ) # ( \ULA|Add0~41_sumout  & ( !\ULA|Add1~45_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout )) # (\BancoRegistradores|saidaA[10]~10_combout ))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (((\ulaUC|ulaOp[1]~1_combout  & \MUXRegImed|saida_MUX[10]~12_combout )))) ) ) ) # ( !\ULA|Add0~41_sumout  & ( !\ULA|Add1~45_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[10]~10_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[10]~12_combout ))))) ) ) )

	.dataa(!\BancoRegistradores|saidaA[10]~10_combout ),
	.datab(!\ulaUC|ulaOp[0]~0_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[10]~12_combout ),
	.datae(!\ULA|Add0~41_sumout ),
	.dataf(!\ULA|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[10]~29 .extended_lut = "off";
defparam \ULA|saida[10]~29 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ULA|saida[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N0
cyclonev_lcell_comb \ULA|saida[10]~30 (
// Equation(s):
// \ULA|saida[10]~30_combout  = ( \BancoRegistradores|saidaA[10]~10_combout  & ( \MUXRegImed|saida_MUX[10]~12_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[0]~0_combout  $ (!\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[10]~10_combout  & ( \MUXRegImed|saida_MUX[10]~12_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[1]~1_combout ) # (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// \BancoRegistradores|saidaA[10]~10_combout  & ( !\MUXRegImed|saida_MUX[10]~12_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\BancoRegistradores|saidaA[10]~10_combout  & ( !\MUXRegImed|saida_MUX[10]~12_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ (!\ulaUC|ulaOp[1]~1_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[17]~96_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\BancoRegistradores|saidaA[10]~10_combout ),
	.dataf(!\MUXRegImed|saida_MUX[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[10]~30 .extended_lut = "off";
defparam \ULA|saida[10]~30 .lut_mask = 64'h0440400404444114;
defparam \ULA|saida[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N33
cyclonev_lcell_comb \ULA|saida[10]~31 (
// Equation(s):
// \ULA|saida[10]~31_combout  = ((!\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[10]~29_combout )) # (\ULA|saida[10]~30_combout )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[10]~29_combout ),
	.datad(!\ULA|saida[10]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[10]~31 .extended_lut = "off";
defparam \ULA|saida[10]~31 .lut_mask = 64'h0AFF0AFF0AFF0AFF;
defparam \ULA|saida[10]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N41
dffeas \BancoRegistradores|registrador~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[10]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~48 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \BancoRegistradores|registrador~1112 (
// Equation(s):
// \BancoRegistradores|registrador~1112_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~48_q )) # (\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~304_q ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~48_q ),
	.datac(!\BancoRegistradores|registrador~304_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1112 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1112 .lut_mask = 64'h330F330F00000000;
defparam \BancoRegistradores|registrador~1112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N45
cyclonev_lcell_comb \BancoRegistradores|saidaA[10]~10 (
// Equation(s):
// \BancoRegistradores|saidaA[10]~10_combout  = ( \BancoRegistradores|registrador~1112_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[10]~10 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[10]~10 .lut_mask = 64'h000000005F005F00;
defparam \BancoRegistradores|saidaA[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \ULA|Add1~49 (
// Equation(s):
// \ULA|Add1~49_sumout  = SUM(( (!\BancoRegistradores|registrador~1118_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[11]~11_combout  ) + ( 
// \ULA|Add1~46  ))
// \ULA|Add1~50  = CARRY(( (!\BancoRegistradores|registrador~1118_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[11]~11_combout  ) + ( 
// \ULA|Add1~46  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1118_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[11]~11_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~49_sumout ),
	.cout(\ULA|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~49 .extended_lut = "off";
defparam \ULA|Add1~49 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N33
cyclonev_lcell_comb \ULA|Add0~45 (
// Equation(s):
// \ULA|Add0~45_sumout  = SUM(( (\BancoRegistradores|registrador~1118_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[11]~11_combout  ) + ( 
// \ULA|Add0~42  ))
// \ULA|Add0~46  = CARRY(( (\BancoRegistradores|registrador~1118_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[11]~11_combout  ) + ( \ULA|Add0~42  
// ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1118_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[11]~11_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~45_sumout ),
	.cout(\ULA|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~45 .extended_lut = "off";
defparam \ULA|Add0~45 .lut_mask = 64'h0000FF000000003B;
defparam \ULA|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N9
cyclonev_lcell_comb \ULA|saida[11]~32 (
// Equation(s):
// \ULA|saida[11]~32_combout  = ( \ULA|Add1~49_sumout  & ( \ULA|Add0~45_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[11]~11_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[11]~13_combout )))) ) ) ) # ( !\ULA|Add1~49_sumout  & ( \ULA|Add0~45_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[11]~11_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[11]~13_combout ))))) ) ) ) # ( \ULA|Add1~49_sumout  & ( !\ULA|Add0~45_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[11]~11_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[11]~13_combout ))))) ) ) ) # ( !\ULA|Add1~49_sumout  & ( !\ULA|Add0~45_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[11]~11_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[11]~13_combout ))))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\BancoRegistradores|saidaA[11]~11_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[11]~13_combout ),
	.datae(!\ULA|Add1~49_sumout ),
	.dataf(!\ULA|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[11]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[11]~32 .extended_lut = "off";
defparam \ULA|saida[11]~32 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ULA|saida[11]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \ULA|saida[11]~34 (
// Equation(s):
// \ULA|saida[11]~34_combout  = ( \ULA|saida[11]~32_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[11]~33_combout ) ) ) # ( !\ULA|saida[11]~32_combout  & ( \ULA|saida[11]~33_combout  ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[11]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[11]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[11]~34 .extended_lut = "off";
defparam \ULA|saida[11]~34 .lut_mask = 64'h0F0F0F0FAFAFAFAF;
defparam \ULA|saida[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N14
dffeas \BancoRegistradores|registrador~305 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[11]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~305 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~305 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N30
cyclonev_lcell_comb \BancoRegistradores|registrador~1236 (
// Equation(s):
// \BancoRegistradores|registrador~1236_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (\BancoRegistradores|registrador~49_q  & (!\ROM|memROM~15_combout  & !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~49_q ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1236 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1236 .lut_mask = 64'h300030000F0F0F0F;
defparam \BancoRegistradores|registrador~1236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \BancoRegistradores|registrador~1118 (
// Equation(s):
// \BancoRegistradores|registrador~1118_combout  = ( \BancoRegistradores|registrador~1236_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1236_combout  & ( (\BancoRegistradores|registrador~305_q  & (\ROM|memROM~15_combout  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~305_q ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1118 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1118 .lut_mask = 64'h03000300F0F0F0F0;
defparam \BancoRegistradores|registrador~1118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N9
cyclonev_lcell_comb \ULA|Add1~53 (
// Equation(s):
// \ULA|Add1~53_sumout  = SUM(( \BancoRegistradores|saidaA[12]~12_combout  ) + ( (!\BancoRegistradores|registrador~1123_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~50  ))
// \ULA|Add1~54  = CARRY(( \BancoRegistradores|saidaA[12]~12_combout  ) + ( (!\BancoRegistradores|registrador~1123_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~50  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[12]~12_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1123_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~53_sumout ),
	.cout(\ULA|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~53 .extended_lut = "off";
defparam \ULA|Add1~53 .lut_mask = 64'h0000003B000000FF;
defparam \ULA|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \ULA|Add0~49 (
// Equation(s):
// \ULA|Add0~49_sumout  = SUM(( (\BancoRegistradores|registrador~1123_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[12]~12_combout  ) + ( 
// \ULA|Add0~46  ))
// \ULA|Add0~50  = CARRY(( (\BancoRegistradores|registrador~1123_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[12]~12_combout  ) + ( \ULA|Add0~46  
// ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1123_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[12]~12_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~49_sumout ),
	.cout(\ULA|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~49 .extended_lut = "off";
defparam \ULA|Add0~49 .lut_mask = 64'h0000FF000000003B;
defparam \ULA|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \ULA|saida[12]~35 (
// Equation(s):
// \ULA|saida[12]~35_combout  = ( \ULA|Add1~53_sumout  & ( \ULA|Add0~49_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[12]~12_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[12]~14_combout )))) ) ) ) # ( !\ULA|Add1~53_sumout  & ( \ULA|Add0~49_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[12]~12_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[12]~14_combout ))))) ) ) ) # ( \ULA|Add1~53_sumout  & ( !\ULA|Add0~49_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[12]~12_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[12]~14_combout ))))) ) ) ) # ( !\ULA|Add1~53_sumout  & ( !\ULA|Add0~49_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[12]~12_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[12]~14_combout ))))) ) ) )

	.dataa(!\BancoRegistradores|saidaA[12]~12_combout ),
	.datab(!\MUXRegImed|saida_MUX[12]~14_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ULA|Add1~53_sumout ),
	.dataf(!\ULA|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[12]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[12]~35 .extended_lut = "off";
defparam \ULA|saida[12]~35 .lut_mask = 64'h050305F3F503F5F3;
defparam \ULA|saida[12]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N51
cyclonev_lcell_comb \ULA|saida[12]~37 (
// Equation(s):
// \ULA|saida[12]~37_combout  = ((!\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[12]~35_combout )) # (\ULA|saida[12]~36_combout )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[12]~36_combout ),
	.datac(gnd),
	.datad(!\ULA|saida[12]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[12]~37 .extended_lut = "off";
defparam \ULA|saida[12]~37 .lut_mask = 64'h33BB33BB33BB33BB;
defparam \ULA|saida[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N53
dffeas \BancoRegistradores|registrador~306 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~306 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \BancoRegistradores|registrador~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[12]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~50 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \BancoRegistradores|registrador~1237 (
// Equation(s):
// \BancoRegistradores|registrador~1237_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~13_combout  & (!\ROM|memROM~15_combout  & \BancoRegistradores|registrador~50_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\BancoRegistradores|registrador~50_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1237 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1237 .lut_mask = 64'h00C000C00F0F0F0F;
defparam \BancoRegistradores|registrador~1237 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N33
cyclonev_lcell_comb \BancoRegistradores|registrador~1123 (
// Equation(s):
// \BancoRegistradores|registrador~1123_combout  = ( \BancoRegistradores|registrador~1237_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1237_combout  & ( (\BancoRegistradores|registrador~306_q  & (!\ROM|memROM~13_combout  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~306_q ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(gnd),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1237_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1123 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1123 .lut_mask = 64'h00440044FF00FF00;
defparam \BancoRegistradores|registrador~1123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N39
cyclonev_lcell_comb \ULA|Add0~53 (
// Equation(s):
// \ULA|Add0~53_sumout  = SUM(( (\BancoRegistradores|registrador~1128_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[13]~13_combout  ) + ( 
// \ULA|Add0~50  ))
// \ULA|Add0~54  = CARRY(( (\BancoRegistradores|registrador~1128_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[13]~13_combout  ) + ( \ULA|Add0~50  
// ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1128_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[13]~13_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~53_sumout ),
	.cout(\ULA|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~53 .extended_lut = "off";
defparam \ULA|Add0~53 .lut_mask = 64'h0000FF000000003B;
defparam \ULA|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N51
cyclonev_lcell_comb \MUXRegImed|saida_MUX[13]~15 (
// Equation(s):
// \MUXRegImed|saida_MUX[13]~15_combout  = ( \MUXRegImed|saida_MUX[31]~5_combout  & ( (\BancoRegistradores|registrador~1128_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\ROM|memROM~14_combout ))) ) ) # ( !\MUXRegImed|saida_MUX[31]~5_combout  & ( 
// (\ROM|memROM~14_combout  & \BancoRegistradores|registrador~1128_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\BancoRegistradores|registrador~1128_combout ),
	.datad(!\BancoRegistradores|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[13]~15 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[13]~15 .lut_mask = 64'h030303030F030F03;
defparam \MUXRegImed|saida_MUX[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \ULA|Add1~57 (
// Equation(s):
// \ULA|Add1~57_sumout  = SUM(( !\MUXRegImed|saida_MUX[13]~15_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1127_combout  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout )))) ) + ( \ULA|Add1~54  ))
// \ULA|Add1~58  = CARRY(( !\MUXRegImed|saida_MUX[13]~15_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1127_combout  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout )))) ) + ( \ULA|Add1~54  ))

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\MUXRegImed|saida_MUX[13]~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1127_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~57_sumout ),
	.cout(\ULA|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~57 .extended_lut = "off";
defparam \ULA|Add1~57 .lut_mask = 64'h0000FF8F0000FF00;
defparam \ULA|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \ULA|saida[13]~38 (
// Equation(s):
// \ULA|saida[13]~38_combout  = ( \ulaUC|ulaOp[0]~0_combout  & ( \ULA|Add1~57_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # (\MUXRegImed|saida_MUX[13]~15_combout ) ) ) ) # ( !\ulaUC|ulaOp[0]~0_combout  & ( \ULA|Add1~57_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  
// & ((\ULA|Add0~53_sumout ))) # (\ulaUC|ulaOp[1]~1_combout  & (\BancoRegistradores|saidaA[13]~13_combout )) ) ) ) # ( \ulaUC|ulaOp[0]~0_combout  & ( !\ULA|Add1~57_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & \MUXRegImed|saida_MUX[13]~15_combout ) ) ) ) # ( 
// !\ulaUC|ulaOp[0]~0_combout  & ( !\ULA|Add1~57_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & ((\ULA|Add0~53_sumout ))) # (\ulaUC|ulaOp[1]~1_combout  & (\BancoRegistradores|saidaA[13]~13_combout )) ) ) )

	.dataa(!\BancoRegistradores|saidaA[13]~13_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\ULA|Add0~53_sumout ),
	.datad(!\MUXRegImed|saida_MUX[13]~15_combout ),
	.datae(!\ulaUC|ulaOp[0]~0_combout ),
	.dataf(!\ULA|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[13]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[13]~38 .extended_lut = "off";
defparam \ULA|saida[13]~38 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ULA|saida[13]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N33
cyclonev_lcell_comb \ULA|saida[13]~39 (
// Equation(s):
// \ULA|saida[13]~39_combout  = ( \MUXRegImed|saida_MUX[13]~15_combout  & ( \BancoRegistradores|saidaA[13]~13_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout  $ (!\ULA|saida[17]~96_combout )))) ) ) ) # ( 
// !\MUXRegImed|saida_MUX[13]~15_combout  & ( \BancoRegistradores|saidaA[13]~13_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// \MUXRegImed|saida_MUX[13]~15_combout  & ( !\BancoRegistradores|saidaA[13]~13_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\MUXRegImed|saida_MUX[13]~15_combout  & ( !\BancoRegistradores|saidaA[13]~13_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ULA|saida[17]~96_combout ),
	.datae(!\MUXRegImed|saida_MUX[13]~15_combout ),
	.dataf(!\BancoRegistradores|saidaA[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[13]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[13]~39 .extended_lut = "off";
defparam \ULA|saida[13]~39 .lut_mask = 64'h1400150041004114;
defparam \ULA|saida[13]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N21
cyclonev_lcell_comb \ULA|saida[13]~40 (
// Equation(s):
// \ULA|saida[13]~40_combout  = ( \ULA|saida[13]~39_combout  ) # ( !\ULA|saida[13]~39_combout  & ( (!\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[13]~38_combout ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ULA|saida[13]~38_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[13]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[13]~40 .extended_lut = "off";
defparam \ULA|saida[13]~40 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \ULA|saida[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N52
dffeas \BancoRegistradores|registrador~307 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~307 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N54
cyclonev_lcell_comb \BancoRegistradores|registrador~1238 (
// Equation(s):
// \BancoRegistradores|registrador~1238_combout  = ( \ROM|memROM~15_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~15_combout  & ( (\BancoRegistradores|registrador~51_q  & (!\ROM|memROM~13_combout  & !\ROM|memROM~16_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~51_q ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1238 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1238 .lut_mask = 64'h3000300000FF00FF;
defparam \BancoRegistradores|registrador~1238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1128 (
// Equation(s):
// \BancoRegistradores|registrador~1128_combout  = ( \BancoRegistradores|registrador~1238_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1238_combout  & ( (\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~307_q  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~307_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1128 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1128 .lut_mask = 64'h05000500AAAAAAAA;
defparam \BancoRegistradores|registrador~1128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \ULA|Add0~57 (
// Equation(s):
// \ULA|Add0~57_sumout  = SUM(( \MUXRegImed|saida_MUX[14]~16_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1132_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add0~54  ))
// \ULA|Add0~58  = CARRY(( \MUXRegImed|saida_MUX[14]~16_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1132_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \ULA|Add0~54  ))

	.dataa(!\ROM|memROM~7_combout ),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\MUXRegImed|saida_MUX[14]~16_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1132_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~57_sumout ),
	.cout(\ULA|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~57 .extended_lut = "off";
defparam \ULA|Add0~57 .lut_mask = 64'h0000FFB3000000FF;
defparam \ULA|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N15
cyclonev_lcell_comb \ULA|Add1~61 (
// Equation(s):
// \ULA|Add1~61_sumout  = SUM(( !\MUXRegImed|saida_MUX[14]~16_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1132_combout  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout )))) ) + ( \ULA|Add1~58  ))
// \ULA|Add1~62  = CARRY(( !\MUXRegImed|saida_MUX[14]~16_combout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1132_combout  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout )))) ) + ( \ULA|Add1~58  ))

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\MUXRegImed|saida_MUX[14]~16_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1132_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~61_sumout ),
	.cout(\ULA|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~61 .extended_lut = "off";
defparam \ULA|Add1~61 .lut_mask = 64'h0000FF8F0000FF00;
defparam \ULA|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \ULA|saida[14]~41 (
// Equation(s):
// \ULA|saida[14]~41_combout  = ( \ULA|Add0~57_sumout  & ( \ULA|Add1~61_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[14]~14_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[14]~16_combout )))) ) ) ) # ( !\ULA|Add0~57_sumout  & ( \ULA|Add1~61_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[14]~14_combout  & ((\ulaUC|ulaOp[1]~1_combout )))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (((!\ulaUC|ulaOp[1]~1_combout ) # (\MUXRegImed|saida_MUX[14]~16_combout )))) ) ) ) # ( \ULA|Add0~57_sumout  & ( !\ULA|Add1~61_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout )) # (\BancoRegistradores|saidaA[14]~14_combout ))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (((\MUXRegImed|saida_MUX[14]~16_combout  & \ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( !\ULA|Add0~57_sumout  & ( !\ULA|Add1~61_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[14]~14_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[14]~16_combout ))))) ) ) )

	.dataa(!\BancoRegistradores|saidaA[14]~14_combout ),
	.datab(!\ulaUC|ulaOp[0]~0_combout ),
	.datac(!\MUXRegImed|saida_MUX[14]~16_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\ULA|Add0~57_sumout ),
	.dataf(!\ULA|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[14]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[14]~41 .extended_lut = "off";
defparam \ULA|saida[14]~41 .lut_mask = 64'h0047CC473347FF47;
defparam \ULA|saida[14]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N57
cyclonev_lcell_comb \ULA|saida[14]~43 (
// Equation(s):
// \ULA|saida[14]~43_combout  = ( \ULA|saida[14]~41_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[14]~42_combout ) ) ) # ( !\ULA|saida[14]~41_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[14]~42_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(!\ULA|saida[14]~42_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[14]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[14]~43 .extended_lut = "off";
defparam \ULA|saida[14]~43 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ULA|saida[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \BancoRegistradores|registrador~308 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~308 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N3
cyclonev_lcell_comb \BancoRegistradores|registrador~1239 (
// Equation(s):
// \BancoRegistradores|registrador~1239_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (\BancoRegistradores|registrador~52_q  & (!\ROM|memROM~13_combout  & !\ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~52_q ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1239 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1239 .lut_mask = 64'h3000300000FF00FF;
defparam \BancoRegistradores|registrador~1239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N3
cyclonev_lcell_comb \BancoRegistradores|registrador~1133 (
// Equation(s):
// \BancoRegistradores|registrador~1133_combout  = ( \BancoRegistradores|registrador~1239_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1239_combout  & ( (\ROM|memROM~15_combout  & (!\ROM|memROM~13_combout  & 
// \BancoRegistradores|registrador~308_q )) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~308_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1133 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1133 .lut_mask = 64'h00500050AAAAAAAA;
defparam \BancoRegistradores|registrador~1133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N9
cyclonev_lcell_comb \MUXRegImed|saida_MUX[14]~16 (
// Equation(s):
// \MUXRegImed|saida_MUX[14]~16_combout  = ( \MUXRegImed|saida_MUX[0]~0_combout  & ( (!\BancoRegistradores|Equal0~0_combout  & \BancoRegistradores|registrador~1133_combout ) ) ) # ( !\MUXRegImed|saida_MUX[0]~0_combout  & ( \ROM|memROM~13_combout  ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\BancoRegistradores|registrador~1133_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[14]~16 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[14]~16 .lut_mask = 64'h5555555500F000F0;
defparam \MUXRegImed|saida_MUX[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N45
cyclonev_lcell_comb \ULA|Add0~61 (
// Equation(s):
// \ULA|Add0~61_sumout  = SUM(( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1137_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \MUXRegImed|saida_MUX[15]~17_combout  ) + ( \ULA|Add0~58  ))
// \ULA|Add0~62  = CARRY(( (!\PC|DOUT[7]~DUPLICATE_q  & (\BancoRegistradores|registrador~1137_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout )))) ) + ( \MUXRegImed|saida_MUX[15]~17_combout  ) + ( \ULA|Add0~58  ))

	.dataa(!\ROM|memROM~7_combout ),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~1137_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[15]~17_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~61_sumout ),
	.cout(\ULA|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~61 .extended_lut = "off";
defparam \ULA|Add0~61 .lut_mask = 64'h0000FF000000004C;
defparam \ULA|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \ULA|Add1~65 (
// Equation(s):
// \ULA|Add1~65_sumout  = SUM(( \BancoRegistradores|saidaA[15]~15_combout  ) + ( (!\BancoRegistradores|registrador~1138_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~62  ))
// \ULA|Add1~66  = CARRY(( \BancoRegistradores|saidaA[15]~15_combout  ) + ( (!\BancoRegistradores|registrador~1138_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~62  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[15]~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1138_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~65_sumout ),
	.cout(\ULA|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~65 .extended_lut = "off";
defparam \ULA|Add1~65 .lut_mask = 64'h0000003B000000FF;
defparam \ULA|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N54
cyclonev_lcell_comb \ULA|saida[15]~44 (
// Equation(s):
// \ULA|saida[15]~44_combout  = ( \ULA|Add0~61_sumout  & ( \ULA|Add1~65_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[15]~15_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[15]~17_combout ))) ) ) ) # ( !\ULA|Add0~61_sumout  & ( \ULA|Add1~65_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[15]~15_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[15]~17_combout )))) ) ) ) # ( \ULA|Add0~61_sumout  & ( !\ULA|Add1~65_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[15]~15_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[15]~17_combout )))) ) ) ) # ( !\ULA|Add0~61_sumout  & ( !\ULA|Add1~65_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[15]~15_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[15]~17_combout )))) ) ) )

	.dataa(!\MUXRegImed|saida_MUX[15]~17_combout ),
	.datab(!\BancoRegistradores|saidaA[15]~15_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ULA|Add0~61_sumout ),
	.dataf(!\ULA|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[15]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[15]~44 .extended_lut = "off";
defparam \ULA|saida[15]~44 .lut_mask = 64'h0305F30503F5F3F5;
defparam \ULA|saida[15]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N18
cyclonev_lcell_comb \ULA|saida[15]~46 (
// Equation(s):
// \ULA|saida[15]~46_combout  = ( \ULA|saida[15]~45_combout  & ( \ULA|saida[15]~44_combout  ) ) # ( !\ULA|saida[15]~45_combout  & ( \ULA|saida[15]~44_combout  & ( !\ulaUC|ulaOp[1]~2_combout  ) ) ) # ( \ULA|saida[15]~45_combout  & ( !\ULA|saida[15]~44_combout 
//  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(gnd),
	.datae(!\ULA|saida[15]~45_combout ),
	.dataf(!\ULA|saida[15]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[15]~46 .extended_lut = "off";
defparam \ULA|saida[15]~46 .lut_mask = 64'h0000FFFFF0F0FFFF;
defparam \ULA|saida[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \BancoRegistradores|registrador~309DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~309DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~309DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~309DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N37
dffeas \BancoRegistradores|registrador~53DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~53DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~53DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~53DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \BancoRegistradores|registrador~1137 (
// Equation(s):
// \BancoRegistradores|registrador~1137_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~53DUPLICATE_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~309DUPLICATE_q )) ) )

	.dataa(!\BancoRegistradores|registrador~309DUPLICATE_q ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~53DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1137 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1137 .lut_mask = 64'h1D1D1D1D00000000;
defparam \BancoRegistradores|registrador~1137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \ULA|Add0~65 (
// Equation(s):
// \ULA|Add0~65_sumout  = SUM(( \BancoRegistradores|saidaA[16]~16_combout  ) + ( (\BancoRegistradores|registrador~1143_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~62  ))
// \ULA|Add0~66  = CARRY(( \BancoRegistradores|saidaA[16]~16_combout  ) + ( (\BancoRegistradores|registrador~1143_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~62  
// ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[16]~16_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1143_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~65_sumout ),
	.cout(\ULA|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~65 .extended_lut = "off";
defparam \ULA|Add0~65 .lut_mask = 64'h0000FFC4000000FF;
defparam \ULA|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N21
cyclonev_lcell_comb \ULA|Add1~69 (
// Equation(s):
// \ULA|Add1~69_sumout  = SUM(( \BancoRegistradores|saidaA[16]~16_combout  ) + ( (!\BancoRegistradores|registrador~1143_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~66  ))
// \ULA|Add1~70  = CARRY(( \BancoRegistradores|saidaA[16]~16_combout  ) + ( (!\BancoRegistradores|registrador~1143_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~66  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[16]~16_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1143_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~69_sumout ),
	.cout(\ULA|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~69 .extended_lut = "off";
defparam \ULA|Add1~69 .lut_mask = 64'h0000003B000000FF;
defparam \ULA|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \ULA|saida[16]~47 (
// Equation(s):
// \ULA|saida[16]~47_combout  = ( \ULA|Add0~65_sumout  & ( \ULA|Add1~69_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[16]~16_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[16]~18_combout ))) ) ) ) # ( !\ULA|Add0~65_sumout  & ( \ULA|Add1~69_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((\BancoRegistradores|saidaA[16]~16_combout  & \ulaUC|ulaOp[1]~1_combout )))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (((!\ulaUC|ulaOp[1]~1_combout )) # (\MUXRegImed|saida_MUX[16]~18_combout ))) ) ) ) # ( \ULA|Add0~65_sumout  & ( !\ULA|Add1~69_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout ) # (\BancoRegistradores|saidaA[16]~16_combout )))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[16]~18_combout  & ((\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( !\ULA|Add0~65_sumout  & ( !\ULA|Add1~69_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[16]~16_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[16]~18_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[0]~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[16]~18_combout ),
	.datac(!\BancoRegistradores|saidaA[16]~16_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\ULA|Add0~65_sumout ),
	.dataf(!\ULA|Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[16]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[16]~47 .extended_lut = "off";
defparam \ULA|saida[16]~47 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \ULA|saida[16]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N9
cyclonev_lcell_comb \ULA|saida[16]~48 (
// Equation(s):
// \ULA|saida[16]~48_combout  = ( \MUXRegImed|saida_MUX[16]~18_combout  & ( \BancoRegistradores|saidaA[16]~16_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ULA|saida[17]~96_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// !\MUXRegImed|saida_MUX[16]~18_combout  & ( \BancoRegistradores|saidaA[16]~16_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (\ulaUC|ulaOp[0]~0_combout )))) ) ) ) # ( 
// \MUXRegImed|saida_MUX[16]~18_combout  & ( !\BancoRegistradores|saidaA[16]~16_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & ((\ulaUC|ulaOp[0]~0_combout ) # (\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( 
// !\MUXRegImed|saida_MUX[16]~18_combout  & ( !\BancoRegistradores|saidaA[16]~16_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[17]~96_combout  & (!\ulaUC|ulaOp[1]~1_combout  $ (!\ulaUC|ulaOp[0]~0_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\ULA|saida[17]~96_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\MUXRegImed|saida_MUX[16]~18_combout ),
	.dataf(!\BancoRegistradores|saidaA[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[16]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[16]~48 .extended_lut = "off";
defparam \ULA|saida[16]~48 .lut_mask = 64'h1040105040104114;
defparam \ULA|saida[16]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N48
cyclonev_lcell_comb \ULA|saida[16]~49 (
// Equation(s):
// \ULA|saida[16]~49_combout  = ( \ULA|saida[16]~48_combout  ) # ( !\ULA|saida[16]~48_combout  & ( (\ULA|saida[16]~47_combout  & !\ulaUC|ulaOp[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[16]~47_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[16]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[16]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[16]~49 .extended_lut = "off";
defparam \ULA|saida[16]~49 .lut_mask = 64'h0F000F00FFFFFFFF;
defparam \ULA|saida[16]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \BancoRegistradores|registrador~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[16]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~54 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N27
cyclonev_lcell_comb \BancoRegistradores|registrador~1142 (
// Equation(s):
// \BancoRegistradores|registrador~1142_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~54_q )) # (\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~310_q ))) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~54_q ),
	.datad(!\BancoRegistradores|registrador~310_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1142 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1142 .lut_mask = 64'h0A5F0A5F00000000;
defparam \BancoRegistradores|registrador~1142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N21
cyclonev_lcell_comb \BancoRegistradores|saidaA[16]~16 (
// Equation(s):
// \BancoRegistradores|saidaA[16]~16_combout  = ( \ROM|memROM~7_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & \BancoRegistradores|registrador~1142_combout ) ) ) # ( !\ROM|memROM~7_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & (\ROM|memROM~11_combout  & 
// \BancoRegistradores|registrador~1142_combout )) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~1142_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[16]~16 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[16]~16 .lut_mask = 64'h000C000C00CC00CC;
defparam \BancoRegistradores|saidaA[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N51
cyclonev_lcell_comb \ULA|Add0~69 (
// Equation(s):
// \ULA|Add0~69_sumout  = SUM(( \BancoRegistradores|saidaA[17]~17_combout  ) + ( (\BancoRegistradores|registrador~1148_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~66  ))
// \ULA|Add0~70  = CARRY(( \BancoRegistradores|saidaA[17]~17_combout  ) + ( (\BancoRegistradores|registrador~1148_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~66  
// ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[17]~17_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1148_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~69_sumout ),
	.cout(\ULA|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~69 .extended_lut = "off";
defparam \ULA|Add0~69 .lut_mask = 64'h0000FFC4000000FF;
defparam \ULA|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \ULA|Add1~73 (
// Equation(s):
// \ULA|Add1~73_sumout  = SUM(( (!\BancoRegistradores|registrador~1148_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[17]~17_combout  ) + ( 
// \ULA|Add1~70  ))
// \ULA|Add1~74  = CARRY(( (!\BancoRegistradores|registrador~1148_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[17]~17_combout  ) + ( 
// \ULA|Add1~70  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1148_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[17]~17_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~73_sumout ),
	.cout(\ULA|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~73 .extended_lut = "off";
defparam \ULA|Add1~73 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \ULA|saida[17]~50 (
// Equation(s):
// \ULA|saida[17]~50_combout  = ( \ULA|Add0~69_sumout  & ( \ULA|Add1~73_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[17]~17_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[17]~19_combout ))) ) ) ) # ( !\ULA|Add0~69_sumout  & ( \ULA|Add1~73_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[17]~17_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[17]~19_combout )))) ) ) ) # ( \ULA|Add0~69_sumout  & ( !\ULA|Add1~73_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[17]~17_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[17]~19_combout )))) ) ) ) # ( !\ULA|Add0~69_sumout  & ( !\ULA|Add1~73_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[17]~17_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[17]~19_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\MUXRegImed|saida_MUX[17]~19_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\BancoRegistradores|saidaA[17]~17_combout ),
	.datae(!\ULA|Add0~69_sumout ),
	.dataf(!\ULA|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[17]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[17]~50 .extended_lut = "off";
defparam \ULA|saida[17]~50 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ULA|saida[17]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N12
cyclonev_lcell_comb \ULA|saida[17]~52 (
// Equation(s):
// \ULA|saida[17]~52_combout  = ( \ULA|saida[17]~51_combout  & ( \ULA|saida[17]~50_combout  ) ) # ( !\ULA|saida[17]~51_combout  & ( \ULA|saida[17]~50_combout  & ( !\ulaUC|ulaOp[1]~2_combout  ) ) ) # ( \ULA|saida[17]~51_combout  & ( !\ULA|saida[17]~50_combout 
//  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(gnd),
	.datae(!\ULA|saida[17]~51_combout ),
	.dataf(!\ULA|saida[17]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[17]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[17]~52 .extended_lut = "off";
defparam \ULA|saida[17]~52 .lut_mask = 64'h0000FFFFF0F0FFFF;
defparam \ULA|saida[17]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~311feeder (
// Equation(s):
// \BancoRegistradores|registrador~311feeder_combout  = ( \ULA|saida[17]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[17]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~311feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~311feeder .extended_lut = "off";
defparam \BancoRegistradores|registrador~311feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \BancoRegistradores|registrador~311feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N43
dffeas \BancoRegistradores|registrador~311 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\BancoRegistradores|registrador~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~311 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \BancoRegistradores|registrador~55DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\BancoRegistradores|registrador~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~55DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~55DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~55DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N30
cyclonev_lcell_comb \BancoRegistradores|registrador~1147 (
// Equation(s):
// \BancoRegistradores|registrador~1147_combout  = ( !\ROM|memROM~12_combout  & ( (!\ROM|memROM~13_combout  & ((\BancoRegistradores|registrador~55DUPLICATE_q ))) # (\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~311_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~311_q ),
	.datad(!\BancoRegistradores|registrador~55DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1147 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1147 .lut_mask = 64'h03CF03CF00000000;
defparam \BancoRegistradores|registrador~1147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N57
cyclonev_lcell_comb \BancoRegistradores|saidaA[17]~17 (
// Equation(s):
// \BancoRegistradores|saidaA[17]~17_combout  = ( \BancoRegistradores|registrador~1147_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(gnd),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[17]~17 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[17]~17 .lut_mask = 64'h0000000077007700;
defparam \BancoRegistradores|saidaA[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N54
cyclonev_lcell_comb \ULA|Add0~73 (
// Equation(s):
// \ULA|Add0~73_sumout  = SUM(( (\BancoRegistradores|registrador~1153_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[18]~18_combout  ) + ( 
// \ULA|Add0~70  ))
// \ULA|Add0~74  = CARRY(( (\BancoRegistradores|registrador~1153_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[18]~18_combout  ) + ( \ULA|Add0~70  
// ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|registrador~1153_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[18]~18_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~73_sumout ),
	.cout(\ULA|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~73 .extended_lut = "off";
defparam \ULA|Add0~73 .lut_mask = 64'h0000FF000000002F;
defparam \ULA|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N27
cyclonev_lcell_comb \ULA|Add1~77 (
// Equation(s):
// \ULA|Add1~77_sumout  = SUM(( (!\BancoRegistradores|registrador~1153_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[18]~18_combout  ) + ( 
// \ULA|Add1~74  ))
// \ULA|Add1~78  = CARRY(( (!\BancoRegistradores|registrador~1153_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[18]~18_combout  ) + ( 
// \ULA|Add1~74  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1153_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[18]~18_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~77_sumout ),
	.cout(\ULA|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~77 .extended_lut = "off";
defparam \ULA|Add1~77 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \ULA|saida[18]~53 (
// Equation(s):
// \ULA|saida[18]~53_combout  = ( \ULA|Add0~73_sumout  & ( \ULA|Add1~77_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[18]~18_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[18]~20_combout ))) ) ) ) # ( !\ULA|Add0~73_sumout  & ( \ULA|Add1~77_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[18]~18_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[18]~20_combout )))) ) ) ) # ( \ULA|Add0~73_sumout  & ( !\ULA|Add1~77_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[18]~18_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[18]~20_combout )))) ) ) ) # ( !\ULA|Add0~73_sumout  & ( !\ULA|Add1~77_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[18]~18_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[18]~20_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\MUXRegImed|saida_MUX[18]~20_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\BancoRegistradores|saidaA[18]~18_combout ),
	.datae(!\ULA|Add0~73_sumout ),
	.dataf(!\ULA|Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[18]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[18]~53 .extended_lut = "off";
defparam \ULA|saida[18]~53 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ULA|saida[18]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N27
cyclonev_lcell_comb \ULA|saida[18]~55 (
// Equation(s):
// \ULA|saida[18]~55_combout  = ( \ULA|saida[18]~53_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[18]~54_combout ) ) ) # ( !\ULA|saida[18]~53_combout  & ( \ULA|saida[18]~54_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(!\ULA|saida[18]~54_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[18]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[18]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[18]~55 .extended_lut = "off";
defparam \ULA|saida[18]~55 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \ULA|saida[18]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \BancoRegistradores|registrador~312 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[18]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~312 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~312 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1243 (
// Equation(s):
// \BancoRegistradores|registrador~1243_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~15_combout  & (!\ROM|memROM~13_combout  & \BancoRegistradores|registrador~56_q )) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~56_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1243 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1243 .lut_mask = 64'h00A000A055555555;
defparam \BancoRegistradores|registrador~1243 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N30
cyclonev_lcell_comb \BancoRegistradores|registrador~1153 (
// Equation(s):
// \BancoRegistradores|registrador~1153_combout  = ( \ROM|memROM~13_combout  & ( (!\ROM|memROM~15_combout  & \BancoRegistradores|registrador~1243_combout ) ) ) # ( !\ROM|memROM~13_combout  & ( (!\ROM|memROM~15_combout  & 
// ((\BancoRegistradores|registrador~1243_combout ))) # (\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~312_q  & !\BancoRegistradores|registrador~1243_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~312_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\BancoRegistradores|registrador~1243_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1153 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1153 .lut_mask = 64'h05F005F000F000F0;
defparam \BancoRegistradores|registrador~1153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \ULA|Add1~81 (
// Equation(s):
// \ULA|Add1~81_sumout  = SUM(( (!\BancoRegistradores|registrador~1158_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[19]~19_combout  ) + ( 
// \ULA|Add1~78  ))
// \ULA|Add1~82  = CARRY(( (!\BancoRegistradores|registrador~1158_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[19]~19_combout  ) + ( 
// \ULA|Add1~78  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1158_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[19]~19_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~81_sumout ),
	.cout(\ULA|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~81 .extended_lut = "off";
defparam \ULA|Add1~81 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N57
cyclonev_lcell_comb \ULA|Add0~77 (
// Equation(s):
// \ULA|Add0~77_sumout  = SUM(( \BancoRegistradores|saidaA[19]~19_combout  ) + ( (\BancoRegistradores|registrador~1158_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~74  ))
// \ULA|Add0~78  = CARRY(( \BancoRegistradores|saidaA[19]~19_combout  ) + ( (\BancoRegistradores|registrador~1158_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~74  
// ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|saidaA[19]~19_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1158_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~77_sumout ),
	.cout(\ULA|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~77 .extended_lut = "off";
defparam \ULA|Add0~77 .lut_mask = 64'h0000FFD0000000FF;
defparam \ULA|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N12
cyclonev_lcell_comb \ULA|saida[19]~56 (
// Equation(s):
// \ULA|saida[19]~56_combout  = ( \ULA|Add1~81_sumout  & ( \ULA|Add0~77_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[19]~19_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[19]~21_combout )))) ) ) ) # ( !\ULA|Add1~81_sumout  & ( \ULA|Add0~77_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[19]~19_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[19]~21_combout ))))) ) ) ) # ( \ULA|Add1~81_sumout  & ( !\ULA|Add0~77_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[19]~19_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[19]~21_combout ))))) ) ) ) # ( !\ULA|Add1~81_sumout  & ( !\ULA|Add0~77_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[19]~19_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[19]~21_combout ))))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\BancoRegistradores|saidaA[19]~19_combout ),
	.datac(!\MUXRegImed|saida_MUX[19]~21_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ULA|Add1~81_sumout ),
	.dataf(!\ULA|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[19]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[19]~56 .extended_lut = "off";
defparam \ULA|saida[19]~56 .lut_mask = 64'h110511AFBB05BBAF;
defparam \ULA|saida[19]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N21
cyclonev_lcell_comb \ULA|saida[19]~58 (
// Equation(s):
// \ULA|saida[19]~58_combout  = ( \ULA|saida[19]~56_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[19]~57_combout ) ) ) # ( !\ULA|saida[19]~56_combout  & ( \ULA|saida[19]~57_combout  ) )

	.dataa(!\ULA|saida[19]~57_combout ),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[19]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[19]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[19]~58 .extended_lut = "off";
defparam \ULA|saida[19]~58 .lut_mask = 64'h55555555F5F5F5F5;
defparam \ULA|saida[19]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N56
dffeas \BancoRegistradores|registrador~313 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[19]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~313 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1244 (
// Equation(s):
// \BancoRegistradores|registrador~1244_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~15_combout  & (!\ROM|memROM~13_combout  & \BancoRegistradores|registrador~57_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~57_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1244 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1244 .lut_mask = 64'h00C000C033333333;
defparam \BancoRegistradores|registrador~1244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1158 (
// Equation(s):
// \BancoRegistradores|registrador~1158_combout  = ( \BancoRegistradores|registrador~1244_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1244_combout  & ( (\BancoRegistradores|registrador~313_q  & (\ROM|memROM~15_combout  & 
// !\ROM|memROM~13_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~313_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1158 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1158 .lut_mask = 64'h05000500F0F0F0F0;
defparam \BancoRegistradores|registrador~1158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N3
cyclonev_lcell_comb \ULA|Add1~85 (
// Equation(s):
// \ULA|Add1~85_sumout  = SUM(( \BancoRegistradores|saidaA[20]~20_combout  ) + ( (!\BancoRegistradores|registrador~1163_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~82  ))
// \ULA|Add1~86  = CARRY(( \BancoRegistradores|saidaA[20]~20_combout  ) + ( (!\BancoRegistradores|registrador~1163_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~82  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[20]~20_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1163_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~85_sumout ),
	.cout(\ULA|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~85 .extended_lut = "off";
defparam \ULA|Add1~85 .lut_mask = 64'h0000003B000000FF;
defparam \ULA|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N0
cyclonev_lcell_comb \ULA|Add0~81 (
// Equation(s):
// \ULA|Add0~81_sumout  = SUM(( \BancoRegistradores|saidaA[20]~20_combout  ) + ( (\BancoRegistradores|registrador~1163_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~78  ))
// \ULA|Add0~82  = CARRY(( \BancoRegistradores|saidaA[20]~20_combout  ) + ( (\BancoRegistradores|registrador~1163_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~78  
// ))

	.dataa(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|saidaA[20]~20_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1163_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~81_sumout ),
	.cout(\ULA|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~81 .extended_lut = "off";
defparam \ULA|Add0~81 .lut_mask = 64'h0000FFB0000000FF;
defparam \ULA|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \ULA|saida[20]~59 (
// Equation(s):
// \ULA|saida[20]~59_combout  = ( \ULA|Add1~85_sumout  & ( \ULA|Add0~81_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[20]~20_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[20]~22_combout )))) ) ) ) # ( !\ULA|Add1~85_sumout  & ( \ULA|Add0~81_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[20]~20_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[20]~22_combout ))))) ) ) ) # ( \ULA|Add1~85_sumout  & ( !\ULA|Add0~81_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[20]~20_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[20]~22_combout ))))) ) ) ) # ( !\ULA|Add1~85_sumout  & ( !\ULA|Add0~81_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[20]~20_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[20]~22_combout ))))) ) ) )

	.dataa(!\BancoRegistradores|saidaA[20]~20_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\MUXRegImed|saida_MUX[20]~22_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ULA|Add1~85_sumout ),
	.dataf(!\ULA|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[20]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[20]~59 .extended_lut = "off";
defparam \ULA|saida[20]~59 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ULA|saida[20]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N3
cyclonev_lcell_comb \ULA|saida[20]~61 (
// Equation(s):
// \ULA|saida[20]~61_combout  = ( \ulaUC|ulaOp[1]~2_combout  & ( \ULA|saida[20]~59_combout  & ( \ULA|saida[20]~60_combout  ) ) ) # ( !\ulaUC|ulaOp[1]~2_combout  & ( \ULA|saida[20]~59_combout  ) ) # ( \ulaUC|ulaOp[1]~2_combout  & ( !\ULA|saida[20]~59_combout  
// & ( \ULA|saida[20]~60_combout  ) ) ) # ( !\ulaUC|ulaOp[1]~2_combout  & ( !\ULA|saida[20]~59_combout  & ( \ULA|saida[20]~60_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[20]~60_combout ),
	.datad(gnd),
	.datae(!\ulaUC|ulaOp[1]~2_combout ),
	.dataf(!\ULA|saida[20]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[20]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[20]~61 .extended_lut = "off";
defparam \ULA|saida[20]~61 .lut_mask = 64'h0F0F0F0FFFFF0F0F;
defparam \ULA|saida[20]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N22
dffeas \BancoRegistradores|registrador~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[20]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~58 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \BancoRegistradores|registrador~314DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[20]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~314DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~314DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~314DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \BancoRegistradores|registrador~1162 (
// Equation(s):
// \BancoRegistradores|registrador~1162_combout  = ( !\ROM|memROM~12_combout  & ( \ROM|memROM~13_combout  & ( \BancoRegistradores|registrador~314DUPLICATE_q  ) ) ) # ( !\ROM|memROM~12_combout  & ( !\ROM|memROM~13_combout  & ( 
// \BancoRegistradores|registrador~58_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~58_q ),
	.datad(!\BancoRegistradores|registrador~314DUPLICATE_q ),
	.datae(!\ROM|memROM~12_combout ),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1162 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1162 .lut_mask = 64'h0F0F000000FF0000;
defparam \BancoRegistradores|registrador~1162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \BancoRegistradores|saidaA[20]~20 (
// Equation(s):
// \BancoRegistradores|saidaA[20]~20_combout  = ( \BancoRegistradores|registrador~1162_combout  & ( (!\PC|DOUT [7] & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[20]~20 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[20]~20 .lut_mask = 64'h000000003F003F00;
defparam \BancoRegistradores|saidaA[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N3
cyclonev_lcell_comb \ULA|Add0~85 (
// Equation(s):
// \ULA|Add0~85_sumout  = SUM(( \BancoRegistradores|saidaA[21]~21_combout  ) + ( (\BancoRegistradores|registrador~1168_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~82  ))
// \ULA|Add0~86  = CARRY(( \BancoRegistradores|saidaA[21]~21_combout  ) + ( (\BancoRegistradores|registrador~1168_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~82  
// ))

	.dataa(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|saidaA[21]~21_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1168_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~85_sumout ),
	.cout(\ULA|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~85 .extended_lut = "off";
defparam \ULA|Add0~85 .lut_mask = 64'h0000FFB0000000FF;
defparam \ULA|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N6
cyclonev_lcell_comb \ULA|Add1~89 (
// Equation(s):
// \ULA|Add1~89_sumout  = SUM(( \BancoRegistradores|saidaA[21]~21_combout  ) + ( (!\BancoRegistradores|registrador~1168_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~86  ))
// \ULA|Add1~90  = CARRY(( \BancoRegistradores|saidaA[21]~21_combout  ) + ( (!\BancoRegistradores|registrador~1168_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~86  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[21]~21_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1168_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~89_sumout ),
	.cout(\ULA|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~89 .extended_lut = "off";
defparam \ULA|Add1~89 .lut_mask = 64'h0000003B000000FF;
defparam \ULA|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \ULA|saida[21]~62 (
// Equation(s):
// \ULA|saida[21]~62_combout  = ( \ULA|Add0~85_sumout  & ( \ULA|Add1~89_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[21]~21_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[21]~23_combout )))) ) ) ) # ( !\ULA|Add0~85_sumout  & ( \ULA|Add1~89_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[21]~21_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[21]~23_combout ))))) ) ) ) # ( \ULA|Add0~85_sumout  & ( !\ULA|Add1~89_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[21]~21_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[21]~23_combout ))))) ) ) ) # ( !\ULA|Add0~85_sumout  & ( !\ULA|Add1~89_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[21]~21_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[21]~23_combout ))))) ) ) )

	.dataa(!\BancoRegistradores|saidaA[21]~21_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\MUXRegImed|saida_MUX[21]~23_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ULA|Add0~85_sumout ),
	.dataf(!\ULA|Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[21]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[21]~62 .extended_lut = "off";
defparam \ULA|saida[21]~62 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \ULA|saida[21]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N0
cyclonev_lcell_comb \ULA|saida[21]~64 (
// Equation(s):
// \ULA|saida[21]~64_combout  = ( \ULA|saida[21]~62_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[21]~63_combout ) ) ) # ( !\ULA|saida[21]~62_combout  & ( \ULA|saida[21]~63_combout  ) )

	.dataa(gnd),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[21]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[21]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[21]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[21]~64 .extended_lut = "off";
defparam \ULA|saida[21]~64 .lut_mask = 64'h0F0F0F0FCFCFCFCF;
defparam \ULA|saida[21]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N38
dffeas \BancoRegistradores|registrador~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[21]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~59 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~59 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1167 (
// Equation(s):
// \BancoRegistradores|registrador~1167_combout  = ( \BancoRegistradores|registrador~315_q  & ( (!\ROM|memROM~12_combout  & ((\ROM|memROM~13_combout ) # (\BancoRegistradores|registrador~59_q ))) ) ) # ( !\BancoRegistradores|registrador~315_q  & ( 
// (!\ROM|memROM~12_combout  & (\BancoRegistradores|registrador~59_q  & !\ROM|memROM~13_combout )) ) )

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~59_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~315_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1167 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1167 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \BancoRegistradores|registrador~1167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N30
cyclonev_lcell_comb \BancoRegistradores|saidaA[21]~21 (
// Equation(s):
// \BancoRegistradores|saidaA[21]~21_combout  = ( \BancoRegistradores|registrador~1167_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~7_combout ) # (\ROM|memROM~11_combout ))) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[21]~21 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[21]~21 .lut_mask = 64'h000000004C4C4C4C;
defparam \BancoRegistradores|saidaA[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \ULA|Add0~89 (
// Equation(s):
// \ULA|Add0~89_sumout  = SUM(( (\BancoRegistradores|registrador~1173_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[22]~22_combout  ) + ( 
// \ULA|Add0~86  ))
// \ULA|Add0~90  = CARRY(( (\BancoRegistradores|registrador~1173_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[22]~22_combout  ) + ( \ULA|Add0~86  
// ))

	.dataa(!\ROM|memROM~14_combout ),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\BancoRegistradores|registrador~1173_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[22]~22_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~89_sumout ),
	.cout(\ULA|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~89 .extended_lut = "off";
defparam \ULA|Add0~89 .lut_mask = 64'h0000FF0000000075;
defparam \ULA|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N9
cyclonev_lcell_comb \ULA|Add1~93 (
// Equation(s):
// \ULA|Add1~93_sumout  = SUM(( \BancoRegistradores|saidaA[22]~22_combout  ) + ( (!\BancoRegistradores|registrador~1173_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~90  ))
// \ULA|Add1~94  = CARRY(( \BancoRegistradores|saidaA[22]~22_combout  ) + ( (!\BancoRegistradores|registrador~1173_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~90  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[22]~22_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1173_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~93_sumout ),
	.cout(\ULA|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~93 .extended_lut = "off";
defparam \ULA|Add1~93 .lut_mask = 64'h0000003B000000FF;
defparam \ULA|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \ULA|saida[22]~65 (
// Equation(s):
// \ULA|saida[22]~65_combout  = ( \ULA|Add0~89_sumout  & ( \ULA|Add1~93_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[22]~22_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[22]~24_combout )))) ) ) ) # ( !\ULA|Add0~89_sumout  & ( \ULA|Add1~93_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[22]~22_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[22]~24_combout ))))) ) ) ) # ( \ULA|Add0~89_sumout  & ( !\ULA|Add1~93_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[22]~22_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[22]~24_combout ))))) ) ) ) # ( !\ULA|Add0~89_sumout  & ( !\ULA|Add1~93_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[22]~22_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[22]~24_combout ))))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\BancoRegistradores|saidaA[22]~22_combout ),
	.datac(!\MUXRegImed|saida_MUX[22]~24_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ULA|Add0~89_sumout ),
	.dataf(!\ULA|Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[22]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[22]~65 .extended_lut = "off";
defparam \ULA|saida[22]~65 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ULA|saida[22]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N57
cyclonev_lcell_comb \ULA|saida[22]~67 (
// Equation(s):
// \ULA|saida[22]~67_combout  = ( \ULA|saida[22]~65_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[22]~66_combout ) ) ) # ( !\ULA|saida[22]~65_combout  & ( \ULA|saida[22]~66_combout  ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[22]~66_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[22]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[22]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[22]~67 .extended_lut = "off";
defparam \ULA|saida[22]~67 .lut_mask = 64'h0F0F0F0FAFAFAFAF;
defparam \ULA|saida[22]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N20
dffeas \BancoRegistradores|registrador~316 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[22]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~316 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N21
cyclonev_lcell_comb \BancoRegistradores|registrador~1247 (
// Equation(s):
// \BancoRegistradores|registrador~1247_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~60_q  & !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\BancoRegistradores|registrador~60_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1247 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1247 .lut_mask = 64'h0C000C0033333333;
defparam \BancoRegistradores|registrador~1247 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1173 (
// Equation(s):
// \BancoRegistradores|registrador~1173_combout  = ( \BancoRegistradores|registrador~1247_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1247_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~316_q  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~316_q ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1173 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1173 .lut_mask = 64'h000C000CFF00FF00;
defparam \BancoRegistradores|registrador~1173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N9
cyclonev_lcell_comb \ULA|Add0~93 (
// Equation(s):
// \ULA|Add0~93_sumout  = SUM(( (\BancoRegistradores|registrador~1178_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[23]~23_combout  ) + ( 
// \ULA|Add0~90  ))
// \ULA|Add0~94  = CARRY(( (\BancoRegistradores|registrador~1178_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[23]~23_combout  ) + ( \ULA|Add0~90  
// ))

	.dataa(!\ROM|memROM~14_combout ),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\BancoRegistradores|registrador~1178_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[23]~23_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~93_sumout ),
	.cout(\ULA|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~93 .extended_lut = "off";
defparam \ULA|Add0~93 .lut_mask = 64'h0000FF0000000075;
defparam \ULA|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N12
cyclonev_lcell_comb \ULA|Add1~97 (
// Equation(s):
// \ULA|Add1~97_sumout  = SUM(( (!\BancoRegistradores|registrador~1178_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[23]~23_combout  ) + ( 
// \ULA|Add1~94  ))
// \ULA|Add1~98  = CARRY(( (!\BancoRegistradores|registrador~1178_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[23]~23_combout  ) + ( 
// \ULA|Add1~94  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1178_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[23]~23_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~97_sumout ),
	.cout(\ULA|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~97 .extended_lut = "off";
defparam \ULA|Add1~97 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N42
cyclonev_lcell_comb \ULA|saida[23]~68 (
// Equation(s):
// \ULA|saida[23]~68_combout  = ( \ULA|Add0~93_sumout  & ( \ULA|Add1~97_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[23]~23_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[23]~25_combout ))) ) ) ) # ( !\ULA|Add0~93_sumout  & ( \ULA|Add1~97_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((\ulaUC|ulaOp[1]~1_combout  & \BancoRegistradores|saidaA[23]~23_combout )))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (((!\ulaUC|ulaOp[1]~1_combout )) # (\MUXRegImed|saida_MUX[23]~25_combout ))) ) ) ) # ( \ULA|Add0~93_sumout  & ( !\ULA|Add1~97_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout ) # (\BancoRegistradores|saidaA[23]~23_combout )))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[23]~25_combout  & (\ulaUC|ulaOp[1]~1_combout ))) ) ) ) # ( !\ULA|Add0~93_sumout  & ( !\ULA|Add1~97_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[23]~23_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[23]~25_combout )))) ) ) )

	.dataa(!\MUXRegImed|saida_MUX[23]~25_combout ),
	.datab(!\ulaUC|ulaOp[0]~0_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\BancoRegistradores|saidaA[23]~23_combout ),
	.datae(!\ULA|Add0~93_sumout ),
	.dataf(!\ULA|Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[23]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[23]~68 .extended_lut = "off";
defparam \ULA|saida[23]~68 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ULA|saida[23]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N3
cyclonev_lcell_comb \ULA|saida[23]~70 (
// Equation(s):
// \ULA|saida[23]~70_combout  = ( \ULA|saida[23]~68_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[23]~69_combout ) ) ) # ( !\ULA|saida[23]~68_combout  & ( \ULA|saida[23]~69_combout  ) )

	.dataa(!\ULA|saida[23]~69_combout ),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[23]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[23]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[23]~70 .extended_lut = "off";
defparam \ULA|saida[23]~70 .lut_mask = 64'h55555555F5F5F5F5;
defparam \ULA|saida[23]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N35
dffeas \BancoRegistradores|registrador~317 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[23]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~317 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~317 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1248 (
// Equation(s):
// \BancoRegistradores|registrador~1248_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~13_combout  & (!\ROM|memROM~15_combout  & \BancoRegistradores|registrador~61_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\BancoRegistradores|registrador~61_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1248 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1248 .lut_mask = 64'h00C000C00F0F0F0F;
defparam \BancoRegistradores|registrador~1248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1178 (
// Equation(s):
// \BancoRegistradores|registrador~1178_combout  = ( \BancoRegistradores|registrador~1248_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1248_combout  & ( (\BancoRegistradores|registrador~317_q  & (!\ROM|memROM~13_combout  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~317_q ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(gnd),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1178 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1178 .lut_mask = 64'h00440044FF00FF00;
defparam \BancoRegistradores|registrador~1178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N12
cyclonev_lcell_comb \ULA|Add0~97 (
// Equation(s):
// \ULA|Add0~97_sumout  = SUM(( (\BancoRegistradores|registrador~1183_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[24]~24_combout  ) + ( 
// \ULA|Add0~94  ))
// \ULA|Add0~98  = CARRY(( (\BancoRegistradores|registrador~1183_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[24]~24_combout  ) + ( \ULA|Add0~94  
// ))

	.dataa(!\ROM|memROM~14_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1183_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[24]~24_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~97_sumout ),
	.cout(\ULA|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~97 .extended_lut = "off";
defparam \ULA|Add0~97 .lut_mask = 64'h0000FF000000005D;
defparam \ULA|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N15
cyclonev_lcell_comb \ULA|Add1~101 (
// Equation(s):
// \ULA|Add1~101_sumout  = SUM(( (!\BancoRegistradores|registrador~1183_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[24]~24_combout  ) + ( 
// \ULA|Add1~98  ))
// \ULA|Add1~102  = CARRY(( (!\BancoRegistradores|registrador~1183_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[24]~24_combout  ) + ( 
// \ULA|Add1~98  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1183_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[24]~24_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~101_sumout ),
	.cout(\ULA|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~101 .extended_lut = "off";
defparam \ULA|Add1~101 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \ULA|saida[24]~71 (
// Equation(s):
// \ULA|saida[24]~71_combout  = ( \ULA|Add0~97_sumout  & ( \ULA|Add1~101_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[24]~24_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[24]~26_combout ))) ) ) ) # ( !\ULA|Add0~97_sumout  & ( \ULA|Add1~101_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[24]~24_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[24]~26_combout )))) ) ) ) # ( \ULA|Add0~97_sumout  & ( !\ULA|Add1~101_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[24]~24_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[24]~26_combout )))) ) ) ) # ( !\ULA|Add0~97_sumout  & ( !\ULA|Add1~101_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[24]~24_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[24]~26_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\MUXRegImed|saida_MUX[24]~26_combout ),
	.datac(!\BancoRegistradores|saidaA[24]~24_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ULA|Add0~97_sumout ),
	.dataf(!\ULA|Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[24]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[24]~71 .extended_lut = "off";
defparam \ULA|saida[24]~71 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ULA|saida[24]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \ULA|saida[24]~73 (
// Equation(s):
// \ULA|saida[24]~73_combout  = ( \ULA|saida[24]~71_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[24]~72_combout ) ) ) # ( !\ULA|saida[24]~71_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[24]~72_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(!\ULA|saida[24]~72_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[24]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[24]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[24]~73 .extended_lut = "off";
defparam \ULA|saida[24]~73 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ULA|saida[24]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \BancoRegistradores|registrador~318 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[24]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~318 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \BancoRegistradores|registrador~1249 (
// Equation(s):
// \BancoRegistradores|registrador~1249_combout  = ( \ROM|memROM~13_combout  & ( (\ROM|memROM~15_combout  & \ROM|memROM~16_combout ) ) ) # ( !\ROM|memROM~13_combout  & ( (!\ROM|memROM~15_combout  & (\BancoRegistradores|registrador~62_q  & 
// !\ROM|memROM~16_combout )) # (\ROM|memROM~15_combout  & ((\ROM|memROM~16_combout ))) ) )

	.dataa(!\BancoRegistradores|registrador~62_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1249 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1249 .lut_mask = 64'h500F500F000F000F;
defparam \BancoRegistradores|registrador~1249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1183 (
// Equation(s):
// \BancoRegistradores|registrador~1183_combout  = ( \BancoRegistradores|registrador~1249_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1249_combout  & ( (\BancoRegistradores|registrador~318_q  & (!\ROM|memROM~13_combout  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~318_q ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(gnd),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1249_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1183 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1183 .lut_mask = 64'h00440044FF00FF00;
defparam \BancoRegistradores|registrador~1183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N15
cyclonev_lcell_comb \ULA|Add0~101 (
// Equation(s):
// \ULA|Add0~101_sumout  = SUM(( (\BancoRegistradores|registrador~1188_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[25]~25_combout  ) + ( 
// \ULA|Add0~98  ))
// \ULA|Add0~102  = CARRY(( (\BancoRegistradores|registrador~1188_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[25]~25_combout  ) + ( \ULA|Add0~98  
// ))

	.dataa(!\ROM|memROM~14_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1188_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[25]~25_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~101_sumout ),
	.cout(\ULA|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~101 .extended_lut = "off";
defparam \ULA|Add0~101 .lut_mask = 64'h0000FF000000005D;
defparam \ULA|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N18
cyclonev_lcell_comb \ULA|Add1~105 (
// Equation(s):
// \ULA|Add1~105_sumout  = SUM(( (!\BancoRegistradores|registrador~1188_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[25]~25_combout  ) + ( 
// \ULA|Add1~102  ))
// \ULA|Add1~106  = CARRY(( (!\BancoRegistradores|registrador~1188_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[25]~25_combout  ) + ( 
// \ULA|Add1~102  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1188_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[25]~25_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~105_sumout ),
	.cout(\ULA|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~105 .extended_lut = "off";
defparam \ULA|Add1~105 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \ULA|saida[25]~74 (
// Equation(s):
// \ULA|saida[25]~74_combout  = ( \MUXRegImed|saida_MUX[25]~27_combout  & ( \ULA|Add1~105_sumout  & ( ((!\ulaUC|ulaOp[1]~1_combout  & ((\ULA|Add0~101_sumout ))) # (\ulaUC|ulaOp[1]~1_combout  & (\BancoRegistradores|saidaA[25]~25_combout ))) # 
// (\ulaUC|ulaOp[0]~0_combout ) ) ) ) # ( !\MUXRegImed|saida_MUX[25]~27_combout  & ( \ULA|Add1~105_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ULA|Add0~101_sumout ) # (\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & 
// (\BancoRegistradores|saidaA[25]~25_combout  & (!\ulaUC|ulaOp[0]~0_combout ))) ) ) ) # ( \MUXRegImed|saida_MUX[25]~27_combout  & ( !\ULA|Add1~105_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout  & \ULA|Add0~101_sumout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )) # (\BancoRegistradores|saidaA[25]~25_combout ))) ) ) ) # ( !\MUXRegImed|saida_MUX[25]~27_combout  & ( !\ULA|Add1~105_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & ((!\ulaUC|ulaOp[1]~1_combout  & 
// ((\ULA|Add0~101_sumout ))) # (\ulaUC|ulaOp[1]~1_combout  & (\BancoRegistradores|saidaA[25]~25_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\BancoRegistradores|saidaA[25]~25_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ULA|Add0~101_sumout ),
	.datae(!\MUXRegImed|saida_MUX[25]~27_combout ),
	.dataf(!\ULA|Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[25]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[25]~74 .extended_lut = "off";
defparam \ULA|saida[25]~74 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ULA|saida[25]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N21
cyclonev_lcell_comb \ULA|saida[25]~76 (
// Equation(s):
// \ULA|saida[25]~76_combout  = ( \ULA|saida[25]~74_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[25]~75_combout ) ) ) # ( !\ULA|saida[25]~74_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[25]~75_combout ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[25]~75_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[25]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[25]~76 .extended_lut = "off";
defparam \ULA|saida[25]~76 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ULA|saida[25]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N49
dffeas \BancoRegistradores|registrador~319 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[25]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~319 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1250 (
// Equation(s):
// \BancoRegistradores|registrador~1250_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (\BancoRegistradores|registrador~63_q  & (!\ROM|memROM~13_combout  & !\ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~63_q ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1250 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1250 .lut_mask = 64'h3000300000FF00FF;
defparam \BancoRegistradores|registrador~1250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1188 (
// Equation(s):
// \BancoRegistradores|registrador~1188_combout  = ( \BancoRegistradores|registrador~1250_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1250_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~319_q  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(!\BancoRegistradores|registrador~319_q ),
	.datac(gnd),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1188 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1188 .lut_mask = 64'h00220022FF00FF00;
defparam \BancoRegistradores|registrador~1188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N21
cyclonev_lcell_comb \ULA|Add1~109 (
// Equation(s):
// \ULA|Add1~109_sumout  = SUM(( (!\BancoRegistradores|registrador~1193_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[26]~26_combout  ) + ( 
// \ULA|Add1~106  ))
// \ULA|Add1~110  = CARRY(( (!\BancoRegistradores|registrador~1193_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[26]~26_combout  ) + ( 
// \ULA|Add1~106  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1193_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[26]~26_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~109_sumout ),
	.cout(\ULA|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~109 .extended_lut = "off";
defparam \ULA|Add1~109 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \ULA|Add0~105 (
// Equation(s):
// \ULA|Add0~105_sumout  = SUM(( \BancoRegistradores|saidaA[26]~26_combout  ) + ( (\BancoRegistradores|registrador~1193_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~102  ))
// \ULA|Add0~106  = CARRY(( \BancoRegistradores|saidaA[26]~26_combout  ) + ( (\BancoRegistradores|registrador~1193_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~102 
//  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|saidaA[26]~26_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1193_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~105_sumout ),
	.cout(\ULA|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~105 .extended_lut = "off";
defparam \ULA|Add0~105 .lut_mask = 64'h0000FFD0000000FF;
defparam \ULA|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N0
cyclonev_lcell_comb \ULA|saida[26]~77 (
// Equation(s):
// \ULA|saida[26]~77_combout  = ( \ULA|Add1~109_sumout  & ( \ULA|Add0~105_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[26]~26_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[26]~28_combout ))) ) ) ) # ( !\ULA|Add1~109_sumout  & ( \ULA|Add0~105_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout ) # (\BancoRegistradores|saidaA[26]~26_combout )))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[26]~28_combout  & ((\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( \ULA|Add1~109_sumout  & ( !\ULA|Add0~105_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((\BancoRegistradores|saidaA[26]~26_combout  & \ulaUC|ulaOp[1]~1_combout )))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout )) # (\MUXRegImed|saida_MUX[26]~28_combout ))) ) ) ) # ( !\ULA|Add1~109_sumout  & ( !\ULA|Add0~105_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[26]~26_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[26]~28_combout )))) ) ) )

	.dataa(!\MUXRegImed|saida_MUX[26]~28_combout ),
	.datab(!\BancoRegistradores|saidaA[26]~26_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\ULA|Add1~109_sumout ),
	.dataf(!\ULA|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[26]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[26]~77 .extended_lut = "off";
defparam \ULA|saida[26]~77 .lut_mask = 64'h00350F35F035FF35;
defparam \ULA|saida[26]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N12
cyclonev_lcell_comb \ULA|saida[26]~79 (
// Equation(s):
// \ULA|saida[26]~79_combout  = (!\ulaUC|ulaOp[1]~2_combout  & ((\ULA|saida[26]~77_combout ))) # (\ulaUC|ulaOp[1]~2_combout  & (\ULA|saida[26]~78_combout ))

	.dataa(gnd),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[26]~78_combout ),
	.datad(!\ULA|saida[26]~77_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[26]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[26]~79 .extended_lut = "off";
defparam \ULA|saida[26]~79 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \ULA|saida[26]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \BancoRegistradores|registrador~320 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~320 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1251 (
// Equation(s):
// \BancoRegistradores|registrador~1251_combout  = ( \ROM|memROM~15_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~15_combout  & ( !\ROM|memROM~16_combout  & ( (\BancoRegistradores|registrador~64_q  & !\ROM|memROM~13_combout ) ) ) )

	.dataa(!\BancoRegistradores|registrador~64_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~15_combout ),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1251 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1251 .lut_mask = 64'h505000000000FFFF;
defparam \BancoRegistradores|registrador~1251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N57
cyclonev_lcell_comb \BancoRegistradores|registrador~1193 (
// Equation(s):
// \BancoRegistradores|registrador~1193_combout  = ( \BancoRegistradores|registrador~320_q  & ( \BancoRegistradores|registrador~1251_combout  & ( !\ROM|memROM~15_combout  ) ) ) # ( !\BancoRegistradores|registrador~320_q  & ( 
// \BancoRegistradores|registrador~1251_combout  & ( !\ROM|memROM~15_combout  ) ) ) # ( \BancoRegistradores|registrador~320_q  & ( !\BancoRegistradores|registrador~1251_combout  & ( (!\ROM|memROM~13_combout  & \ROM|memROM~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(gnd),
	.datae(!\BancoRegistradores|registrador~320_q ),
	.dataf(!\BancoRegistradores|registrador~1251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1193 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1193 .lut_mask = 64'h00000C0CF0F0F0F0;
defparam \BancoRegistradores|registrador~1193 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \ULA|Add1~113 (
// Equation(s):
// \ULA|Add1~113_sumout  = SUM(( (!\BancoRegistradores|registrador~1198_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[27]~27_combout  ) + ( 
// \ULA|Add1~110  ))
// \ULA|Add1~114  = CARRY(( (!\BancoRegistradores|registrador~1198_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[27]~27_combout  ) + ( 
// \ULA|Add1~110  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1198_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[27]~27_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~113_sumout ),
	.cout(\ULA|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~113 .extended_lut = "off";
defparam \ULA|Add1~113 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N21
cyclonev_lcell_comb \ULA|Add0~109 (
// Equation(s):
// \ULA|Add0~109_sumout  = SUM(( (\BancoRegistradores|registrador~1198_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[27]~27_combout  ) + ( 
// \ULA|Add0~106  ))
// \ULA|Add0~110  = CARRY(( (\BancoRegistradores|registrador~1198_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[27]~27_combout  ) + ( \ULA|Add0~106 
//  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|registrador~1198_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[27]~27_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~109_sumout ),
	.cout(\ULA|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~109 .extended_lut = "off";
defparam \ULA|Add0~109 .lut_mask = 64'h0000FF000000002F;
defparam \ULA|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N48
cyclonev_lcell_comb \ULA|saida[27]~80 (
// Equation(s):
// \ULA|saida[27]~80_combout  = ( \ULA|Add1~113_sumout  & ( \ULA|Add0~109_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[27]~27_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[27]~29_combout ))) ) ) ) # ( !\ULA|Add1~113_sumout  & ( \ULA|Add0~109_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout ) # (\BancoRegistradores|saidaA[27]~27_combout )))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[27]~29_combout  & ((\ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( \ULA|Add1~113_sumout  & ( !\ULA|Add0~109_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((\BancoRegistradores|saidaA[27]~27_combout  & \ulaUC|ulaOp[1]~1_combout )))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout )) # (\MUXRegImed|saida_MUX[27]~29_combout ))) ) ) ) # ( !\ULA|Add1~113_sumout  & ( !\ULA|Add0~109_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[27]~27_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[27]~29_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[0]~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[27]~29_combout ),
	.datac(!\BancoRegistradores|saidaA[27]~27_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\ULA|Add1~113_sumout ),
	.dataf(!\ULA|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[27]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[27]~80 .extended_lut = "off";
defparam \ULA|saida[27]~80 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \ULA|saida[27]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N33
cyclonev_lcell_comb \ULA|saida[27]~82 (
// Equation(s):
// \ULA|saida[27]~82_combout  = ( \ULA|saida[27]~81_combout  & ( \ULA|saida[27]~80_combout  ) ) # ( !\ULA|saida[27]~81_combout  & ( \ULA|saida[27]~80_combout  & ( !\ulaUC|ulaOp[1]~2_combout  ) ) ) # ( \ULA|saida[27]~81_combout  & ( !\ULA|saida[27]~80_combout 
//  & ( \ulaUC|ulaOp[1]~2_combout  ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ULA|saida[27]~81_combout ),
	.dataf(!\ULA|saida[27]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[27]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[27]~82 .extended_lut = "off";
defparam \ULA|saida[27]~82 .lut_mask = 64'h00005555AAAAFFFF;
defparam \ULA|saida[27]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N35
dffeas \BancoRegistradores|registrador~321 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[27]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~321 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~321 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \BancoRegistradores|registrador~1252 (
// Equation(s):
// \BancoRegistradores|registrador~1252_combout  = ( \ROM|memROM~15_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~15_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~65_q  & !\ROM|memROM~13_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\BancoRegistradores|registrador~65_q ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1252 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1252 .lut_mask = 64'h0C000C0033333333;
defparam \BancoRegistradores|registrador~1252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1198 (
// Equation(s):
// \BancoRegistradores|registrador~1198_combout  = ( \ROM|memROM~15_combout  & ( (\BancoRegistradores|registrador~321_q  & (!\BancoRegistradores|registrador~1252_combout  & !\ROM|memROM~13_combout )) ) ) # ( !\ROM|memROM~15_combout  & ( 
// \BancoRegistradores|registrador~1252_combout  ) )

	.dataa(!\BancoRegistradores|registrador~321_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1252_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1198 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1198 .lut_mask = 64'h0F0F0F0F50005000;
defparam \BancoRegistradores|registrador~1198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N27
cyclonev_lcell_comb \ULA|Add1~117 (
// Equation(s):
// \ULA|Add1~117_sumout  = SUM(( \BancoRegistradores|saidaA[28]~28_combout  ) + ( (!\BancoRegistradores|registrador~1203_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~114  ))
// \ULA|Add1~118  = CARRY(( \BancoRegistradores|saidaA[28]~28_combout  ) + ( (!\BancoRegistradores|registrador~1203_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~114  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[28]~28_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1203_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~117_sumout ),
	.cout(\ULA|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~117 .extended_lut = "off";
defparam \ULA|Add1~117 .lut_mask = 64'h0000003B000000FF;
defparam \ULA|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \ULA|Add0~113 (
// Equation(s):
// \ULA|Add0~113_sumout  = SUM(( (\BancoRegistradores|registrador~1203_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[28]~28_combout  ) + ( 
// \ULA|Add0~110  ))
// \ULA|Add0~114  = CARRY(( (\BancoRegistradores|registrador~1203_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[28]~28_combout  ) + ( \ULA|Add0~110 
//  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|registrador~1203_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[28]~28_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~113_sumout ),
	.cout(\ULA|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~113 .extended_lut = "off";
defparam \ULA|Add0~113 .lut_mask = 64'h0000FF000000002F;
defparam \ULA|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \ULA|saida[28]~83 (
// Equation(s):
// \ULA|saida[28]~83_combout  = ( \ULA|Add1~117_sumout  & ( \ULA|Add0~113_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[28]~28_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[28]~30_combout )))) ) ) ) # ( !\ULA|Add1~117_sumout  & ( \ULA|Add0~113_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout )) # (\BancoRegistradores|saidaA[28]~28_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (((\MUXRegImed|saida_MUX[28]~30_combout  & \ulaUC|ulaOp[1]~1_combout )))) ) ) ) # ( \ULA|Add1~117_sumout  & ( !\ULA|Add0~113_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[28]~28_combout  & ((\ulaUC|ulaOp[1]~1_combout )))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout ) # (\MUXRegImed|saida_MUX[28]~30_combout )))) ) ) ) # ( !\ULA|Add1~117_sumout  & ( !\ULA|Add0~113_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[28]~28_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[28]~30_combout ))))) ) ) )

	.dataa(!\BancoRegistradores|saidaA[28]~28_combout ),
	.datab(!\MUXRegImed|saida_MUX[28]~30_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\ulaUC|ulaOp[1]~1_combout ),
	.datae(!\ULA|Add1~117_sumout ),
	.dataf(!\ULA|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[28]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[28]~83 .extended_lut = "off";
defparam \ULA|saida[28]~83 .lut_mask = 64'h00530F53F053FF53;
defparam \ULA|saida[28]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N39
cyclonev_lcell_comb \ULA|saida[28]~85 (
// Equation(s):
// \ULA|saida[28]~85_combout  = ( \ULA|saida[28]~83_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[28]~84_combout ) ) ) # ( !\ULA|saida[28]~83_combout  & ( (\ULA|saida[28]~84_combout  & \ulaUC|ulaOp[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[28]~84_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[28]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[28]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[28]~85 .extended_lut = "off";
defparam \ULA|saida[28]~85 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ULA|saida[28]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N58
dffeas \BancoRegistradores|registrador~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[28]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~66 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N57
cyclonev_lcell_comb \BancoRegistradores|registrador~1253 (
// Equation(s):
// \BancoRegistradores|registrador~1253_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~15_combout  & (!\ROM|memROM~13_combout  & \BancoRegistradores|registrador~66_q )) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~66_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1253 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1253 .lut_mask = 64'h00A000A055555555;
defparam \BancoRegistradores|registrador~1253 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N48
cyclonev_lcell_comb \BancoRegistradores|registrador~1203 (
// Equation(s):
// \BancoRegistradores|registrador~1203_combout  = ( \BancoRegistradores|registrador~322_q  & ( (!\ROM|memROM~15_combout  & ((\BancoRegistradores|registrador~1253_combout ))) # (\ROM|memROM~15_combout  & (!\ROM|memROM~13_combout  & 
// !\BancoRegistradores|registrador~1253_combout )) ) ) # ( !\BancoRegistradores|registrador~322_q  & ( (!\ROM|memROM~15_combout  & \BancoRegistradores|registrador~1253_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\BancoRegistradores|registrador~1253_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~322_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1203 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1203 .lut_mask = 64'h00F000F00CF00CF0;
defparam \BancoRegistradores|registrador~1203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N27
cyclonev_lcell_comb \ULA|Add0~117 (
// Equation(s):
// \ULA|Add0~117_sumout  = SUM(( \BancoRegistradores|saidaA[29]~29_combout  ) + ( (\BancoRegistradores|registrador~1208_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~114  ))
// \ULA|Add0~118  = CARRY(( \BancoRegistradores|saidaA[29]~29_combout  ) + ( (\BancoRegistradores|registrador~1208_combout  & (((!\BancoRegistradores|Equal0~0_combout  & \MUXRegImed|saida_MUX[31]~5_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~114 
//  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|saidaA[29]~29_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1208_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~117_sumout ),
	.cout(\ULA|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~117 .extended_lut = "off";
defparam \ULA|Add0~117 .lut_mask = 64'h0000FFD0000000FF;
defparam \ULA|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \ULA|Add1~121 (
// Equation(s):
// \ULA|Add1~121_sumout  = SUM(( (!\BancoRegistradores|registrador~1208_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[29]~29_combout  ) + ( 
// \ULA|Add1~118  ))
// \ULA|Add1~122  = CARRY(( (!\BancoRegistradores|registrador~1208_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[29]~29_combout  ) + ( 
// \ULA|Add1~118  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1208_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[29]~29_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~121_sumout ),
	.cout(\ULA|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~121 .extended_lut = "off";
defparam \ULA|Add1~121 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \ULA|saida[29]~86 (
// Equation(s):
// \ULA|saida[29]~86_combout  = ( \ULA|Add0~117_sumout  & ( \ULA|Add1~121_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[29]~29_combout )) # (\ulaUC|ulaOp[0]~0_combout  & 
// ((\MUXRegImed|saida_MUX[29]~31_combout )))) ) ) ) # ( !\ULA|Add0~117_sumout  & ( \ULA|Add1~121_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// (\BancoRegistradores|saidaA[29]~29_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[29]~31_combout ))))) ) ) ) # ( \ULA|Add0~117_sumout  & ( !\ULA|Add1~121_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[29]~29_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[29]~31_combout ))))) ) ) ) # ( !\ULA|Add0~117_sumout  & ( !\ULA|Add1~121_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\BancoRegistradores|saidaA[29]~29_combout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\MUXRegImed|saida_MUX[29]~31_combout ))))) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~1_combout ),
	.datab(!\BancoRegistradores|saidaA[29]~29_combout ),
	.datac(!\MUXRegImed|saida_MUX[29]~31_combout ),
	.datad(!\ulaUC|ulaOp[0]~0_combout ),
	.datae(!\ULA|Add0~117_sumout ),
	.dataf(!\ULA|Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[29]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[29]~86 .extended_lut = "off";
defparam \ULA|saida[29]~86 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ULA|saida[29]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N24
cyclonev_lcell_comb \ULA|saida[29]~87 (
// Equation(s):
// \ULA|saida[29]~87_combout  = ( \ULA|Equal7~0_combout  & ( (!\MUXRegImed|saida_MUX[29]~31_combout  & (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ (!\BancoRegistradores|saidaA[29]~29_combout )))) # (\MUXRegImed|saida_MUX[29]~31_combout  & 
// (!\ULA|saida[17]~96_combout  $ (((\ULA|saida[17]~95_combout  & \BancoRegistradores|saidaA[29]~29_combout ))))) ) ) # ( !\ULA|Equal7~0_combout  & ( (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ ((!\BancoRegistradores|saidaA[29]~29_combout 
// )))) # (\ULA|saida[17]~96_combout  & (\ULA|saida[17]~95_combout  & (\BancoRegistradores|saidaA[29]~29_combout  & \MUXRegImed|saida_MUX[29]~31_combout ))) ) )

	.dataa(!\ULA|saida[17]~96_combout ),
	.datab(!\ULA|saida[17]~95_combout ),
	.datac(!\BancoRegistradores|saidaA[29]~29_combout ),
	.datad(!\MUXRegImed|saida_MUX[29]~31_combout ),
	.datae(gnd),
	.dataf(!\ULA|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[29]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[29]~87 .extended_lut = "off";
defparam \ULA|saida[29]~87 .lut_mask = 64'h2829282928A928A9;
defparam \ULA|saida[29]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N15
cyclonev_lcell_comb \ULA|saida[29]~88 (
// Equation(s):
// \ULA|saida[29]~88_combout  = ( \ULA|saida[29]~87_combout  & ( (\ULA|saida[29]~86_combout ) # (\ulaUC|ulaOp[1]~2_combout ) ) ) # ( !\ULA|saida[29]~87_combout  & ( (!\ulaUC|ulaOp[1]~2_combout  & \ULA|saida[29]~86_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(!\ULA|saida[29]~86_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[29]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[29]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[29]~88 .extended_lut = "off";
defparam \ULA|saida[29]~88 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ULA|saida[29]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \BancoRegistradores|registrador~323 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[29]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~323 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N26
dffeas \BancoRegistradores|registrador~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[29]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~67 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1254 (
// Equation(s):
// \BancoRegistradores|registrador~1254_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~13_combout  & (\BancoRegistradores|registrador~67_q  & !\ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\BancoRegistradores|registrador~67_q ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1254 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1254 .lut_mask = 64'h0C000C0000FF00FF;
defparam \BancoRegistradores|registrador~1254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1208 (
// Equation(s):
// \BancoRegistradores|registrador~1208_combout  = ( \BancoRegistradores|registrador~1254_combout  & ( !\ROM|memROM~15_combout  ) ) # ( !\BancoRegistradores|registrador~1254_combout  & ( (\BancoRegistradores|registrador~323_q  & (!\ROM|memROM~13_combout  & 
// \ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~323_q ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1208 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1208 .lut_mask = 64'h00300030FF00FF00;
defparam \BancoRegistradores|registrador~1208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N33
cyclonev_lcell_comb \ULA|Add1~125 (
// Equation(s):
// \ULA|Add1~125_sumout  = SUM(( \BancoRegistradores|saidaA[30]~30_combout  ) + ( (!\BancoRegistradores|registrador~1213_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~122  ))
// \ULA|Add1~126  = CARRY(( \BancoRegistradores|saidaA[30]~30_combout  ) + ( (!\BancoRegistradores|registrador~1213_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( 
// \ULA|Add1~122  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|saidaA[30]~30_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1213_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~125_sumout ),
	.cout(\ULA|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~125 .extended_lut = "off";
defparam \ULA|Add1~125 .lut_mask = 64'h0000003B000000FF;
defparam \ULA|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \ULA|Add0~121 (
// Equation(s):
// \ULA|Add0~121_sumout  = SUM(( \BancoRegistradores|saidaA[30]~30_combout  ) + ( (\BancoRegistradores|registrador~1213_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( 
// \ULA|Add0~118  ))
// \ULA|Add0~122  = CARRY(( \BancoRegistradores|saidaA[30]~30_combout  ) + ( (\BancoRegistradores|registrador~1213_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( \ULA|Add0~118 
//  ))

	.dataa(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|saidaA[30]~30_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1213_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~121_sumout ),
	.cout(\ULA|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~121 .extended_lut = "off";
defparam \ULA|Add0~121 .lut_mask = 64'h0000FFB0000000FF;
defparam \ULA|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \ULA|saida[30]~89 (
// Equation(s):
// \ULA|saida[30]~89_combout  = ( \ULA|Add1~125_sumout  & ( \ULA|Add0~121_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[30]~30_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[30]~32_combout ))) ) ) ) # ( !\ULA|Add1~125_sumout  & ( \ULA|Add0~121_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((!\ulaUC|ulaOp[0]~0_combout )))) # (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[30]~30_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[30]~32_combout )))) ) ) ) # ( \ULA|Add1~125_sumout  & ( !\ULA|Add0~121_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout  & (((\ulaUC|ulaOp[0]~0_combout )))) # 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[30]~30_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[30]~32_combout )))) ) ) ) # ( !\ULA|Add1~125_sumout  & ( !\ULA|Add0~121_sumout  & ( 
// (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[30]~30_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[30]~32_combout )))) ) ) )

	.dataa(!\MUXRegImed|saida_MUX[30]~32_combout ),
	.datab(!\ulaUC|ulaOp[1]~1_combout ),
	.datac(!\ulaUC|ulaOp[0]~0_combout ),
	.datad(!\BancoRegistradores|saidaA[30]~30_combout ),
	.datae(!\ULA|Add1~125_sumout ),
	.dataf(!\ULA|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[30]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[30]~89 .extended_lut = "off";
defparam \ULA|saida[30]~89 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ULA|saida[30]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N18
cyclonev_lcell_comb \ULA|Equal8~18 (
// Equation(s):
// \ULA|Equal8~18_combout  = ( !\ULA|saida[20]~60_combout  & ( (!\ULA|saida[19]~57_combout  & (!\ULA|saida[10]~30_combout  & !\ULA|saida[9]~27_combout )) ) )

	.dataa(!\ULA|saida[19]~57_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[10]~30_combout ),
	.datad(!\ULA|saida[9]~27_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[20]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~18 .extended_lut = "off";
defparam \ULA|Equal8~18 .lut_mask = 64'hA000A00000000000;
defparam \ULA|Equal8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \ULA|Equal8~6 (
// Equation(s):
// \ULA|Equal8~6_combout  = ( \ULA|Equal8~18_combout  & ( \ULA|saida[19]~56_combout  & ( \ulaUC|ulaOp[1]~2_combout  ) ) ) # ( \ULA|Equal8~18_combout  & ( !\ULA|saida[19]~56_combout  & ( ((!\ULA|saida[10]~29_combout  & (!\ULA|saida[9]~26_combout  & 
// !\ULA|saida[20]~59_combout ))) # (\ulaUC|ulaOp[1]~2_combout ) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[10]~29_combout ),
	.datac(!\ULA|saida[9]~26_combout ),
	.datad(!\ULA|saida[20]~59_combout ),
	.datae(!\ULA|Equal8~18_combout ),
	.dataf(!\ULA|saida[19]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~6 .extended_lut = "off";
defparam \ULA|Equal8~6 .lut_mask = 64'h0000D55500005555;
defparam \ULA|Equal8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \ULA|Equal8~19 (
// Equation(s):
// \ULA|Equal8~19_combout  = ( !\ULA|saida[2]~6_combout  & ( (!\ULA|saida[1]~3_combout  & (!\ULA|saida[6]~18_combout  & ((!\ulaUC|ulaOp[1]~2_combout ) # (!\ULA|saida[5]~15_combout )))) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[1]~3_combout ),
	.datac(!\ULA|saida[5]~15_combout ),
	.datad(!\ULA|saida[6]~18_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~19 .extended_lut = "off";
defparam \ULA|Equal8~19 .lut_mask = 64'hC800C80000000000;
defparam \ULA|Equal8~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N45
cyclonev_lcell_comb \ULA|Equal8~0 (
// Equation(s):
// \ULA|Equal8~0_combout  = ( \ULA|saida[6]~17_combout  & ( \ULA|Equal8~19_combout  & ( \ulaUC|ulaOp[1]~2_combout  ) ) ) # ( !\ULA|saida[6]~17_combout  & ( \ULA|Equal8~19_combout  & ( ((!\ULA|saida[2]~5_combout  & (!\ULA|saida[5]~14_combout  & 
// !\ULA|saida[1]~2_combout ))) # (\ulaUC|ulaOp[1]~2_combout ) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[2]~5_combout ),
	.datac(!\ULA|saida[5]~14_combout ),
	.datad(!\ULA|saida[1]~2_combout ),
	.datae(!\ULA|saida[6]~17_combout ),
	.dataf(!\ULA|Equal8~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~0 .extended_lut = "off";
defparam \ULA|Equal8~0 .lut_mask = 64'h00000000D5555555;
defparam \ULA|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \ULA|Equal8~1 (
// Equation(s):
// \ULA|Equal8~1_combout  = ( \ULA|saida[16]~47_combout  & ( \ULA|saida[15]~44_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[16]~48_combout  & (!\ULA|saida[15]~45_combout  & \ULA|Equal8~0_combout ))) ) ) ) # ( !\ULA|saida[16]~47_combout  & ( 
// \ULA|saida[15]~44_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[16]~48_combout  & (!\ULA|saida[15]~45_combout  & \ULA|Equal8~0_combout ))) ) ) ) # ( \ULA|saida[16]~47_combout  & ( !\ULA|saida[15]~44_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & 
// (!\ULA|saida[16]~48_combout  & (!\ULA|saida[15]~45_combout  & \ULA|Equal8~0_combout ))) ) ) ) # ( !\ULA|saida[16]~47_combout  & ( !\ULA|saida[15]~44_combout  & ( (!\ULA|saida[16]~48_combout  & (!\ULA|saida[15]~45_combout  & \ULA|Equal8~0_combout )) ) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[16]~48_combout ),
	.datac(!\ULA|saida[15]~45_combout ),
	.datad(!\ULA|Equal8~0_combout ),
	.datae(!\ULA|saida[16]~47_combout ),
	.dataf(!\ULA|saida[15]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~1 .extended_lut = "off";
defparam \ULA|Equal8~1 .lut_mask = 64'h00C0004000400040;
defparam \ULA|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N54
cyclonev_lcell_comb \ULA|Equal8~2 (
// Equation(s):
// \ULA|Equal8~2_combout  = ( \ULA|Equal8~1_combout  & ( \ULA|saida[27]~80_combout  & ( (!\ULA|saida[26]~78_combout  & (\ulaUC|ulaOp[1]~2_combout  & !\ULA|saida[27]~81_combout )) ) ) ) # ( \ULA|Equal8~1_combout  & ( !\ULA|saida[27]~80_combout  & ( 
// (!\ulaUC|ulaOp[1]~2_combout  & (((!\ULA|saida[26]~77_combout )))) # (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[26]~78_combout  & ((!\ULA|saida[27]~81_combout )))) ) ) )

	.dataa(!\ULA|saida[26]~78_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[26]~77_combout ),
	.datad(!\ULA|saida[27]~81_combout ),
	.datae(!\ULA|Equal8~1_combout ),
	.dataf(!\ULA|saida[27]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~2 .extended_lut = "off";
defparam \ULA|Equal8~2 .lut_mask = 64'h0000E2C000002200;
defparam \ULA|Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \ULA|Equal8~3 (
// Equation(s):
// \ULA|Equal8~3_combout  = ( \ULA|saida[3]~8_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[4]~12_combout  & !\ULA|saida[3]~9_combout )) ) ) # ( !\ULA|saida[3]~8_combout  & ( (!\ULA|saida[4]~12_combout  & ((!\ulaUC|ulaOp[1]~2_combout  & 
// (!\ULA|saida[4]~11_combout )) # (\ulaUC|ulaOp[1]~2_combout  & ((!\ULA|saida[3]~9_combout ))))) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[4]~12_combout ),
	.datac(!\ULA|saida[4]~11_combout ),
	.datad(!\ULA|saida[3]~9_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~3 .extended_lut = "off";
defparam \ULA|Equal8~3 .lut_mask = 64'hC480C48044004400;
defparam \ULA|Equal8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \ULA|Equal8~4 (
// Equation(s):
// \ULA|Equal8~4_combout  = ( \ulaUC|ulaOp[1]~2_combout  & ( \ULA|saida[14]~41_combout  & ( (!\ULA|saida[13]~39_combout  & (!\ULA|saida[14]~42_combout  & \ULA|Equal8~3_combout )) ) ) ) # ( \ulaUC|ulaOp[1]~2_combout  & ( !\ULA|saida[14]~41_combout  & ( 
// (!\ULA|saida[13]~39_combout  & (!\ULA|saida[14]~42_combout  & \ULA|Equal8~3_combout )) ) ) ) # ( !\ulaUC|ulaOp[1]~2_combout  & ( !\ULA|saida[14]~41_combout  & ( (!\ULA|saida[13]~39_combout  & (!\ULA|saida[13]~38_combout  & \ULA|Equal8~3_combout )) ) ) )

	.dataa(!\ULA|saida[13]~39_combout ),
	.datab(!\ULA|saida[14]~42_combout ),
	.datac(!\ULA|saida[13]~38_combout ),
	.datad(!\ULA|Equal8~3_combout ),
	.datae(!\ulaUC|ulaOp[1]~2_combout ),
	.dataf(!\ULA|saida[14]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~4 .extended_lut = "off";
defparam \ULA|Equal8~4 .lut_mask = 64'h00A0008800000088;
defparam \ULA|Equal8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \ULA|Equal8~5 (
// Equation(s):
// \ULA|Equal8~5_combout  = ( \ULA|saida[25]~74_combout  & ( \ULA|saida[24]~71_combout  & ( (!\ULA|saida[24]~72_combout  & (\ulaUC|ulaOp[1]~2_combout  & (\ULA|Equal8~4_combout  & !\ULA|saida[25]~75_combout ))) ) ) ) # ( !\ULA|saida[25]~74_combout  & ( 
// \ULA|saida[24]~71_combout  & ( (!\ULA|saida[24]~72_combout  & (\ulaUC|ulaOp[1]~2_combout  & (\ULA|Equal8~4_combout  & !\ULA|saida[25]~75_combout ))) ) ) ) # ( \ULA|saida[25]~74_combout  & ( !\ULA|saida[24]~71_combout  & ( (!\ULA|saida[24]~72_combout  & 
// (\ulaUC|ulaOp[1]~2_combout  & (\ULA|Equal8~4_combout  & !\ULA|saida[25]~75_combout ))) ) ) ) # ( !\ULA|saida[25]~74_combout  & ( !\ULA|saida[24]~71_combout  & ( (\ULA|Equal8~4_combout  & ((!\ulaUC|ulaOp[1]~2_combout ) # ((!\ULA|saida[24]~72_combout  & 
// !\ULA|saida[25]~75_combout )))) ) ) )

	.dataa(!\ULA|saida[24]~72_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|Equal8~4_combout ),
	.datad(!\ULA|saida[25]~75_combout ),
	.datae(!\ULA|saida[25]~74_combout ),
	.dataf(!\ULA|saida[24]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~5 .extended_lut = "off";
defparam \ULA|Equal8~5 .lut_mask = 64'h0E0C020002000200;
defparam \ULA|Equal8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N6
cyclonev_lcell_comb \ULA|Equal8~16 (
// Equation(s):
// \ULA|Equal8~16_combout  = ( \ULA|Equal8~2_combout  & ( \ULA|Equal8~5_combout  & ( (\ULA|Equal8~6_combout  & ((!\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[30]~89_combout )) # (\ulaUC|ulaOp[1]~2_combout  & ((!\ULA|saida[30]~90_combout ))))) ) ) )

	.dataa(!\ULA|saida[30]~89_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|Equal8~6_combout ),
	.datad(!\ULA|saida[30]~90_combout ),
	.datae(!\ULA|Equal8~2_combout ),
	.dataf(!\ULA|Equal8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~16 .extended_lut = "off";
defparam \ULA|Equal8~16 .lut_mask = 64'h0000000000000B08;
defparam \ULA|Equal8~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N58
dffeas \BancoRegistradores|registrador~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[31]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~69 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \BancoRegistradores|registrador~1256 (
// Equation(s):
// \BancoRegistradores|registrador~1256_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~13_combout  & (!\ROM|memROM~15_combout  & \BancoRegistradores|registrador~69_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\BancoRegistradores|registrador~69_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1256 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1256 .lut_mask = 64'h00C000C00F0F0F0F;
defparam \BancoRegistradores|registrador~1256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N33
cyclonev_lcell_comb \BancoRegistradores|registrador~1218 (
// Equation(s):
// \BancoRegistradores|registrador~1218_combout  = ( \ROM|memROM~15_combout  & ( (\BancoRegistradores|registrador~325_q  & (!\ROM|memROM~13_combout  & !\BancoRegistradores|registrador~1256_combout )) ) ) # ( !\ROM|memROM~15_combout  & ( 
// \BancoRegistradores|registrador~1256_combout  ) )

	.dataa(!\BancoRegistradores|registrador~325_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\BancoRegistradores|registrador~1256_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1218 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1218 .lut_mask = 64'h00FF00FF50005000;
defparam \BancoRegistradores|registrador~1218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N48
cyclonev_lcell_comb \MUXRegImed|saida_MUX[31]~33 (
// Equation(s):
// \MUXRegImed|saida_MUX[31]~33_combout  = ( \BancoRegistradores|Equal0~0_combout  & ( (\BancoRegistradores|registrador~1218_combout  & \ROM|memROM~14_combout ) ) ) # ( !\BancoRegistradores|Equal0~0_combout  & ( (\BancoRegistradores|registrador~1218_combout  
// & ((\ROM|memROM~14_combout ) # (\MUXRegImed|saida_MUX[31]~5_combout ))) ) )

	.dataa(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1218_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[31]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[31]~33 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[31]~33 .lut_mask = 64'h050F050F000F000F;
defparam \MUXRegImed|saida_MUX[31]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \ULA|Add1~1 (
// Equation(s):
// \ULA|Add1~1_sumout  = SUM(( (!\BancoRegistradores|registrador~1218_combout ) # ((!\ROM|memROM~14_combout  & ((!\MUXRegImed|saida_MUX[31]~5_combout ) # (\BancoRegistradores|Equal0~0_combout )))) ) + ( \BancoRegistradores|saidaA[31]~31_combout  ) + ( 
// \ULA|Add1~126  ))

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~14_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1218_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[31]~31_combout ),
	.datag(gnd),
	.cin(\ULA|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Add1~1 .extended_lut = "off";
defparam \ULA|Add1~1 .lut_mask = 64'h0000FF000000FFC4;
defparam \ULA|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N33
cyclonev_lcell_comb \ULA|Add0~125 (
// Equation(s):
// \ULA|Add0~125_sumout  = SUM(( (\BancoRegistradores|registrador~1218_combout  & (((\MUXRegImed|saida_MUX[31]~5_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\ROM|memROM~14_combout ))) ) + ( \BancoRegistradores|saidaA[31]~31_combout  ) + ( 
// \ULA|Add0~122  ))

	.dataa(!\MUXRegImed|saida_MUX[31]~5_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\BancoRegistradores|registrador~1218_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[31]~31_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~125 .extended_lut = "off";
defparam \ULA|Add0~125 .lut_mask = 64'h0000FF000000004F;
defparam \ULA|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \ULA|saida[31]~92 (
// Equation(s):
// \ULA|saida[31]~92_combout  = ( \ULA|Add1~1_sumout  & ( \ULA|Add0~125_sumout  & ( (!\ulaUC|ulaOp[1]~1_combout ) # ((!\ulaUC|ulaOp[0]~0_combout  & ((\BancoRegistradores|saidaA[31]~31_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[31]~33_combout ))) ) ) ) # ( !\ULA|Add1~1_sumout  & ( \ULA|Add0~125_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout ) # (\BancoRegistradores|saidaA[31]~31_combout )))) # (\ulaUC|ulaOp[0]~0_combout  & 
// (\MUXRegImed|saida_MUX[31]~33_combout  & (\ulaUC|ulaOp[1]~1_combout ))) ) ) ) # ( \ULA|Add1~1_sumout  & ( !\ULA|Add0~125_sumout  & ( (!\ulaUC|ulaOp[0]~0_combout  & (((\ulaUC|ulaOp[1]~1_combout  & \BancoRegistradores|saidaA[31]~31_combout )))) # 
// (\ulaUC|ulaOp[0]~0_combout  & (((!\ulaUC|ulaOp[1]~1_combout )) # (\MUXRegImed|saida_MUX[31]~33_combout ))) ) ) ) # ( !\ULA|Add1~1_sumout  & ( !\ULA|Add0~125_sumout  & ( (\ulaUC|ulaOp[1]~1_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & 
// ((\BancoRegistradores|saidaA[31]~31_combout ))) # (\ulaUC|ulaOp[0]~0_combout  & (\MUXRegImed|saida_MUX[31]~33_combout )))) ) ) )

	.dataa(!\ulaUC|ulaOp[0]~0_combout ),
	.datab(!\MUXRegImed|saida_MUX[31]~33_combout ),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\BancoRegistradores|saidaA[31]~31_combout ),
	.datae(!\ULA|Add1~1_sumout ),
	.dataf(!\ULA|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[31]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[31]~92 .extended_lut = "off";
defparam \ULA|saida[31]~92 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \ULA|saida[31]~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N27
cyclonev_lcell_comb \ULA|saida[31]~94 (
// Equation(s):
// \ULA|saida[31]~94_combout  = ( \ULA|saida[31]~92_combout  & ( (!\ulaUC|ulaOp[1]~2_combout ) # (\ULA|saida[31]~93_combout ) ) ) # ( !\ULA|saida[31]~92_combout  & ( (\ULA|saida[31]~93_combout  & \ulaUC|ulaOp[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[31]~93_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[31]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[31]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[31]~94 .extended_lut = "off";
defparam \ULA|saida[31]~94 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ULA|saida[31]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \BancoRegistradores|registrador~325 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[31]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal8~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~325 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N57
cyclonev_lcell_comb \BancoRegistradores|registrador~1217 (
// Equation(s):
// \BancoRegistradores|registrador~1217_combout  = ( \ROM|memROM~13_combout  & ( (\BancoRegistradores|registrador~325_q  & !\ROM|memROM~12_combout ) ) ) # ( !\ROM|memROM~13_combout  & ( (!\ROM|memROM~12_combout  & \BancoRegistradores|registrador~69_q ) ) )

	.dataa(!\BancoRegistradores|registrador~325_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\BancoRegistradores|registrador~69_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1217 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1217 .lut_mask = 64'h00F000F050505050;
defparam \BancoRegistradores|registrador~1217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \BancoRegistradores|saidaA[31]~31 (
// Equation(s):
// \BancoRegistradores|saidaA[31]~31_combout  = (\BancoRegistradores|registrador~1217_combout  & (!\PC|DOUT[7]~DUPLICATE_q  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~7_combout ))))

	.dataa(!\BancoRegistradores|registrador~1217_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[31]~31 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[31]~31 .lut_mask = 64'h1500150015001500;
defparam \BancoRegistradores|saidaA[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \ULA|saida[31]~93 (
// Equation(s):
// \ULA|saida[31]~93_combout  = ( \ULA|Equal7~0_combout  & ( (!\MUXRegImed|saida_MUX[31]~33_combout  & (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ (!\BancoRegistradores|saidaA[31]~31_combout )))) # (\MUXRegImed|saida_MUX[31]~33_combout  & 
// (!\ULA|saida[17]~96_combout  $ (((\ULA|saida[17]~95_combout  & \BancoRegistradores|saidaA[31]~31_combout ))))) ) ) # ( !\ULA|Equal7~0_combout  & ( (!\ULA|saida[17]~96_combout  & (!\ULA|saida[17]~95_combout  $ ((!\BancoRegistradores|saidaA[31]~31_combout 
// )))) # (\ULA|saida[17]~96_combout  & (\ULA|saida[17]~95_combout  & (\BancoRegistradores|saidaA[31]~31_combout  & \MUXRegImed|saida_MUX[31]~33_combout ))) ) )

	.dataa(!\ULA|saida[17]~95_combout ),
	.datab(!\BancoRegistradores|saidaA[31]~31_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~33_combout ),
	.datad(!\ULA|saida[17]~96_combout ),
	.datae(gnd),
	.dataf(!\ULA|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[31]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[31]~93 .extended_lut = "off";
defparam \ULA|saida[31]~93 .lut_mask = 64'h660166016E016E01;
defparam \ULA|saida[31]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \ULA|Equal8~10 (
// Equation(s):
// \ULA|Equal8~10_combout  = ( \ULA|saida[11]~32_combout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[12]~36_combout  & !\ULA|saida[11]~33_combout )) ) ) # ( !\ULA|saida[11]~32_combout  & ( (!\ULA|saida[12]~36_combout  & (!\ULA|saida[11]~33_combout  & 
// ((!\ULA|saida[12]~35_combout ) # (\ulaUC|ulaOp[1]~2_combout )))) ) )

	.dataa(!\ulaUC|ulaOp[1]~2_combout ),
	.datab(!\ULA|saida[12]~36_combout ),
	.datac(!\ULA|saida[11]~33_combout ),
	.datad(!\ULA|saida[12]~35_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[11]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~10 .extended_lut = "off";
defparam \ULA|Equal8~10 .lut_mask = 64'hC040C04040404040;
defparam \ULA|Equal8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \ULA|Equal8~11 (
// Equation(s):
// \ULA|Equal8~11_combout  = ( \ULA|saida[23]~68_combout  & ( \ULA|saida[22]~65_combout  & ( (!\ULA|saida[23]~69_combout  & (!\ULA|saida[22]~66_combout  & (\ulaUC|ulaOp[1]~2_combout  & \ULA|Equal8~10_combout ))) ) ) ) # ( !\ULA|saida[23]~68_combout  & ( 
// \ULA|saida[22]~65_combout  & ( (!\ULA|saida[23]~69_combout  & (!\ULA|saida[22]~66_combout  & (\ulaUC|ulaOp[1]~2_combout  & \ULA|Equal8~10_combout ))) ) ) ) # ( \ULA|saida[23]~68_combout  & ( !\ULA|saida[22]~65_combout  & ( (!\ULA|saida[23]~69_combout  & 
// (!\ULA|saida[22]~66_combout  & (\ulaUC|ulaOp[1]~2_combout  & \ULA|Equal8~10_combout ))) ) ) ) # ( !\ULA|saida[23]~68_combout  & ( !\ULA|saida[22]~65_combout  & ( (!\ULA|saida[23]~69_combout  & (!\ULA|saida[22]~66_combout  & \ULA|Equal8~10_combout )) ) ) )

	.dataa(!\ULA|saida[23]~69_combout ),
	.datab(!\ULA|saida[22]~66_combout ),
	.datac(!\ulaUC|ulaOp[1]~2_combout ),
	.datad(!\ULA|Equal8~10_combout ),
	.datae(!\ULA|saida[23]~68_combout ),
	.dataf(!\ULA|saida[22]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~11 .extended_lut = "off";
defparam \ULA|Equal8~11 .lut_mask = 64'h0088000800080008;
defparam \ULA|Equal8~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N0
cyclonev_lcell_comb \ULA|Equal8~20 (
// Equation(s):
// \ULA|Equal8~20_combout  = ( !\ULA|saida[18]~54_combout  & ( (!\ULA|saida[7]~21_combout  & (!\ULA|saida[17]~51_combout  & !\ULA|saida[8]~24_combout )) ) )

	.dataa(!\ULA|saida[7]~21_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[17]~51_combout ),
	.datad(!\ULA|saida[8]~24_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[18]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~20 .extended_lut = "off";
defparam \ULA|Equal8~20 .lut_mask = 64'hA000A00000000000;
defparam \ULA|Equal8~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \ULA|Equal8~8 (
// Equation(s):
// \ULA|Equal8~8_combout  = ( \ULA|saida[17]~50_combout  & ( \ULA|saida[18]~53_combout  & ( (\ULA|Equal8~20_combout  & \ulaUC|ulaOp[1]~2_combout ) ) ) ) # ( !\ULA|saida[17]~50_combout  & ( \ULA|saida[18]~53_combout  & ( (\ULA|Equal8~20_combout  & 
// \ulaUC|ulaOp[1]~2_combout ) ) ) ) # ( \ULA|saida[17]~50_combout  & ( !\ULA|saida[18]~53_combout  & ( (\ULA|Equal8~20_combout  & \ulaUC|ulaOp[1]~2_combout ) ) ) ) # ( !\ULA|saida[17]~50_combout  & ( !\ULA|saida[18]~53_combout  & ( (\ULA|Equal8~20_combout  
// & (((!\ULA|saida[7]~20_combout  & !\ULA|saida[8]~23_combout )) # (\ulaUC|ulaOp[1]~2_combout ))) ) ) )

	.dataa(!\ULA|Equal8~20_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[7]~20_combout ),
	.datad(!\ULA|saida[8]~23_combout ),
	.datae(!\ULA|saida[17]~50_combout ),
	.dataf(!\ULA|saida[18]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~8 .extended_lut = "off";
defparam \ULA|Equal8~8 .lut_mask = 64'h5111111111111111;
defparam \ULA|Equal8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \ULA|Equal8~9 (
// Equation(s):
// \ULA|Equal8~9_combout  = ( \ULA|Equal8~8_combout  & ( \ULA|saida[29]~86_combout  & ( (!\ULA|saida[29]~87_combout  & (\ulaUC|ulaOp[1]~2_combout  & !\ULA|saida[28]~84_combout )) ) ) ) # ( \ULA|Equal8~8_combout  & ( !\ULA|saida[29]~86_combout  & ( 
// (!\ulaUC|ulaOp[1]~2_combout  & (((!\ULA|saida[28]~83_combout )))) # (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[29]~87_combout  & (!\ULA|saida[28]~84_combout ))) ) ) )

	.dataa(!\ULA|saida[29]~87_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[28]~84_combout ),
	.datad(!\ULA|saida[28]~83_combout ),
	.datae(!\ULA|Equal8~8_combout ),
	.dataf(!\ULA|saida[29]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~9 .extended_lut = "off";
defparam \ULA|Equal8~9 .lut_mask = 64'h0000EC2000002020;
defparam \ULA|Equal8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N9
cyclonev_lcell_comb \ULA|saida[17]~0 (
// Equation(s):
// \ULA|saida[17]~0_combout  = ( !\ulaUC|ulaOp[0]~0_combout  & ( (!\ulaUC|ulaOp[1]~1_combout  & \ulaUC|ulaOp[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaUC|ulaOp[1]~1_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ulaUC|ulaOp[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[17]~0 .extended_lut = "off";
defparam \ULA|saida[17]~0 .lut_mask = 64'h00F000F000000000;
defparam \ULA|saida[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N6
cyclonev_lcell_comb \ULA|Equal8~12 (
// Equation(s):
// \ULA|Equal8~12_combout  = ( \ULA|saida[21]~62_combout  & ( \ULA|Add1~1_sumout  & ( (!\ULA|saida[17]~0_combout  & (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[21]~63_combout  & !\ULA|saida[0]~97_combout ))) ) ) ) # ( !\ULA|saida[21]~62_combout  & ( 
// \ULA|Add1~1_sumout  & ( (!\ULA|saida[17]~0_combout  & (!\ULA|saida[21]~63_combout  & !\ULA|saida[0]~97_combout )) ) ) ) # ( \ULA|saida[21]~62_combout  & ( !\ULA|Add1~1_sumout  & ( (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[21]~63_combout  & 
// !\ULA|saida[0]~97_combout )) ) ) ) # ( !\ULA|saida[21]~62_combout  & ( !\ULA|Add1~1_sumout  & ( (!\ULA|saida[21]~63_combout  & !\ULA|saida[0]~97_combout ) ) ) )

	.dataa(!\ULA|saida[17]~0_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[21]~63_combout ),
	.datad(!\ULA|saida[0]~97_combout ),
	.datae(!\ULA|saida[21]~62_combout ),
	.dataf(!\ULA|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~12 .extended_lut = "off";
defparam \ULA|Equal8~12 .lut_mask = 64'hF0003000A0002000;
defparam \ULA|Equal8~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \ULA|Equal8~17 (
// Equation(s):
// \ULA|Equal8~17_combout  = ( \ULA|Equal8~9_combout  & ( \ULA|Equal8~12_combout  & ( (\ULA|Equal8~11_combout  & ((!\ulaUC|ulaOp[1]~2_combout  & ((!\ULA|saida[31]~92_combout ))) # (\ulaUC|ulaOp[1]~2_combout  & (!\ULA|saida[31]~93_combout )))) ) ) )

	.dataa(!\ULA|saida[31]~93_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|saida[31]~92_combout ),
	.datad(!\ULA|Equal8~11_combout ),
	.datae(!\ULA|Equal8~9_combout ),
	.dataf(!\ULA|Equal8~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~17 .extended_lut = "off";
defparam \ULA|Equal8~17 .lut_mask = 64'h00000000000000E2;
defparam \ULA|Equal8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N9
cyclonev_lcell_comb \somaQuatro|Add0~21 (
// Equation(s):
// \somaQuatro|Add0~21_sumout  = SUM(( \PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~18  ))
// \somaQuatro|Add0~22  = CARRY(( \PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~21_sumout ),
	.cout(\somaQuatro|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~21 .extended_lut = "off";
defparam \somaQuatro|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \somaQuatro|Add0~5 (
// Equation(s):
// \somaQuatro|Add0~5_sumout  = SUM(( \PC|DOUT [6] ) + ( GND ) + ( \somaQuatro|Add0~22  ))
// \somaQuatro|Add0~6  = CARRY(( \PC|DOUT [6] ) + ( GND ) + ( \somaQuatro|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~5_sumout ),
	.cout(\somaQuatro|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~5 .extended_lut = "off";
defparam \somaQuatro|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N3
cyclonev_lcell_comb \somaQuatro|Add0~13 (
// Equation(s):
// \somaQuatro|Add0~13_sumout  = SUM(( \PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~10  ))
// \somaQuatro|Add0~14  = CARRY(( \PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~13_sumout ),
	.cout(\somaQuatro|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~13 .extended_lut = "off";
defparam \somaQuatro|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \somaSHIFT|Add0~1 (
// Equation(s):
// \somaSHIFT|Add0~1_sumout  = SUM(( \ROM|memROM~8_combout  ) + ( \somaQuatro|Add0~9_sumout  ) + ( !VCC ))
// \somaSHIFT|Add0~2  = CARRY(( \ROM|memROM~8_combout  ) + ( \somaQuatro|Add0~9_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\somaQuatro|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~1_sumout ),
	.cout(\somaSHIFT|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~1 .extended_lut = "off";
defparam \somaSHIFT|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \somaSHIFT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N3
cyclonev_lcell_comb \somaSHIFT|Add0~5 (
// Equation(s):
// \somaSHIFT|Add0~5_sumout  = SUM(( \somaQuatro|Add0~13_sumout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (!\PC|DOUT[6]~DUPLICATE_q  & \ROM|memROM~3_combout )) ) + ( \somaSHIFT|Add0~2  ))
// \somaSHIFT|Add0~6  = CARRY(( \somaQuatro|Add0~13_sumout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & (!\PC|DOUT[6]~DUPLICATE_q  & \ROM|memROM~3_combout )) ) + ( \somaSHIFT|Add0~2  ))

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\somaQuatro|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~5_sumout ),
	.cout(\somaSHIFT|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~5 .extended_lut = "off";
defparam \somaSHIFT|Add0~5 .lut_mask = 64'h0000FF3F000000FF;
defparam \somaSHIFT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \somaSHIFT|Add0~9 (
// Equation(s):
// \somaSHIFT|Add0~9_sumout  = SUM(( \somaQuatro|Add0~17_sumout  ) + ( (!\PC|DOUT [6] & (!\PC|DOUT[7]~DUPLICATE_q  & \ROM|memROM~5_combout )) ) + ( \somaSHIFT|Add0~6  ))
// \somaSHIFT|Add0~10  = CARRY(( \somaQuatro|Add0~17_sumout  ) + ( (!\PC|DOUT [6] & (!\PC|DOUT[7]~DUPLICATE_q  & \ROM|memROM~5_combout )) ) + ( \somaSHIFT|Add0~6  ))

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~5_combout ),
	.datad(!\somaQuatro|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~9_sumout ),
	.cout(\somaSHIFT|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~9 .extended_lut = "off";
defparam \somaSHIFT|Add0~9 .lut_mask = 64'h0000F7F7000000FF;
defparam \somaSHIFT|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N9
cyclonev_lcell_comb \somaSHIFT|Add0~13 (
// Equation(s):
// \somaSHIFT|Add0~13_sumout  = SUM(( (!\PC|DOUT [6] & (!\PC|DOUT[7]~DUPLICATE_q  & !\ROM|memROM~1_combout )) ) + ( \somaQuatro|Add0~21_sumout  ) + ( \somaSHIFT|Add0~10  ))
// \somaSHIFT|Add0~14  = CARRY(( (!\PC|DOUT [6] & (!\PC|DOUT[7]~DUPLICATE_q  & !\ROM|memROM~1_combout )) ) + ( \somaQuatro|Add0~21_sumout  ) + ( \somaSHIFT|Add0~10  ))

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\somaQuatro|Add0~21_sumout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~13_sumout ),
	.cout(\somaSHIFT|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~13 .extended_lut = "off";
defparam \somaSHIFT|Add0~13 .lut_mask = 64'h0000F0F000008800;
defparam \somaSHIFT|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N12
cyclonev_lcell_comb \somaSHIFT|Add0~17 (
// Equation(s):
// \somaSHIFT|Add0~17_sumout  = SUM(( \somaQuatro|Add0~5_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~14  ))
// \somaSHIFT|Add0~18  = CARRY(( \somaQuatro|Add0~5_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~10_combout ),
	.datad(!\somaQuatro|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~17_sumout ),
	.cout(\somaSHIFT|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~17 .extended_lut = "off";
defparam \somaSHIFT|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N12
cyclonev_lcell_comb \MUXFETCH|saida_MUX[6]~1 (
// Equation(s):
// \MUXFETCH|saida_MUX[6]~1_combout  = ( \somaSHIFT|Add0~17_sumout  & ( \somaQuatro|Add0~5_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~17_sumout  & ( \somaQuatro|Add0~5_sumout  & ( (!\UC|Equal9~0_combout  & ((!\ULA|Equal8~16_combout ) # 
// ((!\UC|Equal7~0_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~17_sumout  & ( !\somaQuatro|Add0~5_sumout  & ( (\ULA|Equal8~16_combout  & (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & \ULA|Equal8~17_combout ))) ) ) )

	.dataa(!\ULA|Equal8~16_combout ),
	.datab(!\UC|Equal7~0_combout ),
	.datac(!\UC|Equal9~0_combout ),
	.datad(!\ULA|Equal8~17_combout ),
	.datae(!\somaSHIFT|Add0~17_sumout ),
	.dataf(!\somaQuatro|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[6]~1 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[6]~1 .lut_mask = 64'h00000010F0E0F0F0;
defparam \MUXFETCH|saida_MUX[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \PC|DOUT[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6] .is_wysiwyg = "true";
defparam \PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \ROM|memROM~8 (
// Equation(s):
// \ROM|memROM~8_combout  = ( !\PC|DOUT [7] & ( \PC|DOUT[4]~DUPLICATE_q  & ( (!\PC|DOUT [6] & (!\PC|DOUT[3]~DUPLICATE_q  & (!\PC|DOUT [2] & !\PC|DOUT[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(!\PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\PC|DOUT [7]),
	.dataf(!\PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~8 .extended_lut = "off";
defparam \ROM|memROM~8 .lut_mask = 64'h0000000080000000;
defparam \ROM|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \MUXFETCH|saida_MUX[2]~2 (
// Equation(s):
// \MUXFETCH|saida_MUX[2]~2_combout  = ( \ULA|Equal8~16_combout  & ( \ULA|Equal8~17_combout  & ( (!\UC|Equal9~0_combout  & (\somaQuatro|Add0~9_sumout  & (!\UC|Equal7~0_combout ))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~8_combout )))) ) ) ) # ( 
// !\ULA|Equal8~16_combout  & ( \ULA|Equal8~17_combout  & ( (!\UC|Equal9~0_combout  & (\somaQuatro|Add0~9_sumout )) # (\UC|Equal9~0_combout  & ((\ROM|memROM~8_combout ))) ) ) ) # ( \ULA|Equal8~16_combout  & ( !\ULA|Equal8~17_combout  & ( 
// (!\UC|Equal9~0_combout  & (\somaQuatro|Add0~9_sumout )) # (\UC|Equal9~0_combout  & ((\ROM|memROM~8_combout ))) ) ) ) # ( !\ULA|Equal8~16_combout  & ( !\ULA|Equal8~17_combout  & ( (!\UC|Equal9~0_combout  & (\somaQuatro|Add0~9_sumout )) # 
// (\UC|Equal9~0_combout  & ((\ROM|memROM~8_combout ))) ) ) )

	.dataa(!\somaQuatro|Add0~9_sumout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\UC|Equal7~0_combout ),
	.datad(!\ROM|memROM~8_combout ),
	.datae(!\ULA|Equal8~16_combout ),
	.dataf(!\ULA|Equal8~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[2]~2 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[2]~2 .lut_mask = 64'h4477447744774073;
defparam \MUXFETCH|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N20
dffeas \PC|DOUT[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2] .is_wysiwyg = "true";
defparam \PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \somaQuatro|Add0~17 (
// Equation(s):
// \somaQuatro|Add0~17_sumout  = SUM(( \PC|DOUT [4] ) + ( GND ) + ( \somaQuatro|Add0~14  ))
// \somaQuatro|Add0~18  = CARRY(( \PC|DOUT [4] ) + ( GND ) + ( \somaQuatro|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~17_sumout ),
	.cout(\somaQuatro|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~17 .extended_lut = "off";
defparam \somaQuatro|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \ULA|Equal8~7 (
// Equation(s):
// \ULA|Equal8~7_combout  = ( \ULA|saida[30]~89_combout  & ( (!\ULA|saida[30]~90_combout  & (\ULA|Equal8~6_combout  & \ulaUC|ulaOp[1]~2_combout )) ) ) # ( !\ULA|saida[30]~89_combout  & ( (\ULA|Equal8~6_combout  & ((!\ULA|saida[30]~90_combout ) # 
// (!\ulaUC|ulaOp[1]~2_combout ))) ) )

	.dataa(!\ULA|saida[30]~90_combout ),
	.datab(gnd),
	.datac(!\ULA|Equal8~6_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[30]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~7 .extended_lut = "off";
defparam \ULA|Equal8~7 .lut_mask = 64'h0F0A0F0A000A000A;
defparam \ULA|Equal8~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N18
cyclonev_lcell_comb \ULA|Equal8~13 (
// Equation(s):
// \ULA|Equal8~13_combout  = ( \ULA|Equal8~12_combout  & ( \ULA|saida[31]~92_combout  & ( (!\ULA|saida[31]~93_combout  & \ulaUC|ulaOp[1]~2_combout ) ) ) ) # ( \ULA|Equal8~12_combout  & ( !\ULA|saida[31]~92_combout  & ( (!\ULA|saida[31]~93_combout ) # 
// (!\ulaUC|ulaOp[1]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[31]~93_combout ),
	.datac(gnd),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(!\ULA|Equal8~12_combout ),
	.dataf(!\ULA|saida[31]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~13 .extended_lut = "off";
defparam \ULA|Equal8~13 .lut_mask = 64'h0000FFCC000000CC;
defparam \ULA|Equal8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb \ULA|Equal8~14 (
// Equation(s):
// \ULA|Equal8~14_combout  = ( \ULA|Equal8~11_combout  & ( \ULA|Equal8~13_combout  & ( (\ULA|Equal8~5_combout  & (\ULA|Equal8~2_combout  & (\ULA|Equal8~7_combout  & \ULA|Equal8~9_combout ))) ) ) )

	.dataa(!\ULA|Equal8~5_combout ),
	.datab(!\ULA|Equal8~2_combout ),
	.datac(!\ULA|Equal8~7_combout ),
	.datad(!\ULA|Equal8~9_combout ),
	.datae(!\ULA|Equal8~11_combout ),
	.dataf(!\ULA|Equal8~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~14 .extended_lut = "off";
defparam \ULA|Equal8~14 .lut_mask = 64'h0000000000000001;
defparam \ULA|Equal8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \MUXFETCH|saida_MUX[4]~4 (
// Equation(s):
// \MUXFETCH|saida_MUX[4]~4_combout  = ( \ROM|memROM~6_combout  & ( \ULA|Equal8~14_combout  & ( ((!\UC|Equal7~0_combout  & (\somaQuatro|Add0~17_sumout )) # (\UC|Equal7~0_combout  & ((\somaSHIFT|Add0~9_sumout )))) # (\UC|Equal9~0_combout ) ) ) ) # ( 
// !\ROM|memROM~6_combout  & ( \ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout  & (\somaQuatro|Add0~17_sumout )) # (\UC|Equal7~0_combout  & ((\somaSHIFT|Add0~9_sumout ))))) ) ) ) # ( \ROM|memROM~6_combout  & ( 
// !\ULA|Equal8~14_combout  & ( (\UC|Equal9~0_combout ) # (\somaQuatro|Add0~17_sumout ) ) ) ) # ( !\ROM|memROM~6_combout  & ( !\ULA|Equal8~14_combout  & ( (\somaQuatro|Add0~17_sumout  & !\UC|Equal9~0_combout ) ) ) )

	.dataa(!\somaQuatro|Add0~17_sumout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\UC|Equal7~0_combout ),
	.datad(!\somaSHIFT|Add0~9_sumout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(!\ULA|Equal8~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[4]~4 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[4]~4 .lut_mask = 64'h44447777404C737F;
defparam \MUXFETCH|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \PC|DOUT[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4] .is_wysiwyg = "true";
defparam \PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \MUXFETCH|saida_MUX[5]~5 (
// Equation(s):
// \MUXFETCH|saida_MUX[5]~5_combout  = ( \ROM|memROM~2_combout  & ( \ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout  & (\somaQuatro|Add0~21_sumout )) # (\UC|Equal7~0_combout  & ((\somaSHIFT|Add0~13_sumout ))))) ) ) ) # ( 
// !\ROM|memROM~2_combout  & ( \ULA|Equal8~14_combout  & ( ((!\UC|Equal7~0_combout  & (\somaQuatro|Add0~21_sumout )) # (\UC|Equal7~0_combout  & ((\somaSHIFT|Add0~13_sumout )))) # (\UC|Equal9~0_combout ) ) ) ) # ( \ROM|memROM~2_combout  & ( 
// !\ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & \somaQuatro|Add0~21_sumout ) ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ULA|Equal8~14_combout  & ( (\somaQuatro|Add0~21_sumout ) # (\UC|Equal9~0_combout ) ) ) )

	.dataa(!\UC|Equal9~0_combout ),
	.datab(!\somaQuatro|Add0~21_sumout ),
	.datac(!\UC|Equal7~0_combout ),
	.datad(!\somaSHIFT|Add0~13_sumout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ULA|Equal8~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[5]~5 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[5]~5 .lut_mask = 64'h77772222757F202A;
defparam \MUXFETCH|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \PC|DOUT[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N6
cyclonev_lcell_comb \UC|Equal9~0 (
// Equation(s):
// \UC|Equal9~0_combout  = ( \ROM|memROM~9_combout  & ( \PC|DOUT [2] & ( (\ROM|memROM~0_combout  & ((!\PC|DOUT [3] $ (!\PC|DOUT [4])) # (\PC|DOUT[5]~DUPLICATE_q ))) ) ) ) # ( \ROM|memROM~9_combout  & ( !\PC|DOUT [2] & ( (\ROM|memROM~0_combout  & (((\PC|DOUT 
// [4]) # (\PC|DOUT[5]~DUPLICATE_q )) # (\PC|DOUT [3]))) ) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\PC|DOUT [4]),
	.datad(!\ROM|memROM~0_combout ),
	.datae(!\ROM|memROM~9_combout ),
	.dataf(!\PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|Equal9~0 .extended_lut = "off";
defparam \UC|Equal9~0 .lut_mask = 64'h0000007F0000007B;
defparam \UC|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \MUXFETCH|saida_MUX[3]~3 (
// Equation(s):
// \MUXFETCH|saida_MUX[3]~3_combout  = ( \ROM|memROM~4_combout  & ( \ULA|Equal8~14_combout  & ( ((!\UC|Equal7~0_combout  & (\somaQuatro|Add0~13_sumout )) # (\UC|Equal7~0_combout  & ((\somaSHIFT|Add0~5_sumout )))) # (\UC|Equal9~0_combout ) ) ) ) # ( 
// !\ROM|memROM~4_combout  & ( \ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout  & (\somaQuatro|Add0~13_sumout )) # (\UC|Equal7~0_combout  & ((\somaSHIFT|Add0~5_sumout ))))) ) ) ) # ( \ROM|memROM~4_combout  & ( 
// !\ULA|Equal8~14_combout  & ( (\somaQuatro|Add0~13_sumout ) # (\UC|Equal9~0_combout ) ) ) ) # ( !\ROM|memROM~4_combout  & ( !\ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & \somaQuatro|Add0~13_sumout ) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\somaQuatro|Add0~13_sumout ),
	.datad(!\somaSHIFT|Add0~5_sumout ),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\ULA|Equal8~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[3]~3 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[3]~3 .lut_mask = 64'h0C0C3F3F084C3B7F;
defparam \MUXFETCH|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N44
dffeas \PC|DOUT[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3] .is_wysiwyg = "true";
defparam \PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \ROM|memROM~9 (
// Equation(s):
// \ROM|memROM~9_combout  = ( \PC|DOUT[2]~DUPLICATE_q  & ( (!\PC|DOUT [3] & (!\PC|DOUT [5] & !\PC|DOUT [4])) ) ) # ( !\PC|DOUT[2]~DUPLICATE_q  & ( (!\PC|DOUT [3] & !\PC|DOUT [4]) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT [5]),
	.datad(!\PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~9 .extended_lut = "off";
defparam \ROM|memROM~9 .lut_mask = 64'hCC00CC00C000C000;
defparam \ROM|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \UC|Equal7~0 (
// Equation(s):
// \UC|Equal7~0_combout  = ( \ROM|memROM~10_combout  & ( (!\ROM|memROM~9_combout ) # (!\ROM|memROM~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~9_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|Equal7~0 .extended_lut = "off";
defparam \UC|Equal7~0 .lut_mask = 64'h00000000FCFCFCFC;
defparam \UC|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N15
cyclonev_lcell_comb \somaQuatro|Add0~1 (
// Equation(s):
// \somaQuatro|Add0~1_sumout  = SUM(( \PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~6  ))
// \somaQuatro|Add0~2  = CARRY(( \PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~1_sumout ),
	.cout(\somaQuatro|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~1 .extended_lut = "off";
defparam \somaQuatro|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N15
cyclonev_lcell_comb \somaSHIFT|Add0~21 (
// Equation(s):
// \somaSHIFT|Add0~21_sumout  = SUM(( \somaQuatro|Add0~1_sumout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & \ROM|memROM~7_combout ) ) + ( \somaSHIFT|Add0~18  ))
// \somaSHIFT|Add0~22  = CARRY(( \somaQuatro|Add0~1_sumout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & \ROM|memROM~7_combout ) ) + ( \somaSHIFT|Add0~18  ))

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\somaQuatro|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~21_sumout ),
	.cout(\somaSHIFT|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~21 .extended_lut = "off";
defparam \somaSHIFT|Add0~21 .lut_mask = 64'h0000F3F3000000FF;
defparam \somaSHIFT|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \MUXFETCH|saida_MUX[7]~0 (
// Equation(s):
// \MUXFETCH|saida_MUX[7]~0_combout  = ( \somaQuatro|Add0~1_sumout  & ( \somaSHIFT|Add0~21_sumout  & ( (!\UC|Equal9~0_combout ) # (\ROM|memROM~13_combout ) ) ) ) # ( !\somaQuatro|Add0~1_sumout  & ( \somaSHIFT|Add0~21_sumout  & ( (!\UC|Equal9~0_combout  & 
// (\UC|Equal7~0_combout  & ((\ULA|Equal8~14_combout )))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~13_combout )))) ) ) ) # ( \somaQuatro|Add0~1_sumout  & ( !\somaSHIFT|Add0~21_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~14_combout )))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~13_combout )))) ) ) ) # ( !\somaQuatro|Add0~1_sumout  & ( !\somaSHIFT|Add0~21_sumout  & ( (\UC|Equal9~0_combout  & \ROM|memROM~13_combout ) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ULA|Equal8~14_combout ),
	.datae(!\somaQuatro|Add0~1_sumout ),
	.dataf(!\somaSHIFT|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[7]~0 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[7]~0 .lut_mask = 64'h0303CF8B0347CFCF;
defparam \MUXFETCH|saida_MUX[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N38
dffeas \PC|DOUT[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \BancoRegistradores|Equal0~0 (
// Equation(s):
// \BancoRegistradores|Equal0~0_combout  = ( \PC|DOUT[5]~DUPLICATE_q  ) # ( !\PC|DOUT[5]~DUPLICATE_q  & ( (\PC|DOUT[6]~DUPLICATE_q ) # (\PC|DOUT[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|Equal0~0 .extended_lut = "off";
defparam \BancoRegistradores|Equal0~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \BancoRegistradores|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \MUXRegImed|saida_MUX[0]~1 (
// Equation(s):
// \MUXRegImed|saida_MUX[0]~1_combout  = ( \BancoRegistradores|registrador~1063_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & ((\ROM|memROM~8_combout ))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout )) ) ) # ( 
// !\BancoRegistradores|registrador~1063_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & \ROM|memROM~8_combout ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datad(!\ROM|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1063_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[0]~1 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[0]~1 .lut_mask = 64'h00F000F00CFC0CFC;
defparam \MUXRegImed|saida_MUX[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N12
cyclonev_lcell_comb \ULA|saida[0]~97 (
// Equation(s):
// \ULA|saida[0]~97_combout  = ( !\ulaUC|ulaOp[1]~1_combout  & ( ((!\ulaUC|ulaOp[1]~2_combout  & ((!\ulaUC|ulaOp[0]~0_combout  & (\ULA|Add0~1_sumout )) # (\ulaUC|ulaOp[0]~0_combout  & ((\ULA|Add1~5_sumout )))))) ) ) # ( \ulaUC|ulaOp[1]~1_combout  & ( 
// (!\MUXRegImed|saida_MUX[0]~1_combout  & (\BancoRegistradores|saidaA[0]~0_combout  & (!\ulaUC|ulaOp[0]~0_combout  $ ((\ulaUC|ulaOp[1]~2_combout ))))) # (\MUXRegImed|saida_MUX[0]~1_combout  & (((\BancoRegistradores|saidaA[0]~0_combout )) # 
// (\ulaUC|ulaOp[0]~0_combout ))) ) )

	.dataa(!\MUXRegImed|saida_MUX[0]~1_combout ),
	.datab(!\ulaUC|ulaOp[0]~0_combout ),
	.datac(!\BancoRegistradores|saidaA[0]~0_combout ),
	.datad(!\ulaUC|ulaOp[1]~2_combout ),
	.datae(!\ulaUC|ulaOp[1]~1_combout ),
	.dataf(!\ULA|Add1~5_sumout ),
	.datag(!\ULA|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[0]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[0]~97 .extended_lut = "on";
defparam \ULA|saida[0]~97 .lut_mask = 64'h0C001D173F001D17;
defparam \ULA|saida[0]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N33
cyclonev_lcell_comb \ULA|saida[0]~1 (
// Equation(s):
// \ULA|saida[0]~1_combout  = ( \ULA|Add1~1_sumout  & ( (\ULA|saida[17]~0_combout ) # (\ULA|saida[0]~97_combout ) ) ) # ( !\ULA|Add1~1_sumout  & ( \ULA|saida[0]~97_combout  ) )

	.dataa(gnd),
	.datab(!\ULA|saida[0]~97_combout ),
	.datac(!\ULA|saida[17]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[0]~1 .extended_lut = "off";
defparam \ULA|saida[0]~1 .lut_mask = 64'h333333333F3F3F3F;
defparam \ULA|saida[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \somaQuatro|Add0~25 (
// Equation(s):
// \somaQuatro|Add0~25_sumout  = SUM(( \PC|DOUT [8] ) + ( GND ) + ( \somaQuatro|Add0~2  ))
// \somaQuatro|Add0~26  = CARRY(( \PC|DOUT [8] ) + ( GND ) + ( \somaQuatro|Add0~2  ))

	.dataa(gnd),
	.datab(!\PC|DOUT [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~25_sumout ),
	.cout(\somaQuatro|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~25 .extended_lut = "off";
defparam \somaQuatro|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \somaQuatro|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N18
cyclonev_lcell_comb \somaSHIFT|Add0~25 (
// Equation(s):
// \somaSHIFT|Add0~25_sumout  = SUM(( \somaQuatro|Add0~25_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~22  ))
// \somaSHIFT|Add0~26  = CARRY(( \somaQuatro|Add0~25_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~10_combout ),
	.datad(!\somaQuatro|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~25_sumout ),
	.cout(\somaSHIFT|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~25 .extended_lut = "off";
defparam \somaSHIFT|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \MUXFETCH|saida_MUX[8]~6 (
// Equation(s):
// \MUXFETCH|saida_MUX[8]~6_combout  = ( \somaSHIFT|Add0~25_sumout  & ( \somaQuatro|Add0~25_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~25_sumout  & ( \somaQuatro|Add0~25_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~17_combout ) # (!\ULA|Equal8~16_combout )))) ) ) ) # ( \somaSHIFT|Add0~25_sumout  & ( !\somaQuatro|Add0~25_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~17_combout  & \ULA|Equal8~16_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~17_combout ),
	.datad(!\ULA|Equal8~16_combout ),
	.datae(!\somaSHIFT|Add0~25_sumout ),
	.dataf(!\somaQuatro|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[8]~6 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[8]~6 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \PC|DOUT[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8] .is_wysiwyg = "true";
defparam \PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N21
cyclonev_lcell_comb \somaQuatro|Add0~29 (
// Equation(s):
// \somaQuatro|Add0~29_sumout  = SUM(( \PC|DOUT [9] ) + ( GND ) + ( \somaQuatro|Add0~26  ))
// \somaQuatro|Add0~30  = CARRY(( \PC|DOUT [9] ) + ( GND ) + ( \somaQuatro|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~29_sumout ),
	.cout(\somaQuatro|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~29 .extended_lut = "off";
defparam \somaQuatro|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N21
cyclonev_lcell_comb \somaSHIFT|Add0~29 (
// Equation(s):
// \somaSHIFT|Add0~29_sumout  = SUM(( \somaQuatro|Add0~29_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~26  ))
// \somaSHIFT|Add0~30  = CARRY(( \somaQuatro|Add0~29_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~26  ))

	.dataa(!\ROM|memROM~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~29_sumout ),
	.cout(\somaSHIFT|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~29 .extended_lut = "off";
defparam \somaSHIFT|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N33
cyclonev_lcell_comb \MUXFETCH|saida_MUX[9]~7 (
// Equation(s):
// \MUXFETCH|saida_MUX[9]~7_combout  = ( \somaSHIFT|Add0~29_sumout  & ( \somaQuatro|Add0~29_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~29_sumout  & ( \somaQuatro|Add0~29_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~17_combout ) # (!\ULA|Equal8~16_combout )))) ) ) ) # ( \somaSHIFT|Add0~29_sumout  & ( !\somaQuatro|Add0~29_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~17_combout  & \ULA|Equal8~16_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~17_combout ),
	.datad(!\ULA|Equal8~16_combout ),
	.datae(!\somaSHIFT|Add0~29_sumout ),
	.dataf(!\somaQuatro|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[9]~7 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[9]~7 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N35
dffeas \PC|DOUT[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[9]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[9] .is_wysiwyg = "true";
defparam \PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N24
cyclonev_lcell_comb \somaQuatro|Add0~33 (
// Equation(s):
// \somaQuatro|Add0~33_sumout  = SUM(( \PC|DOUT [10] ) + ( GND ) + ( \somaQuatro|Add0~30  ))
// \somaQuatro|Add0~34  = CARRY(( \PC|DOUT [10] ) + ( GND ) + ( \somaQuatro|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~33_sumout ),
	.cout(\somaQuatro|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~33 .extended_lut = "off";
defparam \somaQuatro|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \somaSHIFT|Add0~33 (
// Equation(s):
// \somaSHIFT|Add0~33_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~33_sumout  ) + ( \somaSHIFT|Add0~30  ))
// \somaSHIFT|Add0~34  = CARRY(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~33_sumout  ) + ( \somaSHIFT|Add0~30  ))

	.dataa(gnd),
	.datab(!\somaQuatro|Add0~33_sumout ),
	.datac(!\ROM|memROM~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~33_sumout ),
	.cout(\somaSHIFT|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~33 .extended_lut = "off";
defparam \somaSHIFT|Add0~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \somaSHIFT|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N3
cyclonev_lcell_comb \MUXFETCH|saida_MUX[10]~8 (
// Equation(s):
// \MUXFETCH|saida_MUX[10]~8_combout  = ( \somaSHIFT|Add0~33_sumout  & ( \somaQuatro|Add0~33_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~33_sumout  & ( \somaQuatro|Add0~33_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~16_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~33_sumout  & ( !\somaQuatro|Add0~33_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~16_combout  & \ULA|Equal8~17_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~16_combout ),
	.datad(!\ULA|Equal8~17_combout ),
	.datae(!\somaSHIFT|Add0~33_sumout ),
	.dataf(!\somaQuatro|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[10]~8 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[10]~8 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N4
dffeas \PC|DOUT[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[10]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[10] .is_wysiwyg = "true";
defparam \PC|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N27
cyclonev_lcell_comb \somaQuatro|Add0~37 (
// Equation(s):
// \somaQuatro|Add0~37_sumout  = SUM(( \PC|DOUT [11] ) + ( GND ) + ( \somaQuatro|Add0~34  ))
// \somaQuatro|Add0~38  = CARRY(( \PC|DOUT [11] ) + ( GND ) + ( \somaQuatro|Add0~34  ))

	.dataa(!\PC|DOUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~37_sumout ),
	.cout(\somaQuatro|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~37 .extended_lut = "off";
defparam \somaQuatro|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \somaQuatro|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N27
cyclonev_lcell_comb \somaSHIFT|Add0~37 (
// Equation(s):
// \somaSHIFT|Add0~37_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~37_sumout  ) + ( \somaSHIFT|Add0~34  ))
// \somaSHIFT|Add0~38  = CARRY(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~37_sumout  ) + ( \somaSHIFT|Add0~34  ))

	.dataa(!\somaQuatro|Add0~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~37_sumout ),
	.cout(\somaSHIFT|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~37 .extended_lut = "off";
defparam \somaSHIFT|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N15
cyclonev_lcell_comb \MUXFETCH|saida_MUX[11]~9 (
// Equation(s):
// \MUXFETCH|saida_MUX[11]~9_combout  = ( \somaSHIFT|Add0~37_sumout  & ( \somaQuatro|Add0~37_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~37_sumout  & ( \somaQuatro|Add0~37_sumout  & ( (!\UC|Equal9~0_combout  & ((!\ULA|Equal8~16_combout ) # 
// ((!\UC|Equal7~0_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~37_sumout  & ( !\somaQuatro|Add0~37_sumout  & ( (\ULA|Equal8~16_combout  & (\UC|Equal7~0_combout  & (\ULA|Equal8~17_combout  & !\UC|Equal9~0_combout ))) ) ) )

	.dataa(!\ULA|Equal8~16_combout ),
	.datab(!\UC|Equal7~0_combout ),
	.datac(!\ULA|Equal8~17_combout ),
	.datad(!\UC|Equal9~0_combout ),
	.datae(!\somaSHIFT|Add0~37_sumout ),
	.dataf(!\somaQuatro|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[11]~9 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[11]~9 .lut_mask = 64'h00000100FE00FF00;
defparam \MUXFETCH|saida_MUX[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N16
dffeas \PC|DOUT[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[11]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[11] .is_wysiwyg = "true";
defparam \PC|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N30
cyclonev_lcell_comb \somaQuatro|Add0~41 (
// Equation(s):
// \somaQuatro|Add0~41_sumout  = SUM(( \PC|DOUT [12] ) + ( GND ) + ( \somaQuatro|Add0~38  ))
// \somaQuatro|Add0~42  = CARRY(( \PC|DOUT [12] ) + ( GND ) + ( \somaQuatro|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~41_sumout ),
	.cout(\somaQuatro|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~41 .extended_lut = "off";
defparam \somaQuatro|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N30
cyclonev_lcell_comb \somaSHIFT|Add0~41 (
// Equation(s):
// \somaSHIFT|Add0~41_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~41_sumout  ) + ( \somaSHIFT|Add0~38  ))
// \somaSHIFT|Add0~42  = CARRY(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~41_sumout  ) + ( \somaSHIFT|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\somaQuatro|Add0~41_sumout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~41_sumout ),
	.cout(\somaSHIFT|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~41 .extended_lut = "off";
defparam \somaSHIFT|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N0
cyclonev_lcell_comb \MUXFETCH|saida_MUX[12]~10 (
// Equation(s):
// \MUXFETCH|saida_MUX[12]~10_combout  = ( \somaSHIFT|Add0~41_sumout  & ( \somaQuatro|Add0~41_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~41_sumout  & ( \somaQuatro|Add0~41_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~17_combout ) # (!\ULA|Equal8~16_combout )))) ) ) ) # ( \somaSHIFT|Add0~41_sumout  & ( !\somaQuatro|Add0~41_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~17_combout  & \ULA|Equal8~16_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~17_combout ),
	.datad(!\ULA|Equal8~16_combout ),
	.datae(!\somaSHIFT|Add0~41_sumout ),
	.dataf(!\somaQuatro|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[12]~10 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[12]~10 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \PC|DOUT[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[12]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[12] .is_wysiwyg = "true";
defparam \PC|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N49
dffeas \PC|DOUT[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[13] .is_wysiwyg = "true";
defparam \PC|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N33
cyclonev_lcell_comb \somaQuatro|Add0~45 (
// Equation(s):
// \somaQuatro|Add0~45_sumout  = SUM(( \PC|DOUT [13] ) + ( GND ) + ( \somaQuatro|Add0~42  ))
// \somaQuatro|Add0~46  = CARRY(( \PC|DOUT [13] ) + ( GND ) + ( \somaQuatro|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~45_sumout ),
	.cout(\somaQuatro|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~45 .extended_lut = "off";
defparam \somaQuatro|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N33
cyclonev_lcell_comb \somaSHIFT|Add0~45 (
// Equation(s):
// \somaSHIFT|Add0~45_sumout  = SUM(( \somaQuatro|Add0~45_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~42  ))
// \somaSHIFT|Add0~46  = CARRY(( \somaQuatro|Add0~45_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~42  ))

	.dataa(!\ROM|memROM~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~45_sumout ),
	.cout(\somaSHIFT|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~45 .extended_lut = "off";
defparam \somaSHIFT|Add0~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \MUXFETCH|saida_MUX[13]~11 (
// Equation(s):
// \MUXFETCH|saida_MUX[13]~11_combout  = ( \somaSHIFT|Add0~45_sumout  & ( \somaQuatro|Add0~45_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~45_sumout  & ( \somaQuatro|Add0~45_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~16_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~45_sumout  & ( !\somaQuatro|Add0~45_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~16_combout  & \ULA|Equal8~17_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~16_combout ),
	.datad(!\ULA|Equal8~17_combout ),
	.datae(!\somaSHIFT|Add0~45_sumout ),
	.dataf(!\somaQuatro|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[13]~11 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[13]~11 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N50
dffeas \PC|DOUT[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \somaQuatro|Add0~49 (
// Equation(s):
// \somaQuatro|Add0~49_sumout  = SUM(( \PC|DOUT [14] ) + ( GND ) + ( \somaQuatro|Add0~46  ))
// \somaQuatro|Add0~50  = CARRY(( \PC|DOUT [14] ) + ( GND ) + ( \somaQuatro|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~49_sumout ),
	.cout(\somaQuatro|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~49 .extended_lut = "off";
defparam \somaQuatro|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \somaSHIFT|Add0~49 (
// Equation(s):
// \somaSHIFT|Add0~49_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~49_sumout  ) + ( \somaSHIFT|Add0~46  ))
// \somaSHIFT|Add0~50  = CARRY(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~49_sumout  ) + ( \somaSHIFT|Add0~46  ))

	.dataa(!\ROM|memROM~10_combout ),
	.datab(gnd),
	.datac(!\somaQuatro|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~49_sumout ),
	.cout(\somaSHIFT|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~49 .extended_lut = "off";
defparam \somaSHIFT|Add0~49 .lut_mask = 64'h0000F0F000005555;
defparam \somaSHIFT|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \MUXFETCH|saida_MUX[14]~12 (
// Equation(s):
// \MUXFETCH|saida_MUX[14]~12_combout  = ( \somaSHIFT|Add0~49_sumout  & ( \somaQuatro|Add0~49_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~49_sumout  & ( \somaQuatro|Add0~49_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~17_combout ) # (!\ULA|Equal8~16_combout )))) ) ) ) # ( \somaSHIFT|Add0~49_sumout  & ( !\somaQuatro|Add0~49_sumout  & ( (!\UC|Equal9~0_combout  & (\UC|Equal7~0_combout  & (\ULA|Equal8~17_combout  & \ULA|Equal8~16_combout ))) ) ) )

	.dataa(!\UC|Equal9~0_combout ),
	.datab(!\UC|Equal7~0_combout ),
	.datac(!\ULA|Equal8~17_combout ),
	.datad(!\ULA|Equal8~16_combout ),
	.datae(!\somaSHIFT|Add0~49_sumout ),
	.dataf(!\somaQuatro|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[14]~12 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[14]~12 .lut_mask = 64'h00000002AAA8AAAA;
defparam \MUXFETCH|saida_MUX[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N32
dffeas \PC|DOUT[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[14]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[14] .is_wysiwyg = "true";
defparam \PC|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N39
cyclonev_lcell_comb \somaQuatro|Add0~53 (
// Equation(s):
// \somaQuatro|Add0~53_sumout  = SUM(( \PC|DOUT [15] ) + ( GND ) + ( \somaQuatro|Add0~50  ))
// \somaQuatro|Add0~54  = CARRY(( \PC|DOUT [15] ) + ( GND ) + ( \somaQuatro|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~53_sumout ),
	.cout(\somaQuatro|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~53 .extended_lut = "off";
defparam \somaQuatro|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N39
cyclonev_lcell_comb \somaSHIFT|Add0~53 (
// Equation(s):
// \somaSHIFT|Add0~53_sumout  = SUM(( \somaQuatro|Add0~53_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~50  ))
// \somaSHIFT|Add0~54  = CARRY(( \somaQuatro|Add0~53_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~50  ))

	.dataa(!\ROM|memROM~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~53_sumout ),
	.cout(\somaSHIFT|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~53 .extended_lut = "off";
defparam \somaSHIFT|Add0~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \MUXFETCH|saida_MUX[15]~13 (
// Equation(s):
// \MUXFETCH|saida_MUX[15]~13_combout  = ( \somaSHIFT|Add0~53_sumout  & ( \somaQuatro|Add0~53_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~53_sumout  & ( \somaQuatro|Add0~53_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~17_combout ) # (!\ULA|Equal8~16_combout )))) ) ) ) # ( \somaSHIFT|Add0~53_sumout  & ( !\somaQuatro|Add0~53_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~17_combout  & \ULA|Equal8~16_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~17_combout ),
	.datad(!\ULA|Equal8~16_combout ),
	.datae(!\somaSHIFT|Add0~53_sumout ),
	.dataf(!\somaQuatro|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[15]~13 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[15]~13 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \PC|DOUT[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[15]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[15] .is_wysiwyg = "true";
defparam \PC|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \somaQuatro|Add0~57 (
// Equation(s):
// \somaQuatro|Add0~57_sumout  = SUM(( \PC|DOUT [16] ) + ( GND ) + ( \somaQuatro|Add0~54  ))
// \somaQuatro|Add0~58  = CARRY(( \PC|DOUT [16] ) + ( GND ) + ( \somaQuatro|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~57_sumout ),
	.cout(\somaQuatro|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~57 .extended_lut = "off";
defparam \somaQuatro|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N42
cyclonev_lcell_comb \somaSHIFT|Add0~57 (
// Equation(s):
// \somaSHIFT|Add0~57_sumout  = SUM(( \somaQuatro|Add0~57_sumout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & \ROM|memROM~7_combout ) ) + ( \somaSHIFT|Add0~54  ))
// \somaSHIFT|Add0~58  = CARRY(( \somaQuatro|Add0~57_sumout  ) + ( (!\PC|DOUT[7]~DUPLICATE_q  & \ROM|memROM~7_combout ) ) + ( \somaSHIFT|Add0~54  ))

	.dataa(gnd),
	.datab(!\PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\somaQuatro|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~57_sumout ),
	.cout(\somaSHIFT|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~57 .extended_lut = "off";
defparam \somaSHIFT|Add0~57 .lut_mask = 64'h0000FF3300000F0F;
defparam \somaSHIFT|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N39
cyclonev_lcell_comb \MUXFETCH|saida_MUX[16]~14 (
// Equation(s):
// \MUXFETCH|saida_MUX[16]~14_combout  = ( \somaQuatro|Add0~57_sumout  & ( \somaSHIFT|Add0~57_sumout  & ( (!\UC|Equal9~0_combout ) # (\ROM|memROM~13_combout ) ) ) ) # ( !\somaQuatro|Add0~57_sumout  & ( \somaSHIFT|Add0~57_sumout  & ( (!\UC|Equal9~0_combout  & 
// (\UC|Equal7~0_combout  & (\ULA|Equal8~14_combout ))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~13_combout )))) ) ) ) # ( \somaQuatro|Add0~57_sumout  & ( !\somaSHIFT|Add0~57_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~14_combout )))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~13_combout )))) ) ) ) # ( !\somaQuatro|Add0~57_sumout  & ( !\somaSHIFT|Add0~57_sumout  & ( (\UC|Equal9~0_combout  & \ROM|memROM~13_combout ) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~14_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(!\somaQuatro|Add0~57_sumout ),
	.dataf(!\somaSHIFT|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[16]~14 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[16]~14 .lut_mask = 64'h0033C8FB0437CCFF;
defparam \MUXFETCH|saida_MUX[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N40
dffeas \PC|DOUT[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[16]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[16] .is_wysiwyg = "true";
defparam \PC|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N45
cyclonev_lcell_comb \somaQuatro|Add0~61 (
// Equation(s):
// \somaQuatro|Add0~61_sumout  = SUM(( \PC|DOUT [17] ) + ( GND ) + ( \somaQuatro|Add0~58  ))
// \somaQuatro|Add0~62  = CARRY(( \PC|DOUT [17] ) + ( GND ) + ( \somaQuatro|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~61_sumout ),
	.cout(\somaQuatro|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~61 .extended_lut = "off";
defparam \somaQuatro|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N45
cyclonev_lcell_comb \somaSHIFT|Add0~61 (
// Equation(s):
// \somaSHIFT|Add0~61_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~61_sumout  ) + ( \somaSHIFT|Add0~58  ))
// \somaSHIFT|Add0~62  = CARRY(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~61_sumout  ) + ( \somaSHIFT|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\somaQuatro|Add0~61_sumout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~61_sumout ),
	.cout(\somaSHIFT|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~61 .extended_lut = "off";
defparam \somaSHIFT|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N39
cyclonev_lcell_comb \MUXFETCH|saida_MUX[17]~15 (
// Equation(s):
// \MUXFETCH|saida_MUX[17]~15_combout  = ( \somaSHIFT|Add0~61_sumout  & ( \somaQuatro|Add0~61_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~61_sumout  & ( \somaQuatro|Add0~61_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~17_combout ) # (!\ULA|Equal8~16_combout )))) ) ) ) # ( \somaSHIFT|Add0~61_sumout  & ( !\somaQuatro|Add0~61_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~17_combout  & \ULA|Equal8~16_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~17_combout ),
	.datad(!\ULA|Equal8~16_combout ),
	.datae(!\somaSHIFT|Add0~61_sumout ),
	.dataf(!\somaQuatro|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[17]~15 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[17]~15 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N40
dffeas \PC|DOUT[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[17] .is_wysiwyg = "true";
defparam \PC|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \somaQuatro|Add0~65 (
// Equation(s):
// \somaQuatro|Add0~65_sumout  = SUM(( \PC|DOUT [18] ) + ( GND ) + ( \somaQuatro|Add0~62  ))
// \somaQuatro|Add0~66  = CARRY(( \PC|DOUT [18] ) + ( GND ) + ( \somaQuatro|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~65_sumout ),
	.cout(\somaQuatro|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~65 .extended_lut = "off";
defparam \somaQuatro|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N48
cyclonev_lcell_comb \somaSHIFT|Add0~65 (
// Equation(s):
// \somaSHIFT|Add0~65_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~65_sumout  ) + ( \somaSHIFT|Add0~62  ))
// \somaSHIFT|Add0~66  = CARRY(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~65_sumout  ) + ( \somaSHIFT|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\somaQuatro|Add0~65_sumout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~65_sumout ),
	.cout(\somaSHIFT|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~65 .extended_lut = "off";
defparam \somaSHIFT|Add0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \MUXFETCH|saida_MUX[18]~16 (
// Equation(s):
// \MUXFETCH|saida_MUX[18]~16_combout  = ( \somaSHIFT|Add0~65_sumout  & ( \ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & (((\somaQuatro|Add0~65_sumout )) # (\UC|Equal7~0_combout ))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~16_combout )))) ) ) ) # ( 
// !\somaSHIFT|Add0~65_sumout  & ( \ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & (!\UC|Equal7~0_combout  & ((\somaQuatro|Add0~65_sumout )))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~16_combout )))) ) ) ) # ( \somaSHIFT|Add0~65_sumout  & ( 
// !\ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & ((\somaQuatro|Add0~65_sumout ))) # (\UC|Equal9~0_combout  & (\ROM|memROM~16_combout )) ) ) ) # ( !\somaSHIFT|Add0~65_sumout  & ( !\ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & 
// ((\somaQuatro|Add0~65_sumout ))) # (\UC|Equal9~0_combout  & (\ROM|memROM~16_combout )) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\somaQuatro|Add0~65_sumout ),
	.datad(!\UC|Equal9~0_combout ),
	.datae(!\somaSHIFT|Add0~65_sumout ),
	.dataf(!\ULA|Equal8~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[18]~16 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[18]~16 .lut_mask = 64'h0F330F330A335F33;
defparam \MUXFETCH|saida_MUX[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \PC|DOUT[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[18]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[18] .is_wysiwyg = "true";
defparam \PC|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N51
cyclonev_lcell_comb \somaQuatro|Add0~69 (
// Equation(s):
// \somaQuatro|Add0~69_sumout  = SUM(( \PC|DOUT [19] ) + ( GND ) + ( \somaQuatro|Add0~66  ))
// \somaQuatro|Add0~70  = CARRY(( \PC|DOUT [19] ) + ( GND ) + ( \somaQuatro|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~69_sumout ),
	.cout(\somaQuatro|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~69 .extended_lut = "off";
defparam \somaQuatro|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N51
cyclonev_lcell_comb \somaSHIFT|Add0~69 (
// Equation(s):
// \somaSHIFT|Add0~69_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~69_sumout  ) + ( \somaSHIFT|Add0~66  ))
// \somaSHIFT|Add0~70  = CARRY(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~69_sumout  ) + ( \somaSHIFT|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\somaQuatro|Add0~69_sumout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~69_sumout ),
	.cout(\somaSHIFT|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~69 .extended_lut = "off";
defparam \somaSHIFT|Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N33
cyclonev_lcell_comb \MUXFETCH|saida_MUX[19]~17 (
// Equation(s):
// \MUXFETCH|saida_MUX[19]~17_combout  = ( \somaQuatro|Add0~69_sumout  & ( \somaSHIFT|Add0~69_sumout  & ( (!\UC|Equal9~0_combout ) # (\ROM|memROM~13_combout ) ) ) ) # ( !\somaQuatro|Add0~69_sumout  & ( \somaSHIFT|Add0~69_sumout  & ( (!\UC|Equal9~0_combout  & 
// (\UC|Equal7~0_combout  & ((\ULA|Equal8~14_combout )))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~13_combout )))) ) ) ) # ( \somaQuatro|Add0~69_sumout  & ( !\somaSHIFT|Add0~69_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~14_combout )))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~13_combout )))) ) ) ) # ( !\somaQuatro|Add0~69_sumout  & ( !\somaSHIFT|Add0~69_sumout  & ( (\UC|Equal9~0_combout  & \ROM|memROM~13_combout ) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ULA|Equal8~14_combout ),
	.datae(!\somaQuatro|Add0~69_sumout ),
	.dataf(!\somaSHIFT|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[19]~17 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[19]~17 .lut_mask = 64'h0303CF8B0347CFCF;
defparam \MUXFETCH|saida_MUX[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N34
dffeas \PC|DOUT[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[19]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[19] .is_wysiwyg = "true";
defparam \PC|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N54
cyclonev_lcell_comb \somaQuatro|Add0~73 (
// Equation(s):
// \somaQuatro|Add0~73_sumout  = SUM(( \PC|DOUT [20] ) + ( GND ) + ( \somaQuatro|Add0~70  ))
// \somaQuatro|Add0~74  = CARRY(( \PC|DOUT [20] ) + ( GND ) + ( \somaQuatro|Add0~70  ))

	.dataa(gnd),
	.datab(!\PC|DOUT [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~73_sumout ),
	.cout(\somaQuatro|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~73 .extended_lut = "off";
defparam \somaQuatro|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \somaQuatro|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \somaSHIFT|Add0~73 (
// Equation(s):
// \somaSHIFT|Add0~73_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~73_sumout  ) + ( \somaSHIFT|Add0~70  ))
// \somaSHIFT|Add0~74  = CARRY(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~73_sumout  ) + ( \somaSHIFT|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\somaQuatro|Add0~73_sumout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~73_sumout ),
	.cout(\somaSHIFT|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~73 .extended_lut = "off";
defparam \somaSHIFT|Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N27
cyclonev_lcell_comb \MUXFETCH|saida_MUX[20]~18 (
// Equation(s):
// \MUXFETCH|saida_MUX[20]~18_combout  = ( \somaSHIFT|Add0~73_sumout  & ( \somaQuatro|Add0~73_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~73_sumout  & ( \somaQuatro|Add0~73_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~16_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~73_sumout  & ( !\somaQuatro|Add0~73_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~16_combout  & \ULA|Equal8~17_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~16_combout ),
	.datad(!\ULA|Equal8~17_combout ),
	.datae(!\somaSHIFT|Add0~73_sumout ),
	.dataf(!\somaQuatro|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[20]~18 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[20]~18 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N28
dffeas \PC|DOUT[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[20]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[20] .is_wysiwyg = "true";
defparam \PC|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N57
cyclonev_lcell_comb \somaQuatro|Add0~77 (
// Equation(s):
// \somaQuatro|Add0~77_sumout  = SUM(( \PC|DOUT [21] ) + ( GND ) + ( \somaQuatro|Add0~74  ))
// \somaQuatro|Add0~78  = CARRY(( \PC|DOUT [21] ) + ( GND ) + ( \somaQuatro|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~77_sumout ),
	.cout(\somaQuatro|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~77 .extended_lut = "off";
defparam \somaQuatro|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N57
cyclonev_lcell_comb \somaSHIFT|Add0~77 (
// Equation(s):
// \somaSHIFT|Add0~77_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~77_sumout  ) + ( \somaSHIFT|Add0~74  ))
// \somaSHIFT|Add0~78  = CARRY(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~77_sumout  ) + ( \somaSHIFT|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\somaQuatro|Add0~77_sumout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~77_sumout ),
	.cout(\somaSHIFT|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~77 .extended_lut = "off";
defparam \somaSHIFT|Add0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \MUXFETCH|saida_MUX[21]~19 (
// Equation(s):
// \MUXFETCH|saida_MUX[21]~19_combout  = ( \somaSHIFT|Add0~77_sumout  & ( \ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & (((\somaQuatro|Add0~77_sumout ) # (\UC|Equal7~0_combout )))) # (\UC|Equal9~0_combout  & (\ROM|memROM~15_combout )) ) ) ) # ( 
// !\somaSHIFT|Add0~77_sumout  & ( \ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & (((!\UC|Equal7~0_combout  & \somaQuatro|Add0~77_sumout )))) # (\UC|Equal9~0_combout  & (\ROM|memROM~15_combout )) ) ) ) # ( \somaSHIFT|Add0~77_sumout  & ( 
// !\ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & ((\somaQuatro|Add0~77_sumout ))) # (\UC|Equal9~0_combout  & (\ROM|memROM~15_combout )) ) ) ) # ( !\somaSHIFT|Add0~77_sumout  & ( !\ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & 
// ((\somaQuatro|Add0~77_sumout ))) # (\UC|Equal9~0_combout  & (\ROM|memROM~15_combout )) ) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\UC|Equal7~0_combout ),
	.datad(!\somaQuatro|Add0~77_sumout ),
	.datae(!\somaSHIFT|Add0~77_sumout ),
	.dataf(!\ULA|Equal8~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[21]~19 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[21]~19 .lut_mask = 64'h11DD11DD11D11DDD;
defparam \MUXFETCH|saida_MUX[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \PC|DOUT[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[21]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[21] .is_wysiwyg = "true";
defparam \PC|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N44
dffeas \PC|DOUT[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[22]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[22]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \somaQuatro|Add0~81 (
// Equation(s):
// \somaQuatro|Add0~81_sumout  = SUM(( \PC|DOUT[22]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~78  ))
// \somaQuatro|Add0~82  = CARRY(( \PC|DOUT[22]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~78  ))

	.dataa(gnd),
	.datab(!\PC|DOUT[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~81_sumout ),
	.cout(\somaQuatro|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~81 .extended_lut = "off";
defparam \somaQuatro|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \somaQuatro|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \somaSHIFT|Add0~81 (
// Equation(s):
// \somaSHIFT|Add0~81_sumout  = SUM(( \somaQuatro|Add0~81_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~78  ))
// \somaSHIFT|Add0~82  = CARRY(( \somaQuatro|Add0~81_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~78  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~81_sumout ),
	.cout(\somaSHIFT|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~81 .extended_lut = "off";
defparam \somaSHIFT|Add0~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \MUXFETCH|saida_MUX[22]~20 (
// Equation(s):
// \MUXFETCH|saida_MUX[22]~20_combout  = ( \somaSHIFT|Add0~81_sumout  & ( \somaQuatro|Add0~81_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~81_sumout  & ( \somaQuatro|Add0~81_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~17_combout ) # (!\ULA|Equal8~16_combout )))) ) ) ) # ( \somaSHIFT|Add0~81_sumout  & ( !\somaQuatro|Add0~81_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~17_combout  & \ULA|Equal8~16_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~17_combout ),
	.datad(!\ULA|Equal8~16_combout ),
	.datae(!\somaSHIFT|Add0~81_sumout ),
	.dataf(!\somaQuatro|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[22]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[22]~20 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[22]~20 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[22]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N43
dffeas \PC|DOUT[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[22]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[22] .is_wysiwyg = "true";
defparam \PC|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N3
cyclonev_lcell_comb \somaQuatro|Add0~85 (
// Equation(s):
// \somaQuatro|Add0~85_sumout  = SUM(( \PC|DOUT [23] ) + ( GND ) + ( \somaQuatro|Add0~82  ))
// \somaQuatro|Add0~86  = CARRY(( \PC|DOUT [23] ) + ( GND ) + ( \somaQuatro|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~85_sumout ),
	.cout(\somaQuatro|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~85 .extended_lut = "off";
defparam \somaQuatro|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N3
cyclonev_lcell_comb \somaSHIFT|Add0~85 (
// Equation(s):
// \somaSHIFT|Add0~85_sumout  = SUM(( \somaQuatro|Add0~85_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~82  ))
// \somaSHIFT|Add0~86  = CARRY(( \somaQuatro|Add0~85_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~82  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~85_sumout ),
	.cout(\somaSHIFT|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~85 .extended_lut = "off";
defparam \somaSHIFT|Add0~85 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \MUXFETCH|saida_MUX[23]~21 (
// Equation(s):
// \MUXFETCH|saida_MUX[23]~21_combout  = ( \somaSHIFT|Add0~85_sumout  & ( \ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & (((\somaQuatro|Add0~85_sumout ) # (\UC|Equal7~0_combout )))) # (\UC|Equal9~0_combout  & (\ROM|memROM~12_combout )) ) ) ) # ( 
// !\somaSHIFT|Add0~85_sumout  & ( \ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & (((!\UC|Equal7~0_combout  & \somaQuatro|Add0~85_sumout )))) # (\UC|Equal9~0_combout  & (\ROM|memROM~12_combout )) ) ) ) # ( \somaSHIFT|Add0~85_sumout  & ( 
// !\ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & ((\somaQuatro|Add0~85_sumout ))) # (\UC|Equal9~0_combout  & (\ROM|memROM~12_combout )) ) ) ) # ( !\somaSHIFT|Add0~85_sumout  & ( !\ULA|Equal8~14_combout  & ( (!\UC|Equal9~0_combout  & 
// ((\somaQuatro|Add0~85_sumout ))) # (\UC|Equal9~0_combout  & (\ROM|memROM~12_combout )) ) ) )

	.dataa(!\ROM|memROM~12_combout ),
	.datab(!\UC|Equal7~0_combout ),
	.datac(!\UC|Equal9~0_combout ),
	.datad(!\somaQuatro|Add0~85_sumout ),
	.datae(!\somaSHIFT|Add0~85_sumout ),
	.dataf(!\ULA|Equal8~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[23]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[23]~21 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[23]~21 .lut_mask = 64'h05F505F505C535F5;
defparam \MUXFETCH|saida_MUX[23]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N44
dffeas \PC|DOUT[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[23]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[23] .is_wysiwyg = "true";
defparam \PC|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \somaQuatro|Add0~89 (
// Equation(s):
// \somaQuatro|Add0~89_sumout  = SUM(( \PC|DOUT [24] ) + ( GND ) + ( \somaQuatro|Add0~86  ))
// \somaQuatro|Add0~90  = CARRY(( \PC|DOUT [24] ) + ( GND ) + ( \somaQuatro|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~89_sumout ),
	.cout(\somaQuatro|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~89 .extended_lut = "off";
defparam \somaQuatro|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \somaSHIFT|Add0~89 (
// Equation(s):
// \somaSHIFT|Add0~89_sumout  = SUM(( \somaQuatro|Add0~89_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~86  ))
// \somaSHIFT|Add0~90  = CARRY(( \somaQuatro|Add0~89_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~86  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~89_sumout ),
	.cout(\somaSHIFT|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~89 .extended_lut = "off";
defparam \somaSHIFT|Add0~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \MUXFETCH|saida_MUX[24]~22 (
// Equation(s):
// \MUXFETCH|saida_MUX[24]~22_combout  = ( \somaSHIFT|Add0~89_sumout  & ( \somaQuatro|Add0~89_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~89_sumout  & ( \somaQuatro|Add0~89_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~16_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~89_sumout  & ( !\somaQuatro|Add0~89_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~16_combout  & \ULA|Equal8~17_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~16_combout ),
	.datad(!\ULA|Equal8~17_combout ),
	.datae(!\somaSHIFT|Add0~89_sumout ),
	.dataf(!\somaQuatro|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[24]~22 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[24]~22 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N37
dffeas \PC|DOUT[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[24]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[24] .is_wysiwyg = "true";
defparam \PC|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N9
cyclonev_lcell_comb \somaQuatro|Add0~93 (
// Equation(s):
// \somaQuatro|Add0~93_sumout  = SUM(( \PC|DOUT [25] ) + ( GND ) + ( \somaQuatro|Add0~90  ))
// \somaQuatro|Add0~94  = CARRY(( \PC|DOUT [25] ) + ( GND ) + ( \somaQuatro|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~93_sumout ),
	.cout(\somaQuatro|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~93 .extended_lut = "off";
defparam \somaQuatro|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N9
cyclonev_lcell_comb \somaSHIFT|Add0~93 (
// Equation(s):
// \somaSHIFT|Add0~93_sumout  = SUM(( \somaQuatro|Add0~93_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~90  ))
// \somaSHIFT|Add0~94  = CARRY(( \somaQuatro|Add0~93_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~90  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~93_sumout ),
	.cout(\somaSHIFT|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~93 .extended_lut = "off";
defparam \somaSHIFT|Add0~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \MUXFETCH|saida_MUX[25]~23 (
// Equation(s):
// \MUXFETCH|saida_MUX[25]~23_combout  = ( \somaSHIFT|Add0~93_sumout  & ( \somaQuatro|Add0~93_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~93_sumout  & ( \somaQuatro|Add0~93_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~16_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~93_sumout  & ( !\somaQuatro|Add0~93_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~16_combout  & \ULA|Equal8~17_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~16_combout ),
	.datad(!\ULA|Equal8~17_combout ),
	.datae(!\somaSHIFT|Add0~93_sumout ),
	.dataf(!\somaQuatro|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[25]~23 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[25]~23 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \PC|DOUT[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[25]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[25] .is_wysiwyg = "true";
defparam \PC|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N32
dffeas \PC|DOUT[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[26]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[26]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \somaQuatro|Add0~97 (
// Equation(s):
// \somaQuatro|Add0~97_sumout  = SUM(( \PC|DOUT[26]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~94  ))
// \somaQuatro|Add0~98  = CARRY(( \PC|DOUT[26]~DUPLICATE_q  ) + ( GND ) + ( \somaQuatro|Add0~94  ))

	.dataa(gnd),
	.datab(!\PC|DOUT[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~97_sumout ),
	.cout(\somaQuatro|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~97 .extended_lut = "off";
defparam \somaQuatro|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \somaQuatro|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \somaSHIFT|Add0~97 (
// Equation(s):
// \somaSHIFT|Add0~97_sumout  = SUM(( \somaQuatro|Add0~97_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~94  ))
// \somaSHIFT|Add0~98  = CARRY(( \somaQuatro|Add0~97_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~94  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~97_sumout ),
	.cout(\somaSHIFT|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~97 .extended_lut = "off";
defparam \somaSHIFT|Add0~97 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \MUXFETCH|saida_MUX[26]~24 (
// Equation(s):
// \MUXFETCH|saida_MUX[26]~24_combout  = ( \somaQuatro|Add0~97_sumout  & ( \somaSHIFT|Add0~97_sumout  & ( (!\UC|Equal9~0_combout ) # (\ROM|memROM~13_combout ) ) ) ) # ( !\somaQuatro|Add0~97_sumout  & ( \somaSHIFT|Add0~97_sumout  & ( (!\UC|Equal9~0_combout  & 
// (\UC|Equal7~0_combout  & (\ULA|Equal8~14_combout ))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~13_combout )))) ) ) ) # ( \somaQuatro|Add0~97_sumout  & ( !\somaSHIFT|Add0~97_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) # 
// ((!\ULA|Equal8~14_combout )))) # (\UC|Equal9~0_combout  & (((\ROM|memROM~13_combout )))) ) ) ) # ( !\somaQuatro|Add0~97_sumout  & ( !\somaSHIFT|Add0~97_sumout  & ( (\UC|Equal9~0_combout  & \ROM|memROM~13_combout ) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~14_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(!\somaQuatro|Add0~97_sumout ),
	.dataf(!\somaSHIFT|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[26]~24 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[26]~24 .lut_mask = 64'h0033C8FB0437CCFF;
defparam \MUXFETCH|saida_MUX[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \PC|DOUT[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[26]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[26] .is_wysiwyg = "true";
defparam \PC|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N34
dffeas \PC|DOUT[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[27]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[27] .is_wysiwyg = "true";
defparam \PC|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N15
cyclonev_lcell_comb \somaQuatro|Add0~101 (
// Equation(s):
// \somaQuatro|Add0~101_sumout  = SUM(( \PC|DOUT [27] ) + ( GND ) + ( \somaQuatro|Add0~98  ))
// \somaQuatro|Add0~102  = CARRY(( \PC|DOUT [27] ) + ( GND ) + ( \somaQuatro|Add0~98  ))

	.dataa(!\PC|DOUT [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~101_sumout ),
	.cout(\somaQuatro|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~101 .extended_lut = "off";
defparam \somaQuatro|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \somaQuatro|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N15
cyclonev_lcell_comb \somaSHIFT|Add0~101 (
// Equation(s):
// \somaSHIFT|Add0~101_sumout  = SUM(( \somaQuatro|Add0~101_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~98  ))
// \somaSHIFT|Add0~102  = CARRY(( \somaQuatro|Add0~101_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~98  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~101_sumout ),
	.cout(\somaSHIFT|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~101 .extended_lut = "off";
defparam \somaSHIFT|Add0~101 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N33
cyclonev_lcell_comb \MUXFETCH|saida_MUX[27]~25 (
// Equation(s):
// \MUXFETCH|saida_MUX[27]~25_combout  = ( \somaSHIFT|Add0~101_sumout  & ( \somaQuatro|Add0~101_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~101_sumout  & ( \somaQuatro|Add0~101_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) 
// # ((!\ULA|Equal8~16_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~101_sumout  & ( !\somaQuatro|Add0~101_sumout  & ( (!\UC|Equal9~0_combout  & (\UC|Equal7~0_combout  & (\ULA|Equal8~16_combout  & \ULA|Equal8~17_combout ))) ) ) )

	.dataa(!\UC|Equal9~0_combout ),
	.datab(!\UC|Equal7~0_combout ),
	.datac(!\ULA|Equal8~16_combout ),
	.datad(!\ULA|Equal8~17_combout ),
	.datae(!\somaSHIFT|Add0~101_sumout ),
	.dataf(!\somaQuatro|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[27]~25 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[27]~25 .lut_mask = 64'h00000002AAA8AAAA;
defparam \MUXFETCH|saida_MUX[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N35
dffeas \PC|DOUT[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[27]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[27]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \somaQuatro|Add0~105 (
// Equation(s):
// \somaQuatro|Add0~105_sumout  = SUM(( \PC|DOUT [28] ) + ( GND ) + ( \somaQuatro|Add0~102  ))
// \somaQuatro|Add0~106  = CARRY(( \PC|DOUT [28] ) + ( GND ) + ( \somaQuatro|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~105_sumout ),
	.cout(\somaQuatro|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~105 .extended_lut = "off";
defparam \somaQuatro|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N18
cyclonev_lcell_comb \somaSHIFT|Add0~105 (
// Equation(s):
// \somaSHIFT|Add0~105_sumout  = SUM(( \somaQuatro|Add0~105_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~102  ))
// \somaSHIFT|Add0~106  = CARRY(( \somaQuatro|Add0~105_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~102  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~105_sumout ),
	.cout(\somaSHIFT|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~105 .extended_lut = "off";
defparam \somaSHIFT|Add0~105 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N51
cyclonev_lcell_comb \MUXFETCH|saida_MUX[28]~26 (
// Equation(s):
// \MUXFETCH|saida_MUX[28]~26_combout  = ( \somaSHIFT|Add0~105_sumout  & ( \somaQuatro|Add0~105_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~105_sumout  & ( \somaQuatro|Add0~105_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) 
// # ((!\ULA|Equal8~17_combout ) # (!\ULA|Equal8~16_combout )))) ) ) ) # ( \somaSHIFT|Add0~105_sumout  & ( !\somaQuatro|Add0~105_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~17_combout  & \ULA|Equal8~16_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~17_combout ),
	.datad(!\ULA|Equal8~16_combout ),
	.datae(!\somaSHIFT|Add0~105_sumout ),
	.dataf(!\somaQuatro|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[28]~26 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[28]~26 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N52
dffeas \PC|DOUT[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[28]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[28] .is_wysiwyg = "true";
defparam \PC|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N21
cyclonev_lcell_comb \somaQuatro|Add0~109 (
// Equation(s):
// \somaQuatro|Add0~109_sumout  = SUM(( \PC|DOUT [29] ) + ( GND ) + ( \somaQuatro|Add0~106  ))
// \somaQuatro|Add0~110  = CARRY(( \PC|DOUT [29] ) + ( GND ) + ( \somaQuatro|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~109_sumout ),
	.cout(\somaQuatro|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~109 .extended_lut = "off";
defparam \somaQuatro|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N21
cyclonev_lcell_comb \somaSHIFT|Add0~109 (
// Equation(s):
// \somaSHIFT|Add0~109_sumout  = SUM(( \somaQuatro|Add0~109_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~106  ))
// \somaSHIFT|Add0~110  = CARRY(( \somaQuatro|Add0~109_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~106  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~109_sumout ),
	.cout(\somaSHIFT|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~109 .extended_lut = "off";
defparam \somaSHIFT|Add0~109 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N3
cyclonev_lcell_comb \MUXFETCH|saida_MUX[29]~27 (
// Equation(s):
// \MUXFETCH|saida_MUX[29]~27_combout  = ( \somaSHIFT|Add0~109_sumout  & ( \somaQuatro|Add0~109_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~109_sumout  & ( \somaQuatro|Add0~109_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) 
// # ((!\ULA|Equal8~16_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~109_sumout  & ( !\somaQuatro|Add0~109_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~16_combout  & \ULA|Equal8~17_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~16_combout ),
	.datad(!\ULA|Equal8~17_combout ),
	.datae(!\somaSHIFT|Add0~109_sumout ),
	.dataf(!\somaQuatro|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[29]~27 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[29]~27 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \PC|DOUT[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[29]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[29] .is_wysiwyg = "true";
defparam \PC|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \somaQuatro|Add0~113 (
// Equation(s):
// \somaQuatro|Add0~113_sumout  = SUM(( \PC|DOUT [30] ) + ( GND ) + ( \somaQuatro|Add0~110  ))
// \somaQuatro|Add0~114  = CARRY(( \PC|DOUT [30] ) + ( GND ) + ( \somaQuatro|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~113_sumout ),
	.cout(\somaQuatro|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~113 .extended_lut = "off";
defparam \somaQuatro|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \somaSHIFT|Add0~113 (
// Equation(s):
// \somaSHIFT|Add0~113_sumout  = SUM(( \somaQuatro|Add0~113_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~110  ))
// \somaSHIFT|Add0~114  = CARRY(( \somaQuatro|Add0~113_sumout  ) + ( \ROM|memROM~10_combout  ) + ( \somaSHIFT|Add0~110  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~113_sumout ),
	.cout(\somaSHIFT|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~113 .extended_lut = "off";
defparam \somaSHIFT|Add0~113 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \MUXFETCH|saida_MUX[30]~28 (
// Equation(s):
// \MUXFETCH|saida_MUX[30]~28_combout  = ( \ULA|Equal8~17_combout  & ( \ULA|Equal8~16_combout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout  & (\somaQuatro|Add0~113_sumout )) # (\UC|Equal7~0_combout  & ((\somaSHIFT|Add0~113_sumout ))))) ) ) ) # ( 
// !\ULA|Equal8~17_combout  & ( \ULA|Equal8~16_combout  & ( (!\UC|Equal9~0_combout  & \somaQuatro|Add0~113_sumout ) ) ) ) # ( \ULA|Equal8~17_combout  & ( !\ULA|Equal8~16_combout  & ( (!\UC|Equal9~0_combout  & \somaQuatro|Add0~113_sumout ) ) ) ) # ( 
// !\ULA|Equal8~17_combout  & ( !\ULA|Equal8~16_combout  & ( (!\UC|Equal9~0_combout  & \somaQuatro|Add0~113_sumout ) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\somaQuatro|Add0~113_sumout ),
	.datad(!\somaSHIFT|Add0~113_sumout ),
	.datae(!\ULA|Equal8~17_combout ),
	.dataf(!\ULA|Equal8~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[30]~28 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[30]~28 .lut_mask = 64'h0C0C0C0C0C0C084C;
defparam \MUXFETCH|saida_MUX[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \PC|DOUT[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[30]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[30] .is_wysiwyg = "true";
defparam \PC|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N27
cyclonev_lcell_comb \somaQuatro|Add0~117 (
// Equation(s):
// \somaQuatro|Add0~117_sumout  = SUM(( \PC|DOUT [31] ) + ( GND ) + ( \somaQuatro|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~117 .extended_lut = "off";
defparam \somaQuatro|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N27
cyclonev_lcell_comb \somaSHIFT|Add0~117 (
// Equation(s):
// \somaSHIFT|Add0~117_sumout  = SUM(( \ROM|memROM~10_combout  ) + ( \somaQuatro|Add0~117_sumout  ) + ( \somaSHIFT|Add0~114  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(!\somaQuatro|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~117 .extended_lut = "off";
defparam \somaSHIFT|Add0~117 .lut_mask = 64'h0000F0F000003333;
defparam \somaSHIFT|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N45
cyclonev_lcell_comb \MUXFETCH|saida_MUX[31]~29 (
// Equation(s):
// \MUXFETCH|saida_MUX[31]~29_combout  = ( \somaSHIFT|Add0~117_sumout  & ( \somaQuatro|Add0~117_sumout  & ( !\UC|Equal9~0_combout  ) ) ) # ( !\somaSHIFT|Add0~117_sumout  & ( \somaQuatro|Add0~117_sumout  & ( (!\UC|Equal9~0_combout  & ((!\UC|Equal7~0_combout ) 
// # ((!\ULA|Equal8~16_combout ) # (!\ULA|Equal8~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~117_sumout  & ( !\somaQuatro|Add0~117_sumout  & ( (\UC|Equal7~0_combout  & (!\UC|Equal9~0_combout  & (\ULA|Equal8~16_combout  & \ULA|Equal8~17_combout ))) ) ) )

	.dataa(!\UC|Equal7~0_combout ),
	.datab(!\UC|Equal9~0_combout ),
	.datac(!\ULA|Equal8~16_combout ),
	.datad(!\ULA|Equal8~17_combout ),
	.datae(!\somaSHIFT|Add0~117_sumout ),
	.dataf(!\somaQuatro|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[31]~29 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[31]~29 .lut_mask = 64'h00000004CCC8CCCC;
defparam \MUXFETCH|saida_MUX[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N47
dffeas \PC|DOUT[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[31]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[31] .is_wysiwyg = "true";
defparam \PC|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N24
cyclonev_lcell_comb \ULA|Equal8~15 (
// Equation(s):
// \ULA|Equal8~15_combout  = ( \ULA|saida[31]~93_combout  & ( (!\ULA|saida[31]~92_combout  & (!\ulaUC|ulaOp[1]~2_combout  & (\ULA|Equal8~12_combout  & \ULA|Equal8~11_combout ))) ) ) # ( !\ULA|saida[31]~93_combout  & ( (\ULA|Equal8~12_combout  & 
// (\ULA|Equal8~11_combout  & ((!\ULA|saida[31]~92_combout ) # (\ulaUC|ulaOp[1]~2_combout )))) ) )

	.dataa(!\ULA|saida[31]~92_combout ),
	.datab(!\ulaUC|ulaOp[1]~2_combout ),
	.datac(!\ULA|Equal8~12_combout ),
	.datad(!\ULA|Equal8~11_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[31]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal8~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal8~15 .extended_lut = "off";
defparam \ULA|Equal8~15 .lut_mask = 64'h000B000B00080008;
defparam \ULA|Equal8~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N51
cyclonev_lcell_comb andCONTROLEZEROSignal(
// Equation(s):
// \andCONTROLEZEROSignal~combout  = ( \ULA|Equal8~15_combout  & ( \UC|Equal7~0_combout  & ( (\ULA|Equal8~5_combout  & (\ULA|Equal8~2_combout  & (\ULA|Equal8~9_combout  & \ULA|Equal8~7_combout ))) ) ) )

	.dataa(!\ULA|Equal8~5_combout ),
	.datab(!\ULA|Equal8~2_combout ),
	.datac(!\ULA|Equal8~9_combout ),
	.datad(!\ULA|Equal8~7_combout ),
	.datae(!\ULA|Equal8~15_combout ),
	.dataf(!\UC|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam andCONTROLEZEROSignal.extended_lut = "off";
defparam andCONTROLEZEROSignal.lut_mask = 64'h0000000000000001;
defparam andCONTROLEZEROSignal.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
