<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Aug  6 20:08:44 2023" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="spartan7" BOARD="xilinx.com:sp701:part0:1.0" DEVICE="7s100" NAME="design_1" PACKAGE="fgga676" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Cr_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Y_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="ap_rst"/>
        <CONNECTION INSTANCE="Cr_0" PORT="ap_rst"/>
        <CONNECTION INSTANCE="Y_0" PORT="ap_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="R" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_R">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="R"/>
        <CONNECTION INSTANCE="Cr_0" PORT="R"/>
        <CONNECTION INSTANCE="Y_0" PORT="R"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="G" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_G">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="G"/>
        <CONNECTION INSTANCE="Cr_0" PORT="G"/>
        <CONNECTION INSTANCE="Y_0" PORT="G"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="B"/>
        <CONNECTION INSTANCE="Cr_0" PORT="B"/>
        <CONNECTION INSTANCE="Y_0" PORT="B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ap_return" RIGHT="0" SIGIS="data" SIGNAME="Y_0_ap_return">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Y_0" PORT="ap_return"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ap_return_1" RIGHT="0" SIGIS="data" SIGNAME="Cb_0_ap_return">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="ap_return"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ap_return_2" RIGHT="0" SIGIS="data" SIGNAME="Cr_0_ap_return">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cr_0" PORT="ap_return"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_start" SIGIS="undef" SIGNAME="Y_0_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Y_0" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_done" SIGIS="undef" SIGNAME="Y_0_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Y_0" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_idle" SIGIS="undef" SIGNAME="Y_0_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Y_0" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_ready" SIGIS="undef" SIGNAME="Y_0_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Y_0" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_1_start" SIGIS="undef" SIGNAME="Cb_0_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_1_done" SIGIS="undef" SIGNAME="Cb_0_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_1_idle" SIGIS="undef" SIGNAME="Cb_0_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_1_ready" SIGIS="undef" SIGNAME="Cb_0_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cb_0" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_2_start" SIGIS="undef" SIGNAME="Cr_0_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cr_0" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_2_done" SIGIS="undef" SIGNAME="Cr_0_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cr_0" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_2_idle" SIGIS="undef" SIGNAME="Cr_0_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cr_0" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_2_ready" SIGIS="undef" SIGNAME="Cr_0_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Cr_0" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_start"/>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_done"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_idle"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_ready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_1" NAME="ap_ctrl_1" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_1_start"/>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_1_done"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_1_idle"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_1_ready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_2" NAME="ap_ctrl_2" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_2_start"/>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_2_done"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_2_idle"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_2_ready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2113151632" FULLNAME="/Cb_0" HWVERSION="1.0" INSTANCE="Cb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Cb" VLNV="xilinx.com:hls:Cb:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Cb_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="26"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="Cb_0_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_1_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="Cb_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_1_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="Cb_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_1_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="Cb_0_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_1_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ap_return" RIGHT="0" SIGIS="data" SIGNAME="Cb_0_ap_return">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_return_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="R" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="G" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_1" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113151635" FULLNAME="/Cr_0" HWVERSION="1.0" INSTANCE="Cr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Cr" VLNV="xilinx.com:hls:Cr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Cr_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="26"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="Cr_0_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_2_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="Cr_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_2_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="Cr_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_2_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="Cr_0_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_2_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ap_return" RIGHT="0" SIGIS="data" SIGNAME="Cr_0_ap_return">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_return_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="R" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="G" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_2" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113151623" FULLNAME="/Y_0" HWVERSION="1.0" INSTANCE="Y_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Y" VLNV="xilinx.com:hls:Y:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Y_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="26"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="Y_0_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="Y_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="Y_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="Y_0_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ap_return" RIGHT="0" SIGIS="data" SIGNAME="Y_0_ap_return">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_return"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="R" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="G" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
