

================================================================
== Vitis HLS Report for 'read_A_FT0'
================================================================
* Date:           Thu Jan  2 03:28:30 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  2.797 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      391|  4.545 ns|  1.777 us|    1|  391|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_A_FT0_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_401_2_fu_82  |read_A_FT0_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_401_2  |      390|      390|  1.773 us|  1.773 us|  390|  390|       no|
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|      986|     7201|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       23|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      990|     7238|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |                             Instance                            |                         Module                        | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |grp_read_A_FT0_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_401_2_fu_82  |read_A_FT0_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_401_2  |        0|   0|  986|  7201|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                            |                                                       |        0|   0|  986|  7201|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln397_fu_142_p2             |      icmp|   0|  0|  12|           5|           5|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  14|           6|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |fifo_A_from_off_chip_to_S1_read  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  23|          5|    2|          5|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                     |  2|   0|    2|          0|
    |grp_read_A_FT0_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_401_2_fu_82_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln397_reg_148                                                            |  1|   0|    1|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         |  4|   0|    4|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                  read_A_FT0|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                  read_A_FT0|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                  read_A_FT0|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                  read_A_FT0|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                  read_A_FT0|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                  read_A_FT0|  return value|
|A_0_0_address0                             |  out|    7|   ap_memory|                       A_0_0|         array|
|A_0_0_ce0                                  |  out|    1|   ap_memory|                       A_0_0|         array|
|A_0_0_we0                                  |  out|    1|   ap_memory|                       A_0_0|         array|
|A_0_0_d0                                   |  out|   32|   ap_memory|                       A_0_0|         array|
|A_0_0_address1                             |  out|    7|   ap_memory|                       A_0_0|         array|
|A_0_0_ce1                                  |  out|    1|   ap_memory|                       A_0_0|         array|
|A_0_0_we1                                  |  out|    1|   ap_memory|                       A_0_0|         array|
|A_0_0_d1                                   |  out|   32|   ap_memory|                       A_0_0|         array|
|A_0_1_address0                             |  out|    7|   ap_memory|                       A_0_1|         array|
|A_0_1_ce0                                  |  out|    1|   ap_memory|                       A_0_1|         array|
|A_0_1_we0                                  |  out|    1|   ap_memory|                       A_0_1|         array|
|A_0_1_d0                                   |  out|   32|   ap_memory|                       A_0_1|         array|
|A_0_1_address1                             |  out|    7|   ap_memory|                       A_0_1|         array|
|A_0_1_ce1                                  |  out|    1|   ap_memory|                       A_0_1|         array|
|A_0_1_we1                                  |  out|    1|   ap_memory|                       A_0_1|         array|
|A_0_1_d1                                   |  out|   32|   ap_memory|                       A_0_1|         array|
|A_0_2_address0                             |  out|    7|   ap_memory|                       A_0_2|         array|
|A_0_2_ce0                                  |  out|    1|   ap_memory|                       A_0_2|         array|
|A_0_2_we0                                  |  out|    1|   ap_memory|                       A_0_2|         array|
|A_0_2_d0                                   |  out|   32|   ap_memory|                       A_0_2|         array|
|A_0_2_address1                             |  out|    7|   ap_memory|                       A_0_2|         array|
|A_0_2_ce1                                  |  out|    1|   ap_memory|                       A_0_2|         array|
|A_0_2_we1                                  |  out|    1|   ap_memory|                       A_0_2|         array|
|A_0_2_d1                                   |  out|   32|   ap_memory|                       A_0_2|         array|
|A_1_0_address0                             |  out|    7|   ap_memory|                       A_1_0|         array|
|A_1_0_ce0                                  |  out|    1|   ap_memory|                       A_1_0|         array|
|A_1_0_we0                                  |  out|    1|   ap_memory|                       A_1_0|         array|
|A_1_0_d0                                   |  out|   32|   ap_memory|                       A_1_0|         array|
|A_1_0_address1                             |  out|    7|   ap_memory|                       A_1_0|         array|
|A_1_0_ce1                                  |  out|    1|   ap_memory|                       A_1_0|         array|
|A_1_0_we1                                  |  out|    1|   ap_memory|                       A_1_0|         array|
|A_1_0_d1                                   |  out|   32|   ap_memory|                       A_1_0|         array|
|A_1_1_address0                             |  out|    7|   ap_memory|                       A_1_1|         array|
|A_1_1_ce0                                  |  out|    1|   ap_memory|                       A_1_1|         array|
|A_1_1_we0                                  |  out|    1|   ap_memory|                       A_1_1|         array|
|A_1_1_d0                                   |  out|   32|   ap_memory|                       A_1_1|         array|
|A_1_1_address1                             |  out|    7|   ap_memory|                       A_1_1|         array|
|A_1_1_ce1                                  |  out|    1|   ap_memory|                       A_1_1|         array|
|A_1_1_we1                                  |  out|    1|   ap_memory|                       A_1_1|         array|
|A_1_1_d1                                   |  out|   32|   ap_memory|                       A_1_1|         array|
|A_1_2_address0                             |  out|    7|   ap_memory|                       A_1_2|         array|
|A_1_2_ce0                                  |  out|    1|   ap_memory|                       A_1_2|         array|
|A_1_2_we0                                  |  out|    1|   ap_memory|                       A_1_2|         array|
|A_1_2_d0                                   |  out|   32|   ap_memory|                       A_1_2|         array|
|A_1_2_address1                             |  out|    7|   ap_memory|                       A_1_2|         array|
|A_1_2_ce1                                  |  out|    1|   ap_memory|                       A_1_2|         array|
|A_1_2_we1                                  |  out|    1|   ap_memory|                       A_1_2|         array|
|A_1_2_d1                                   |  out|   32|   ap_memory|                       A_1_2|         array|
|A_2_0_address0                             |  out|    7|   ap_memory|                       A_2_0|         array|
|A_2_0_ce0                                  |  out|    1|   ap_memory|                       A_2_0|         array|
|A_2_0_we0                                  |  out|    1|   ap_memory|                       A_2_0|         array|
|A_2_0_d0                                   |  out|   32|   ap_memory|                       A_2_0|         array|
|A_2_0_address1                             |  out|    7|   ap_memory|                       A_2_0|         array|
|A_2_0_ce1                                  |  out|    1|   ap_memory|                       A_2_0|         array|
|A_2_0_we1                                  |  out|    1|   ap_memory|                       A_2_0|         array|
|A_2_0_d1                                   |  out|   32|   ap_memory|                       A_2_0|         array|
|A_2_1_address0                             |  out|    7|   ap_memory|                       A_2_1|         array|
|A_2_1_ce0                                  |  out|    1|   ap_memory|                       A_2_1|         array|
|A_2_1_we0                                  |  out|    1|   ap_memory|                       A_2_1|         array|
|A_2_1_d0                                   |  out|   32|   ap_memory|                       A_2_1|         array|
|A_2_1_address1                             |  out|    7|   ap_memory|                       A_2_1|         array|
|A_2_1_ce1                                  |  out|    1|   ap_memory|                       A_2_1|         array|
|A_2_1_we1                                  |  out|    1|   ap_memory|                       A_2_1|         array|
|A_2_1_d1                                   |  out|   32|   ap_memory|                       A_2_1|         array|
|A_2_2_address0                             |  out|    7|   ap_memory|                       A_2_2|         array|
|A_2_2_ce0                                  |  out|    1|   ap_memory|                       A_2_2|         array|
|A_2_2_we0                                  |  out|    1|   ap_memory|                       A_2_2|         array|
|A_2_2_d0                                   |  out|   32|   ap_memory|                       A_2_2|         array|
|A_2_2_address1                             |  out|    7|   ap_memory|                       A_2_2|         array|
|A_2_2_ce1                                  |  out|    1|   ap_memory|                       A_2_2|         array|
|A_2_2_we1                                  |  out|    1|   ap_memory|                       A_2_2|         array|
|A_2_2_d1                                   |  out|   32|   ap_memory|                       A_2_2|         array|
|A_3_0_address0                             |  out|    7|   ap_memory|                       A_3_0|         array|
|A_3_0_ce0                                  |  out|    1|   ap_memory|                       A_3_0|         array|
|A_3_0_we0                                  |  out|    1|   ap_memory|                       A_3_0|         array|
|A_3_0_d0                                   |  out|   32|   ap_memory|                       A_3_0|         array|
|A_3_0_address1                             |  out|    7|   ap_memory|                       A_3_0|         array|
|A_3_0_ce1                                  |  out|    1|   ap_memory|                       A_3_0|         array|
|A_3_0_we1                                  |  out|    1|   ap_memory|                       A_3_0|         array|
|A_3_0_d1                                   |  out|   32|   ap_memory|                       A_3_0|         array|
|A_3_1_address0                             |  out|    7|   ap_memory|                       A_3_1|         array|
|A_3_1_ce0                                  |  out|    1|   ap_memory|                       A_3_1|         array|
|A_3_1_we0                                  |  out|    1|   ap_memory|                       A_3_1|         array|
|A_3_1_d0                                   |  out|   32|   ap_memory|                       A_3_1|         array|
|A_3_1_address1                             |  out|    7|   ap_memory|                       A_3_1|         array|
|A_3_1_ce1                                  |  out|    1|   ap_memory|                       A_3_1|         array|
|A_3_1_we1                                  |  out|    1|   ap_memory|                       A_3_1|         array|
|A_3_1_d1                                   |  out|   32|   ap_memory|                       A_3_1|         array|
|A_3_2_address0                             |  out|    7|   ap_memory|                       A_3_2|         array|
|A_3_2_ce0                                  |  out|    1|   ap_memory|                       A_3_2|         array|
|A_3_2_we0                                  |  out|    1|   ap_memory|                       A_3_2|         array|
|A_3_2_d0                                   |  out|   32|   ap_memory|                       A_3_2|         array|
|A_3_2_address1                             |  out|    7|   ap_memory|                       A_3_2|         array|
|A_3_2_ce1                                  |  out|    1|   ap_memory|                       A_3_2|         array|
|A_3_2_we1                                  |  out|    1|   ap_memory|                       A_3_2|         array|
|A_3_2_d1                                   |  out|   32|   ap_memory|                       A_3_2|         array|
|A_4_0_address0                             |  out|    7|   ap_memory|                       A_4_0|         array|
|A_4_0_ce0                                  |  out|    1|   ap_memory|                       A_4_0|         array|
|A_4_0_we0                                  |  out|    1|   ap_memory|                       A_4_0|         array|
|A_4_0_d0                                   |  out|   32|   ap_memory|                       A_4_0|         array|
|A_4_0_address1                             |  out|    7|   ap_memory|                       A_4_0|         array|
|A_4_0_ce1                                  |  out|    1|   ap_memory|                       A_4_0|         array|
|A_4_0_we1                                  |  out|    1|   ap_memory|                       A_4_0|         array|
|A_4_0_d1                                   |  out|   32|   ap_memory|                       A_4_0|         array|
|A_4_1_address0                             |  out|    7|   ap_memory|                       A_4_1|         array|
|A_4_1_ce0                                  |  out|    1|   ap_memory|                       A_4_1|         array|
|A_4_1_we0                                  |  out|    1|   ap_memory|                       A_4_1|         array|
|A_4_1_d0                                   |  out|   32|   ap_memory|                       A_4_1|         array|
|A_4_1_address1                             |  out|    7|   ap_memory|                       A_4_1|         array|
|A_4_1_ce1                                  |  out|    1|   ap_memory|                       A_4_1|         array|
|A_4_1_we1                                  |  out|    1|   ap_memory|                       A_4_1|         array|
|A_4_1_d1                                   |  out|   32|   ap_memory|                       A_4_1|         array|
|A_4_2_address0                             |  out|    7|   ap_memory|                       A_4_2|         array|
|A_4_2_ce0                                  |  out|    1|   ap_memory|                       A_4_2|         array|
|A_4_2_we0                                  |  out|    1|   ap_memory|                       A_4_2|         array|
|A_4_2_d0                                   |  out|   32|   ap_memory|                       A_4_2|         array|
|A_4_2_address1                             |  out|    7|   ap_memory|                       A_4_2|         array|
|A_4_2_ce1                                  |  out|    1|   ap_memory|                       A_4_2|         array|
|A_4_2_we1                                  |  out|    1|   ap_memory|                       A_4_2|         array|
|A_4_2_d1                                   |  out|   32|   ap_memory|                       A_4_2|         array|
|A_5_0_address0                             |  out|    7|   ap_memory|                       A_5_0|         array|
|A_5_0_ce0                                  |  out|    1|   ap_memory|                       A_5_0|         array|
|A_5_0_we0                                  |  out|    1|   ap_memory|                       A_5_0|         array|
|A_5_0_d0                                   |  out|   32|   ap_memory|                       A_5_0|         array|
|A_5_0_address1                             |  out|    7|   ap_memory|                       A_5_0|         array|
|A_5_0_ce1                                  |  out|    1|   ap_memory|                       A_5_0|         array|
|A_5_0_we1                                  |  out|    1|   ap_memory|                       A_5_0|         array|
|A_5_0_d1                                   |  out|   32|   ap_memory|                       A_5_0|         array|
|A_5_1_address0                             |  out|    7|   ap_memory|                       A_5_1|         array|
|A_5_1_ce0                                  |  out|    1|   ap_memory|                       A_5_1|         array|
|A_5_1_we0                                  |  out|    1|   ap_memory|                       A_5_1|         array|
|A_5_1_d0                                   |  out|   32|   ap_memory|                       A_5_1|         array|
|A_5_1_address1                             |  out|    7|   ap_memory|                       A_5_1|         array|
|A_5_1_ce1                                  |  out|    1|   ap_memory|                       A_5_1|         array|
|A_5_1_we1                                  |  out|    1|   ap_memory|                       A_5_1|         array|
|A_5_1_d1                                   |  out|   32|   ap_memory|                       A_5_1|         array|
|A_5_2_address0                             |  out|    7|   ap_memory|                       A_5_2|         array|
|A_5_2_ce0                                  |  out|    1|   ap_memory|                       A_5_2|         array|
|A_5_2_we0                                  |  out|    1|   ap_memory|                       A_5_2|         array|
|A_5_2_d0                                   |  out|   32|   ap_memory|                       A_5_2|         array|
|A_5_2_address1                             |  out|    7|   ap_memory|                       A_5_2|         array|
|A_5_2_ce1                                  |  out|    1|   ap_memory|                       A_5_2|         array|
|A_5_2_we1                                  |  out|    1|   ap_memory|                       A_5_2|         array|
|A_5_2_d1                                   |  out|   32|   ap_memory|                       A_5_2|         array|
|A_6_0_address0                             |  out|    7|   ap_memory|                       A_6_0|         array|
|A_6_0_ce0                                  |  out|    1|   ap_memory|                       A_6_0|         array|
|A_6_0_we0                                  |  out|    1|   ap_memory|                       A_6_0|         array|
|A_6_0_d0                                   |  out|   32|   ap_memory|                       A_6_0|         array|
|A_6_0_address1                             |  out|    7|   ap_memory|                       A_6_0|         array|
|A_6_0_ce1                                  |  out|    1|   ap_memory|                       A_6_0|         array|
|A_6_0_we1                                  |  out|    1|   ap_memory|                       A_6_0|         array|
|A_6_0_d1                                   |  out|   32|   ap_memory|                       A_6_0|         array|
|A_6_1_address0                             |  out|    7|   ap_memory|                       A_6_1|         array|
|A_6_1_ce0                                  |  out|    1|   ap_memory|                       A_6_1|         array|
|A_6_1_we0                                  |  out|    1|   ap_memory|                       A_6_1|         array|
|A_6_1_d0                                   |  out|   32|   ap_memory|                       A_6_1|         array|
|A_6_1_address1                             |  out|    7|   ap_memory|                       A_6_1|         array|
|A_6_1_ce1                                  |  out|    1|   ap_memory|                       A_6_1|         array|
|A_6_1_we1                                  |  out|    1|   ap_memory|                       A_6_1|         array|
|A_6_1_d1                                   |  out|   32|   ap_memory|                       A_6_1|         array|
|A_6_2_address0                             |  out|    7|   ap_memory|                       A_6_2|         array|
|A_6_2_ce0                                  |  out|    1|   ap_memory|                       A_6_2|         array|
|A_6_2_we0                                  |  out|    1|   ap_memory|                       A_6_2|         array|
|A_6_2_d0                                   |  out|   32|   ap_memory|                       A_6_2|         array|
|A_6_2_address1                             |  out|    7|   ap_memory|                       A_6_2|         array|
|A_6_2_ce1                                  |  out|    1|   ap_memory|                       A_6_2|         array|
|A_6_2_we1                                  |  out|    1|   ap_memory|                       A_6_2|         array|
|A_6_2_d1                                   |  out|   32|   ap_memory|                       A_6_2|         array|
|A_7_0_address0                             |  out|    7|   ap_memory|                       A_7_0|         array|
|A_7_0_ce0                                  |  out|    1|   ap_memory|                       A_7_0|         array|
|A_7_0_we0                                  |  out|    1|   ap_memory|                       A_7_0|         array|
|A_7_0_d0                                   |  out|   32|   ap_memory|                       A_7_0|         array|
|A_7_0_address1                             |  out|    7|   ap_memory|                       A_7_0|         array|
|A_7_0_ce1                                  |  out|    1|   ap_memory|                       A_7_0|         array|
|A_7_0_we1                                  |  out|    1|   ap_memory|                       A_7_0|         array|
|A_7_0_d1                                   |  out|   32|   ap_memory|                       A_7_0|         array|
|A_7_1_address0                             |  out|    7|   ap_memory|                       A_7_1|         array|
|A_7_1_ce0                                  |  out|    1|   ap_memory|                       A_7_1|         array|
|A_7_1_we0                                  |  out|    1|   ap_memory|                       A_7_1|         array|
|A_7_1_d0                                   |  out|   32|   ap_memory|                       A_7_1|         array|
|A_7_1_address1                             |  out|    7|   ap_memory|                       A_7_1|         array|
|A_7_1_ce1                                  |  out|    1|   ap_memory|                       A_7_1|         array|
|A_7_1_we1                                  |  out|    1|   ap_memory|                       A_7_1|         array|
|A_7_1_d1                                   |  out|   32|   ap_memory|                       A_7_1|         array|
|A_7_2_address0                             |  out|    7|   ap_memory|                       A_7_2|         array|
|A_7_2_ce0                                  |  out|    1|   ap_memory|                       A_7_2|         array|
|A_7_2_we0                                  |  out|    1|   ap_memory|                       A_7_2|         array|
|A_7_2_d0                                   |  out|   32|   ap_memory|                       A_7_2|         array|
|A_7_2_address1                             |  out|    7|   ap_memory|                       A_7_2|         array|
|A_7_2_ce1                                  |  out|    1|   ap_memory|                       A_7_2|         array|
|A_7_2_we1                                  |  out|    1|   ap_memory|                       A_7_2|         array|
|A_7_2_d1                                   |  out|   32|   ap_memory|                       A_7_2|         array|
|A_8_0_address0                             |  out|    7|   ap_memory|                       A_8_0|         array|
|A_8_0_ce0                                  |  out|    1|   ap_memory|                       A_8_0|         array|
|A_8_0_we0                                  |  out|    1|   ap_memory|                       A_8_0|         array|
|A_8_0_d0                                   |  out|   32|   ap_memory|                       A_8_0|         array|
|A_8_0_address1                             |  out|    7|   ap_memory|                       A_8_0|         array|
|A_8_0_ce1                                  |  out|    1|   ap_memory|                       A_8_0|         array|
|A_8_0_we1                                  |  out|    1|   ap_memory|                       A_8_0|         array|
|A_8_0_d1                                   |  out|   32|   ap_memory|                       A_8_0|         array|
|A_8_1_address0                             |  out|    7|   ap_memory|                       A_8_1|         array|
|A_8_1_ce0                                  |  out|    1|   ap_memory|                       A_8_1|         array|
|A_8_1_we0                                  |  out|    1|   ap_memory|                       A_8_1|         array|
|A_8_1_d0                                   |  out|   32|   ap_memory|                       A_8_1|         array|
|A_8_1_address1                             |  out|    7|   ap_memory|                       A_8_1|         array|
|A_8_1_ce1                                  |  out|    1|   ap_memory|                       A_8_1|         array|
|A_8_1_we1                                  |  out|    1|   ap_memory|                       A_8_1|         array|
|A_8_1_d1                                   |  out|   32|   ap_memory|                       A_8_1|         array|
|A_8_2_address0                             |  out|    7|   ap_memory|                       A_8_2|         array|
|A_8_2_ce0                                  |  out|    1|   ap_memory|                       A_8_2|         array|
|A_8_2_we0                                  |  out|    1|   ap_memory|                       A_8_2|         array|
|A_8_2_d0                                   |  out|   32|   ap_memory|                       A_8_2|         array|
|A_8_2_address1                             |  out|    7|   ap_memory|                       A_8_2|         array|
|A_8_2_ce1                                  |  out|    1|   ap_memory|                       A_8_2|         array|
|A_8_2_we1                                  |  out|    1|   ap_memory|                       A_8_2|         array|
|A_8_2_d1                                   |  out|   32|   ap_memory|                       A_8_2|         array|
|fifo_A_from_off_chip_to_S1_dout            |   in|  512|     ap_fifo|  fifo_A_from_off_chip_to_S1|       pointer|
|fifo_A_from_off_chip_to_S1_num_data_valid  |   in|   11|     ap_fifo|  fifo_A_from_off_chip_to_S1|       pointer|
|fifo_A_from_off_chip_to_S1_fifo_cap        |   in|   11|     ap_fifo|  fifo_A_from_off_chip_to_S1|       pointer|
|fifo_A_from_off_chip_to_S1_empty_n         |   in|    1|     ap_fifo|  fifo_A_from_off_chip_to_S1|       pointer|
|fifo_A_from_off_chip_to_S1_read            |  out|    1|     ap_fifo|  fifo_A_from_off_chip_to_S1|       pointer|
|i0                                         |   in|    5|     ap_none|                          i0|        scalar|
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+

