GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_wrapper_tang9k.v'
Analyzing Verilog file 'C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_uart_sha256.v'
Analyzing Verilog file 'C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_rx_core.v'
Analyzing Verilog file 'C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_tx_core.v'
Analyzing Verilog file 'C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.v'
Analyzing Verilog file 'C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v'
Compiling module 'top_wrapper_tang9k'("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_wrapper_tang9k.v":3)
Compiling module 'top_uart_sha256'("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_uart_sha256.v":3)
Compiling module 'uart_rx_core'("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_rx_core.v":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_rx_core.v":42)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_rx_core.v":48)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_rx_core.v":53)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_rx_core.v":63)
Compiling module 'uart_tx_core'("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_tx_core.v":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_tx_core.v":43)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_tx_core.v":48)
Compiling module 'sha256_processor'("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.v":7)
Compiling module 'sha256_core'("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":7)
Extracting RAM for identifier 'K'("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":19)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":155)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":161)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":195)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":201)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":202)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":206)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":207)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":221)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":231)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":233)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":234)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":247)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":250)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":263)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":265)
WARN  (EX3858) : System task 'display' is ignored for synthesis("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v":277)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.v":102)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.v":107)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.v":111)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.v":128)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.v":137)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_uart_sha256.v":92)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_uart_sha256.v":112)
NOTE  (EX0101) : Current top module is "top_wrapper_tang9k"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_wrapper_tang9k_pack\temp\gwsyn\top_wrapper_tang9k.vg" completed
Generate wrapper file "C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_wrapper_tang9k_pack\temp\gwsyn\top_wrapper_tang9k_wrapper.v" completed
[100%] Generate report file "C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_wrapper_tang9k_pack\temp\gwsyn\top_wrapper_tang9k_syn.rpt.html" completed
GowinSynthesis finish
