Processing program.
spec contains 2 APs (['(y >= 0)', '(y <= 2)'])
Starting abstract synthesis loop.
adding (x_prev < x), (x_prev > x), (x <= 0), (y <= 0), (y >= 0), (y_prev > y), (y <= 2), (y_prev < y), (x >= 0), (0 <= y) to predicate abstraction
constructing LTL abstraction
ltl abstraction took: 0.001804351806640625
running LTL synthesis
Realizable.
REALIZABLE
HOA: v1
tool: "strix" "21.0.0"
States: 1
Start: 0
AP: 15 "pred__y_LTEQ_2_" "pred__x_GTEQ_0_" "pred__y_GTEQ_0_" "pred__xprev_LT_x_" "pred__0_LTEQ_y_" "pred__yprev_LT_y_" "pred__x_LTEQ_0_" "pred__y_LTEQ_0_" "pred__xprev_GT_x_" "move0" "pred__yprev_GT_y_" "eincx" "stax" "decy" "incy"
controllable-AP: 13 14
acc-name: all
Acceptance: 0 t
--BODY--
State: 0 "[0]"
[(!((((3 | ((5 | (6 | (7 | (((10 | (12 | !11)) | !9) | !8)))) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[((1 & ((3 & ((5 | (7 | (8 | (10 | !9)))) | !4) | !3 & ((5 | (7 | (10 | !9))) | !4)) | !2) | !1 & ((3 & ((5 | ((7 | (8 | (10 | !9))) | !6)) | !4) | !3 & ((5 | ((7 | (10 | !9)) | !6)) | !4)) | !2)) | !0) & (t)] 0
[(!((((3 | ((5 | (6 | (7 | (8 | ((10 | (11 | 12)) | !9))))) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | (6 | (7 | (8 | ((10 | !12) | !9))))) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | (6 | (7 | (8 | ((10 | (12 | !11)) | !9))))) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | ((7 | (((10 | (11 | 12)) | !9) | !8)) | !6)) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | ((7 | (((10 | !12) | !9) | !8)) | !6)) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | ((7 | (((10 | (12 | !11)) | !9) | !8)) | !6)) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((((5 | (6 | (7 | (8 | ((10 | (11 | 12)) | !9))))) | !4) | !3) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((((5 | (6 | (7 | (8 | ((10 | !12) | !9))))) | !4) | !3) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((((5 | (6 | (7 | (8 | ((10 | (12 | !11)) | !9))))) | !4) | !3) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((1 | ((3 | ((5 | ((7 | (((10 | (11 | 12)) | !9) | !8)) | !6)) | !4)) | !2)) | !0)) & (13 & 14)] 0
[(!((1 | ((3 | ((5 | ((7 | (((10 | !12) | !9) | !8)) | !6)) | !4)) | !2)) | !0)) & (13 & 14)] 0
[(!((1 | ((3 | ((5 | ((7 | (((10 | (12 | !11)) | !9) | !8)) | !6)) | !4)) | !2)) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | ((7 | (8 | ((10 | (11 | 12)) | !9))) | !6)) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | ((7 | (8 | ((10 | !12) | !9))) | !6)) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | ((7 | (8 | ((10 | (12 | !11)) | !9))) | !6)) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | (6 | (7 | (((10 | (11 | 12)) | !9) | !8)))) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((3 | ((5 | (6 | (7 | (((10 | !12) | !9) | !8)))) | !4)) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((1 | ((3 | ((5 | ((7 | (8 | ((10 | (11 | 12)) | !9))) | !6)) | !4)) | !2)) | !0)) & (13 & 14)] 0
[(!((1 | ((3 | ((5 | ((7 | (8 | ((10 | !12) | !9))) | !6)) | !4)) | !2)) | !0)) & (13 & 14)] 0
[(!((1 | ((3 | ((5 | ((7 | (8 | ((10 | (12 | !11)) | !9))) | !6)) | !4)) | !2)) | !0)) & (13 & 14)] 0
[(!(((((5 | ((7 | (8 | ((10 | (11 | 12)) | !9))) | !6)) | !4) | !3) | !2) | !0)) & (13 & 14)] 0
[(!((1 | ((((5 | ((7 | (8 | ((10 | !12) | !9))) | !6)) | !4) | !3) | !2)) | !0)) & (13 & 14)] 0
[(!((1 | ((((5 | ((7 | (8 | ((10 | (12 | !11)) | !9))) | !6)) | !4) | !3) | !2)) | !0)) & (13 & 14)] 0
[(!((((((5 | ((7 | (8 | ((10 | !12) | !9))) | !6)) | !4) | !3) | !2) | !1) | !0)) & (13 & 14)] 0
[(!((((((5 | ((7 | (8 | ((10 | (12 | !11)) | !9))) | !6)) | !4) | !3) | !2) | !1) | !0)) & (13 & 14)] 0
--END--
Synthesis took:  5646.056413650513 ms
