module Adder_Verilog(input [1:0] A, input [1:0] B, output [6:0] A_disp, output [6:0] B_disp, output [6:0] Res_disp);

reg [2:0] Res;

always@(A or B)
begin
	Res = A + B;
	.SeteSeg(Res,Res_disp);
	.SeteSeg(A,A_disp);
	.SeteSeg(B,B_disp);
end

endmodule
