<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mm › cache-feroceon-l2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cache-feroceon-l2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mm/cache-feroceon-l2.c - Feroceon L2 cache controller support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 Marvell Semiconductor</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> *</span>
<span class="cm"> * References:</span>
<span class="cm"> * - Unified Layer 2 Cache for Feroceon CPU Cores,</span>
<span class="cm"> *   Document ID MV-S104858-00, Rev. A, October 23 2007.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/highmem.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/cp15.h&gt;</span>
<span class="cp">#include &lt;plat/cache-feroceon-l2.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Low-level cache maintenance operations.</span>
<span class="cm"> *</span>
<span class="cm"> * As well as the regular &#39;clean/invalidate/flush L2 cache line by</span>
<span class="cm"> * MVA&#39; instructions, the Feroceon L2 cache controller also features</span>
<span class="cm"> * &#39;clean/invalidate L2 range by MVA&#39; operations.</span>
<span class="cm"> *</span>
<span class="cm"> * Cache range operations are initiated by writing the start and</span>
<span class="cm"> * end addresses to successive cp15 registers, and process every</span>
<span class="cm"> * cache line whose first byte address lies in the inclusive range</span>
<span class="cm"> * [start:end].</span>
<span class="cm"> *</span>
<span class="cm"> * The cache range operations stall the CPU pipeline until completion.</span>
<span class="cm"> *</span>
<span class="cm"> * The range operations require two successive cp15 writes, in</span>
<span class="cm"> * between which we don&#39;t want to be preempted.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">l2_get_va</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">paddr</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_HIGHMEM</span>
	<span class="cm">/*</span>
<span class="cm">	 * Because range ops can&#39;t be done on physical addresses,</span>
<span class="cm">	 * we simply install a virtual mapping for it only for the</span>
<span class="cm">	 * TLB lookup to occur, hence no need to flush the untouched</span>
<span class="cm">	 * memory mapping afterwards (note: a cache flush may happen</span>
<span class="cm">	 * in some circumstances depending on the path taken in kunmap_atomic).</span>
<span class="cm">	 */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">vaddr</span> <span class="o">=</span> <span class="n">kmap_atomic_pfn</span><span class="p">(</span><span class="n">paddr</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">vaddr</span> <span class="o">+</span> <span class="p">(</span><span class="n">paddr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PAGE_MASK</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="n">__phys_to_virt</span><span class="p">(</span><span class="n">paddr</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2_put_va</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_HIGHMEM</span>
	<span class="n">kunmap_atomic</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">vaddr</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2_clean_pa</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c15, c9, 3&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2_clean_pa_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">va_start</span><span class="p">,</span> <span class="n">va_end</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Make sure &#39;start&#39; and &#39;end&#39; reference the same page, as</span>
<span class="cm">	 * L2 is PIPT and range operations only do a TLB lookup on</span>
<span class="cm">	 * the start address.</span>
<span class="cm">	 */</span>
	<span class="n">BUG_ON</span><span class="p">((</span><span class="n">start</span> <span class="o">^</span> <span class="n">end</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>

	<span class="n">va_start</span> <span class="o">=</span> <span class="n">l2_get_va</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
	<span class="n">va_end</span> <span class="o">=</span> <span class="n">va_start</span> <span class="o">+</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">);</span>
	<span class="n">raw_local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c15, c9, 4</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;mcr p15, 1, %1, c15, c9, 5&quot;</span>
		<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">va_start</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">va_end</span><span class="p">));</span>
	<span class="n">raw_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">l2_put_va</span><span class="p">(</span><span class="n">va_start</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2_clean_inv_pa</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c15, c10, 3&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2_inv_pa</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c15, c11, 3&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2_inv_pa_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">va_start</span><span class="p">,</span> <span class="n">va_end</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Make sure &#39;start&#39; and &#39;end&#39; reference the same page, as</span>
<span class="cm">	 * L2 is PIPT and range operations only do a TLB lookup on</span>
<span class="cm">	 * the start address.</span>
<span class="cm">	 */</span>
	<span class="n">BUG_ON</span><span class="p">((</span><span class="n">start</span> <span class="o">^</span> <span class="n">end</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>

	<span class="n">va_start</span> <span class="o">=</span> <span class="n">l2_get_va</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
	<span class="n">va_end</span> <span class="o">=</span> <span class="n">va_start</span> <span class="o">+</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">);</span>
	<span class="n">raw_local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c15, c11, 4</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;mcr p15, 1, %1, c15, c11, 5&quot;</span>
		<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">va_start</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">va_end</span><span class="p">));</span>
	<span class="n">raw_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">l2_put_va</span><span class="p">(</span><span class="n">va_start</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2_inv_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c15, c11, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Linux primitives.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that the end addresses passed to Linux primitives are</span>
<span class="cm"> * noninclusive, while the hardware cache range operations use</span>
<span class="cm"> * inclusive start and end addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define CACHE_LINE_SIZE		32</span>
<span class="cp">#define MAX_RANGE_SIZE		1024</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">l2_wt_override</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">calc_range_end</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">range_end</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">end</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Try to process all cache lines between &#39;start&#39; and &#39;end&#39;.</span>
<span class="cm">	 */</span>
	<span class="n">range_end</span> <span class="o">=</span> <span class="n">end</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Limit the number of cache lines processed at once,</span>
<span class="cm">	 * since cache range operations stall the CPU pipeline</span>
<span class="cm">	 * until completion.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">range_end</span> <span class="o">&gt;</span> <span class="n">start</span> <span class="o">+</span> <span class="n">MAX_RANGE_SIZE</span><span class="p">)</span>
		<span class="n">range_end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="n">MAX_RANGE_SIZE</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Cache range operations can&#39;t straddle a page boundary.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">range_end</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">start</span> <span class="o">|</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">range_end</span> <span class="o">=</span> <span class="p">(</span><span class="n">start</span> <span class="o">|</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">range_end</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">feroceon_l2_inv_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Clean and invalidate partial first cache line.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">l2_clean_inv_pa</span><span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="n">start</span> <span class="o">|</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clean and invalidate partial last cache line.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span> <span class="o">&amp;&amp;</span> <span class="n">end</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">l2_clean_inv_pa</span><span class="p">(</span><span class="n">end</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">end</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Invalidate all full cache lines between &#39;start&#39; and &#39;end&#39;.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">range_end</span> <span class="o">=</span> <span class="n">calc_range_end</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
		<span class="n">l2_inv_pa_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">range_end</span> <span class="o">-</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">=</span> <span class="n">range_end</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dsb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">feroceon_l2_clean_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * If L2 is forced to WT, the L2 will always be clean and we</span>
<span class="cm">	 * don&#39;t need to do anything here.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">l2_wt_override</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">+</span> <span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">!=</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">range_end</span> <span class="o">=</span> <span class="n">calc_range_end</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
			<span class="n">l2_clean_pa_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">range_end</span> <span class="o">-</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">);</span>
			<span class="n">start</span> <span class="o">=</span> <span class="n">range_end</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dsb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">feroceon_l2_flush_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">+</span> <span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">!=</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">range_end</span> <span class="o">=</span> <span class="n">calc_range_end</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">l2_wt_override</span><span class="p">)</span>
			<span class="n">l2_clean_pa_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">range_end</span> <span class="o">-</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">);</span>
		<span class="n">l2_inv_pa_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">range_end</span> <span class="o">-</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">=</span> <span class="n">range_end</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dsb</span><span class="p">();</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Routines to disable and re-enable the D-cache and I-cache at run</span>
<span class="cm"> * time.  These are necessary because the L2 cache can only be enabled</span>
<span class="cm"> * or disabled while the L1 Dcache and Icache are both disabled.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">flush_and_disable_dcache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>

	<span class="n">cr</span> <span class="o">=</span> <span class="n">get_cr</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="n">CR_C</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

		<span class="n">raw_local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">flush_cache_all</span><span class="p">();</span>
		<span class="n">set_cr</span><span class="p">(</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CR_C</span><span class="p">);</span>
		<span class="n">raw_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">enable_dcache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>

	<span class="n">cr</span> <span class="o">=</span> <span class="n">get_cr</span><span class="p">();</span>
	<span class="n">set_cr</span><span class="p">(</span><span class="n">cr</span> <span class="o">|</span> <span class="n">CR_C</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">__invalidate_icache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 0, %0, c7, c5, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">invalidate_and_disable_icache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>

	<span class="n">cr</span> <span class="o">=</span> <span class="n">get_cr</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="n">CR_I</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">set_cr</span><span class="p">(</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CR_I</span><span class="p">);</span>
		<span class="n">__invalidate_icache</span><span class="p">();</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">enable_icache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>

	<span class="n">cr</span> <span class="o">=</span> <span class="n">get_cr</span><span class="p">();</span>
	<span class="n">set_cr</span><span class="p">(</span><span class="n">cr</span> <span class="o">|</span> <span class="n">CR_I</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_extra_features</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">u</span><span class="p">;</span>

	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mrc p15, 1, %0, c15, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">u</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">u</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_extra_features</span><span class="p">(</span><span class="n">u32</span> <span class="n">u</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c15, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">u</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">disable_l2_prefetch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">u</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read the CPU Extra Features register and verify that the</span>
<span class="cm">	 * Disable L2 Prefetch bit is set.</span>
<span class="cm">	 */</span>
	<span class="n">u</span> <span class="o">=</span> <span class="n">read_extra_features</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">u</span> <span class="o">&amp;</span> <span class="mh">0x01000000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Feroceon L2: Disabling L2 prefetch.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">write_extra_features</span><span class="p">(</span><span class="n">u</span> <span class="o">|</span> <span class="mh">0x01000000</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">enable_l2</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">u</span><span class="p">;</span>

	<span class="n">u</span> <span class="o">=</span> <span class="n">read_extra_features</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">u</span> <span class="o">&amp;</span> <span class="mh">0x00400000</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">d</span><span class="p">;</span>

		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Feroceon L2: Enabling L2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">d</span> <span class="o">=</span> <span class="n">flush_and_disable_dcache</span><span class="p">();</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">invalidate_and_disable_icache</span><span class="p">();</span>
		<span class="n">l2_inv_all</span><span class="p">();</span>
		<span class="n">write_extra_features</span><span class="p">(</span><span class="n">u</span> <span class="o">|</span> <span class="mh">0x00400000</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span>
			<span class="n">enable_icache</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="p">)</span>
			<span class="n">enable_dcache</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">feroceon_l2_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">__l2_wt_override</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">l2_wt_override</span> <span class="o">=</span> <span class="n">__l2_wt_override</span><span class="p">;</span>

	<span class="n">disable_l2_prefetch</span><span class="p">();</span>

	<span class="n">outer_cache</span><span class="p">.</span><span class="n">inv_range</span> <span class="o">=</span> <span class="n">feroceon_l2_inv_range</span><span class="p">;</span>
	<span class="n">outer_cache</span><span class="p">.</span><span class="n">clean_range</span> <span class="o">=</span> <span class="n">feroceon_l2_clean_range</span><span class="p">;</span>
	<span class="n">outer_cache</span><span class="p">.</span><span class="n">flush_range</span> <span class="o">=</span> <span class="n">feroceon_l2_flush_range</span><span class="p">;</span>

	<span class="n">enable_l2</span><span class="p">();</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Feroceon L2: Cache support initialised%s.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">l2_wt_override</span> <span class="o">?</span> <span class="s">&quot;, in WT override mode&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
