// Seed: 1498651734
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  assign id_3 = (id_5);
  assign id_3 = id_4;
  assign id_3 = 0;
  logic id_6;
  genvar id_7;
  logic id_8 = 1;
endmodule
module module_1;
  generate
    defparam id_6.id_7 = 1;
  endgenerate
endmodule
