{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585159317330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585159317340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 14:01:57 2020 " "Processing started: Wed Mar 25 14:01:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585159317340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585159317340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off harness -c harness " "Command: quartus_map --read_settings_files=on --write_settings_files=off harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585159317340 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585159318848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585159318925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585159318925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "cpu_datapath.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/cpu_datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585159336937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585159336937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_control " "Found entity 1: cpu_control" {  } { { "cpu_control.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/cpu_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585159336945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585159336945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585159336955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585159336955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harness.sv 1 1 " "Found 1 design units, including 1 entities, in source file harness.sv" { { "Info" "ISGN_ENTITY_NAME" "1 harness " "Found entity 1: harness" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585159336965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585159336965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harness " "Elaborating entity \"harness\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585159337030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:DUT " "Elaborating entity \"cpu\" for hierarchy \"cpu:DUT\"" {  } { { "harness.sv" "DUT" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585159337035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_datapath cpu:DUT\|cpu_datapath:cpu_dp " "Elaborating entity \"cpu_datapath\" for hierarchy \"cpu:DUT\|cpu_datapath:cpu_dp\"" {  } { { "cpu.sv" "cpu_dp" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/cpu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585159337073 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_pc cpu_datapath.sv(26) " "Verilog HDL or VHDL warning at cpu_datapath.sv(26): object \"execute_pc\" assigned a value but never read" {  } { { "cpu_datapath.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/cpu_datapath.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585159337075 "|harness|cpu:DUT|cpu_datapath:cpu_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_control cpu:DUT\|cpu_control:cpu_ctrl " "Elaborating entity \"cpu_control\" for hierarchy \"cpu:DUT\|cpu_control:cpu_ctrl\"" {  } { { "cpu.sv" "cpu_ctrl" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/cpu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585159337118 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu_control.sv(49) " "Verilog HDL Case Statement warning at cpu_control.sv(49): incomplete case statement has no default case item" {  } { { "cpu_control.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/cpu_control.sv" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1585159337119 "|harness|cpu:DUT|cpu_control:cpu_ctrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu_control.sv(143) " "Verilog HDL Case Statement warning at cpu_control.sv(143): incomplete case statement has no default case item" {  } { { "cpu_control.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/cpu_control.sv" 143 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1585159337120 "|harness|cpu:DUT|cpu_control:cpu_ctrl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_pc_rd VCC " "Pin \"o_pc_rd\" is stuck at VCC" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585159338549 "|harness|o_pc_rd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1585159338549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585159338704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585159339390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585159339390 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "83 " "Design contains 83 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[0\] " "Pin \"o_pc_addr\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[1\] " "Pin \"o_pc_addr\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[2\] " "Pin \"o_pc_addr\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[3\] " "Pin \"o_pc_addr\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[4\] " "Pin \"o_pc_addr\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[5\] " "Pin \"o_pc_addr\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[6\] " "Pin \"o_pc_addr\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[7\] " "Pin \"o_pc_addr\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[8\] " "Pin \"o_pc_addr\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[9\] " "Pin \"o_pc_addr\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[10\] " "Pin \"o_pc_addr\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[11\] " "Pin \"o_pc_addr\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[12\] " "Pin \"o_pc_addr\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[13\] " "Pin \"o_pc_addr\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[14\] " "Pin \"o_pc_addr\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[15\] " "Pin \"o_pc_addr\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_rd " "Pin \"o_pc_rd\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[0\] " "Pin \"o_ldst_addr\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[1\] " "Pin \"o_ldst_addr\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[2\] " "Pin \"o_ldst_addr\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[3\] " "Pin \"o_ldst_addr\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[4\] " "Pin \"o_ldst_addr\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[5\] " "Pin \"o_ldst_addr\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[6\] " "Pin \"o_ldst_addr\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[7\] " "Pin \"o_ldst_addr\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[8\] " "Pin \"o_ldst_addr\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[9\] " "Pin \"o_ldst_addr\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[10\] " "Pin \"o_ldst_addr\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[11\] " "Pin \"o_ldst_addr\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[12\] " "Pin \"o_ldst_addr\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[13\] " "Pin \"o_ldst_addr\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[14\] " "Pin \"o_ldst_addr\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[15\] " "Pin \"o_ldst_addr\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_rd " "Pin \"o_ldst_rd\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wr " "Pin \"o_ldst_wr\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 12 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[0\] " "Pin \"o_ldst_wrdata\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[1\] " "Pin \"o_ldst_wrdata\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[2\] " "Pin \"o_ldst_wrdata\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[3\] " "Pin \"o_ldst_wrdata\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[4\] " "Pin \"o_ldst_wrdata\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[5\] " "Pin \"o_ldst_wrdata\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[6\] " "Pin \"o_ldst_wrdata\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[7\] " "Pin \"o_ldst_wrdata\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[8\] " "Pin \"o_ldst_wrdata\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[9\] " "Pin \"o_ldst_wrdata\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[10\] " "Pin \"o_ldst_wrdata\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[11\] " "Pin \"o_ldst_wrdata\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[12\] " "Pin \"o_ldst_wrdata\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[13\] " "Pin \"o_ldst_wrdata\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[14\] " "Pin \"o_ldst_wrdata\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[15\] " "Pin \"o_ldst_wrdata\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[1\] " "Pin \"i_pc_rddata\[1\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[2\] " "Pin \"i_pc_rddata\[2\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[3\] " "Pin \"i_pc_rddata\[3\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[0\] " "Pin \"i_pc_rddata\[0\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[0\] " "Pin \"i_ldst_rddata\[0\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[10\] " "Pin \"i_pc_rddata\[10\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[8\] " "Pin \"i_pc_rddata\[8\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[9\] " "Pin \"i_pc_rddata\[9\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[1\] " "Pin \"i_ldst_rddata\[1\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[2\] " "Pin \"i_ldst_rddata\[2\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[3\] " "Pin \"i_ldst_rddata\[3\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[4\] " "Pin \"i_ldst_rddata\[4\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[5\] " "Pin \"i_ldst_rddata\[5\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[6\] " "Pin \"i_ldst_rddata\[6\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[7\] " "Pin \"i_ldst_rddata\[7\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[8\] " "Pin \"i_ldst_rddata\[8\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[9\] " "Pin \"i_ldst_rddata\[9\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[10\] " "Pin \"i_ldst_rddata\[10\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[11\] " "Pin \"i_ldst_rddata\[11\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[12\] " "Pin \"i_ldst_rddata\[12\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[13\] " "Pin \"i_ldst_rddata\[13\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[14\] " "Pin \"i_ldst_rddata\[14\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[15\] " "Pin \"i_ldst_rddata\[15\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[4\] " "Pin \"i_pc_rddata\[4\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[7\] " "Pin \"i_pc_rddata\[7\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[5\] " "Pin \"i_pc_rddata\[5\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[6\] " "Pin \"i_pc_rddata\[6\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[11\] " "Pin \"i_pc_rddata\[11\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[12\] " "Pin \"i_pc_rddata\[12\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[13\] " "Pin \"i_pc_rddata\[13\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[14\] " "Pin \"i_pc_rddata\[14\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[15\] " "Pin \"i_pc_rddata\[15\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585159339454 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1585159339454 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "82 " "Ignored 82 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_rd~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_rd~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wr~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wr~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[1\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[2\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[3\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[0\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[0\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[10\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[8\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[9\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[1\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[2\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[3\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[4\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[5\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[6\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[7\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[8\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[9\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[10\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[11\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[12\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[13\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[14\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[15\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[4\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[7\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[5\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[6\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[11\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[12\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[13\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[14\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[15\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585159339460 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1585159339460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "541 " "Implemented 541 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585159339542 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585159339542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "539 " "Implemented 539 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585159339542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585159339542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585159339568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 14:02:19 2020 " "Processing ended: Wed Mar 25 14:02:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585159339568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585159339568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585159339568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585159339568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1585159341337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585159341346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 14:02:20 2020 " "Processing started: Wed Mar 25 14:02:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585159341346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1585159341346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off harness -c harness " "Command: quartus_fit --read_settings_files=off --write_settings_files=off harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1585159341347 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1585159341654 ""}
{ "Info" "0" "" "Project  = harness" {  } {  } 0 0 "Project  = harness" 0 0 "Fitter" 0 0 1585159341655 ""}
{ "Info" "0" "" "Revision = harness" {  } {  } 0 0 "Revision = harness" 0 0 "Fitter" 0 0 1585159341655 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1585159341857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1585159341860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1585159341860 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "harness 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"harness\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1585159341875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585159341960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585159341960 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1585159342753 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1585159342801 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1585159343412 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1585159343760 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1585159358949 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 252 global CLKCTRL_G10 " "clk~inputCLKENA0 with 252 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585159359117 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1585159359117 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585159359118 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585159359126 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585159359127 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585159359129 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1585159359131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1585159359132 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585159359133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585159359133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1585159359135 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585159359135 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1585159359163 ""}
{ "Info" "ISTA_SDC_FOUND" "harness.sdc " "Reading SDC File: 'harness.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585159359953 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1585159359979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1585159359979 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1585159359980 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585159359980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585159359980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585159359980 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1585159359980 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585159360047 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585159360129 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585159360132 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 675 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 675 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585159360397 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585159360398 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585159360469 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585159360471 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 31 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 31 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585159360715 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1585159361456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585159361500 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1585159361505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1585159361505 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585159361508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585159361509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1585159361510 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585159361510 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585159361533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1585159372707 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1585159372935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585159390969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1585159408048 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1585159412810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585159412810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1585159414232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1585159425015 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1585159425015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585159435511 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1585159438053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585159438113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585159439116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585159439116 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585159440097 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585159442124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/out/harness.fit.smsg " "Generated suppressed messages file C:/Users/Bing/Desktop/Bing/U of T/ECE342/Lab7Part4/out/harness.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1585159442597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6313 " "Peak virtual memory: 6313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585159443386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 14:04:03 2020 " "Processing ended: Wed Mar 25 14:04:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585159443386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585159443386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585159443386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1585159443386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1585159444860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585159444869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 14:04:04 2020 " "Processing started: Wed Mar 25 14:04:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585159444869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1585159444869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off harness -c harness " "Command: quartus_asm --read_settings_files=off --write_settings_files=off harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1585159444869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1585159446369 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1585159454483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585159455050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 14:04:15 2020 " "Processing ended: Wed Mar 25 14:04:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585159455050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585159455050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585159455050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1585159455050 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1585159455811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1585159456813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585159456823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 14:04:16 2020 " "Processing started: Wed Mar 25 14:04:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585159456823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585159456823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta harness -c harness " "Command: quartus_sta harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585159456823 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1585159457132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1585159458729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585159458729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159458806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159458806 ""}
{ "Info" "ISTA_SDC_FOUND" "harness.sdc " "Reading SDC File: 'harness.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585159459627 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1585159459643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585159459643 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585159459644 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585159459660 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585159459745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585159459745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.248 " "Worst-case setup slack is -7.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159459804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159459804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.248            -897.391 clk  " "   -7.248            -897.391 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159459804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159459804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159459826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159459826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 clk  " "    0.370               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159459826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159459826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585159459850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585159459863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159459871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159459871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -133.662 clk  " "   -0.394            -133.662 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159459871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159459871 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585159459921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585159460010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585159461777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585159461893 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585159461922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585159461922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.253 " "Worst-case setup slack is -7.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159461940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159461940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.253            -874.833 clk  " "   -7.253            -874.833 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159461940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159461940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159461949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159461949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk  " "    0.387               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159461949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159461949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585159461955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585159461961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159461966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159461966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -147.608 clk  " "   -0.394            -147.608 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159461966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159461966 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585159461987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585159462201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585159463911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585159464041 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585159464045 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585159464045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.925 " "Worst-case setup slack is -3.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.925            -457.836 clk  " "   -3.925            -457.836 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159464050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159464085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585159464092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585159464098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082             -18.913 clk  " "   -0.082             -18.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159464108 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585159464127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585159464355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585159464358 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585159464358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.483 " "Worst-case setup slack is -3.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.483            -393.155 clk  " "   -3.483            -393.155 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159464363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk  " "    0.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159464372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585159464377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1585159464383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081             -19.049 clk  " "   -0.081             -19.049 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585159464388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585159464388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585159465164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585159465177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585159465353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 14:04:25 2020 " "Processing ended: Wed Mar 25 14:04:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585159465353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585159465353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585159465353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585159465353 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus Prime Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585159466154 ""}
