C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\syn_results   -part LFE5UM_25F  -package MG285C  -grade -6    -maxfan 100 -block -infer_seqShift -forcenogsr -fixgatedclocks 0 -fixgeneratedclocks 0 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -ovhdl "pcie_mfx1_top.vhm" -summaryfile C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\syn_results\synlog\report\pcie_mfx1_top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  pcie_mfx1_top  -implementation  syn_results  -flow mapping  -multisrs  -oedif  C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\syn_results\pcie_mfx1_top.edi   -freq 150.000   C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\syn_results\synwork\pcie_mfx1_top_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\syn_results\syntmp\pcie_mfx1_top.plg  -noforwanno  -osyn  C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\syn_results\pcie_mfx1_top.srm  -prjdir  C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\  -prjname  pcie_mfx1_top  -log  C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\syn_results\synlog\pcie_mfx1_top_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\syn_results -part LFE5UM_25F -package MG285C -grade -6 -maxfan 100 -block -infer_seqShift -forcenogsr -fixgatedclocks 0 -fixgeneratedclocks 0 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -ovhdl "pcie_mfx1_top.vhm" -summaryfile ..\synlog\report\pcie_mfx1_top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module pcie_mfx1_top -implementation syn_results -flow mapping -multisrs -oedif ..\pcie_mfx1_top.edi -freq 150.000 ..\synwork\pcie_mfx1_top_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam pcie_mfx1_top.plg -noforwanno -osyn ..\pcie_mfx1_top.srm -prjdir ..\..\ -prjname pcie_mfx1_top -log ..\synlog\pcie_mfx1_top_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:31
file:..\pcie_mfx1_top.edi|io:o|time:1645971686|size:11110438|exec:0|csum:
file:..\synwork\pcie_mfx1_top_prem.srd|io:i|time:1645971657|size:1577600|exec:0|csum:587F5F4172C7F061F8205BE9D87E255A
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v|io:i|time:1640161406|size:89971|exec:0|csum:960D298011FBC8C19CD387FCAA9B362C
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1640161408|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:pcie_mfx1_top.plg|io:o|time:1645971688|size:3060|exec:0|csum:
file:..\pcie_mfx1_top.srm|io:o|time:1645971685|size:18970|exec:0|csum:
file:..\synlog\pcie_mfx1_top_fpga_mapper.srr|io:o|time:1645971688|size:230697|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1640163250|size:41904128|exec:1|csum:850A26577BE3A8A2CCBAB19E7B99C0D2
