#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Sep 24 14:45:20 2022
# Process ID: 4432
# Current directory: C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3496 C:\Users\Ilya\Desktop\MIET\Architecture of processors\Lab_1_ALU\Lab_1.xpr
# Log file: C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/vivado.log
# Journal file: C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/my_alu.sv} w ]
add_files {{C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/my_alu.sv}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/alu_riscv.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/alu_riscv.sv}}
file delete -force {C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/alu_riscv.sv}
update_compile_order -fileset sources_1
set_property top my_alu [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sim_1/new/SIMD_add_testbench.sv} w ]
add_files -fileset sim_1 {{C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sim_1/new/SIMD_add_testbench.sv}}
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SIMD_add_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source SIMD_add_testbench.tcl
close_sim
launch_simulation
source SIMD_add_testbench.tcl
close_sim
launch_simulation
source SIMD_add_testbench.tcl
relaunch_sim
close_sim
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
launch_simulation
source SIMD_add_testbench.tcl
relaunch_sim
close_sim
launch_simulation
launch_simulation
source SIMD_add_testbench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
synth_design -rtl -name rtl_1
refresh_design
refresh_design
close_design
file mkdir C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/constrs_1
close [ open {C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/defines.v} w ]
add_files {{C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/defines.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/defines.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/defines.v}}
file delete -force {C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/defines.v}
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source adder_testbench.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SIMD_add_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source SIMD_add_testbench.tcl
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close [ open {C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/defines.v} w ]
add_files {{C:/Users/Ilya/Desktop/MIET/Architecture of processors/Lab_1_ALU/Lab_1.srcs/sources_1/new/defines.v}}
update_compile_order -fileset sources_1
