#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sat Dec 26 16:06:40 2020
# Process ID: 22731
# Current directory: /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj
# Command line: vivado -mode batch -source createproject.tcl
# Log file: /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/vivado.log
# Journal file: /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/vivado.jou
#-----------------------------------------------------------
source createproject.tcl
# create_project -force HDL_DUT_fil .
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.449 ; gain = 2.016 ; free physical = 17807 ; free virtual = 24898
# set_property target_language VHDL [current_project]
# set_property part xc7z020clg484-1 [current_project]
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT_pac.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within3.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within5.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block1.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within_pi.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_add_single.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_atan_single.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_div_single.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_sub_single.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd}
# create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name clk_wiz_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip'.
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2106.367 ; gain = 63.918 ; free physical = 17578 ; free virtual = 24736
# set_property -dict [list  CONFIG.PRIM_IN_FREQ {100.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.0000}] [get_ips clk_wiz_0]
# create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name jtag_mac_fifo
# set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {4096} CONFIG.Read_Data_Count {true}  CONFIG.Use_Embedded_Registers {false} CONFIG.read_data_count_width {12} CONFIG.Almost_Full_Flag {true}] [get_ips jtag_mac_fifo]
# create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name simcycle_fifo
# set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {16} CONFIG.Use_Embedded_Registers {false} ] [get_ips simcycle_fifo]
# generate_target all [get_ips] -force
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'simcycle_fifo'...
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/simcycle_fifo_wrapper.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_controller.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd}
# add_files -norecurse {/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc}
# set_property top HDL_DUT_fil [current_fileset]
# launch_runs synth_1
[Sat Dec 26 16:07:40 2020] Launched simcycle_fifo_synth_1, clk_wiz_0_synth_1, jtag_mac_fifo_synth_1...
Run output will be captured here:
simcycle_fifo_synth_1: /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/simcycle_fifo_synth_1/runme.log
clk_wiz_0_synth_1: /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/clk_wiz_0_synth_1/runme.log
jtag_mac_fifo_synth_1: /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/jtag_mac_fifo_synth_1/runme.log
[Sat Dec 26 16:07:40 2020] Launched synth_1...
Run output will be captured here: /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Dec 26 16:07:40 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log HDL_DUT_fil.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDL_DUT_fil.tcl


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source HDL_DUT_fil.tcl -notrace
Command: synth_design -top HDL_DUT_fil -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23328
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.602 ; gain = 0.000 ; free physical = 16423 ; free virtual = 23717
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_fil' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd:27]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/synth_1/.Xil/Vivado-23322-Wardo/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'u_clk_wiz_0' of component 'clk_wiz_0' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/synth_1/.Xil/Vivado-23322-Wardo/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BSCANE2' declared at '/home/wardo/Documents/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:884' bound to instance 'u_BSCANE2' of component 'BSCANE2' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd:123]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/home/wardo/Documents/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (1#1) [/home/wardo/Documents/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-3491] module 'jtag_mac' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v:13' bound to instance 'u_jtag_mac' of component 'jtag_mac' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd:138]
INFO: [Synth 8-6157] synthesizing module 'jtag_mac' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v:13]
	Parameter VERSION bound to: 191724 - type: integer 
	Parameter idle bound to: 15'b000000000000000 
	Parameter user_rst bound to: 15'b000000000000001 
	Parameter get_cmd bound to: 15'b000000000000010 
	Parameter get_wr_len bound to: 15'b000000000000100 
	Parameter get_sim bound to: 15'b000000000001000 
	Parameter wr bound to: 15'b000000000010000 
	Parameter get_rd_len bound to: 15'b000000001000000 
	Parameter get_skip bound to: 15'b000000010000000 
	Parameter exe_skip bound to: 15'b000000100000000 
	Parameter rdbk_len bound to: 15'b000001000000000 
	Parameter rdbk_dat bound to: 15'b000010000000000 
	Parameter ver_get_skip bound to: 15'b000100000000000 
	Parameter ver_exe_skip bound to: 15'b001000000000000 
	Parameter ver_rdbk_len bound to: 15'b010000000000000 
	Parameter ver_rdbk_dat bound to: 15'b100000000000000 
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo_wrapper' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:28]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'simcycle_fifo' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/synth_1/.Xil/Vivado-23322-Wardo/realtime/simcycle_fifo_stub.vhdl:5' bound to instance 'u_simcycle_fifo' of component 'simcycle_fifo' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:46]
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/synth_1/.Xil/Vivado-23322-Wardo/realtime/simcycle_fifo_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'simcycle_fifo_wrapper' (2#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/simcycle_fifo_wrapper.vhd:28]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo_wrapper' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:32]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'jtag_mac_fifo' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/synth_1/.Xil/Vivado-23322-Wardo/realtime/jtag_mac_fifo_stub.vhdl:5' bound to instance 'u_jtag_mac_fifo' of component 'jtag_mac_fifo' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/synth_1/.Xil/Vivado-23322-Wardo/realtime/jtag_mac_fifo_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'jtag_mac_fifo_wrapper' (3#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-7071] port 'almost_full' of module 'jtag_mac_fifo_wrapper' is unconnected for instance 'u_pre_chif_fifo' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v:68]
WARNING: [Synth 8-7023] instance 'u_pre_chif_fifo' of module 'jtag_mac_fifo_wrapper' has 11 connections declared, but only 10 given [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v:68]
WARNING: [Synth 8-567] referenced signal 'wr_len' should be on the sensitivity list [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'skip_len' should be on the sensitivity list [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'act_rd_len' should be on the sensitivity list [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v:187]
INFO: [Synth 8-6155] done synthesizing module 'jtag_mac' (4#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v:13]
INFO: [Synth 8-3491] module 'mwfil_chiftop' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd:13' bound to instance 'u_mwfil_chiftop' of component 'mwfil_chiftop' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mwfil_chiftop' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd:27]
	Parameter INWORD bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 12 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_chifcore' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd:15' bound to instance 'u_mwfil_chifcore' of component 'mwfil_chifcore' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mwfil_chifcore' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd:42]
	Parameter INWORD bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 12 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 1 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_bus2dut' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd:13' bound to instance 'u_bus2dut' of component 'mwfil_bus2dut' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mwfil_bus2dut' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_bus2dut' (5#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd:34]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_b2dfifo' of component 'mwfil_udfifo' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd:168]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 64 - type: integer 
	Parameter DATA bound to: 64 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 64 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram' (6#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo' (7#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd:33]
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_controller' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_controller.vhd:15' bound to instance 'u_controller' of component 'mwfil_controller' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd:195]
INFO: [Synth 8-638] synthesizing module 'mwfil_controller' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_controller.vhd:38]
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_controller' (8#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_controller.vhd:38]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_d2bfifo' of component 'mwfil_udfifo' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd:219]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo__parameterized1' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 96 - type: integer 
	Parameter DATA bound to: 96 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram__parameterized1' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 96 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram__parameterized1' (8#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo__parameterized1' (8#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd:33]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dut2bus' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd:13' bound to instance 'u_dut2bus' of component 'mwfil_dut2bus' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mwfil_dut2bus' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dut2bus' (9#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chifcore' (10#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd:42]
INFO: [Synth 8-3491] module 'HDL_DUT_wrapper' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd:13' bound to instance 'u_dut' of component 'HDL_DUT_wrapper' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd:100]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_wrapper' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd:23]
WARNING: [Synth 8-5640] Port 'ce_out' is missing in component declaration [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'HDL_DUT' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:44' bound to instance 'u_HDL_DUT' of component 'HDL_DUT' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:58]
INFO: [Synth 8-3491] module 'nfp_relop_single_block' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block.vhd:24' bound to instance 'u_nfp_relop_comp' of component 'nfp_relop_single_block' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:173]
INFO: [Synth 8-638] synthesizing module 'nfp_relop_single_block' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'nfp_relop_single_block' (11#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block.vhd:35]
INFO: [Synth 8-3491] module 'nfp_relop_single_block' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block.vhd:24' bound to instance 'u_nfp_relop_comp_1' of component 'nfp_relop_single_block' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:182]
INFO: [Synth 8-3491] module 'nfp_div_single' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_div_single.vhd:26' bound to instance 'u_nfp_div_comp' of component 'nfp_div_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:191]
INFO: [Synth 8-638] synthesizing module 'nfp_div_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_div_single.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'nfp_div_single' (12#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_div_single.vhd:37]
INFO: [Synth 8-3491] module 'nfp_atan_single' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_atan_single.vhd:25' bound to instance 'u_nfp_atan_comp' of component 'nfp_atan_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:200]
INFO: [Synth 8-638] synthesizing module 'nfp_atan_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_atan_single.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'nfp_atan_single' (13#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_atan_single.vhd:35]
INFO: [Synth 8-3491] module 'nfp_sub_single' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_sub_single.vhd:25' bound to instance 'u_nfp_sub_comp' of component 'nfp_sub_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:208]
INFO: [Synth 8-638] synthesizing module 'nfp_sub_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_sub_single.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'nfp_sub_single' (14#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_sub_single.vhd:36]
INFO: [Synth 8-3491] module 'nfp_add_single' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_add_single.vhd:25' bound to instance 'u_nfp_add_comp' of component 'nfp_add_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:217]
INFO: [Synth 8-638] synthesizing module 'nfp_add_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_add_single.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'nfp_add_single' (15#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_add_single.vhd:36]
INFO: [Synth 8-3491] module 'hard_decision_demod' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:22' bound to instance 'u_hard_decision_demod' of component 'hard_decision_demod' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:226]
INFO: [Synth 8-638] synthesizing module 'hard_decision_demod' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:32]
INFO: [Synth 8-3491] module 'value_within' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within.vhd:22' bound to instance 'u_value_within' of component 'value_within' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:155]
INFO: [Synth 8-638] synthesizing module 'value_within' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within.vhd:34]
INFO: [Synth 8-3491] module 'nfp_relop_single' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single.vhd:24' bound to instance 'u_nfp_relop_comp' of component 'nfp_relop_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within.vhd:70]
INFO: [Synth 8-638] synthesizing module 'nfp_relop_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'nfp_relop_single' (16#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single.vhd:35]
INFO: [Synth 8-3491] module 'nfp_relop_single_block' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block.vhd:24' bound to instance 'u_nfp_relop_comp_1' of component 'nfp_relop_single_block' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'value_within' (17#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within.vhd:34]
INFO: [Synth 8-3491] module 'value_within' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within.vhd:22' bound to instance 'u_value_within1' of component 'value_within' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:165]
INFO: [Synth 8-3491] module 'value_within' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within.vhd:22' bound to instance 'u_value_within2' of component 'value_within' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:175]
INFO: [Synth 8-3491] module 'value_within3' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within3.vhd:22' bound to instance 'u_value_within3' of component 'value_within3' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:185]
INFO: [Synth 8-638] synthesizing module 'value_within3' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within3.vhd:34]
INFO: [Synth 8-3491] module 'nfp_relop_single' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single.vhd:24' bound to instance 'u_nfp_relop_comp' of component 'nfp_relop_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within3.vhd:70]
INFO: [Synth 8-3491] module 'nfp_relop_single_block' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block.vhd:24' bound to instance 'u_nfp_relop_comp_1' of component 'nfp_relop_single_block' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within3.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'value_within3' (18#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within3.vhd:34]
INFO: [Synth 8-3491] module 'value_within_pi' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within_pi.vhd:22' bound to instance 'u_value_within_pi' of component 'value_within_pi' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:195]
INFO: [Synth 8-638] synthesizing module 'value_within_pi' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within_pi.vhd:34]
INFO: [Synth 8-3491] module 'nfp_relop_single_block1' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block1.vhd:24' bound to instance 'u_nfp_relop_comp' of component 'nfp_relop_single_block1' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within_pi.vhd:70]
INFO: [Synth 8-638] synthesizing module 'nfp_relop_single_block1' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'nfp_relop_single_block1' (19#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block1.vhd:35]
INFO: [Synth 8-3491] module 'nfp_relop_single_block' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block.vhd:24' bound to instance 'u_nfp_relop_comp_1' of component 'nfp_relop_single_block' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within_pi.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'value_within_pi' (20#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within_pi.vhd:34]
INFO: [Synth 8-3491] module 'value_within5' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within5.vhd:22' bound to instance 'u_value_within5' of component 'value_within5' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:205]
INFO: [Synth 8-638] synthesizing module 'value_within5' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within5.vhd:34]
INFO: [Synth 8-3491] module 'nfp_relop_single' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single.vhd:24' bound to instance 'u_nfp_relop_comp' of component 'nfp_relop_single' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within5.vhd:70]
INFO: [Synth 8-3491] module 'nfp_relop_single_block' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_relop_single_block.vhd:24' bound to instance 'u_nfp_relop_comp_1' of component 'nfp_relop_single_block' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within5.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'value_within5' (21#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within5.vhd:34]
INFO: [Synth 8-3491] module 'value_within5' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within5.vhd:22' bound to instance 'u_value_within6' of component 'value_within5' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:215]
INFO: [Synth 8-3491] module 'value_within5' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/value_within5.vhd:22' bound to instance 'u_value_within7' of component 'value_within5' [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'hard_decision_demod' (22#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/hard_decision_demod.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT' (23#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/HDL_DUT.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_wrapper' (24#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chiftop' (25#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_fil' (26#1) [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.508 ; gain = 107.906 ; free physical = 16460 ; free virtual = 23756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2263.414 ; gain = 116.812 ; free physical = 16466 ; free virtual = 23762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2263.414 ; gain = 116.812 ; free physical = 16466 ; free virtual = 23762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2263.414 ; gain = 0.000 ; free physical = 16449 ; free virtual = 23745
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc:1]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc:6]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc:6]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc:7]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc:7]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc:8]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc:8]
Finished Parsing XDC File [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/HDL_DUT_fil_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDL_DUT_fil_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDL_DUT_fil_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.133 ; gain = 0.000 ; free physical = 16328 ; free virtual = 23626
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2436.133 ; gain = 0.000 ; free physical = 16328 ; free virtual = 23626
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2436.133 ; gain = 289.531 ; free physical = 16441 ; free virtual = 23739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2436.133 ; gain = 289.531 ; free physical = 16441 ; free virtual = 23739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2436.133 ; gain = 289.531 ; free physical = 16441 ; free virtual = 23739
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'jtag_mac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                  000000000000000
                 get_cmd |                  000000000000010 |                  000000000000010
              get_wr_len |                  000001000000000 |                  000000000000100
                 get_sim |                  000000000010000 |                  000000000001000
                      wr |                  000000000100000 |                  000000000010000
              get_rd_len |                  001000000000000 |                  000000001000000
                get_skip |                  000010000000000 |                  000000010000000
                exe_skip |                  000000001000000 |                  000000100000000
                rdbk_len |                  000000010000000 |                  000001000000000
                rdbk_dat |                  100000000000000 |                  000010000000000
                user_rst |                  010000000000000 |                  000000000000001
            ver_get_skip |                  000100000000000 |                  000100000000000
            ver_exe_skip |                  000000100000000 |                  001000000000000
            ver_rdbk_len |                  000000000000100 |                  010000000000000
            ver_rdbk_dat |                  000000000001000 |                  100000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'jtag_mac'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2436.133 ; gain = 289.531 ; free physical = 16425 ; free virtual = 23724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   2 Input   53 Bit       Adders := 2     
	   2 Input   52 Bit       Adders := 3     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 26    
	   2 Input   24 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 2     
	   8 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 36    
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               96 Bit    Registers := 3     
	               76 Bit    Registers := 2     
	               64 Bit    Registers := 12    
	               62 Bit    Registers := 3     
	               48 Bit    Registers := 20    
	               37 Bit    Registers := 9     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 16    
	               27 Bit    Registers := 40    
	               26 Bit    Registers := 49    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 50    
	               23 Bit    Registers := 139   
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 33    
	                8 Bit    Registers := 206   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 379   
+---Multipliers : 
	              27x38  Multipliers := 1     
+---RAMs : 
	             1024 Bit	(16 X 64 bit)          RAMs := 1     
	               1K Bit	(16 X 96 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 3     
	   7 Input   30 Bit        Muxes := 1     
	   8 Input   30 Bit        Muxes := 1     
	   6 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 24    
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 19    
	   3 Input   23 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 2     
	  15 Input   15 Bit        Muxes := 6     
	  38 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 12    
	   2 Input   13 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 13    
	   2 Input   10 Bit        Muxes := 13    
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 35    
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 20    
	   5 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 26    
	   4 Input    5 Bit        Muxes := 3     
	   9 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 6     
	   7 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 7     
	   9 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 222   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Why this net has no driver: _order_recur <const1>
DSP Report: Generating DSP res_x_mul_temp, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp is absorbed into DSP res_x_mul_temp.
DSP Report: operator res_x_mul_temp is absorbed into DSP res_x_mul_temp.
DSP Report: Generating DSP res_x_mul_temp, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp is absorbed into DSP res_x_mul_temp.
DSP Report: operator res_x_mul_temp is absorbed into DSP res_x_mul_temp.
DSP Report: Generating DSP res_x_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator res_x_mul_temp is absorbed into DSP res_x_mul_temp.
DSP Report: operator res_x_mul_temp is absorbed into DSP res_x_mul_temp.
DSP Report: Generating DSP res_d_mul_temp, operation Mode is: A*B.
DSP Report: operator res_d_mul_temp is absorbed into DSP res_d_mul_temp.
DSP Report: operator res_d_mul_temp is absorbed into DSP res_d_mul_temp.
DSP Report: Generating DSP res_d_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator res_d_mul_temp is absorbed into DSP res_d_mul_temp.
DSP Report: operator res_d_mul_temp is absorbed into DSP res_d_mul_temp.
DSP Report: Generating DSP res_d_mul_temp, operation Mode is: A*B.
DSP Report: operator res_d_mul_temp is absorbed into DSP res_d_mul_temp.
DSP Report: operator res_d_mul_temp is absorbed into DSP res_d_mul_temp.
DSP Report: Generating DSP res_d_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator res_d_mul_temp is absorbed into DSP res_d_mul_temp.
DSP Report: operator res_d_mul_temp is absorbed into DSP res_d_mul_temp.
DSP Report: Generating DSP res_fi_2_0_2_0_fm_res_mul_temp, operation Mode is: A*B.
DSP Report: operator res_fi_2_0_2_0_fm_res_mul_temp is absorbed into DSP res_fi_2_0_2_0_fm_res_mul_temp.
DSP Report: operator res_fi_2_0_2_0_fm_res_mul_temp is absorbed into DSP res_fi_2_0_2_0_fm_res_mul_temp.
DSP Report: Generating DSP res_fi_2_0_2_0_fm_res_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator res_fi_2_0_2_0_fm_res_mul_temp is absorbed into DSP res_fi_2_0_2_0_fm_res_mul_temp.
DSP Report: operator res_fi_2_0_2_0_fm_res_mul_temp is absorbed into DSP res_fi_2_0_2_0_fm_res_mul_temp.
DSP Report: Generating DSP res_fi_2_0_2_0_fm_res_mul_temp, operation Mode is: A*B.
DSP Report: operator res_fi_2_0_2_0_fm_res_mul_temp is absorbed into DSP res_fi_2_0_2_0_fm_res_mul_temp.
DSP Report: operator res_fi_2_0_2_0_fm_res_mul_temp is absorbed into DSP res_fi_2_0_2_0_fm_res_mul_temp.
DSP Report: Generating DSP res_fi_2_0_2_0_fm_res_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator res_fi_2_0_2_0_fm_res_mul_temp is absorbed into DSP res_fi_2_0_2_0_fm_res_mul_temp.
DSP Report: operator res_fi_2_0_2_0_fm_res_mul_temp is absorbed into DSP res_fi_2_0_2_0_fm_res_mul_temp.
Why this net has no driver: _order_recur <const1>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const1>
Why this net has no driver: _order_recur <const1>
Why this net has no driver: _order_recur <const1>
DSP Report: Generating DSP res_x_mul_temp_1, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp_1 is absorbed into DSP res_x_mul_temp_1.
DSP Report: operator res_x_mul_temp_1 is absorbed into DSP res_x_mul_temp_1.
DSP Report: Generating DSP res_x_mul_temp_1, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp_1 is absorbed into DSP res_x_mul_temp_1.
DSP Report: operator res_x_mul_temp_1 is absorbed into DSP res_x_mul_temp_1.
DSP Report: Generating DSP res_x_mul_temp_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator res_x_mul_temp_1 is absorbed into DSP res_x_mul_temp_1.
DSP Report: operator res_x_mul_temp_1 is absorbed into DSP res_x_mul_temp_1.
DSP Report: Generating DSP res_x_mul_temp_2, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp_2 is absorbed into DSP res_x_mul_temp_2.
DSP Report: operator res_x_mul_temp_2 is absorbed into DSP res_x_mul_temp_2.
DSP Report: Generating DSP res_x_mul_temp_2, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp_2 is absorbed into DSP res_x_mul_temp_2.
DSP Report: operator res_x_mul_temp_2 is absorbed into DSP res_x_mul_temp_2.
DSP Report: Generating DSP res_x_mul_temp_2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator res_x_mul_temp_2 is absorbed into DSP res_x_mul_temp_2.
DSP Report: operator res_x_mul_temp_2 is absorbed into DSP res_x_mul_temp_2.
DSP Report: Generating DSP res_x_mul_temp_3, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp_3 is absorbed into DSP res_x_mul_temp_3.
DSP Report: operator res_x_mul_temp_3 is absorbed into DSP res_x_mul_temp_3.
DSP Report: Generating DSP res_x_mul_temp_3, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp_3 is absorbed into DSP res_x_mul_temp_3.
DSP Report: Generating DSP res_x_mul_temp_3, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp_3 is absorbed into DSP res_x_mul_temp_3.
DSP Report: Generating DSP res_x_mul_temp_3, operation Mode is: A*B.
DSP Report: operator res_x_mul_temp_3 is absorbed into DSP res_x_mul_temp_3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2436.133 ; gain = 289.531 ; free physical = 16368 ; free virtual = 23681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|nfp_atan_single | p_0_out    | 256x26        | LUT            | 
|nfp_atan_single | p_0_out    | 32x27         | LUT            | 
|nfp_atan_single | p_0_out    | 256x26        | LUT            | 
|nfp_atan_single | p_0_out    | 256x27        | LUT            | 
|nfp_atan_single | p_0_out    | 256x26        | LUT            | 
|nfp_atan_single | p_0_out    | 32x27         | LUT            | 
|nfp_atan_single | p_0_out    | 256x26        | LUT            | 
|nfp_atan_single | p_0_out    | 256x27        | LUT            | 
+----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HDL_DUT_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|HDL_DUT_fil | u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg             | 16 x 96(READ_FIRST)    | W |   | 16 x 96(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
+------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|nfp_atan_single | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | (PCIN>>17)+A*B | 11     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | (PCIN>>17)+A*B | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | (PCIN>>17)+A*B | 11     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | (PCIN>>17)+A*B | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nfp_atan_single | A*B            | 21     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sysclk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2436.133 ; gain = 289.531 ; free physical = 16227 ; free virtual = 23539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 2462.242 ; gain = 315.641 ; free physical = 16169 ; free virtual = 23482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HDL_DUT_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|HDL_DUT_fil | u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg             | 16 x 96(READ_FIRST)    | W |   | 16 x 96(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
+------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2527.266 ; gain = 380.664 ; free physical = 16166 ; free virtual = 23478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 2527.266 ; gain = 380.664 ; free physical = 16165 ; free virtual = 23477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 2527.266 ; gain = 380.664 ; free physical = 16165 ; free virtual = 23477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 2527.266 ; gain = 380.664 ; free physical = 16165 ; free virtual = 23477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 2527.266 ; gain = 380.664 ; free physical = 16165 ; free virtual = 23477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 2527.266 ; gain = 380.664 ; free physical = 16165 ; free virtual = 23477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 2527.266 ; gain = 380.664 ; free physical = 16165 ; free virtual = 23477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay1_out1_2_reg[7]       | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay8_reg_reg[24][7]      | 25     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[24]      | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[23]      | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[22]      | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[21]      | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[20]      | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[19]      | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[18]      | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[17]      | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[16]      | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[15]      | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[14]      | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[13]      | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[12]      | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[11]      | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[10]      | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[9]       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[8]       | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[7]       | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[6]       | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[5]       | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[4]       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay6_out1_1_reg[3]       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay11_reg_reg[23][4]     | 24     | 3     | YES          | NO                 | YES               | 0      | 3       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay52_reg_reg[29]        | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay53_reg_reg[29]        | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay51_reg_reg[29]        | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay56_reg_reg[28][22]    | 29     | 23    | YES          | NO                 | YES               | 0      | 23      | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay55_reg_reg[28][7]     | 29     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay54_reg_reg[29]        | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay2_reg_reg[13]        | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay27_reg_reg[12]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/reduced_reg_reg[12][8]    | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/reduced_reg_reg[12][7]    | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay7_reg_1_reg[8][8]    | 11     | 9     | YES          | NO                 | YES               | 9      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay28_reg_reg[3]        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/reduced_reg_1_reg[3]      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/reduced_reg_2_reg[13][23] | 14     | 24    | YES          | NO                 | YES               | 24     | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay_out1_reg[61]        | 12     | 24    | YES          | NO                 | YES               | 24     | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/reduced_reg_3_reg[10][23] | 11     | 24    | YES          | NO                 | YES               | 24     | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay25_reg_1_reg[6][36]  | 7      | 37    | YES          | NO                 | YES               | 37     | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay25_reg_reg[32]       | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay33_reg_reg[3][22]    | 8      | 23    | YES          | NO                 | YES               | 23     | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay27_reg_1_reg[32][22] | 33     | 23    | YES          | NO                 | YES               | 0      | 23      | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay29_reg_reg[3][7]     | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay32_reg_reg[3][7]     | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay26_reg_reg[32][7]    | 33     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay12_reg_reg[35]       | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay18_reg_reg[7]         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay2_reg_reg[3][7]       | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay17_reg_reg[6][22]     | 8      | 23    | YES          | NO                 | YES               | 23     | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay15_reg_reg[7][7]      | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay13_reg_reg[7]         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay14_reg_reg[7]         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay18_reg_reg[7]         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay2_reg_reg[3][7]       | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay17_reg_reg[6][22]     | 8      | 23    | YES          | NO                 | YES               | 23     | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay15_reg_reg[7][7]      | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay13_reg_reg[7]         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay14_reg_reg[7]         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/delayMatch_reg_reg[75]                    | 76     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/delayMatch2_reg_reg[75]                   | 76     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|HDL_DUT_fil | u_mwfil_chiftop/u_dut/u_HDL_DUT/delayMatch1_reg_reg[10][31]               | 11     | 32    | YES          | NO                 | YES               | 32     | 0       | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |jtag_mac_fifo |         2|
|3     |simcycle_fifo |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clk_wiz_0_bbox        |     1|
|2     |jtag_mac_fifo_bbox    |     1|
|3     |jtag_mac_fifo_bbox_2_ |     1|
|4     |simcycle_fifo_bbox    |     1|
|5     |BSCANE2               |     1|
|6     |BUFG                  |     1|
|7     |CARRY4                |   598|
|8     |DSP48E1               |    21|
|10    |LUT1                  |   230|
|11    |LUT2                  |  2239|
|12    |LUT3                  |  1776|
|13    |LUT4                  |   873|
|14    |LUT5                  |  1129|
|15    |LUT6                  |  1364|
|16    |MUXF7                 |     5|
|17    |RAMB18E1              |     1|
|18    |RAMB36E1              |     2|
|19    |SRL16E                |   309|
|20    |SRLC32E               |    93|
|21    |FDCE                  |  6366|
|22    |FDPE                  |     1|
|23    |FDRE                  |  1009|
|24    |FDSE                  |     6|
|25    |IBUF                  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 2527.266 ; gain = 380.664 ; free physical = 16165 ; free virtual = 23477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2527.266 ; gain = 207.945 ; free physical = 16239 ; free virtual = 23551
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 2527.273 ; gain = 380.664 ; free physical = 16239 ; free virtual = 23551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2527.273 ; gain = 0.000 ; free physical = 16311 ; free virtual = 23623
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.281 ; gain = 0.000 ; free physical = 16259 ; free virtual = 23572
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 2559.281 ; gain = 412.773 ; free physical = 16445 ; free virtual = 23758
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.runs/synth_1/HDL_DUT_fil.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDL_DUT_fil_utilization_synth.rpt -pb HDL_DUT_fil_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 16:13:03 2020...
[Sat Dec 26 16:13:07 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:37 ; elapsed = 00:05:26 . Memory (MB): peak = 2138.477 ; gain = 0.000 ; free physical = 17380 ; free virtual = 24678
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {  
#   error "ERROR: Synthesis failed" 
# }
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 16:13:07 2020...
