TimeQuest Timing Analyzer report for RAM2VGA_TEST
Mon Jun 03 19:22:44 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Slow Corner Signal Integrity Metrics
 67. Fast Corner Signal Integrity Metrics
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RAM2VGA_TEST                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 640.000 ; 1.56 MHz  ; 0.000 ; 320.000 ; 50.00      ; 64        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK24|altpll_component|auto_generated|pll1|inclk[0] ; { CLK24|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864  ; 50.34 MHz ; 0.000 ; 9.932   ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0] ; { CLK25|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                          ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 218.67 MHz ; 218.67 MHz      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 276.93 MHz ; 276.93 MHz      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 15.291  ; 0.000         ;
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 636.389 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLOCK_50                                          ; 4.825   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.687   ; 0.000         ;
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 319.738 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 15.291 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.500      ;
; 15.291 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.500      ;
; 15.291 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.500      ;
; 15.291 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.500      ;
; 15.300 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.491      ;
; 15.300 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.491      ;
; 15.300 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.491      ;
; 15.300 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.491      ;
; 15.303 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.488      ;
; 15.303 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.488      ;
; 15.303 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.488      ;
; 15.303 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.488      ;
; 15.468 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.323      ;
; 15.468 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.323      ;
; 15.472 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.319      ;
; 15.474 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.317      ;
; 15.474 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.317      ;
; 15.477 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.314      ;
; 15.477 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.314      ;
; 15.480 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.311      ;
; 15.480 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.311      ;
; 15.481 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.310      ;
; 15.482 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.309      ;
; 15.483 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.308      ;
; 15.483 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.308      ;
; 15.484 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.307      ;
; 15.486 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.305      ;
; 15.486 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.305      ;
; 15.491 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.300      ;
; 15.494 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.297      ;
; 15.534 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.257      ;
; 15.534 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.257      ;
; 15.534 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.257      ;
; 15.534 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.257      ;
; 15.655 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 4.134      ;
; 15.655 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 4.134      ;
; 15.655 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 4.134      ;
; 15.655 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 4.134      ;
; 15.706 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.085      ;
; 15.706 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.085      ;
; 15.706 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.085      ;
; 15.706 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.085      ;
; 15.711 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.080      ;
; 15.711 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.080      ;
; 15.715 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.076      ;
; 15.717 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.074      ;
; 15.717 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.074      ;
; 15.725 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.066      ;
; 15.730 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.061      ;
; 15.730 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.061      ;
; 15.730 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.061      ;
; 15.730 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.061      ;
; 15.741 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.050      ;
; 15.741 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.050      ;
; 15.741 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.050      ;
; 15.741 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 4.050      ;
; 15.832 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.957      ;
; 15.832 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.957      ;
; 15.836 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.953      ;
; 15.838 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.951      ;
; 15.838 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.951      ;
; 15.861 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.928      ;
; 15.861 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.928      ;
; 15.861 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.928      ;
; 15.861 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.928      ;
; 15.883 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.908      ;
; 15.883 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.908      ;
; 15.887 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.904      ;
; 15.889 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.902      ;
; 15.889 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.902      ;
; 15.907 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.884      ;
; 15.907 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.884      ;
; 15.911 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.880      ;
; 15.913 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.878      ;
; 15.913 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.878      ;
; 15.914 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.875      ;
; 15.918 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.873      ;
; 15.918 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.873      ;
; 15.922 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.869      ;
; 15.924 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.867      ;
; 15.924 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.867      ;
; 15.932 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.859      ;
; 15.953 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.838      ;
; 15.954 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.837      ;
; 15.954 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.837      ;
; 15.954 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.837      ;
; 15.954 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.837      ;
; 15.966 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.825      ;
; 16.038 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.751      ;
; 16.038 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.751      ;
; 16.042 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.747      ;
; 16.044 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.745      ;
; 16.044 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.745      ;
; 16.118 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.070     ; 3.671      ;
; 16.175 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.061     ; 3.623      ;
; 16.175 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.061     ; 3.623      ;
; 16.175 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.061     ; 3.623      ;
; 16.175 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.061     ; 3.623      ;
; 16.181 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.610      ;
; 16.181 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.068     ; 3.610      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+---------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 636.389 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.522      ;
; 636.391 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.520      ;
; 636.485 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.426      ;
; 636.487 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.424      ;
; 636.603 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.308      ;
; 636.605 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.306      ;
; 636.628 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.283      ;
; 636.675 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.233      ; 3.586      ;
; 636.675 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.233      ; 3.586      ;
; 636.682 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.258      ; 3.604      ;
; 636.682 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.258      ; 3.604      ;
; 636.689 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.234      ; 3.573      ;
; 636.689 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.234      ; 3.573      ;
; 636.697 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.259      ; 3.590      ;
; 636.697 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.259      ; 3.590      ;
; 636.724 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.187      ;
; 636.736 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.175      ;
; 636.738 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.173      ;
; 636.834 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.233      ; 3.427      ;
; 636.834 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.233      ; 3.427      ;
; 636.841 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.258      ; 3.445      ;
; 636.841 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.258      ; 3.445      ;
; 636.842 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 3.069      ;
; 636.848 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.234      ; 3.414      ;
; 636.848 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.234      ; 3.414      ;
; 636.856 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.259      ; 3.431      ;
; 636.856 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.259      ; 3.431      ;
; 636.909 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.233      ; 3.352      ;
; 636.909 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.233      ; 3.352      ;
; 636.916 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.258      ; 3.370      ;
; 636.916 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.258      ; 3.370      ;
; 636.923 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.234      ; 3.339      ;
; 636.923 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.234      ; 3.339      ;
; 636.931 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.259      ; 3.356      ;
; 636.931 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.259      ; 3.356      ;
; 636.975 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.936      ;
; 637.043 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.251      ; 3.236      ;
; 637.043 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.251      ; 3.236      ;
; 637.058 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.252      ; 3.222      ;
; 637.058 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.252      ; 3.222      ;
; 637.066 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.256      ; 3.218      ;
; 637.066 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.256      ; 3.218      ;
; 637.080 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.257      ; 3.205      ;
; 637.080 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.257      ; 3.205      ;
; 637.104 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.807      ;
; 637.106 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.805      ;
; 637.173 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.738      ;
; 637.175 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.736      ;
; 637.325 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.586      ;
; 637.327 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.584      ;
; 637.342 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.592      ;
; 637.342 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.592      ;
; 637.343 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.568      ;
; 637.346 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.588      ;
; 637.412 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.499      ;
; 637.438 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.496      ;
; 637.438 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.496      ;
; 637.442 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.492      ;
; 637.453 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.251      ; 2.826      ;
; 637.453 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.251      ; 2.826      ;
; 637.468 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.252      ; 2.812      ;
; 637.468 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.252      ; 2.812      ;
; 637.476 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.256      ; 2.808      ;
; 637.476 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.256      ; 2.808      ;
; 637.490 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.257      ; 2.795      ;
; 637.490 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.257      ; 2.795      ;
; 637.556 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.378      ;
; 637.556 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.378      ;
; 637.560 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.374      ;
; 637.564 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.347      ;
; 637.662 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.249      ;
; 637.664 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.247      ;
; 637.689 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.245      ;
; 637.689 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.245      ;
; 637.691 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.243      ;
; 637.693 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.241      ;
; 637.739 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.251      ; 2.540      ;
; 637.739 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.251      ; 2.540      ;
; 637.754 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.252      ; 2.526      ;
; 637.754 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.252      ; 2.526      ;
; 637.762 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.256      ; 2.522      ;
; 637.762 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.256      ; 2.522      ;
; 637.767 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.144      ;
; 637.769 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.142      ;
; 637.776 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.257      ; 2.509      ;
; 637.776 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.257      ; 2.509      ;
; 637.787 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.147      ;
; 637.901 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 2.010      ;
; 637.905 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.029      ;
; 637.918 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 1.993      ;
; 637.920 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 1.991      ;
; 637.930 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.004      ;
; 637.931 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 2.003      ;
; 638.002 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 1.909      ;
; 638.004 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 1.907      ;
; 638.006 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 1.905      ;
; 638.026 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 1.908      ;
; 638.027 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.061     ; 1.907      ;
; 638.028 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 1.883      ;
; 638.030 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.084     ; 1.881      ;
+---------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.386 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.387 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.605      ;
; 0.403 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.406 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.624      ;
; 0.407 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.625      ;
; 0.560 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.579 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.581 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.799      ;
; 0.583 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.584 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.802      ;
; 0.585 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.803      ;
; 0.588 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.155      ;
; 0.589 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.589 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.590 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.598 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.816      ;
; 0.600 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.818      ;
; 0.600 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.818      ;
; 0.608 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.174      ;
; 0.612 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.179      ;
; 0.614 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.180      ;
; 0.618 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.185      ;
; 0.621 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.188      ;
; 0.697 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.915      ;
; 0.713 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.931      ;
; 0.714 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.932      ;
; 0.716 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.934      ;
; 0.717 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.935      ;
; 0.717 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.935      ;
; 0.717 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.935      ;
; 0.719 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.937      ;
; 0.719 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.937      ;
; 0.735 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.305      ;
; 0.737 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.309      ;
; 0.738 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.304      ;
; 0.740 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.312      ;
; 0.745 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.312      ;
; 0.752 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.324      ;
; 0.753 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.320      ;
; 0.768 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.340      ;
; 0.773 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.343      ;
; 0.776 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.348      ;
; 0.780 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.350      ;
; 0.784 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.356      ;
; 0.797 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.369      ;
; 0.812 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.384      ;
; 0.816 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.034      ;
; 0.817 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.035      ;
; 0.817 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.035      ;
; 0.824 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.042      ;
; 0.825 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.043      ;
; 0.829 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.047      ;
; 0.831 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.049      ;
; 0.831 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.049      ;
; 0.842 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.409      ;
; 0.866 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.432      ;
; 0.880 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.447      ;
; 0.884 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.451      ;
; 0.885 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.451      ;
; 0.886 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.104      ;
; 0.887 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.105      ;
; 0.888 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.454      ;
; 0.895 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.113      ;
; 0.903 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.470      ;
; 0.910 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.128      ;
; 0.911 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.129      ;
; 0.911 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.129      ;
; 0.913 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.131      ;
; 0.915 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.133      ;
; 0.915 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.133      ;
; 1.002 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.568      ;
; 1.003 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.221      ;
; 1.004 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.570      ;
; 1.004 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.222      ;
; 1.004 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.222      ;
; 1.006 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.224      ;
; 1.008 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.578      ;
; 1.009 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.581      ;
; 1.011 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.581      ;
; 1.030 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.600      ;
; 1.047 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.619      ;
; 1.068 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.286      ;
; 1.079 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.649      ;
; 1.117 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.683      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.359 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.375 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.394 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.611      ;
; 0.397 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.614      ;
; 0.398 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.615      ;
; 0.399 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.616      ;
; 0.501 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.719      ;
; 0.515 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.733      ;
; 0.572 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.579 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.586 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.804      ;
; 0.589 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.589 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.591 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.612 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.830      ;
; 0.622 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.840      ;
; 0.696 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.913      ;
; 0.698 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.915      ;
; 0.698 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[1]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.915      ;
; 0.699 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[2]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.916      ;
; 0.807 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.027      ;
; 0.822 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.042      ;
; 0.831 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.049      ;
; 0.837 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[0]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.054      ;
; 0.837 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.054      ;
; 0.840 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[3]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.057      ;
; 0.840 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.057      ;
; 0.861 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.863 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.876 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.094      ;
; 0.877 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.095      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.880 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.098      ;
; 0.882 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.100      ;
; 0.927 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.145      ;
; 0.942 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.160      ;
; 0.956 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.174      ;
; 0.971 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.189      ;
; 0.973 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.973 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.973 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.975 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.193      ;
; 0.975 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.193      ;
; 0.976 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.988 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.206      ;
; 0.990 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.208      ;
; 0.992 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.210      ;
; 0.994 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.214      ;
; 1.018 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.236      ;
; 1.019 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.237      ;
; 1.079 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.297      ;
; 1.085 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.303      ;
; 1.085 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.303      ;
; 1.087 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.305      ;
; 1.102 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.320      ;
; 1.127 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.345      ;
; 1.143 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.361      ;
; 1.147 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.365      ;
; 1.155 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.373      ;
; 1.155 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.373      ;
; 1.158 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.376      ;
; 1.164 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.382      ;
; 1.170 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.388      ;
; 1.186 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.404      ;
; 1.195 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.413      ;
; 1.197 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.415      ;
; 1.209 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.427      ;
; 1.215 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.435      ;
; 1.230 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.235 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.235 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.238 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.456      ;
; 1.245 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.463      ;
; 1.247 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.467      ;
; 1.254 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.472      ;
; 1.267 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.485      ;
; 1.273 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.508      ;
; 1.284 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.502      ;
; 1.332 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.550      ;
; 1.346 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.566      ;
; 1.346 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.566      ;
; 1.366 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.586      ;
; 1.372 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.607      ;
; 1.377 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.595      ;
; 1.379 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.597      ;
; 1.380 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.598      ;
; 1.386 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.604      ;
; 1.406 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.624      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                      ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                    ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                    ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                    ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                    ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                   ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                   ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                   ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                   ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                     ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                     ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                     ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                     ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                      ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                      ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                      ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                    ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                    ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                    ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                    ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                   ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                   ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                   ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                   ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                     ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                     ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                     ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                     ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 9.775 ; 9.959        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 9.920 ; 9.920        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.920 ; 9.920        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync_aux|clk                                            ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync|clk                                                ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync_aux|clk                                            ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync|clk                                                ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|blue[0]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|blue[1]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|blue[2]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|blue[3]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|green[0]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|green[1]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|green[2]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|green[3]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 9.927 ; 9.927        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                          ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 319.738 ; 319.968      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 319.738 ; 319.968      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 319.738 ; 319.968      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ;
; 319.738 ; 319.968      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ;
; 319.738 ; 319.968      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ;
; 319.738 ; 319.968      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ;
; 319.738 ; 319.968      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ;
; 319.738 ; 319.968      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux                                                                       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ;
; 319.753 ; 319.969      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ;
; 319.754 ; 319.970      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ;
; 319.754 ; 319.970      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ;
; 319.754 ; 319.970      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ;
; 319.788 ; 320.018      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 319.788 ; 320.018      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 319.788 ; 320.018      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ;
; 319.788 ; 320.018      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ;
; 319.788 ; 320.018      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ;
; 319.788 ; 320.018      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux                                                                       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ;
; 319.845 ; 320.029      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ;
; 319.986 ; 319.986      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                         ;
; 319.986 ; 319.986      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                           ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a1|clk0                                                             ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a2|clk0                                                             ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a3|clk0                                                             ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:0:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:10:Treg|Qaux|clk                                                                                               ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:11:Treg|Qaux|clk                                                                                               ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:12:Treg|Qaux|clk                                                                                               ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:13:Treg|Qaux|clk                                                                                               ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:14:Treg|Qaux|clk                                                                                               ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:15:Treg|Qaux|clk                                                                                               ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:1:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:2:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:3:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:4:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:5:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:6:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:7:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:8:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:9:Treg|Qaux|clk                                                                                                ;
; 320.006 ; 320.006      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 320.006 ; 320.006      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a2|clk0                                                             ;
; 320.006 ; 320.006      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a3|clk0                                                             ;
; 320.006 ; 320.006      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:13:Treg|Qaux|clk                                                                                               ;
; 320.006 ; 320.006      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:14:Treg|Qaux|clk                                                                                               ;
; 320.006 ; 320.006      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:15:Treg|Qaux|clk                                                                                               ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a1|clk0                                                             ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:0:Treg|Qaux|clk                                                                                                ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:10:Treg|Qaux|clk                                                                                               ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:11:Treg|Qaux|clk                                                                                               ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:12:Treg|Qaux|clk                                                                                               ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:1:Treg|Qaux|clk                                                                                                ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:2:Treg|Qaux|clk                                                                                                ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:3:Treg|Qaux|clk                                                                                                ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:4:Treg|Qaux|clk                                                                                                ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:5:Treg|Qaux|clk                                                                                                ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:6:Treg|Qaux|clk                                                                                                ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:7:Treg|Qaux|clk                                                                                                ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:8:Treg|Qaux|clk                                                                                                ;
; 320.007 ; 320.007      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:9:Treg|Qaux|clk                                                                                                ;
; 320.013 ; 320.013      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                         ;
; 320.013 ; 320.013      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                           ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.743 ; 6.239 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.743 ; 6.239 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -4.462 ; -4.912 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -4.462 ; -4.912 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.366 ; 3.396 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.333 ; 3.363 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.366 ; 3.396 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.334 ; 3.363 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.362 ; 3.395 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.384 ; 3.444 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.093 ; 3.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.384 ; 3.444 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.344 ; 3.372 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.082 ; 3.104 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.099 ; 4.161 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.621 ; 3.666 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.337 ; 3.388 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.621 ; 3.666 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.331 ; 3.352 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.362 ; 3.389 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.376 ; 3.413 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.912 ; 2.939 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.912 ; 2.940 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.943 ; 2.972 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.912 ; 2.939 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.939 ; 2.971 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.670 ; 2.691 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.682 ; 2.703 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.960 ; 3.017 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.921 ; 2.948 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.670 ; 2.691 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.647 ; 3.705 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.909 ; 2.929 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.916 ; 2.964 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.187 ; 3.230 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.909 ; 2.929 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.939 ; 2.965 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.953 ; 2.987 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 242.31 MHz ; 242.31 MHz      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 311.62 MHz ; 311.62 MHz      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 15.737  ; 0.000         ;
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 636.791 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.313 ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.313 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLOCK_50                                          ; 4.785   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.683   ; 0.000         ;
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 319.742 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 15.737 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.062      ;
; 15.737 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.062      ;
; 15.737 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.062      ;
; 15.737 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.062      ;
; 15.782 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.017      ;
; 15.782 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.017      ;
; 15.782 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.017      ;
; 15.782 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.017      ;
; 15.785 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.014      ;
; 15.785 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.014      ;
; 15.785 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.014      ;
; 15.785 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 4.014      ;
; 15.937 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.862      ;
; 15.938 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.861      ;
; 15.942 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.857      ;
; 15.943 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.856      ;
; 15.944 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.855      ;
; 15.950 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.849      ;
; 15.951 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.848      ;
; 15.953 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.846      ;
; 15.954 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.845      ;
; 15.955 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.844      ;
; 15.956 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.843      ;
; 15.957 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.842      ;
; 15.958 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.841      ;
; 15.959 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.840      ;
; 15.959 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.840      ;
; 15.959 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.840      ;
; 15.959 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.840      ;
; 15.959 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.840      ;
; 15.960 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.839      ;
; 15.965 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.834      ;
; 15.978 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.821      ;
; 15.981 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.818      ;
; 16.037 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.759      ;
; 16.037 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.759      ;
; 16.037 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.759      ;
; 16.037 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.759      ;
; 16.072 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.727      ;
; 16.072 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.727      ;
; 16.072 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.727      ;
; 16.072 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.727      ;
; 16.086 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.713      ;
; 16.086 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.713      ;
; 16.086 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.713      ;
; 16.086 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.713      ;
; 16.140 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.659      ;
; 16.140 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.659      ;
; 16.140 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.659      ;
; 16.140 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.659      ;
; 16.158 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.641      ;
; 16.159 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.640      ;
; 16.163 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.636      ;
; 16.164 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.635      ;
; 16.165 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.634      ;
; 16.186 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.613      ;
; 16.205 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.591      ;
; 16.206 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.590      ;
; 16.207 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.589      ;
; 16.207 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.589      ;
; 16.207 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.589      ;
; 16.207 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.589      ;
; 16.210 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.586      ;
; 16.211 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.585      ;
; 16.212 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.584      ;
; 16.240 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.559      ;
; 16.241 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.558      ;
; 16.245 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.554      ;
; 16.246 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.553      ;
; 16.247 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.552      ;
; 16.254 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.545      ;
; 16.255 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.544      ;
; 16.259 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.540      ;
; 16.260 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.539      ;
; 16.261 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.538      ;
; 16.292 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.507      ;
; 16.292 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.507      ;
; 16.292 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.507      ;
; 16.292 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.507      ;
; 16.301 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.495      ;
; 16.336 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.463      ;
; 16.346 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.453      ;
; 16.347 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.452      ;
; 16.350 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.449      ;
; 16.351 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.448      ;
; 16.352 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.447      ;
; 16.353 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.446      ;
; 16.374 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.425      ;
; 16.375 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.421      ;
; 16.376 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.420      ;
; 16.380 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.416      ;
; 16.381 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.415      ;
; 16.382 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.414      ;
; 16.471 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.063     ; 3.325      ;
; 16.514 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.285      ;
; 16.515 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.284      ;
; 16.516 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.283      ;
; 16.516 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.283      ;
; 16.517 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.060     ; 3.282      ;
; 16.543 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.054     ; 3.262      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+---------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 636.791 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 3.129      ;
; 636.793 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 3.127      ;
; 636.874 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 3.046      ;
; 636.876 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 3.044      ;
; 636.971 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.949      ;
; 636.973 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.947      ;
; 636.977 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.202      ; 3.245      ;
; 636.977 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.202      ; 3.245      ;
; 636.989 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.225      ; 3.256      ;
; 636.989 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.225      ; 3.256      ;
; 636.991 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.203      ; 3.232      ;
; 636.991 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.203      ; 3.232      ;
; 637.002 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.918      ;
; 637.003 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.226      ; 3.243      ;
; 637.003 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.226      ; 3.243      ;
; 637.085 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.835      ;
; 637.096 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.824      ;
; 637.098 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.822      ;
; 637.110 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.202      ; 3.112      ;
; 637.110 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.202      ; 3.112      ;
; 637.122 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.225      ; 3.123      ;
; 637.122 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.225      ; 3.123      ;
; 637.124 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.203      ; 3.099      ;
; 637.124 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.203      ; 3.099      ;
; 637.136 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.226      ; 3.110      ;
; 637.136 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.226      ; 3.110      ;
; 637.180 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.202      ; 3.042      ;
; 637.180 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.202      ; 3.042      ;
; 637.182 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.738      ;
; 637.192 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.225      ; 3.053      ;
; 637.192 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.225      ; 3.053      ;
; 637.194 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.203      ; 3.029      ;
; 637.194 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.203      ; 3.029      ;
; 637.206 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.226      ; 3.040      ;
; 637.206 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.226      ; 3.040      ;
; 637.307 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.613      ;
; 637.314 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.220      ; 2.926      ;
; 637.314 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.220      ; 2.926      ;
; 637.328 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.223      ; 2.915      ;
; 637.328 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.223      ; 2.915      ;
; 637.328 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.221      ; 2.913      ;
; 637.328 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.221      ; 2.913      ;
; 637.342 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.224      ; 2.902      ;
; 637.342 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.224      ; 2.902      ;
; 637.424 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.496      ;
; 637.426 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.494      ;
; 637.477 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.443      ;
; 637.479 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.441      ;
; 637.619 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.301      ;
; 637.621 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.299      ;
; 637.633 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.308      ;
; 637.634 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.307      ;
; 637.635 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.285      ;
; 637.637 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.304      ;
; 637.681 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.220      ; 2.559      ;
; 637.681 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.220      ; 2.559      ;
; 637.688 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.232      ;
; 637.695 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.223      ; 2.548      ;
; 637.695 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.223      ; 2.548      ;
; 637.695 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.221      ; 2.546      ;
; 637.695 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.221      ; 2.546      ;
; 637.709 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.224      ; 2.535      ;
; 637.709 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.224      ; 2.535      ;
; 637.716 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.225      ;
; 637.717 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.224      ;
; 637.720 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.221      ;
; 637.813 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.128      ;
; 637.814 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.127      ;
; 637.817 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.124      ;
; 637.830 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.090      ;
; 637.919 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 2.001      ;
; 637.921 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.999      ;
; 637.937 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.220      ; 2.303      ;
; 637.937 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.220      ; 2.303      ;
; 637.938 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.003      ;
; 637.939 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 2.002      ;
; 637.942 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 1.999      ;
; 637.946 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 1.995      ;
; 637.951 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.223      ; 2.292      ;
; 637.951 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.223      ; 2.292      ;
; 637.951 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.221      ; 2.290      ;
; 637.951 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.221      ; 2.290      ;
; 637.965 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.224      ; 2.279      ;
; 637.965 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.224      ; 2.279      ;
; 638.005 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.915      ;
; 638.007 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.913      ;
; 638.029 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 1.912      ;
; 638.126 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 1.815      ;
; 638.130 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.790      ;
; 638.145 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.775      ;
; 638.147 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.773      ;
; 638.154 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 1.787      ;
; 638.154 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 1.787      ;
; 638.213 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.707      ;
; 638.215 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.705      ;
; 638.216 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.704      ;
; 638.237 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 1.704      ;
; 638.237 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.054     ; 1.704      ;
; 638.239 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.681      ;
; 638.241 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.075     ; 1.679      ;
+---------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.343 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.344 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.364 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.562      ;
; 0.503 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.519 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.521 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.719      ;
; 0.524 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.528 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.528 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.529 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.727      ;
; 0.533 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.535 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.535 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.562 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.071      ;
; 0.577 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.085      ;
; 0.581 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.089      ;
; 0.581 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.090      ;
; 0.588 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.097      ;
; 0.589 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.098      ;
; 0.638 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.836      ;
; 0.642 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.840      ;
; 0.643 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.841      ;
; 0.646 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.844      ;
; 0.647 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.845      ;
; 0.647 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.845      ;
; 0.648 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.846      ;
; 0.649 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.847      ;
; 0.649 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.847      ;
; 0.695 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.203      ;
; 0.701 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.210      ;
; 0.702 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.213      ;
; 0.704 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.217      ;
; 0.707 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.216      ;
; 0.710 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.223      ;
; 0.725 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.238      ;
; 0.735 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.933      ;
; 0.735 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.933      ;
; 0.736 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.934      ;
; 0.737 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.250      ;
; 0.740 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.251      ;
; 0.743 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.257      ;
; 0.744 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.747 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.258      ;
; 0.747 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.747 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.751 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.264      ;
; 0.761 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.274      ;
; 0.776 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.289      ;
; 0.792 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.301      ;
; 0.796 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.994      ;
; 0.797 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.995      ;
; 0.808 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.006      ;
; 0.813 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.813 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.814 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.012      ;
; 0.815 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.323      ;
; 0.818 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.016      ;
; 0.821 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.019      ;
; 0.821 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.019      ;
; 0.822 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.330      ;
; 0.828 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.337      ;
; 0.829 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.338      ;
; 0.832 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.340      ;
; 0.843 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.352      ;
; 0.909 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.107      ;
; 0.913 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.111      ;
; 0.913 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.111      ;
; 0.914 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.112      ;
; 0.940 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.448      ;
; 0.951 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.462      ;
; 0.955 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.463      ;
; 0.956 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.467      ;
; 0.957 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.470      ;
; 0.962 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.160      ;
; 0.976 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.487      ;
; 0.991 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.504      ;
; 1.018 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.529      ;
; 1.039 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.547      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.313 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.339 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.357 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.555      ;
; 0.360 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.558      ;
; 0.361 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.559      ;
; 0.362 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.560      ;
; 0.452 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.650      ;
; 0.454 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.653      ;
; 0.514 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.519 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.526 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.724      ;
; 0.527 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.725      ;
; 0.530 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.531 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.548 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.747      ;
; 0.558 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.756      ;
; 0.634 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.832      ;
; 0.635 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.833      ;
; 0.635 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[1]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.833      ;
; 0.637 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[2]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.835      ;
; 0.736 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.934      ;
; 0.741 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.942      ;
; 0.756 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.957      ;
; 0.757 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[0]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.757 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.760 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[3]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.765 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.768 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.771 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.771 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.777 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.779 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.977      ;
; 0.786 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.786 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.786 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.794 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.992      ;
; 0.796 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.994      ;
; 0.831 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.030      ;
; 0.835 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.033      ;
; 0.860 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.058      ;
; 0.861 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.059      ;
; 0.862 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.862 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.065      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.065      ;
; 0.868 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.066      ;
; 0.875 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.073      ;
; 0.878 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.076      ;
; 0.882 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.080      ;
; 0.886 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.085      ;
; 0.908 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.109      ;
; 0.926 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.124      ;
; 0.927 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.125      ;
; 0.956 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.154      ;
; 0.963 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.161      ;
; 0.964 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.162      ;
; 0.968 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.971 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.169      ;
; 1.017 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.215      ;
; 1.028 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.226      ;
; 1.030 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.228      ;
; 1.034 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.233      ;
; 1.034 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.233      ;
; 1.037 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.235      ;
; 1.041 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.239      ;
; 1.045 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.243      ;
; 1.052 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.250      ;
; 1.053 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.251      ;
; 1.067 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.265      ;
; 1.095 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.293      ;
; 1.104 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.302      ;
; 1.110 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.308      ;
; 1.111 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.312      ;
; 1.115 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.313      ;
; 1.115 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.313      ;
; 1.117 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.315      ;
; 1.119 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.317      ;
; 1.126 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.324      ;
; 1.141 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.339      ;
; 1.144 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.345      ;
; 1.180 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.393      ;
; 1.214 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.412      ;
; 1.217 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.415      ;
; 1.222 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.420      ;
; 1.223 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.421      ;
; 1.224 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.226 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.427      ;
; 1.237 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.435      ;
; 1.245 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.443      ;
; 1.252 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.453      ;
; 1.262 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.475      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                    ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                    ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                    ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                    ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                   ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                   ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                   ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                   ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                     ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                     ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                     ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                     ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                      ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                      ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                    ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                    ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                    ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                    ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                   ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                   ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                   ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                   ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                     ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                     ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                     ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                     ;
; 9.781 ; 9.965        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 9.918 ; 9.918        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.918 ; 9.918        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync_aux|clk                                            ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync|clk                                                ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync_aux|clk                                            ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync|clk                                                ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|blue[0]|clk                                              ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|blue[1]|clk                                              ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|blue[2]|clk                                              ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|blue[3]|clk                                              ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|green[0]|clk                                             ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|green[1]|clk                                             ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|green[2]|clk                                             ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|green[3]|clk                                             ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 9.923 ; 9.923        ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                          ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 319.742 ; 319.972      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 319.742 ; 319.972      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 319.742 ; 319.972      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ;
; 319.742 ; 319.972      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ;
; 319.743 ; 319.973      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ;
; 319.743 ; 319.973      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ;
; 319.743 ; 319.973      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ;
; 319.743 ; 319.973      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux                                                                       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ;
; 319.749 ; 319.965      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ;
; 319.793 ; 320.023      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 319.793 ; 320.023      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 319.793 ; 320.023      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ;
; 319.793 ; 320.023      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ;
; 319.793 ; 320.023      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ;
; 319.793 ; 320.023      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ;
; 319.794 ; 320.024      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ;
; 319.794 ; 320.024      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ;
; 319.850 ; 320.034      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ;
; 319.850 ; 320.034      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ;
; 319.850 ; 320.034      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux                                                                       ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ;
; 319.851 ; 320.035      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ;
; 319.984 ; 319.984      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                         ;
; 319.984 ; 319.984      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                           ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a2|clk0                                                             ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a3|clk0                                                             ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:0:Treg|Qaux|clk                                                                                                ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:10:Treg|Qaux|clk                                                                                               ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:11:Treg|Qaux|clk                                                                                               ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:12:Treg|Qaux|clk                                                                                               ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:13:Treg|Qaux|clk                                                                                               ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:14:Treg|Qaux|clk                                                                                               ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:15:Treg|Qaux|clk                                                                                               ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:1:Treg|Qaux|clk                                                                                                ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:2:Treg|Qaux|clk                                                                                                ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:3:Treg|Qaux|clk                                                                                                ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:4:Treg|Qaux|clk                                                                                                ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:5:Treg|Qaux|clk                                                                                                ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:6:Treg|Qaux|clk                                                                                                ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:7:Treg|Qaux|clk                                                                                                ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:8:Treg|Qaux|clk                                                                                                ;
; 319.989 ; 319.989      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:9:Treg|Qaux|clk                                                                                                ;
; 319.990 ; 319.990      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a1|clk0                                                             ;
; 320.009 ; 320.009      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 320.009 ; 320.009      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a1|clk0                                                             ;
; 320.010 ; 320.010      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a2|clk0                                                             ;
; 320.010 ; 320.010      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a3|clk0                                                             ;
; 320.010 ; 320.010      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:13:Treg|Qaux|clk                                                                                               ;
; 320.010 ; 320.010      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:14:Treg|Qaux|clk                                                                                               ;
; 320.010 ; 320.010      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:15:Treg|Qaux|clk                                                                                               ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:0:Treg|Qaux|clk                                                                                                ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:10:Treg|Qaux|clk                                                                                               ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:11:Treg|Qaux|clk                                                                                               ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:12:Treg|Qaux|clk                                                                                               ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:1:Treg|Qaux|clk                                                                                                ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:2:Treg|Qaux|clk                                                                                                ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:3:Treg|Qaux|clk                                                                                                ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:4:Treg|Qaux|clk                                                                                                ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:5:Treg|Qaux|clk                                                                                                ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:6:Treg|Qaux|clk                                                                                                ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:7:Treg|Qaux|clk                                                                                                ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:8:Treg|Qaux|clk                                                                                                ;
; 320.011 ; 320.011      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:9:Treg|Qaux|clk                                                                                                ;
; 320.015 ; 320.015      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                         ;
; 320.015 ; 320.015      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                           ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ;
; 636.826 ; 640.000      ; 3.174          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.066 ; 5.446 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.066 ; 5.446 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.908 ; -4.261 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.908 ; -4.261 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.375 ; 3.381 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.344 ; 3.350 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.375 ; 3.381 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.344 ; 3.352 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.371 ; 3.379 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.389 ; 3.418 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.126 ; 3.131 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.389 ; 3.418 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.351 ; 3.359 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.113 ; 3.122 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.061 ; 4.068 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.607 ; 3.611 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.349 ; 3.371 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.607 ; 3.611 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.342 ; 3.351 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.369 ; 3.376 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.383 ; 3.407 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.969 ; 2.975 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.969 ; 2.975 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.999 ; 3.004 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.970 ; 2.976 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.995 ; 3.002 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.748 ; 2.755 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.760 ; 2.765 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.012 ; 3.040 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.976 ; 2.983 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.748 ; 2.755 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.657 ; 3.664 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.967 ; 2.975 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.974 ; 2.995 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.221 ; 3.225 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.967 ; 2.975 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.994 ; 3.001 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.007 ; 3.029 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 17.195  ; 0.000         ;
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 637.946 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.188 ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.188 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLOCK_50                                          ; 4.585   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.717   ; 0.000         ;
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 319.749 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 17.195 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.618      ;
; 17.195 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.618      ;
; 17.195 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.618      ;
; 17.195 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.618      ;
; 17.196 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.617      ;
; 17.196 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.617      ;
; 17.196 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.617      ;
; 17.196 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.617      ;
; 17.201 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.612      ;
; 17.201 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.612      ;
; 17.201 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.612      ;
; 17.201 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.612      ;
; 17.282 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.531      ;
; 17.283 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.530      ;
; 17.287 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.526      ;
; 17.287 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.526      ;
; 17.288 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.525      ;
; 17.288 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.525      ;
; 17.288 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.525      ;
; 17.290 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.523      ;
; 17.290 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.523      ;
; 17.291 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.522      ;
; 17.291 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.522      ;
; 17.293 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.520      ;
; 17.293 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.520      ;
; 17.296 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.517      ;
; 17.296 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.517      ;
; 17.298 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.515      ;
; 17.299 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.514      ;
; 17.304 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.509      ;
; 17.331 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.482      ;
; 17.331 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.482      ;
; 17.331 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.482      ;
; 17.331 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.482      ;
; 17.418 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.395      ;
; 17.423 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.390      ;
; 17.423 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.390      ;
; 17.426 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.387      ;
; 17.426 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.387      ;
; 17.434 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.379      ;
; 17.450 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.363      ;
; 17.450 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.363      ;
; 17.450 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.363      ;
; 17.450 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.363      ;
; 17.493 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.317      ;
; 17.493 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.317      ;
; 17.493 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.317      ;
; 17.493 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.317      ;
; 17.510 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.303      ;
; 17.510 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.303      ;
; 17.510 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.303      ;
; 17.510 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.303      ;
; 17.516 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.297      ;
; 17.516 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.297      ;
; 17.516 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.297      ;
; 17.516 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.297      ;
; 17.537 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.276      ;
; 17.542 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.271      ;
; 17.542 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.271      ;
; 17.545 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.268      ;
; 17.545 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.268      ;
; 17.554 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.259      ;
; 17.594 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.216      ;
; 17.594 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.216      ;
; 17.594 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.216      ;
; 17.594 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.216      ;
; 17.596 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.214      ;
; 17.602 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.208      ;
; 17.603 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.207      ;
; 17.603 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.207      ;
; 17.607 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.203      ;
; 17.607 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.203      ;
; 17.613 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.200      ;
; 17.614 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.199      ;
; 17.619 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.194      ;
; 17.619 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.194      ;
; 17.619 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.194      ;
; 17.622 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.191      ;
; 17.622 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.191      ;
; 17.626 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.187      ;
; 17.626 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.187      ;
; 17.626 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.187      ;
; 17.630 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.183      ;
; 17.630 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.183      ;
; 17.631 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.182      ;
; 17.631 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.182      ;
; 17.631 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.182      ;
; 17.631 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.182      ;
; 17.697 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.113      ;
; 17.704 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.106      ;
; 17.704 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.106      ;
; 17.704 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.106      ;
; 17.708 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.102      ;
; 17.708 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.041     ; 2.102      ;
; 17.718 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.095      ;
; 17.723 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.090      ;
; 17.723 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.090      ;
; 17.726 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.087      ;
; 17.726 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.087      ;
; 17.734 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.864       ; -0.038     ; 2.079      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+---------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 637.946 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.991      ;
; 637.948 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.989      ;
; 638.003 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.934      ;
; 638.005 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.932      ;
; 638.075 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.862      ;
; 638.077 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.860      ;
; 638.082 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.855      ;
; 638.126 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.125      ; 2.008      ;
; 638.126 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.125      ; 2.008      ;
; 638.126 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.142      ; 2.025      ;
; 638.126 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.142      ; 2.025      ;
; 638.127 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.126      ; 2.008      ;
; 638.127 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.126      ; 2.008      ;
; 638.129 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.143      ; 2.023      ;
; 638.129 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.143      ; 2.023      ;
; 638.139 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.798      ;
; 638.146 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.791      ;
; 638.148 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.789      ;
; 638.206 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.125      ; 1.928      ;
; 638.206 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.125      ; 1.928      ;
; 638.207 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.126      ; 1.928      ;
; 638.207 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.126      ; 1.928      ;
; 638.208 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.142      ; 1.943      ;
; 638.208 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.142      ; 1.943      ;
; 638.211 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.726      ;
; 638.215 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.143      ; 1.937      ;
; 638.215 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.143      ; 1.937      ;
; 638.256 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.142      ; 1.895      ;
; 638.256 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.142      ; 1.895      ;
; 638.258 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.125      ; 1.876      ;
; 638.258 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.125      ; 1.876      ;
; 638.259 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.126      ; 1.876      ;
; 638.259 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.126      ; 1.876      ;
; 638.259 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.143      ; 1.893      ;
; 638.259 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.143      ; 1.893      ;
; 638.282 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.655      ;
; 638.331 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.137      ; 1.815      ;
; 638.331 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.137      ; 1.815      ;
; 638.338 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.138      ; 1.809      ;
; 638.338 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.138      ; 1.809      ;
; 638.348 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.589      ;
; 638.349 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.140      ; 1.800      ;
; 638.349 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.140      ; 1.800      ;
; 638.350 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.587      ;
; 638.350 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.141      ; 1.800      ;
; 638.350 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.141      ; 1.800      ;
; 638.396 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.541      ;
; 638.398 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.539      ;
; 638.479 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.458      ;
; 638.481 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.456      ;
; 638.484 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.453      ;
; 638.508 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.444      ;
; 638.509 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.443      ;
; 638.512 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.440      ;
; 638.532 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.405      ;
; 638.565 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.387      ;
; 638.566 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.386      ;
; 638.566 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.137      ; 1.580      ;
; 638.566 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.137      ; 1.580      ;
; 638.569 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.383      ;
; 638.569 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.138      ; 1.578      ;
; 638.569 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.138      ; 1.578      ;
; 638.588 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.140      ; 1.561      ;
; 638.588 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.140      ; 1.561      ;
; 638.590 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.141      ; 1.560      ;
; 638.590 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.141      ; 1.560      ;
; 638.615 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.322      ;
; 638.637 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.315      ;
; 638.638 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.314      ;
; 638.641 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.311      ;
; 638.660 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.277      ;
; 638.662 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.275      ;
; 638.700 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.252      ;
; 638.708 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.244      ;
; 638.709 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.243      ;
; 638.712 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.240      ;
; 638.726 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.211      ;
; 638.728 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.209      ;
; 638.729 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.137      ; 1.417      ;
; 638.729 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.137      ; 1.417      ;
; 638.736 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.138      ; 1.411      ;
; 638.736 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.138      ; 1.411      ;
; 638.747 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.140      ; 1.402      ;
; 638.747 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.140      ; 1.402      ;
; 638.748 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.141      ; 1.402      ;
; 638.748 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.141      ; 1.402      ;
; 638.757 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.195      ;
; 638.765 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; 0.125      ; 1.369      ;
; 638.796 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.141      ;
; 638.807 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.130      ;
; 638.809 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.128      ;
; 638.829 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.123      ;
; 638.837 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.115      ;
; 638.837 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.115      ;
; 638.842 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.095      ;
; 638.844 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.093      ;
; 638.862 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.075      ;
; 638.866 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.071      ;
; 638.868 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.050     ; 1.069      ;
; 638.894 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 640.000      ; -0.035     ; 1.058      ;
+---------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.205 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.213 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.332      ;
; 0.214 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.217 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.336      ;
; 0.300 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.310 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.314 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.314 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.316 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.319 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.321 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.646      ;
; 0.321 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.323 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.329 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.653      ;
; 0.335 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.659      ;
; 0.337 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.662      ;
; 0.338 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.663      ;
; 0.346 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.671      ;
; 0.367 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.486      ;
; 0.377 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.496      ;
; 0.378 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.497      ;
; 0.379 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.498      ;
; 0.379 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.498      ;
; 0.379 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.498      ;
; 0.380 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.499      ;
; 0.381 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.500      ;
; 0.382 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.501      ;
; 0.395 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.722      ;
; 0.404 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.732      ;
; 0.405 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.733      ;
; 0.406 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.734      ;
; 0.413 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.740      ;
; 0.415 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.743      ;
; 0.416 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.743      ;
; 0.417 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.745      ;
; 0.420 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.744      ;
; 0.422 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.750      ;
; 0.424 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.752      ;
; 0.432 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.760      ;
; 0.434 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.435 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.436 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.761      ;
; 0.437 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.556      ;
; 0.439 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.764      ;
; 0.444 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.446 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.565      ;
; 0.447 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.566      ;
; 0.458 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.783      ;
; 0.467 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.791      ;
; 0.467 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.792      ;
; 0.473 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.798      ;
; 0.473 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.798      ;
; 0.474 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.798      ;
; 0.476 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.595      ;
; 0.477 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.801      ;
; 0.478 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.479 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.598      ;
; 0.486 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.605      ;
; 0.487 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.606      ;
; 0.489 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.608      ;
; 0.491 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.610      ;
; 0.492 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.494 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.613      ;
; 0.531 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.534 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.546 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.665      ;
; 0.547 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.874      ;
; 0.550 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.877      ;
; 0.556 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.880      ;
; 0.562 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.889      ;
; 0.566 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.890      ;
; 0.567 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.895      ;
; 0.578 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux  ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.697      ;
; 0.584 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.911      ;
; 0.593 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.921      ;
; 0.604 ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux  ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.928      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.188 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.205 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.210 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.265 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.384      ;
; 0.275 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.307 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.312 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.315 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.315 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.316 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.329 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.337 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.365 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.484      ;
; 0.365 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[1]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.484      ;
; 0.366 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.485      ;
; 0.367 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[2]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.486      ;
; 0.428 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.550      ;
; 0.431 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.550      ;
; 0.435 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[0]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.435 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.440 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[3]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.559      ;
; 0.441 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.560      ;
; 0.443 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.565      ;
; 0.456 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.464 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.470 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.472 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.475 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.476 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.595      ;
; 0.478 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.499 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.511 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.630      ;
; 0.518 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.523 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.642      ;
; 0.528 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.528 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.530 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.533 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.535 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.539 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.658      ;
; 0.544 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.663      ;
; 0.561 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.680      ;
; 0.575 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.694      ;
; 0.593 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.597 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.602 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.602 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.607 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.726      ;
; 0.613 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.732      ;
; 0.614 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.733      ;
; 0.619 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.738      ;
; 0.623 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.742      ;
; 0.624 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.744      ;
; 0.624 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.744      ;
; 0.625 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.744      ;
; 0.645 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.764      ;
; 0.647 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.769      ;
; 0.660 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.779      ;
; 0.663 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.782      ;
; 0.664 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.786      ;
; 0.664 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.783      ;
; 0.665 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.784      ;
; 0.669 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.788      ;
; 0.676 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.679 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.798      ;
; 0.679 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.798      ;
; 0.683 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.802      ;
; 0.684 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.803      ;
; 0.693 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.697 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.825      ;
; 0.712 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.831      ;
; 0.731 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.853      ;
; 0.733 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.855      ;
; 0.734 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.856      ;
; 0.735 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.854      ;
; 0.746 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.865      ;
; 0.749 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.868      ;
; 0.751 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.870      ;
; 0.754 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.873      ;
; 0.756 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.884      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK24|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]    ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]    ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]    ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]    ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux  ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8] ;
; 9.744 ; 9.928        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9] ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync      ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux  ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync      ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]    ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]    ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]    ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]    ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]   ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]   ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]   ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]   ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8] ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9] ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]     ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]     ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]     ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]     ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h ;
; 9.745 ; 9.929        ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync_aux|clk            ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync|clk                ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync_aux|clk            ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk           ;
; 9.924 ; 9.924        ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_h|clk           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK24|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                          ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 319.749 ; 319.979      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 319.749 ; 319.979      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 319.749 ; 319.979      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ;
; 319.749 ; 319.979      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ;
; 319.749 ; 319.979      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ;
; 319.749 ; 319.979      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ;
; 319.750 ; 319.980      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ;
; 319.750 ; 319.980      ; 0.230          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ;
; 319.785 ; 320.001      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ;
; 319.785 ; 320.001      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ;
; 319.785 ; 320.001      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux                                                                       ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ;
; 319.786 ; 320.002      ; 0.216          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ;
; 319.787 ; 320.017      ; 0.230          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:0:Treg|Qaux                                                                       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:10:Treg|Qaux                                                                      ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:11:Treg|Qaux                                                                      ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:12:Treg|Qaux                                                                      ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:13:Treg|Qaux                                                                      ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:14:Treg|Qaux                                                                      ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:15:Treg|Qaux                                                                      ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:1:Treg|Qaux                                                                       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:2:Treg|Qaux                                                                       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:3:Treg|Qaux                                                                       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:4:Treg|Qaux                                                                       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:5:Treg|Qaux                                                                       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:6:Treg|Qaux                                                                       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:7:Treg|Qaux                                                                       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:8:Treg|Qaux                                                                       ;
; 319.812 ; 319.996      ; 0.184          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|counterSync16:wC|Ttype:\CONTR:9:Treg|Qaux                                                                       ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:0:Treg|Qaux|clk                                                                                                ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:10:Treg|Qaux|clk                                                                                               ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:11:Treg|Qaux|clk                                                                                               ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:12:Treg|Qaux|clk                                                                                               ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:13:Treg|Qaux|clk                                                                                               ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:14:Treg|Qaux|clk                                                                                               ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:15:Treg|Qaux|clk                                                                                               ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:1:Treg|Qaux|clk                                                                                                ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:2:Treg|Qaux|clk                                                                                                ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:3:Treg|Qaux|clk                                                                                                ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:4:Treg|Qaux|clk                                                                                                ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:5:Treg|Qaux|clk                                                                                                ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:6:Treg|Qaux|clk                                                                                                ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:7:Treg|Qaux|clk                                                                                                ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:8:Treg|Qaux|clk                                                                                                ;
; 319.992 ; 319.992      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:9:Treg|Qaux|clk                                                                                                ;
; 319.993 ; 319.993      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 319.993 ; 319.993      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a1|clk0                                                             ;
; 319.993 ; 319.993      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a2|clk0                                                             ;
; 319.993 ; 319.993      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a3|clk0                                                             ;
; 319.998 ; 319.998      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                         ;
; 319.998 ; 319.998      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                           ;
; 320.002 ; 320.002      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                         ;
; 320.002 ; 320.002      ; 0.000          ; Low Pulse Width  ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK24|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                           ;
; 320.006 ; 320.006      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a3|clk0                                                             ;
; 320.007 ; 320.007      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 320.007 ; 320.007      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a1|clk0                                                             ;
; 320.007 ; 320.007      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|RAMdev|altsyncram_component|auto_generated|ram_block1a2|clk0                                                             ;
; 320.007 ; 320.007      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:13:Treg|Qaux|clk                                                                                               ;
; 320.007 ; 320.007      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:14:Treg|Qaux|clk                                                                                               ;
; 320.007 ; 320.007      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:15:Treg|Qaux|clk                                                                                               ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:0:Treg|Qaux|clk                                                                                                ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:10:Treg|Qaux|clk                                                                                               ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:11:Treg|Qaux|clk                                                                                               ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:12:Treg|Qaux|clk                                                                                               ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:1:Treg|Qaux|clk                                                                                                ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:2:Treg|Qaux|clk                                                                                                ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:3:Treg|Qaux|clk                                                                                                ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:4:Treg|Qaux|clk                                                                                                ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:5:Treg|Qaux|clk                                                                                                ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:6:Treg|Qaux|clk                                                                                                ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:7:Treg|Qaux|clk                                                                                                ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:8:Treg|Qaux|clk                                                                                                ;
; 320.008 ; 320.008      ; 0.000          ; High Pulse Width ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMbus|wC|\CONTR:9:Treg|Qaux|clk                                                                                                ;
; 638.000 ; 640.000      ; 2.000          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 638.000 ; 640.000      ; 2.000          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 638.000 ; 640.000      ; 2.000          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_address_reg0 ;
; 638.000 ; 640.000      ; 2.000          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1~porta_we_reg       ;
; 638.000 ; 640.000      ; 2.000          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_address_reg0 ;
; 638.000 ; 640.000      ; 2.000          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2~porta_we_reg       ;
; 638.000 ; 640.000      ; 2.000          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_address_reg0 ;
; 638.000 ; 640.000      ; 2.000          ; Min Period       ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3~porta_we_reg       ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 3.285 ; 3.971 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.285 ; 3.971 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.562 ; -3.195 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.562 ; -3.195 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.063 ; 2.106 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.045 ; 2.082 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.063 ; 2.106 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.045 ; 2.084 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.057 ; 2.101 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.085 ; 2.128 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 1.911 ; 1.929 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.085 ; 2.128 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.047 ; 2.086 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.901 ; 1.919 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.510 ; 2.592 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.205 ; 2.265 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.058 ; 2.097 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.205 ; 2.265 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.046 ; 2.077 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.065 ; 2.105 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.078 ; 2.121 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.792 ; 1.827 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 1.792 ; 1.827 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 1.809 ; 1.849 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 1.792 ; 1.829 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.803 ; 1.844 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.654 ; 1.670 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 1.664 ; 1.680 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 1.829 ; 1.871 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 1.793 ; 1.831 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.654 ; 1.670 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.238 ; 2.315 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 1.792 ; 1.821 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.804 ; 1.841 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 1.944 ; 2.002 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 1.792 ; 1.821 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 1.812 ; 1.849 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.823 ; 1.864 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 15.291  ; 0.188 ; N/A      ; N/A     ; 4.585               ;
;  CLK24|altpll_component|auto_generated|pll1|clk[0] ; 636.389 ; 0.188 ; N/A      ; N/A     ; 319.738             ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; 15.291  ; 0.188 ; N/A      ; N/A     ; 9.683               ;
;  CLOCK_50                                          ; N/A     ; N/A   ; N/A      ; N/A     ; 4.585               ;
; Design-wide TNS                                    ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK24|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                          ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.743 ; 6.239 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.743 ; 6.239 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.562 ; -3.195 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.562 ; -3.195 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.375 ; 3.396 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.344 ; 3.363 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.375 ; 3.396 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.344 ; 3.363 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.371 ; 3.395 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.389 ; 3.444 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.126 ; 3.131 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.389 ; 3.444 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.351 ; 3.372 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.113 ; 3.122 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.099 ; 4.161 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.621 ; 3.666 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.349 ; 3.388 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.621 ; 3.666 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.342 ; 3.352 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.369 ; 3.389 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.383 ; 3.413 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.792 ; 1.827 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 1.792 ; 1.827 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 1.809 ; 1.849 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 1.792 ; 1.829 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.803 ; 1.844 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.654 ; 1.670 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 1.664 ; 1.680 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 1.829 ; 1.871 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 1.793 ; 1.831 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.654 ; 1.670 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.238 ; 2.315 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 1.792 ; 1.821 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.804 ; 1.841 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 1.944 ; 2.002 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 1.792 ; 1.821 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 1.812 ; 1.849 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.823 ; 1.864 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 248      ; 0        ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 741      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK24|altpll_component|auto_generated|pll1|clk[0] ; CLK24|altpll_component|auto_generated|pll1|clk[0] ; 248      ; 0        ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 741      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 108   ; 108  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 03 19:22:42 2024
Info: Command: quartus_sta RAM2VGA_TEST -c RAM2VGA_TEST
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAM2VGA_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK24|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -duty_cycle 50.00 -name {CLK24|altpll_component|auto_generated|pll1|clk[0]} {CLK24|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.291               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   636.389               0.000 CLK24|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 CLK24|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.359               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.825               0.000 CLOCK_50 
    Info (332119):     9.687               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   319.738               0.000 CLK24|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info (332146): Worst-case setup slack is 15.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.737               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   636.791               0.000 CLK24|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.313               0.000 CLK24|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.313               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.785               0.000 CLOCK_50 
    Info (332119):     9.683               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   319.742               0.000 CLK24|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info (332146): Worst-case setup slack is 17.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.195               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   637.946               0.000 CLK24|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 CLK24|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.585               0.000 CLOCK_50 
    Info (332119):     9.717               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   319.749               0.000 CLK24|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4688 megabytes
    Info: Processing ended: Mon Jun 03 19:22:44 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


