$date
	Sun Aug 22 15:18:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_FULLADDER $end
$scope module fadd $end
$var wire 1 ! Carry $end
$var wire 1 " IN1 $end
$var wire 1 # IN2 $end
$var wire 1 $ IN3 $end
$var wire 1 % T3 $end
$var wire 1 & T2 $end
$var wire 1 ' T1 $end
$var wire 1 ( Sum $end
$scope module G1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 & C $end
$var wire 1 ' S $end
$upscope $end
$scope module G2 $end
$var wire 1 ' A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ( S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1(
1$
#20
1'
1(
1#
0$
#30
1!
1%
0(
1$
#40
0!
0%
1(
1"
0#
0$
#50
1!
1%
0(
1$
#60
1&
0'
0%
0(
1#
0$
#70
1(
1$
#80
