$date
	Mon Sep 01 12:13:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! z $end
$var reg 2 " x [1:0] $end
$var reg 2 # y [1:0] $end
$scope module C2 $end
$var wire 2 $ x [1:0] $end
$var wire 2 % y [1:0] $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
b0 #
b1 "
0!
$end
#100
1!
b10 #
b10 %
b10 "
b10 $
#200
0!
b11 #
b11 %
b1 "
b1 $
