

================================================================
== Vitis HLS Report for 'node5'
================================================================
* Date:           Wed Sep 25 12:58:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.629 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048593|  1048593|  3.492 ms|  3.492 ms|  1048593|  1048593|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop11_loop12_loop13  |  1048591|  1048591|        17|          1|          1|  1048576|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      378|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |      260|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      603|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      260|     5|     1064|      917|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       19|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        6|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U38  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v48_U  |node5_v48_RAM_AUTO_1R1W  |        4|  0|   0|    0|    2048|   32|     1|        65536|
    |v49_U  |node5_v49_RAM_AUTO_1R1W  |      256|  0|   0|    0|  131072|   32|     1|      4194304|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                         |      260|  0|   0|    0|  133120|   64|     2|      4259840|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln133_1_fu_201_p2               |         +|   0|  0|  28|          21|           1|
    |add_ln133_fu_210_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln134_1_fu_240_p2               |         +|   0|  0|  26|          19|           1|
    |add_ln134_fu_299_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln135_fu_342_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln145_fu_394_p2                 |         +|   0|  0|  24|          17|          17|
    |add_ln151_fu_383_p2                 |         +|   0|  0|  18|          11|          11|
    |and_ln133_fu_293_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_condition_317                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_336                    |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_234_p2                     |      icmp|   0|  0|  12|           4|           1|
    |cmp28_fu_330_p2                     |      icmp|   0|  0|  17|          10|           1|
    |cmp43_fu_372_p2                     |      icmp|   0|  0|  16|           9|           2|
    |icmp_ln133_fu_195_p2                |      icmp|   0|  0|  29|          21|          22|
    |icmp_ln134_fu_216_p2                |      icmp|   0|  0|  26|          19|          18|
    |icmp_ln135_fu_287_p2                |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln138_fu_336_p2                |      icmp|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln134_fu_305_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln133_1_fu_222_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln133_fu_275_p3              |    select|   0|  0|  10|           1|           1|
    |select_ln134_1_fu_318_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln134_2_fu_246_p3            |    select|   0|  0|  19|           1|           1|
    |select_ln134_fu_310_p3              |    select|   0|  0|   9|           1|           1|
    |v58_fu_422_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln133_fu_282_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 378|         188|         118|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   21|         42|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   19|         38|
    |ap_sig_allocacmp_v51_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v52_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_v53_load               |   9|          2|    9|         18|
    |indvar_flatten13_fu_90                  |   9|          2|   21|         42|
    |indvar_flatten_fu_82                    |   9|          2|   19|         38|
    |v156_blk_n                              |   9|          2|    1|          2|
    |v157_blk_n                              |   9|          2|    1|          2|
    |v158_blk_n                              |   9|          2|    1|          2|
    |v51_fu_86                               |   9|          2|    4|          8|
    |v52_fu_78                               |   9|          2|   10|         20|
    |v53_fu_74                               |   9|          2|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  131|        262|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |cmp16_reg_490                      |   1|   0|    1|          0|
    |cmp16_reg_490_pp0_iter1_reg        |   1|   0|    1|          0|
    |cmp28_reg_506                      |   1|   0|    1|          0|
    |cmp43_reg_520                      |   1|   0|    1|          0|
    |empty_fu_94                        |  32|   0|   32|          0|
    |icmp_ln134_reg_478                 |   1|   0|    1|          0|
    |icmp_ln138_reg_511                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_90             |  21|   0|   21|          0|
    |indvar_flatten_fu_82               |  19|   0|   19|          0|
    |select_ln134_reg_494               |   9|   0|    9|          0|
    |trunc_ln134_reg_485                |   3|   0|    3|          0|
    |trunc_ln134_reg_485_pp0_iter1_reg  |   3|   0|    3|          0|
    |trunc_ln151_reg_500                |   9|   0|    9|          0|
    |v157_read_reg_515                  |  32|   0|   32|          0|
    |v48_addr_reg_524                   |  11|   0|   11|          0|
    |v49_addr_reg_530                   |  17|   0|   17|          0|
    |v51_fu_86                          |   4|   0|    4|          0|
    |v52_fu_78                          |  10|   0|   10|          0|
    |v53_fu_74                          |   9|   0|    9|          0|
    |v57_reg_535                        |  32|   0|   32|          0|
    |v58_reg_545                        |  32|   0|   32|          0|
    |v59_reg_550                        |  32|   0|   32|          0|
    |v60_reg_555                        |  32|   0|   32|          0|
    |cmp28_reg_506                      |  64|  32|    1|          0|
    |cmp43_reg_520                      |  64|  32|    1|          0|
    |icmp_ln138_reg_511                 |  64|  32|    1|          0|
    |v48_addr_reg_524                   |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 603| 128|  361|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node5|  return value|
|v157_dout            |   in|   32|     ap_fifo|          v157|       pointer|
|v157_num_data_valid  |   in|   18|     ap_fifo|          v157|       pointer|
|v157_fifo_cap        |   in|   18|     ap_fifo|          v157|       pointer|
|v157_empty_n         |   in|    1|     ap_fifo|          v157|       pointer|
|v157_read            |  out|    1|     ap_fifo|          v157|       pointer|
|v158_dout            |   in|   32|     ap_fifo|          v158|       pointer|
|v158_num_data_valid  |   in|   13|     ap_fifo|          v158|       pointer|
|v158_fifo_cap        |   in|   13|     ap_fifo|          v158|       pointer|
|v158_empty_n         |   in|    1|     ap_fifo|          v158|       pointer|
|v158_read            |  out|    1|     ap_fifo|          v158|       pointer|
|v156_din             |  out|   32|     ap_fifo|          v156|       pointer|
|v156_num_data_valid  |   in|   12|     ap_fifo|          v156|       pointer|
|v156_fifo_cap        |   in|   12|     ap_fifo|          v156|       pointer|
|v156_full_n          |   in|    1|     ap_fifo|          v156|       pointer|
|v156_write           |  out|    1|     ap_fifo|          v156|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

