// Seed: 2760921523
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10, id_11;
  assign id_11 = !1 + 1;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7(1'h0),
        .id_8(id_3)
    ),
    id_9,
    id_10
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10 = id_4;
  wire id_11;
  tri1 id_12 = (1);
  module_0(
      id_11, id_11, id_9, id_5, id_6, id_12, id_12, id_9, id_12
  );
endmodule
