// Generated by CIRCT firtool-1.75.0
module SourceE(	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceE.scala:29:7]
  input        clock,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceE.scala:29:7]
  input        reset,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceE.scala:29:7]
  output       io_req_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceE.scala:31:14]
  input        io_req_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceE.scala:31:14]
  input  [2:0] io_req_bits_sink,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceE.scala:31:14]
  output       io_e_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceE.scala:31:14]
  output [2:0] io_e_bits_sink	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceE.scala:31:14]
);

  Queue2_TLBundleE_a32d64s3k3z3c io_e_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (io_req_ready),
    .io_enq_valid     (io_req_valid),
    .io_enq_bits_sink (io_req_bits_sink),
    .io_deq_valid     (io_e_valid),
    .io_deq_bits_sink (io_e_bits_sink)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
endmodule

