{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707393733292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707393733295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 12:02:13 2024 " "Processing started: Thu Feb 08 12:02:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707393733295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707393733295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_uart -c tx_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_uart -c tx_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707393733295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1707393733594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_synchroniser/tx_synchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_synchroniser/tx_synchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_synchroniser " "Found entity 1: tx_synchroniser" {  } { { "../tx_synchroniser/tx_synchroniser.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_synchroniser/tx_synchroniser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707393733661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707393733661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_single_pulser/tx_single_pulser.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_single_pulser/tx_single_pulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_single_pulser " "Found entity 1: tx_single_pulser" {  } { { "../tx_single_pulser/tx_single_pulser.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_single_pulser/tx_single_pulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707393733681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707393733681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_shift_register/tx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_shift_register/tx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_shift_register " "Found entity 1: tx_shift_register" {  } { { "../tx_shift_register/tx_shift_register.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_shift_register/tx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707393733698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707393733698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_parity/tx_parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_parity/tx_parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_parity " "Found entity 1: tx_parity" {  } { { "../tx_parity/tx_parity.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_parity/tx_parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707393733717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707393733717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_counter/tx_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_counter/tx_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_counter " "Found entity 1: tx_counter" {  } { { "../tx_counter/tx_counter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_counter/tx_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707393733738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707393733738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_controller/tx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_controller/tx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_controller " "Found entity 1: tx_controller" {  } { { "../tx_controller/tx_controller.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_controller/tx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707393733755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707393733755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_baud_counter/tx_baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_baud_counter/tx_baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_baud_counter " "Found entity 1: tx_baud_counter" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_baud_counter/tx_baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707393733770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707393733770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/elec473/projects/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /elec473/projects/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_7segdecoder " "Found entity 1: tx_7segdecoder" {  } { { "../tx_7segdecoder/tx_7segdecoder.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_7segdecoder/tx_7segdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707393733788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707393733788 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tx_uart.v(94) " "Verilog HDL Module Instantiation warning at tx_uart.v(94): ignored dangling comma in List of Port Connections" {  } { { "tx_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1707393733805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Found entity 1: tx_uart" {  } { { "tx_uart.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707393733806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707393733806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_uart " "Elaborating entity \"tx_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707393733841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_7segdecoder tx_7segdecoder:msb " "Elaborating entity \"tx_7segdecoder\" for hierarchy \"tx_7segdecoder:msb\"" {  } { { "tx_uart.v" "msb" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707393733913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_baud_counter tx_baud_counter:baud " "Elaborating entity \"tx_baud_counter\" for hierarchy \"tx_baud_counter:baud\"" {  } { { "tx_uart.v" "baud" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707393733981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_counter tx_counter:counter " "Elaborating entity \"tx_counter\" for hierarchy \"tx_counter:counter\"" {  } { { "tx_uart.v" "counter" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707393734042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_counter.v(18) " "Verilog HDL assignment warning at tx_counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../tx_counter/tx_counter.v" "" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_counter/tx_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707393734042 "|tx_uart|tx_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_synchroniser tx_synchroniser:synchroniser " "Elaborating entity \"tx_synchroniser\" for hierarchy \"tx_synchroniser:synchroniser\"" {  } { { "tx_uart.v" "synchroniser" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707393734101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_single_pulser tx_single_pulser:pulser " "Elaborating entity \"tx_single_pulser\" for hierarchy \"tx_single_pulser:pulser\"" {  } { { "tx_uart.v" "pulser" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707393734161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_parity tx_parity:parity " "Elaborating entity \"tx_parity\" for hierarchy \"tx_parity:parity\"" {  } { { "tx_uart.v" "parity" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707393734222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_register tx_shift_register:sr " "Elaborating entity \"tx_shift_register\" for hierarchy \"tx_shift_register:sr\"" {  } { { "tx_uart.v" "sr" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707393734282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_controller tx_controller:ctrl " "Elaborating entity \"tx_controller\" for hierarchy \"tx_controller:ctrl\"" {  } { { "tx_uart.v" "ctrl" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707393734341 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inv irda_inverter " "Node instance \"inv\" instantiates undefined entity \"irda_inverter\"" {  } { { "tx_uart.v" "inv" { Text "M:/ELEC473/projects/ELEC473_assignment2/tx_uart/tx_uart.v" 94 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707393734427 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707393734711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 08 12:02:14 2024 " "Processing ended: Thu Feb 08 12:02:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707393734711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707393734711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707393734711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707393734711 ""}
