Warning: Design 'CarrySelect' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : CarrySelect
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:31:21 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[20] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U23/Q (AO22X1)                           0.31       1.49 f
  Sum[20] (out)                            0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[19] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U25/Q (AO22X1)                           0.31       1.49 f
  Sum[19] (out)                            0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[18] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U26/Q (AO22X1)                           0.31       1.49 f
  Sum[18] (out)                            0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[17] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U27/Q (AO22X1)                           0.31       1.49 f
  Sum[17] (out)                            0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[16] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U28/Q (AO22X1)                           0.31       1.49 f
  Sum[16] (out)                            0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[14] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U30/Q (AO22X1)                           0.31       1.49 f
  Sum[14] (out)                            0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[12] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U32/Q (AO22X1)                           0.31       1.49 f
  Sum[12] (out)                            0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[10] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U34/Q (AO22X1)                           0.31       1.49 f
  Sum[10] (out)                            0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[1] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U24/Q (AO22X1)                           0.31       1.49 f
  Sum[1] (out)                             0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Cout (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U37/ZN (INVX0)                           0.18       1.18 f
  U36/Q (AO22X1)                           0.31       1.49 f
  Cout (out)                               0.22       1.71 f
  data arrival time                                   1.71

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        17.79


1
