{"vcs1":{"timestamp_begin":1684260779.046940472, "rt":1.29, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684260780.425400198, "rt":1.21, "ut":0.43, "st":0.18}}
{"link":{"timestamp_begin":1684260781.710843869, "rt":0.49, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684260778.404390554}
{"VCS_COMP_START_TIME": 1684260778.404390554}
{"VCS_COMP_END_TIME": 1684260783.698830169}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211880}}
