<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1194" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1194{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1194{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1194{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1194{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_1194{left:154px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_1194{left:69px;bottom:1062px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t7_1194{left:69px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t8_1194{left:69px;bottom:1028px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t9_1194{left:69px;bottom:1011px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#ta_1194{left:69px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_1194{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_1194{left:69px;bottom:922px;letter-spacing:-0.09px;}
#td_1194{left:155px;bottom:922px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#te_1194{left:69px;bottom:899px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tf_1194{left:69px;bottom:882px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_1194{left:287px;bottom:889px;}
#th_1194{left:302px;bottom:882px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#ti_1194{left:69px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_1194{left:69px;bottom:849px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_1194{left:69px;bottom:832px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tl_1194{left:69px;bottom:809px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_1194{left:69px;bottom:792px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_1194{left:69px;bottom:769px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#to_1194{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_1194{left:69px;bottom:729px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tq_1194{left:69px;bottom:691px;letter-spacing:0.14px;word-spacing:0.01px;}
#tr_1194{left:69px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#ts_1194{left:69px;bottom:652px;letter-spacing:-0.13px;}
#tt_1194{left:101px;bottom:658px;}
#tu_1194{left:115px;bottom:652px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#tv_1194{left:69px;bottom:635px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tw_1194{left:69px;bottom:618px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_1194{left:69px;bottom:568px;letter-spacing:-0.09px;}
#ty_1194{left:154px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tz_1194{left:69px;bottom:545px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_1194{left:69px;bottom:529px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t11_1194{left:69px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_1194{left:69px;bottom:495px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t13_1194{left:69px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t14_1194{left:69px;bottom:455px;letter-spacing:-0.19px;word-spacing:-0.87px;}
#t15_1194{left:69px;bottom:438px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t16_1194{left:69px;bottom:388px;letter-spacing:-0.09px;}
#t17_1194{left:155px;bottom:388px;letter-spacing:-0.1px;}
#t18_1194{left:69px;bottom:366px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_1194{left:69px;bottom:349px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_1194{left:69px;bottom:281px;letter-spacing:0.16px;}
#t1b_1194{left:150px;bottom:281px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1c_1194{left:69px;bottom:222px;letter-spacing:0.13px;}
#t1d_1194{left:151px;bottom:222px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1e_1194{left:69px;bottom:199px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1f_1194{left:69px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_1194{left:69px;bottom:166px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1h_1194{left:69px;bottom:149px;letter-spacing:-0.2px;word-spacing:-1.05px;}
#t1i_1194{left:274px;bottom:149px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t1j_1194{left:69px;bottom:132px;letter-spacing:-0.17px;word-spacing:-0.44px;}

.s1_1194{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1194{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1194{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1194{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1194{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1194{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1194{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1194{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1194" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1194Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1194" style="-webkit-user-select: none;"><object width="935" height="1210" data="1194/1194.svg" type="image/svg+xml" id="pdf1194" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1194" class="t s1_1194">33-26 </span><span id="t2_1194" class="t s1_1194">Vol. 3C </span>
<span id="t3_1194" class="t s2_1194">INTEL® PROCESSOR TRACE </span>
<span id="t4_1194" class="t s3_1194">33.2.9.4 </span><span id="t5_1194" class="t s3_1194">Virtual-Machine Extensions (VMX) </span>
<span id="t6_1194" class="t s4_1194">Initial implementations of Intel Processor Trace do not support tracing in VMX operation. Such processors indicate </span>
<span id="t7_1194" class="t s4_1194">this by returning 0 for IA32_VMX_MISC[bit 14]. On these processors, execution of the VMXON instruction clears </span>
<span id="t8_1194" class="t s4_1194">IA32_RTIT_CTL.TraceEn and any attempt to write IA32_RTIT_CTL in VMX operation causes a general-protection </span>
<span id="t9_1194" class="t s4_1194">exception (#GP). </span>
<span id="ta_1194" class="t s4_1194">Processors that support Intel Processor Trace in VMX operation return 1 for IA32_VMX_MISC[bit 14]. Details of </span>
<span id="tb_1194" class="t s4_1194">tracing in VMX operation are described in Section 33.4.2.26. </span>
<span id="tc_1194" class="t s3_1194">33.2.9.5 </span><span id="td_1194" class="t s3_1194">Intel® Software Guard Extensions (Intel® SGX) </span>
<span id="te_1194" class="t s4_1194">Intel SGX provides an application with the ability to instantiate a protective container (an enclave) with confidenti- </span>
<span id="tf_1194" class="t s4_1194">ality and integrity (see the Intel </span>
<span id="tg_1194" class="t s5_1194">® </span>
<span id="th_1194" class="t s4_1194">64 and IA-32 Architectures Software Developer’s Manual, Volume 3D). On a </span>
<span id="ti_1194" class="t s4_1194">processor with both Intel PT and Intel SGX enabled, when executing code within a production enclave, no control </span>
<span id="tj_1194" class="t s4_1194">flow packets are produced by Intel PT. An enclave entry will clear ContextEn, thereby blocking control flow packet </span>
<span id="tk_1194" class="t s4_1194">generation. A TIP.PGD packet will be generated if PacketEn=1 at the time of the entry. </span>
<span id="tl_1194" class="t s4_1194">Upon enclave exit, ContextEn will no longer be forced to 0. If other enables are set at the time, a TIP.PGE may be </span>
<span id="tm_1194" class="t s4_1194">generated to indicate that tracing is resumed. </span>
<span id="tn_1194" class="t s4_1194">During the enclave execution, Intel PT remains enabled, and periodic or timing packets such as PSB, TSC, MTC, or </span>
<span id="to_1194" class="t s4_1194">CBR can still be generated. No IPs or other architectural state will be exposed. </span>
<span id="tp_1194" class="t s4_1194">For packet generation examples on enclave entry or exit, see Section 33.7. </span>
<span id="tq_1194" class="t s6_1194">Debug Enclaves </span>
<span id="tr_1194" class="t s4_1194">Intel SGX allows an enclave to be configured with relaxed protection of confidentiality for debug purposes, see the </span>
<span id="ts_1194" class="t s4_1194">Intel </span>
<span id="tt_1194" class="t s5_1194">® </span>
<span id="tu_1194" class="t s4_1194">64 and IA-32 Architectures Software Developer’s Manual, Volume 3D. In a debug enclave, Intel PT continues </span>
<span id="tv_1194" class="t s4_1194">to function normally. Specifically, ContextEn is not impacted by an enclave entry or exit. Hence, the generation of </span>
<span id="tw_1194" class="t s4_1194">ContextEn-dependent packets within a debug enclave is allowed. </span>
<span id="tx_1194" class="t s3_1194">33.2.9.6 </span><span id="ty_1194" class="t s3_1194">SENTER/ENTERACCS and ACM </span>
<span id="tz_1194" class="t s4_1194">GETSEC[SENTER] and GETSEC[ENTERACCS] instructions clear TraceEn, and it is not restored when those instruc- </span>
<span id="t10_1194" class="t s4_1194">tion complete. SENTER also causes TraceEn to be cleared on other logical processors when they rendezvous and </span>
<span id="t11_1194" class="t s4_1194">enter the SENTER sleep state. In these two cases, the disabling of packet generation is not guaranteed to flush </span>
<span id="t12_1194" class="t s4_1194">internally buffered packets. Some packets may be dropped. </span>
<span id="t13_1194" class="t s4_1194">When executing an authenticated code module (ACM), packet generation is silently disabled during ACRAM setup. </span>
<span id="t14_1194" class="t s4_1194">TraceEn will be cleared, but no TIP.PGD packet is generated. After completion of the module, the TraceEn value will </span>
<span id="t15_1194" class="t s4_1194">be restored. There will be no TIP.PGE packet, but timing packets, like TSC and CBR, may be produced. </span>
<span id="t16_1194" class="t s3_1194">33.2.9.7 </span><span id="t17_1194" class="t s3_1194">Intel® Memory Protection Extensions (Intel® MPX) </span>
<span id="t18_1194" class="t s4_1194">Bounds exceptions (#BR) caused by Intel MPX are treated like other exceptions, producing FUP and TIP packets </span>
<span id="t19_1194" class="t s4_1194">that indicate the source and destination IPs. </span>
<span id="t1a_1194" class="t s7_1194">33.3 </span><span id="t1b_1194" class="t s7_1194">CONFIGURATION AND PROGRAMMING GUIDELINE </span>
<span id="t1c_1194" class="t s8_1194">33.3.1 </span><span id="t1d_1194" class="t s8_1194">Detection of Intel Processor Trace and Capability Enumeration </span>
<span id="t1e_1194" class="t s4_1194">Processor support for Intel Processor Trace is indicated by CPUID.(EAX=07H,ECX=0H):EBX[bit 25] = 1. CPUID </span>
<span id="t1f_1194" class="t s4_1194">function 14H is dedicated to enumerate the resource and capability of processors that report </span>
<span id="t1g_1194" class="t s4_1194">CPUID.(EAX=07H,ECX=0H):EBX[bit 25] = 1. Different processor generations may have architecturally-defined </span>
<span id="t1h_1194" class="t s4_1194">variation in capabilities. Table </span><span id="t1i_1194" class="t s4_1194">33-11 describes details of the enumerable capabilities that software must use across </span>
<span id="t1j_1194" class="t s4_1194">generations of processors that support Intel Processor Trace. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
