library ieee;
use ieee.std_logic_1164.all;

entity ALU_N is 
	generic(N:positive := 4)
	port 
   (
		carry_in : in std_logic;
		data_A_in : in std_logic_vector(N-1 downto 0);
		data_B_in : in std_logic_vector(N-1 downto 0);
		opCode : in std_logic_vector(1 downto 0);
		modeSel : in std_logic;
		
		carry_out : out std_logic;
		data_output : std_logic_vector(N-1 downto 0);
	)
end ALU_N;

architecture ALU_N_architecture of ALU_N is
	
end ALU_N_architecture;
