
F13.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099d0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000660  08009ae0  08009ae0  00019ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800a140  0800a140  0001a140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800a144  0800a144  0001a144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  0800a148  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000344c  20000070  0800a1b8  00020070  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  200034bc  0800a1b8  000234bc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001d97d  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000069b4  00000000  00000000  0003da16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loc    0000d534  00000000  00000000  000443ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f98  00000000  00000000  00051900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001f08  00000000  00000000  00052898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001ed78  00000000  00000000  000547a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000270d1  00000000  00000000  00073518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0007feef  00000000  00000000  0009a5e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0011a4d8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003594  00000000  00000000  0011a528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08009ac8 	.word	0x08009ac8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08009ac8 	.word	0x08009ac8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2uiz>:
 8000a78:	004a      	lsls	r2, r1, #1
 8000a7a:	d211      	bcs.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a80:	d211      	bcs.n	8000aa6 <__aeabi_d2uiz+0x2e>
 8000a82:	d50d      	bpl.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a8c:	d40e      	bmi.n	8000aac <__aeabi_d2uiz+0x34>
 8000a8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_d2uiz+0x3a>
 8000aac:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0000 	mov.w	r0, #0
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	; 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	3a01      	subs	r2, #1
 8000c12:	bf28      	it	cs
 8000c14:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c18:	d2ed      	bcs.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_fmul>:
 8000d74:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d78:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d7c:	bf1e      	ittt	ne
 8000d7e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d82:	ea92 0f0c 	teqne	r2, ip
 8000d86:	ea93 0f0c 	teqne	r3, ip
 8000d8a:	d06f      	beq.n	8000e6c <__aeabi_fmul+0xf8>
 8000d8c:	441a      	add	r2, r3
 8000d8e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d92:	0240      	lsls	r0, r0, #9
 8000d94:	bf18      	it	ne
 8000d96:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d9a:	d01e      	beq.n	8000dda <__aeabi_fmul+0x66>
 8000d9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000da0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000da4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000da8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000db4:	bf3e      	ittt	cc
 8000db6:	0049      	lslcc	r1, r1, #1
 8000db8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dbc:	005b      	lslcc	r3, r3, #1
 8000dbe:	ea40 0001 	orr.w	r0, r0, r1
 8000dc2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dc6:	2afd      	cmp	r2, #253	; 0xfd
 8000dc8:	d81d      	bhi.n	8000e06 <__aeabi_fmul+0x92>
 8000dca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dd2:	bf08      	it	eq
 8000dd4:	f020 0001 	biceq.w	r0, r0, #1
 8000dd8:	4770      	bx	lr
 8000dda:	f090 0f00 	teq	r0, #0
 8000dde:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000de2:	bf08      	it	eq
 8000de4:	0249      	lsleq	r1, r1, #9
 8000de6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dee:	3a7f      	subs	r2, #127	; 0x7f
 8000df0:	bfc2      	ittt	gt
 8000df2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000df6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dfa:	4770      	bxgt	lr
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	f04f 0300 	mov.w	r3, #0
 8000e04:	3a01      	subs	r2, #1
 8000e06:	dc5d      	bgt.n	8000ec4 <__aeabi_fmul+0x150>
 8000e08:	f112 0f19 	cmn.w	r2, #25
 8000e0c:	bfdc      	itt	le
 8000e0e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e12:	4770      	bxle	lr
 8000e14:	f1c2 0200 	rsb	r2, r2, #0
 8000e18:	0041      	lsls	r1, r0, #1
 8000e1a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e1e:	f1c2 0220 	rsb	r2, r2, #32
 8000e22:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e26:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e2a:	f140 0000 	adc.w	r0, r0, #0
 8000e2e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e32:	bf08      	it	eq
 8000e34:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e38:	4770      	bx	lr
 8000e3a:	f092 0f00 	teq	r2, #0
 8000e3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e42:	bf02      	ittt	eq
 8000e44:	0040      	lsleq	r0, r0, #1
 8000e46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e4a:	3a01      	subeq	r2, #1
 8000e4c:	d0f9      	beq.n	8000e42 <__aeabi_fmul+0xce>
 8000e4e:	ea40 000c 	orr.w	r0, r0, ip
 8000e52:	f093 0f00 	teq	r3, #0
 8000e56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e5a:	bf02      	ittt	eq
 8000e5c:	0049      	lsleq	r1, r1, #1
 8000e5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e62:	3b01      	subeq	r3, #1
 8000e64:	d0f9      	beq.n	8000e5a <__aeabi_fmul+0xe6>
 8000e66:	ea41 010c 	orr.w	r1, r1, ip
 8000e6a:	e78f      	b.n	8000d8c <__aeabi_fmul+0x18>
 8000e6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	bf18      	it	ne
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d00a      	beq.n	8000e92 <__aeabi_fmul+0x11e>
 8000e7c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e80:	bf18      	it	ne
 8000e82:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e86:	d1d8      	bne.n	8000e3a <__aeabi_fmul+0xc6>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	4770      	bx	lr
 8000e92:	f090 0f00 	teq	r0, #0
 8000e96:	bf17      	itett	ne
 8000e98:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e9c:	4608      	moveq	r0, r1
 8000e9e:	f091 0f00 	teqne	r1, #0
 8000ea2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ea6:	d014      	beq.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ea8:	ea92 0f0c 	teq	r2, ip
 8000eac:	d101      	bne.n	8000eb2 <__aeabi_fmul+0x13e>
 8000eae:	0242      	lsls	r2, r0, #9
 8000eb0:	d10f      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000eb2:	ea93 0f0c 	teq	r3, ip
 8000eb6:	d103      	bne.n	8000ec0 <__aeabi_fmul+0x14c>
 8000eb8:	024b      	lsls	r3, r1, #9
 8000eba:	bf18      	it	ne
 8000ebc:	4608      	movne	r0, r1
 8000ebe:	d108      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ec0:	ea80 0001 	eor.w	r0, r0, r1
 8000ec4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ec8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ecc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed0:	4770      	bx	lr
 8000ed2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eda:	4770      	bx	lr

08000edc <__aeabi_fdiv>:
 8000edc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ee0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ee4:	bf1e      	ittt	ne
 8000ee6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eea:	ea92 0f0c 	teqne	r2, ip
 8000eee:	ea93 0f0c 	teqne	r3, ip
 8000ef2:	d069      	beq.n	8000fc8 <__aeabi_fdiv+0xec>
 8000ef4:	eba2 0203 	sub.w	r2, r2, r3
 8000ef8:	ea80 0c01 	eor.w	ip, r0, r1
 8000efc:	0249      	lsls	r1, r1, #9
 8000efe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f02:	d037      	beq.n	8000f74 <__aeabi_fdiv+0x98>
 8000f04:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f08:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f0c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f14:	428b      	cmp	r3, r1
 8000f16:	bf38      	it	cc
 8000f18:	005b      	lslcc	r3, r3, #1
 8000f1a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f1e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f22:	428b      	cmp	r3, r1
 8000f24:	bf24      	itt	cs
 8000f26:	1a5b      	subcs	r3, r3, r1
 8000f28:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f2c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f36:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f3a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f3e:	bf24      	itt	cs
 8000f40:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f48:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f4c:	bf24      	itt	cs
 8000f4e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f52:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	bf18      	it	ne
 8000f5a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f5e:	d1e0      	bne.n	8000f22 <__aeabi_fdiv+0x46>
 8000f60:	2afd      	cmp	r2, #253	; 0xfd
 8000f62:	f63f af50 	bhi.w	8000e06 <__aeabi_fmul+0x92>
 8000f66:	428b      	cmp	r3, r1
 8000f68:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f6c:	bf08      	it	eq
 8000f6e:	f020 0001 	biceq.w	r0, r0, #1
 8000f72:	4770      	bx	lr
 8000f74:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f78:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f7c:	327f      	adds	r2, #127	; 0x7f
 8000f7e:	bfc2      	ittt	gt
 8000f80:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f84:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f88:	4770      	bxgt	lr
 8000f8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	3a01      	subs	r2, #1
 8000f94:	e737      	b.n	8000e06 <__aeabi_fmul+0x92>
 8000f96:	f092 0f00 	teq	r2, #0
 8000f9a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f9e:	bf02      	ittt	eq
 8000fa0:	0040      	lsleq	r0, r0, #1
 8000fa2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fa6:	3a01      	subeq	r2, #1
 8000fa8:	d0f9      	beq.n	8000f9e <__aeabi_fdiv+0xc2>
 8000faa:	ea40 000c 	orr.w	r0, r0, ip
 8000fae:	f093 0f00 	teq	r3, #0
 8000fb2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fb6:	bf02      	ittt	eq
 8000fb8:	0049      	lsleq	r1, r1, #1
 8000fba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fbe:	3b01      	subeq	r3, #1
 8000fc0:	d0f9      	beq.n	8000fb6 <__aeabi_fdiv+0xda>
 8000fc2:	ea41 010c 	orr.w	r1, r1, ip
 8000fc6:	e795      	b.n	8000ef4 <__aeabi_fdiv+0x18>
 8000fc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fcc:	ea92 0f0c 	teq	r2, ip
 8000fd0:	d108      	bne.n	8000fe4 <__aeabi_fdiv+0x108>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	f47f af7d 	bne.w	8000ed2 <__aeabi_fmul+0x15e>
 8000fd8:	ea93 0f0c 	teq	r3, ip
 8000fdc:	f47f af70 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e776      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	d104      	bne.n	8000ff4 <__aeabi_fdiv+0x118>
 8000fea:	024b      	lsls	r3, r1, #9
 8000fec:	f43f af4c 	beq.w	8000e88 <__aeabi_fmul+0x114>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e76e      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ff4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ff8:	bf18      	it	ne
 8000ffa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	d1ca      	bne.n	8000f96 <__aeabi_fdiv+0xba>
 8001000:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001004:	f47f af5c 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8001008:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800100c:	f47f af3c 	bne.w	8000e88 <__aeabi_fmul+0x114>
 8001010:	e75f      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8001012:	bf00      	nop

08001014 <__gesf2>:
 8001014:	f04f 3cff 	mov.w	ip, #4294967295
 8001018:	e006      	b.n	8001028 <__cmpsf2+0x4>
 800101a:	bf00      	nop

0800101c <__lesf2>:
 800101c:	f04f 0c01 	mov.w	ip, #1
 8001020:	e002      	b.n	8001028 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__cmpsf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	f84d cd04 	str.w	ip, [sp, #-4]!
 800102c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001030:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	bf18      	it	ne
 800103a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800103e:	d011      	beq.n	8001064 <__cmpsf2+0x40>
 8001040:	b001      	add	sp, #4
 8001042:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001046:	bf18      	it	ne
 8001048:	ea90 0f01 	teqne	r0, r1
 800104c:	bf58      	it	pl
 800104e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001052:	bf88      	it	hi
 8001054:	17c8      	asrhi	r0, r1, #31
 8001056:	bf38      	it	cc
 8001058:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800105c:	bf18      	it	ne
 800105e:	f040 0001 	orrne.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001068:	d102      	bne.n	8001070 <__cmpsf2+0x4c>
 800106a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800106e:	d105      	bne.n	800107c <__cmpsf2+0x58>
 8001070:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001074:	d1e4      	bne.n	8001040 <__cmpsf2+0x1c>
 8001076:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800107a:	d0e1      	beq.n	8001040 <__cmpsf2+0x1c>
 800107c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_cfrcmple>:
 8001084:	4684      	mov	ip, r0
 8001086:	4608      	mov	r0, r1
 8001088:	4661      	mov	r1, ip
 800108a:	e7ff      	b.n	800108c <__aeabi_cfcmpeq>

0800108c <__aeabi_cfcmpeq>:
 800108c:	b50f      	push	{r0, r1, r2, r3, lr}
 800108e:	f7ff ffc9 	bl	8001024 <__cmpsf2>
 8001092:	2800      	cmp	r0, #0
 8001094:	bf48      	it	mi
 8001096:	f110 0f00 	cmnmi.w	r0, #0
 800109a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800109c <__aeabi_fcmpeq>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff fff4 	bl	800108c <__aeabi_cfcmpeq>
 80010a4:	bf0c      	ite	eq
 80010a6:	2001      	moveq	r0, #1
 80010a8:	2000      	movne	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_fcmplt>:
 80010b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b4:	f7ff ffea 	bl	800108c <__aeabi_cfcmpeq>
 80010b8:	bf34      	ite	cc
 80010ba:	2001      	movcc	r0, #1
 80010bc:	2000      	movcs	r0, #0
 80010be:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c2:	bf00      	nop

080010c4 <__aeabi_fcmple>:
 80010c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c8:	f7ff ffe0 	bl	800108c <__aeabi_cfcmpeq>
 80010cc:	bf94      	ite	ls
 80010ce:	2001      	movls	r0, #1
 80010d0:	2000      	movhi	r0, #0
 80010d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d6:	bf00      	nop

080010d8 <__aeabi_fcmpge>:
 80010d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010dc:	f7ff ffd2 	bl	8001084 <__aeabi_cfrcmple>
 80010e0:	bf94      	ite	ls
 80010e2:	2001      	movls	r0, #1
 80010e4:	2000      	movhi	r0, #0
 80010e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ea:	bf00      	nop

080010ec <__aeabi_fcmpgt>:
 80010ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f0:	f7ff ffc8 	bl	8001084 <__aeabi_cfrcmple>
 80010f4:	bf34      	ite	cc
 80010f6:	2001      	movcc	r0, #1
 80010f8:	2000      	movcs	r0, #0
 80010fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fe:	bf00      	nop

08001100 <__aeabi_fcmpun>:
 8001100:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001104:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001108:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800110c:	d102      	bne.n	8001114 <__aeabi_fcmpun+0x14>
 800110e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001112:	d108      	bne.n	8001126 <__aeabi_fcmpun+0x26>
 8001114:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001118:	d102      	bne.n	8001120 <__aeabi_fcmpun+0x20>
 800111a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800111e:	d102      	bne.n	8001126 <__aeabi_fcmpun+0x26>
 8001120:	f04f 0000 	mov.w	r0, #0
 8001124:	4770      	bx	lr
 8001126:	f04f 0001 	mov.w	r0, #1
 800112a:	4770      	bx	lr

0800112c <__aeabi_f2iz>:
 800112c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001130:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001134:	d30f      	bcc.n	8001156 <__aeabi_f2iz+0x2a>
 8001136:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800113a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800113e:	d90d      	bls.n	800115c <__aeabi_f2iz+0x30>
 8001140:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001144:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001148:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800114c:	fa23 f002 	lsr.w	r0, r3, r2
 8001150:	bf18      	it	ne
 8001152:	4240      	negne	r0, r0
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr
 800115c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001160:	d101      	bne.n	8001166 <__aeabi_f2iz+0x3a>
 8001162:	0242      	lsls	r2, r0, #9
 8001164:	d105      	bne.n	8001172 <__aeabi_f2iz+0x46>
 8001166:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800116a:	bf08      	it	eq
 800116c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001170:	4770      	bx	lr
 8001172:	f04f 0000 	mov.w	r0, #0
 8001176:	4770      	bx	lr

08001178 <__aeabi_f2uiz>:
 8001178:	0042      	lsls	r2, r0, #1
 800117a:	d20e      	bcs.n	800119a <__aeabi_f2uiz+0x22>
 800117c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001180:	d30b      	bcc.n	800119a <__aeabi_f2uiz+0x22>
 8001182:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001186:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800118a:	d409      	bmi.n	80011a0 <__aeabi_f2uiz+0x28>
 800118c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001190:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001194:	fa23 f002 	lsr.w	r0, r3, r2
 8001198:	4770      	bx	lr
 800119a:	f04f 0000 	mov.w	r0, #0
 800119e:	4770      	bx	lr
 80011a0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011a4:	d101      	bne.n	80011aa <__aeabi_f2uiz+0x32>
 80011a6:	0242      	lsls	r2, r0, #9
 80011a8:	d102      	bne.n	80011b0 <__aeabi_f2uiz+0x38>
 80011aa:	f04f 30ff 	mov.w	r0, #4294967295
 80011ae:	4770      	bx	lr
 80011b0:	f04f 0000 	mov.w	r0, #0
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop

080011b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011b8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011ba:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <HAL_InitTick+0x3c>)
{
 80011bc:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011be:	7818      	ldrb	r0, [r3, #0]
 80011c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011c4:	fbb3 f3f0 	udiv	r3, r3, r0
 80011c8:	4a0b      	ldr	r2, [pc, #44]	; (80011f8 <HAL_InitTick+0x40>)
 80011ca:	6810      	ldr	r0, [r2, #0]
 80011cc:	fbb0 f0f3 	udiv	r0, r0, r3
 80011d0:	f000 f89e 	bl	8001310 <HAL_SYSTICK_Config>
 80011d4:	4604      	mov	r4, r0
 80011d6:	b958      	cbnz	r0, 80011f0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d8:	2d0f      	cmp	r5, #15
 80011da:	d809      	bhi.n	80011f0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011dc:	4602      	mov	r2, r0
 80011de:	4629      	mov	r1, r5
 80011e0:	f04f 30ff 	mov.w	r0, #4294967295
 80011e4:	f000 f854 	bl	8001290 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e8:	4620      	mov	r0, r4
 80011ea:	4b04      	ldr	r3, [pc, #16]	; (80011fc <HAL_InitTick+0x44>)
 80011ec:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80011ee:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80011f0:	2001      	movs	r0, #1
 80011f2:	e7fc      	b.n	80011ee <HAL_InitTick+0x36>
 80011f4:	20000000 	.word	0x20000000
 80011f8:	20000008 	.word	0x20000008
 80011fc:	20000004 	.word	0x20000004

08001200 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001200:	4a07      	ldr	r2, [pc, #28]	; (8001220 <HAL_Init+0x20>)
{
 8001202:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001204:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001206:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001208:	f043 0310 	orr.w	r3, r3, #16
 800120c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800120e:	f000 f82d 	bl	800126c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001212:	2000      	movs	r0, #0
 8001214:	f7ff ffd0 	bl	80011b8 <HAL_InitTick>
  HAL_MspInit();
 8001218:	f001 f98c 	bl	8002534 <HAL_MspInit>
}
 800121c:	2000      	movs	r0, #0
 800121e:	bd08      	pop	{r3, pc}
 8001220:	40022000 	.word	0x40022000

08001224 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001224:	4a03      	ldr	r2, [pc, #12]	; (8001234 <HAL_IncTick+0x10>)
 8001226:	4b04      	ldr	r3, [pc, #16]	; (8001238 <HAL_IncTick+0x14>)
 8001228:	6811      	ldr	r1, [r2, #0]
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	440b      	add	r3, r1
 800122e:	6013      	str	r3, [r2, #0]
}
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	2000008c 	.word	0x2000008c
 8001238:	20000000 	.word	0x20000000

0800123c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800123c:	4b01      	ldr	r3, [pc, #4]	; (8001244 <HAL_GetTick+0x8>)
 800123e:	6818      	ldr	r0, [r3, #0]
}
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	2000008c 	.word	0x2000008c

08001248 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001248:	b538      	push	{r3, r4, r5, lr}
 800124a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800124c:	f7ff fff6 	bl	800123c <HAL_GetTick>
 8001250:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001252:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001254:	bf1e      	ittt	ne
 8001256:	4b04      	ldrne	r3, [pc, #16]	; (8001268 <HAL_Delay+0x20>)
 8001258:	781b      	ldrbne	r3, [r3, #0]
 800125a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800125c:	f7ff ffee 	bl	800123c <HAL_GetTick>
 8001260:	1b43      	subs	r3, r0, r5
 8001262:	42a3      	cmp	r3, r4
 8001264:	d3fa      	bcc.n	800125c <HAL_Delay+0x14>
  {
  }
}
 8001266:	bd38      	pop	{r3, r4, r5, pc}
 8001268:	20000000 	.word	0x20000000

0800126c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800126c:	4907      	ldr	r1, [pc, #28]	; (800128c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800126e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001270:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001272:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001276:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800127a:	0412      	lsls	r2, r2, #16
 800127c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800127e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001280:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001288:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800128a:	4770      	bx	lr
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001290:	4b16      	ldr	r3, [pc, #88]	; (80012ec <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001292:	b530      	push	{r4, r5, lr}
 8001294:	68dc      	ldr	r4, [r3, #12]
 8001296:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800129a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012a0:	2b04      	cmp	r3, #4
 80012a2:	bf28      	it	cs
 80012a4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ac:	bf98      	it	ls
 80012ae:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b0:	fa05 f303 	lsl.w	r3, r5, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012b4:	bf88      	it	hi
 80012b6:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	ea21 0303 	bic.w	r3, r1, r3
 80012bc:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012be:	fa05 f404 	lsl.w	r4, r5, r4
 80012c2:	ea22 0204 	bic.w	r2, r2, r4
  if ((int32_t)(IRQn) >= 0)
 80012c6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c8:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012cc:	bfac      	ite	ge
 80012ce:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d2:	4a07      	ldrlt	r2, [pc, #28]	; (80012f0 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	bfab      	itete	ge
 80012dc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e0:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e4:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e8:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80012ea:	bd30      	pop	{r4, r5, pc}
 80012ec:	e000ed00 	.word	0xe000ed00
 80012f0:	e000ed14 	.word	0xe000ed14

080012f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80012f4:	2800      	cmp	r0, #0
 80012f6:	db08      	blt.n	800130a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012f8:	2301      	movs	r3, #1
 80012fa:	0942      	lsrs	r2, r0, #5
 80012fc:	f000 001f 	and.w	r0, r0, #31
 8001300:	fa03 f000 	lsl.w	r0, r3, r0
 8001304:	4b01      	ldr	r3, [pc, #4]	; (800130c <HAL_NVIC_EnableIRQ+0x18>)
 8001306:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800130a:	4770      	bx	lr
 800130c:	e000e100 	.word	0xe000e100

08001310 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001310:	3801      	subs	r0, #1
 8001312:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001316:	d20b      	bcs.n	8001330 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001318:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131c:	21f0      	movs	r1, #240	; 0xf0
 800131e:	4a05      	ldr	r2, [pc, #20]	; (8001334 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001320:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001322:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001326:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001328:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800132a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800132c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800132e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001330:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001332:	4770      	bx	lr
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001338:	2800      	cmp	r0, #0
 800133a:	db09      	blt.n	8001350 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800133c:	2201      	movs	r2, #1
 800133e:	0943      	lsrs	r3, r0, #5
 8001340:	f000 001f 	and.w	r0, r0, #31
 8001344:	fa02 f000 	lsl.w	r0, r2, r0
 8001348:	4a02      	ldr	r2, [pc, #8]	; (8001354 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 800134a:	3360      	adds	r3, #96	; 0x60
 800134c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000e100 	.word	0xe000e100

08001358 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001358:	4a11      	ldr	r2, [pc, #68]	; (80013a0 <FLASH_SetErrorCode+0x48>)
 800135a:	68d3      	ldr	r3, [r2, #12]
 800135c:	f013 0310 	ands.w	r3, r3, #16
 8001360:	d005      	beq.n	800136e <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001362:	4910      	ldr	r1, [pc, #64]	; (80013a4 <FLASH_SetErrorCode+0x4c>)
 8001364:	69cb      	ldr	r3, [r1, #28]
 8001366:	f043 0302 	orr.w	r3, r3, #2
 800136a:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800136c:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800136e:	68d2      	ldr	r2, [r2, #12]
 8001370:	0750      	lsls	r0, r2, #29
 8001372:	d506      	bpl.n	8001382 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001374:	490b      	ldr	r1, [pc, #44]	; (80013a4 <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001376:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800137a:	69ca      	ldr	r2, [r1, #28]
 800137c:	f042 0201 	orr.w	r2, r2, #1
 8001380:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001382:	4a07      	ldr	r2, [pc, #28]	; (80013a0 <FLASH_SetErrorCode+0x48>)
 8001384:	69d1      	ldr	r1, [r2, #28]
 8001386:	07c9      	lsls	r1, r1, #31
 8001388:	d508      	bpl.n	800139c <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800138a:	4806      	ldr	r0, [pc, #24]	; (80013a4 <FLASH_SetErrorCode+0x4c>)
 800138c:	69c1      	ldr	r1, [r0, #28]
 800138e:	f041 0104 	orr.w	r1, r1, #4
 8001392:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001394:	69d1      	ldr	r1, [r2, #28]
 8001396:	f021 0101 	bic.w	r1, r1, #1
 800139a:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800139c:	60d3      	str	r3, [r2, #12]
}  
 800139e:	4770      	bx	lr
 80013a0:	40022000 	.word	0x40022000
 80013a4:	20000090 	.word	0x20000090

080013a8 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_FLASH_Unlock+0x1c>)
 80013aa:	6918      	ldr	r0, [r3, #16]
 80013ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80013b0:	d007      	beq.n	80013c2 <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80013b2:	4a05      	ldr	r2, [pc, #20]	; (80013c8 <HAL_FLASH_Unlock+0x20>)
 80013b4:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80013b6:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80013ba:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80013bc:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 80013be:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 80013c2:	4770      	bx	lr
 80013c4:	40022000 	.word	0x40022000
 80013c8:	45670123 	.word	0x45670123

080013cc <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80013cc:	4a03      	ldr	r2, [pc, #12]	; (80013dc <HAL_FLASH_Lock+0x10>)
}
 80013ce:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80013d0:	6913      	ldr	r3, [r2, #16]
 80013d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013d6:	6113      	str	r3, [r2, #16]
}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	40022000 	.word	0x40022000

080013e0 <FLASH_WaitForLastOperation>:
{
 80013e0:	b570      	push	{r4, r5, r6, lr}
 80013e2:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80013e4:	f7ff ff2a 	bl	800123c <HAL_GetTick>
 80013e8:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80013ea:	4c11      	ldr	r4, [pc, #68]	; (8001430 <FLASH_WaitForLastOperation+0x50>)
 80013ec:	68e3      	ldr	r3, [r4, #12]
 80013ee:	07d8      	lsls	r0, r3, #31
 80013f0:	d412      	bmi.n	8001418 <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80013f2:	68e3      	ldr	r3, [r4, #12]
 80013f4:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80013f6:	bf44      	itt	mi
 80013f8:	2320      	movmi	r3, #32
 80013fa:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80013fc:	68e3      	ldr	r3, [r4, #12]
 80013fe:	06da      	lsls	r2, r3, #27
 8001400:	d406      	bmi.n	8001410 <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001402:	69e3      	ldr	r3, [r4, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001404:	07db      	lsls	r3, r3, #31
 8001406:	d403      	bmi.n	8001410 <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001408:	68e0      	ldr	r0, [r4, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800140a:	f010 0004 	ands.w	r0, r0, #4
 800140e:	d007      	beq.n	8001420 <FLASH_WaitForLastOperation+0x40>
    FLASH_SetErrorCode();
 8001410:	f7ff ffa2 	bl	8001358 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001414:	2001      	movs	r0, #1
 8001416:	e003      	b.n	8001420 <FLASH_WaitForLastOperation+0x40>
    if (Timeout != HAL_MAX_DELAY)
 8001418:	1c6b      	adds	r3, r5, #1
 800141a:	d0e7      	beq.n	80013ec <FLASH_WaitForLastOperation+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800141c:	b90d      	cbnz	r5, 8001422 <FLASH_WaitForLastOperation+0x42>
        return HAL_TIMEOUT;
 800141e:	2003      	movs	r0, #3
}
 8001420:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001422:	f7ff ff0b 	bl	800123c <HAL_GetTick>
 8001426:	1b80      	subs	r0, r0, r6
 8001428:	42a8      	cmp	r0, r5
 800142a:	d9df      	bls.n	80013ec <FLASH_WaitForLastOperation+0xc>
 800142c:	e7f7      	b.n	800141e <FLASH_WaitForLastOperation+0x3e>
 800142e:	bf00      	nop
 8001430:	40022000 	.word	0x40022000

08001434 <HAL_FLASH_Program>:
{
 8001434:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8001438:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80014cc <HAL_FLASH_Program+0x98>
{
 800143c:	461e      	mov	r6, r3
  __HAL_LOCK(&pFlash);
 800143e:	f899 3018 	ldrb.w	r3, [r9, #24]
{
 8001442:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 8001444:	2b01      	cmp	r3, #1
{
 8001446:	460f      	mov	r7, r1
 8001448:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 800144a:	d03d      	beq.n	80014c8 <HAL_FLASH_Program+0x94>
 800144c:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800144e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8001452:	f889 3018 	strb.w	r3, [r9, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001456:	f7ff ffc3 	bl	80013e0 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800145a:	bb80      	cbnz	r0, 80014be <HAL_FLASH_Program+0x8a>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800145c:	2c01      	cmp	r4, #1
 800145e:	d003      	beq.n	8001468 <HAL_FLASH_Program+0x34>
      nbiterations = 4U;
 8001460:	2c02      	cmp	r4, #2
 8001462:	bf0c      	ite	eq
 8001464:	2402      	moveq	r4, #2
 8001466:	2404      	movne	r4, #4
 8001468:	2500      	movs	r5, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800146a:	46ab      	mov	fp, r5
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800146c:	f8df a060 	ldr.w	sl, [pc, #96]	; 80014d0 <HAL_FLASH_Program+0x9c>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001470:	0128      	lsls	r0, r5, #4
 8001472:	f1c0 0220 	rsb	r2, r0, #32
 8001476:	f1a0 0320 	sub.w	r3, r0, #32
 800147a:	fa06 f202 	lsl.w	r2, r6, r2
 800147e:	fa28 f000 	lsr.w	r0, r8, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001482:	f8c9 b01c 	str.w	fp, [r9, #28]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001486:	4310      	orrs	r0, r2
 8001488:	fa26 f303 	lsr.w	r3, r6, r3
 800148c:	4318      	orrs	r0, r3
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800148e:	f8da 3010 	ldr.w	r3, [sl, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001492:	b280      	uxth	r0, r0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	f8ca 3010 	str.w	r3, [sl, #16]
  *(__IO uint16_t*)Address = Data;
 800149c:	f827 0015 	strh.w	r0, [r7, r5, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80014a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014a4:	f7ff ff9c 	bl	80013e0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80014a8:	f8da 3010 	ldr.w	r3, [sl, #16]
 80014ac:	f023 0301 	bic.w	r3, r3, #1
 80014b0:	f8ca 3010 	str.w	r3, [sl, #16]
      if (status != HAL_OK)
 80014b4:	b918      	cbnz	r0, 80014be <HAL_FLASH_Program+0x8a>
    for (index = 0U; index < nbiterations; index++)
 80014b6:	3501      	adds	r5, #1
 80014b8:	b2eb      	uxtb	r3, r5
 80014ba:	429c      	cmp	r4, r3
 80014bc:	d8d8      	bhi.n	8001470 <HAL_FLASH_Program+0x3c>
  __HAL_UNLOCK(&pFlash);
 80014be:	2300      	movs	r3, #0
 80014c0:	f889 3018 	strb.w	r3, [r9, #24]
}
 80014c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 80014c8:	2002      	movs	r0, #2
 80014ca:	e7fb      	b.n	80014c4 <HAL_FLASH_Program+0x90>
 80014cc:	20000090 	.word	0x20000090
 80014d0:	40022000 	.word	0x40022000

080014d4 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014d4:	2200      	movs	r2, #0
 80014d6:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <FLASH_PageErase+0x1c>)
 80014d8:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80014da:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <FLASH_PageErase+0x20>)
 80014dc:	691a      	ldr	r2, [r3, #16]
 80014de:	f042 0202 	orr.w	r2, r2, #2
 80014e2:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80014e4:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80014e6:	691a      	ldr	r2, [r3, #16]
 80014e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014ec:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80014ee:	4770      	bx	lr
 80014f0:	20000090 	.word	0x20000090
 80014f4:	40022000 	.word	0x40022000

080014f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014fc:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 80014fe:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001500:	4f64      	ldr	r7, [pc, #400]	; (8001694 <HAL_GPIO_Init+0x19c>)
 8001502:	4b65      	ldr	r3, [pc, #404]	; (8001698 <HAL_GPIO_Init+0x1a0>)
      switch (GPIO_Init->Mode)
 8001504:	f8df c194 	ldr.w	ip, [pc, #404]	; 800169c <HAL_GPIO_Init+0x1a4>
 8001508:	f8df e194 	ldr.w	lr, [pc, #404]	; 80016a0 <HAL_GPIO_Init+0x1a8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800150c:	680d      	ldr	r5, [r1, #0]
 800150e:	fa35 f406 	lsrs.w	r4, r5, r6
 8001512:	d102      	bne.n	800151a <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 8001514:	b003      	add	sp, #12
 8001516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 800151a:	f04f 0801 	mov.w	r8, #1
 800151e:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001522:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 8001526:	ea38 0505 	bics.w	r5, r8, r5
 800152a:	d17b      	bne.n	8001624 <HAL_GPIO_Init+0x12c>
      switch (GPIO_Init->Mode)
 800152c:	684d      	ldr	r5, [r1, #4]
 800152e:	2d03      	cmp	r5, #3
 8001530:	d807      	bhi.n	8001542 <HAL_GPIO_Init+0x4a>
 8001532:	3d01      	subs	r5, #1
 8001534:	2d02      	cmp	r5, #2
 8001536:	f200 8088 	bhi.w	800164a <HAL_GPIO_Init+0x152>
 800153a:	e8df f005 	tbb	[pc, r5]
 800153e:	9b96      	.short	0x9b96
 8001540:	a1          	.byte	0xa1
 8001541:	00          	.byte	0x00
 8001542:	2d12      	cmp	r5, #18
 8001544:	f000 8099 	beq.w	800167a <HAL_GPIO_Init+0x182>
 8001548:	d86e      	bhi.n	8001628 <HAL_GPIO_Init+0x130>
 800154a:	2d11      	cmp	r5, #17
 800154c:	f000 808f 	beq.w	800166e <HAL_GPIO_Init+0x176>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001550:	2cff      	cmp	r4, #255	; 0xff
 8001552:	bf98      	it	ls
 8001554:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001556:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800155a:	bf88      	it	hi
 800155c:	f100 0a04 	addhi.w	sl, r0, #4
 8001560:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001564:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001568:	bf88      	it	hi
 800156a:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800156c:	fa09 fb05 	lsl.w	fp, r9, r5
 8001570:	ea28 080b 	bic.w	r8, r8, fp
 8001574:	fa02 f505 	lsl.w	r5, r2, r5
 8001578:	ea48 0505 	orr.w	r5, r8, r5
 800157c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001580:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001584:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001588:	d04c      	beq.n	8001624 <HAL_GPIO_Init+0x12c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800158a:	69bd      	ldr	r5, [r7, #24]
 800158c:	f026 0803 	bic.w	r8, r6, #3
 8001590:	f045 0501 	orr.w	r5, r5, #1
 8001594:	61bd      	str	r5, [r7, #24]
 8001596:	69bd      	ldr	r5, [r7, #24]
 8001598:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800159c:	f005 0501 	and.w	r5, r5, #1
 80015a0:	9501      	str	r5, [sp, #4]
 80015a2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015a6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015aa:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015ac:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80015b0:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015b4:	fa09 f90b 	lsl.w	r9, r9, fp
 80015b8:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015bc:	4d39      	ldr	r5, [pc, #228]	; (80016a4 <HAL_GPIO_Init+0x1ac>)
 80015be:	42a8      	cmp	r0, r5
 80015c0:	d062      	beq.n	8001688 <HAL_GPIO_Init+0x190>
 80015c2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015c6:	42a8      	cmp	r0, r5
 80015c8:	d060      	beq.n	800168c <HAL_GPIO_Init+0x194>
 80015ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015ce:	42a8      	cmp	r0, r5
 80015d0:	d05e      	beq.n	8001690 <HAL_GPIO_Init+0x198>
 80015d2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015d6:	42a8      	cmp	r0, r5
 80015d8:	bf0c      	ite	eq
 80015da:	2503      	moveq	r5, #3
 80015dc:	2504      	movne	r5, #4
 80015de:	fa05 f50b 	lsl.w	r5, r5, fp
 80015e2:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80015e6:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80015ea:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015ec:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80015f0:	bf14      	ite	ne
 80015f2:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015f4:	43a5      	biceq	r5, r4
 80015f6:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80015f8:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015fa:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80015fe:	bf14      	ite	ne
 8001600:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001602:	43a5      	biceq	r5, r4
 8001604:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8001606:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001608:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800160c:	bf14      	ite	ne
 800160e:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001610:	43a5      	biceq	r5, r4
 8001612:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8001614:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001616:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800161a:	bf14      	ite	ne
 800161c:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800161e:	ea25 0404 	biceq.w	r4, r5, r4
 8001622:	60dc      	str	r4, [r3, #12]
	position++;
 8001624:	3601      	adds	r6, #1
 8001626:	e771      	b.n	800150c <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 8001628:	f8df 907c 	ldr.w	r9, [pc, #124]	; 80016a8 <HAL_GPIO_Init+0x1b0>
 800162c:	454d      	cmp	r5, r9
 800162e:	d00c      	beq.n	800164a <HAL_GPIO_Init+0x152>
 8001630:	d817      	bhi.n	8001662 <HAL_GPIO_Init+0x16a>
 8001632:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8001636:	454d      	cmp	r5, r9
 8001638:	d007      	beq.n	800164a <HAL_GPIO_Init+0x152>
 800163a:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 800163e:	454d      	cmp	r5, r9
 8001640:	d003      	beq.n	800164a <HAL_GPIO_Init+0x152>
 8001642:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8001646:	454d      	cmp	r5, r9
 8001648:	d182      	bne.n	8001550 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800164a:	688a      	ldr	r2, [r1, #8]
 800164c:	b1d2      	cbz	r2, 8001684 <HAL_GPIO_Init+0x18c>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800164e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001650:	bf08      	it	eq
 8001652:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001656:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 800165a:	bf18      	it	ne
 800165c:	f8c0 8014 	strne.w	r8, [r0, #20]
 8001660:	e776      	b.n	8001550 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8001662:	4565      	cmp	r5, ip
 8001664:	d0f1      	beq.n	800164a <HAL_GPIO_Init+0x152>
 8001666:	4575      	cmp	r5, lr
 8001668:	e7ee      	b.n	8001648 <HAL_GPIO_Init+0x150>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800166a:	68ca      	ldr	r2, [r1, #12]
          break;
 800166c:	e770      	b.n	8001550 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800166e:	68ca      	ldr	r2, [r1, #12]
 8001670:	3204      	adds	r2, #4
          break;
 8001672:	e76d      	b.n	8001550 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001674:	68ca      	ldr	r2, [r1, #12]
 8001676:	3208      	adds	r2, #8
          break;
 8001678:	e76a      	b.n	8001550 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800167a:	68ca      	ldr	r2, [r1, #12]
 800167c:	320c      	adds	r2, #12
          break;
 800167e:	e767      	b.n	8001550 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8001680:	2200      	movs	r2, #0
 8001682:	e765      	b.n	8001550 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001684:	2204      	movs	r2, #4
 8001686:	e763      	b.n	8001550 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001688:	2500      	movs	r5, #0
 800168a:	e7a8      	b.n	80015de <HAL_GPIO_Init+0xe6>
 800168c:	2501      	movs	r5, #1
 800168e:	e7a6      	b.n	80015de <HAL_GPIO_Init+0xe6>
 8001690:	2502      	movs	r5, #2
 8001692:	e7a4      	b.n	80015de <HAL_GPIO_Init+0xe6>
 8001694:	40021000 	.word	0x40021000
 8001698:	40010400 	.word	0x40010400
 800169c:	10310000 	.word	0x10310000
 80016a0:	10320000 	.word	0x10320000
 80016a4:	40010800 	.word	0x40010800
 80016a8:	10220000 	.word	0x10220000

080016ac <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016ac:	b10a      	cbz	r2, 80016b2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016ae:	6101      	str	r1, [r0, #16]
  }
}
 80016b0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016b2:	0409      	lsls	r1, r1, #16
 80016b4:	e7fb      	b.n	80016ae <HAL_GPIO_WritePin+0x2>

080016b6 <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80016b6:	4770      	bx	lr

080016b8 <HAL_GPIO_EXTI_IRQHandler>:
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80016b8:	4a04      	ldr	r2, [pc, #16]	; (80016cc <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 80016ba:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80016bc:	6951      	ldr	r1, [r2, #20]
 80016be:	4201      	tst	r1, r0
 80016c0:	d002      	beq.n	80016c8 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016c2:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016c4:	f7ff fff7 	bl	80016b6 <HAL_GPIO_EXTI_Callback>
}
 80016c8:	bd08      	pop	{r3, pc}
 80016ca:	bf00      	nop
 80016cc:	40010400 	.word	0x40010400

080016d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016d0:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016d2:	4604      	mov	r4, r0
 80016d4:	b908      	cbnz	r0, 80016da <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 80016d6:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 80016d8:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016da:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80016de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016e2:	b91b      	cbnz	r3, 80016ec <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 80016e4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80016e8:	f000 fe14 	bl	8002314 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80016ec:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80016ee:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80016f0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80016f4:	6813      	ldr	r3, [r2, #0]
 80016f6:	f023 0301 	bic.w	r3, r3, #1
 80016fa:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80016fc:	f000 fafa 	bl	8001cf4 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001700:	4a3f      	ldr	r2, [pc, #252]	; (8001800 <HAL_I2C_Init+0x130>)
 8001702:	6863      	ldr	r3, [r4, #4]
 8001704:	4293      	cmp	r3, r2
 8001706:	bf94      	ite	ls
 8001708:	4a3e      	ldrls	r2, [pc, #248]	; (8001804 <HAL_I2C_Init+0x134>)
 800170a:	4a3f      	ldrhi	r2, [pc, #252]	; (8001808 <HAL_I2C_Init+0x138>)
 800170c:	4290      	cmp	r0, r2
 800170e:	bf8c      	ite	hi
 8001710:	2200      	movhi	r2, #0
 8001712:	2201      	movls	r2, #1
 8001714:	2a00      	cmp	r2, #0
 8001716:	d1de      	bne.n	80016d6 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001718:	4e39      	ldr	r6, [pc, #228]	; (8001800 <HAL_I2C_Init+0x130>)
  freqrange = I2C_FREQRANGE(pclk1);
 800171a:	493c      	ldr	r1, [pc, #240]	; (800180c <HAL_I2C_Init+0x13c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800171c:	42b3      	cmp	r3, r6
  freqrange = I2C_FREQRANGE(pclk1);
 800171e:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001722:	bf88      	it	hi
 8001724:	f44f 7696 	movhi.w	r6, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001728:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800172a:	f100 30ff 	add.w	r0, r0, #4294967295
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800172e:	6855      	ldr	r5, [r2, #4]
 8001730:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001734:	ea45 0501 	orr.w	r5, r5, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001738:	bf82      	ittt	hi
 800173a:	4371      	mulhi	r1, r6
 800173c:	f44f 767a 	movhi.w	r6, #1000	; 0x3e8
 8001740:	fbb1 f1f6 	udivhi	r1, r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001744:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001746:	6a15      	ldr	r5, [r2, #32]
 8001748:	3101      	adds	r1, #1
 800174a:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800174e:	4329      	orrs	r1, r5
 8001750:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001752:	69d1      	ldr	r1, [r2, #28]
 8001754:	4d2a      	ldr	r5, [pc, #168]	; (8001800 <HAL_I2C_Init+0x130>)
 8001756:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 800175a:	42ab      	cmp	r3, r5
 800175c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001760:	d832      	bhi.n	80017c8 <HAL_I2C_Init+0xf8>
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	fbb0 f0f3 	udiv	r0, r0, r3
 8001768:	1c43      	adds	r3, r0, #1
 800176a:	f640 70fc 	movw	r0, #4092	; 0xffc
 800176e:	4203      	tst	r3, r0
 8001770:	d042      	beq.n	80017f8 <HAL_I2C_Init+0x128>
 8001772:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001776:	430b      	orrs	r3, r1
 8001778:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800177a:	6811      	ldr	r1, [r2, #0]
 800177c:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8001780:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001784:	4303      	orrs	r3, r0
 8001786:	430b      	orrs	r3, r1
 8001788:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800178a:	6891      	ldr	r1, [r2, #8]
 800178c:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8001790:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8001794:	4303      	orrs	r3, r0
 8001796:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800179a:	430b      	orrs	r3, r1
 800179c:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800179e:	68d1      	ldr	r1, [r2, #12]
 80017a0:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80017a4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80017a8:	4303      	orrs	r3, r0
 80017aa:	430b      	orrs	r3, r1
 80017ac:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80017ae:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017b0:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80017b8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017ba:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017bc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017c0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017c2:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80017c6:	e787      	b.n	80016d8 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80017c8:	68a5      	ldr	r5, [r4, #8]
 80017ca:	b955      	cbnz	r5, 80017e2 <HAL_I2C_Init+0x112>
 80017cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80017d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80017d4:	3301      	adds	r3, #1
 80017d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017da:	b17b      	cbz	r3, 80017fc <HAL_I2C_Init+0x12c>
 80017dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017e0:	e7c9      	b.n	8001776 <HAL_I2C_Init+0xa6>
 80017e2:	2519      	movs	r5, #25
 80017e4:	436b      	muls	r3, r5
 80017e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80017ea:	3301      	adds	r3, #1
 80017ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017f0:	b123      	cbz	r3, 80017fc <HAL_I2C_Init+0x12c>
 80017f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017f6:	e7be      	b.n	8001776 <HAL_I2C_Init+0xa6>
 80017f8:	2304      	movs	r3, #4
 80017fa:	e7bc      	b.n	8001776 <HAL_I2C_Init+0xa6>
 80017fc:	2301      	movs	r3, #1
 80017fe:	e7ba      	b.n	8001776 <HAL_I2C_Init+0xa6>
 8001800:	000186a0 	.word	0x000186a0
 8001804:	001e847f 	.word	0x001e847f
 8001808:	003d08ff 	.word	0x003d08ff
 800180c:	000f4240 	.word	0x000f4240

08001810 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001810:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001814:	4605      	mov	r5, r0
 8001816:	b338      	cbz	r0, 8001868 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001818:	6803      	ldr	r3, [r0, #0]
 800181a:	07db      	lsls	r3, r3, #31
 800181c:	d410      	bmi.n	8001840 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800181e:	682b      	ldr	r3, [r5, #0]
 8001820:	079f      	lsls	r7, r3, #30
 8001822:	d45e      	bmi.n	80018e2 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001824:	682b      	ldr	r3, [r5, #0]
 8001826:	0719      	lsls	r1, r3, #28
 8001828:	f100 8095 	bmi.w	8001956 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800182c:	682b      	ldr	r3, [r5, #0]
 800182e:	075a      	lsls	r2, r3, #29
 8001830:	f100 80c1 	bmi.w	80019b6 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001834:	69e8      	ldr	r0, [r5, #28]
 8001836:	2800      	cmp	r0, #0
 8001838:	f040 812c 	bne.w	8001a94 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 800183c:	2000      	movs	r0, #0
 800183e:	e029      	b.n	8001894 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001840:	4c90      	ldr	r4, [pc, #576]	; (8001a84 <HAL_RCC_OscConfig+0x274>)
 8001842:	6863      	ldr	r3, [r4, #4]
 8001844:	f003 030c 	and.w	r3, r3, #12
 8001848:	2b04      	cmp	r3, #4
 800184a:	d007      	beq.n	800185c <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800184c:	6863      	ldr	r3, [r4, #4]
 800184e:	f003 030c 	and.w	r3, r3, #12
 8001852:	2b08      	cmp	r3, #8
 8001854:	d10a      	bne.n	800186c <HAL_RCC_OscConfig+0x5c>
 8001856:	6863      	ldr	r3, [r4, #4]
 8001858:	03de      	lsls	r6, r3, #15
 800185a:	d507      	bpl.n	800186c <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800185c:	6823      	ldr	r3, [r4, #0]
 800185e:	039c      	lsls	r4, r3, #14
 8001860:	d5dd      	bpl.n	800181e <HAL_RCC_OscConfig+0xe>
 8001862:	686b      	ldr	r3, [r5, #4]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d1da      	bne.n	800181e <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 8001868:	2001      	movs	r0, #1
 800186a:	e013      	b.n	8001894 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800186c:	686b      	ldr	r3, [r5, #4]
 800186e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001872:	d112      	bne.n	800189a <HAL_RCC_OscConfig+0x8a>
 8001874:	6823      	ldr	r3, [r4, #0]
 8001876:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800187a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800187c:	f7ff fcde 	bl	800123c <HAL_GetTick>
 8001880:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001882:	6823      	ldr	r3, [r4, #0]
 8001884:	0398      	lsls	r0, r3, #14
 8001886:	d4ca      	bmi.n	800181e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001888:	f7ff fcd8 	bl	800123c <HAL_GetTick>
 800188c:	1b80      	subs	r0, r0, r6
 800188e:	2864      	cmp	r0, #100	; 0x64
 8001890:	d9f7      	bls.n	8001882 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8001892:	2003      	movs	r0, #3
}
 8001894:	b002      	add	sp, #8
 8001896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800189a:	b99b      	cbnz	r3, 80018c4 <HAL_RCC_OscConfig+0xb4>
 800189c:	6823      	ldr	r3, [r4, #0]
 800189e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018a2:	6023      	str	r3, [r4, #0]
 80018a4:	6823      	ldr	r3, [r4, #0]
 80018a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018aa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80018ac:	f7ff fcc6 	bl	800123c <HAL_GetTick>
 80018b0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018b2:	6823      	ldr	r3, [r4, #0]
 80018b4:	0399      	lsls	r1, r3, #14
 80018b6:	d5b2      	bpl.n	800181e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b8:	f7ff fcc0 	bl	800123c <HAL_GetTick>
 80018bc:	1b80      	subs	r0, r0, r6
 80018be:	2864      	cmp	r0, #100	; 0x64
 80018c0:	d9f7      	bls.n	80018b2 <HAL_RCC_OscConfig+0xa2>
 80018c2:	e7e6      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018c8:	6823      	ldr	r3, [r4, #0]
 80018ca:	d103      	bne.n	80018d4 <HAL_RCC_OscConfig+0xc4>
 80018cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018d0:	6023      	str	r3, [r4, #0]
 80018d2:	e7cf      	b.n	8001874 <HAL_RCC_OscConfig+0x64>
 80018d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018d8:	6023      	str	r3, [r4, #0]
 80018da:	6823      	ldr	r3, [r4, #0]
 80018dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018e0:	e7cb      	b.n	800187a <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018e2:	4c68      	ldr	r4, [pc, #416]	; (8001a84 <HAL_RCC_OscConfig+0x274>)
 80018e4:	6863      	ldr	r3, [r4, #4]
 80018e6:	f013 0f0c 	tst.w	r3, #12
 80018ea:	d007      	beq.n	80018fc <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018ec:	6863      	ldr	r3, [r4, #4]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d110      	bne.n	8001918 <HAL_RCC_OscConfig+0x108>
 80018f6:	6863      	ldr	r3, [r4, #4]
 80018f8:	03da      	lsls	r2, r3, #15
 80018fa:	d40d      	bmi.n	8001918 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018fc:	6823      	ldr	r3, [r4, #0]
 80018fe:	079b      	lsls	r3, r3, #30
 8001900:	d502      	bpl.n	8001908 <HAL_RCC_OscConfig+0xf8>
 8001902:	692b      	ldr	r3, [r5, #16]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d1af      	bne.n	8001868 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001908:	6823      	ldr	r3, [r4, #0]
 800190a:	696a      	ldr	r2, [r5, #20]
 800190c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001910:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001914:	6023      	str	r3, [r4, #0]
 8001916:	e785      	b.n	8001824 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001918:	692a      	ldr	r2, [r5, #16]
 800191a:	4b5b      	ldr	r3, [pc, #364]	; (8001a88 <HAL_RCC_OscConfig+0x278>)
 800191c:	b16a      	cbz	r2, 800193a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 800191e:	2201      	movs	r2, #1
 8001920:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001922:	f7ff fc8b 	bl	800123c <HAL_GetTick>
 8001926:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001928:	6823      	ldr	r3, [r4, #0]
 800192a:	079f      	lsls	r7, r3, #30
 800192c:	d4ec      	bmi.n	8001908 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800192e:	f7ff fc85 	bl	800123c <HAL_GetTick>
 8001932:	1b80      	subs	r0, r0, r6
 8001934:	2802      	cmp	r0, #2
 8001936:	d9f7      	bls.n	8001928 <HAL_RCC_OscConfig+0x118>
 8001938:	e7ab      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 800193a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800193c:	f7ff fc7e 	bl	800123c <HAL_GetTick>
 8001940:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001942:	6823      	ldr	r3, [r4, #0]
 8001944:	0798      	lsls	r0, r3, #30
 8001946:	f57f af6d 	bpl.w	8001824 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800194a:	f7ff fc77 	bl	800123c <HAL_GetTick>
 800194e:	1b80      	subs	r0, r0, r6
 8001950:	2802      	cmp	r0, #2
 8001952:	d9f6      	bls.n	8001942 <HAL_RCC_OscConfig+0x132>
 8001954:	e79d      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001956:	69aa      	ldr	r2, [r5, #24]
 8001958:	4e4a      	ldr	r6, [pc, #296]	; (8001a84 <HAL_RCC_OscConfig+0x274>)
 800195a:	4b4b      	ldr	r3, [pc, #300]	; (8001a88 <HAL_RCC_OscConfig+0x278>)
 800195c:	b1e2      	cbz	r2, 8001998 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 800195e:	2201      	movs	r2, #1
 8001960:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8001964:	f7ff fc6a 	bl	800123c <HAL_GetTick>
 8001968:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800196a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800196c:	079b      	lsls	r3, r3, #30
 800196e:	d50d      	bpl.n	800198c <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001970:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001974:	4b45      	ldr	r3, [pc, #276]	; (8001a8c <HAL_RCC_OscConfig+0x27c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	fbb3 f3f2 	udiv	r3, r3, r2
 800197c:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800197e:	bf00      	nop
  }
  while (Delay --);
 8001980:	9b01      	ldr	r3, [sp, #4]
 8001982:	1e5a      	subs	r2, r3, #1
 8001984:	9201      	str	r2, [sp, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1f9      	bne.n	800197e <HAL_RCC_OscConfig+0x16e>
 800198a:	e74f      	b.n	800182c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800198c:	f7ff fc56 	bl	800123c <HAL_GetTick>
 8001990:	1b00      	subs	r0, r0, r4
 8001992:	2802      	cmp	r0, #2
 8001994:	d9e9      	bls.n	800196a <HAL_RCC_OscConfig+0x15a>
 8001996:	e77c      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8001998:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 800199c:	f7ff fc4e 	bl	800123c <HAL_GetTick>
 80019a0:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80019a4:	079f      	lsls	r7, r3, #30
 80019a6:	f57f af41 	bpl.w	800182c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019aa:	f7ff fc47 	bl	800123c <HAL_GetTick>
 80019ae:	1b00      	subs	r0, r0, r4
 80019b0:	2802      	cmp	r0, #2
 80019b2:	d9f6      	bls.n	80019a2 <HAL_RCC_OscConfig+0x192>
 80019b4:	e76d      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019b6:	4c33      	ldr	r4, [pc, #204]	; (8001a84 <HAL_RCC_OscConfig+0x274>)
 80019b8:	69e3      	ldr	r3, [r4, #28]
 80019ba:	00d8      	lsls	r0, r3, #3
 80019bc:	d424      	bmi.n	8001a08 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 80019be:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80019c0:	69e3      	ldr	r3, [r4, #28]
 80019c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c6:	61e3      	str	r3, [r4, #28]
 80019c8:	69e3      	ldr	r3, [r4, #28]
 80019ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d2:	4e2f      	ldr	r6, [pc, #188]	; (8001a90 <HAL_RCC_OscConfig+0x280>)
 80019d4:	6833      	ldr	r3, [r6, #0]
 80019d6:	05d9      	lsls	r1, r3, #23
 80019d8:	d518      	bpl.n	8001a0c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019da:	68eb      	ldr	r3, [r5, #12]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d126      	bne.n	8001a2e <HAL_RCC_OscConfig+0x21e>
 80019e0:	6a23      	ldr	r3, [r4, #32]
 80019e2:	f043 0301 	orr.w	r3, r3, #1
 80019e6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80019e8:	f7ff fc28 	bl	800123c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ec:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80019f0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019f2:	6a23      	ldr	r3, [r4, #32]
 80019f4:	079b      	lsls	r3, r3, #30
 80019f6:	d53f      	bpl.n	8001a78 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 80019f8:	2f00      	cmp	r7, #0
 80019fa:	f43f af1b 	beq.w	8001834 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80019fe:	69e3      	ldr	r3, [r4, #28]
 8001a00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a04:	61e3      	str	r3, [r4, #28]
 8001a06:	e715      	b.n	8001834 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8001a08:	2700      	movs	r7, #0
 8001a0a:	e7e2      	b.n	80019d2 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a0c:	6833      	ldr	r3, [r6, #0]
 8001a0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a12:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001a14:	f7ff fc12 	bl	800123c <HAL_GetTick>
 8001a18:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1a:	6833      	ldr	r3, [r6, #0]
 8001a1c:	05da      	lsls	r2, r3, #23
 8001a1e:	d4dc      	bmi.n	80019da <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a20:	f7ff fc0c 	bl	800123c <HAL_GetTick>
 8001a24:	eba0 0008 	sub.w	r0, r0, r8
 8001a28:	2864      	cmp	r0, #100	; 0x64
 8001a2a:	d9f6      	bls.n	8001a1a <HAL_RCC_OscConfig+0x20a>
 8001a2c:	e731      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a2e:	b9ab      	cbnz	r3, 8001a5c <HAL_RCC_OscConfig+0x24c>
 8001a30:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a32:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a36:	f023 0301 	bic.w	r3, r3, #1
 8001a3a:	6223      	str	r3, [r4, #32]
 8001a3c:	6a23      	ldr	r3, [r4, #32]
 8001a3e:	f023 0304 	bic.w	r3, r3, #4
 8001a42:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001a44:	f7ff fbfa 	bl	800123c <HAL_GetTick>
 8001a48:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a4a:	6a23      	ldr	r3, [r4, #32]
 8001a4c:	0798      	lsls	r0, r3, #30
 8001a4e:	d5d3      	bpl.n	80019f8 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a50:	f7ff fbf4 	bl	800123c <HAL_GetTick>
 8001a54:	1b80      	subs	r0, r0, r6
 8001a56:	4540      	cmp	r0, r8
 8001a58:	d9f7      	bls.n	8001a4a <HAL_RCC_OscConfig+0x23a>
 8001a5a:	e71a      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a5c:	2b05      	cmp	r3, #5
 8001a5e:	6a23      	ldr	r3, [r4, #32]
 8001a60:	d103      	bne.n	8001a6a <HAL_RCC_OscConfig+0x25a>
 8001a62:	f043 0304 	orr.w	r3, r3, #4
 8001a66:	6223      	str	r3, [r4, #32]
 8001a68:	e7ba      	b.n	80019e0 <HAL_RCC_OscConfig+0x1d0>
 8001a6a:	f023 0301 	bic.w	r3, r3, #1
 8001a6e:	6223      	str	r3, [r4, #32]
 8001a70:	6a23      	ldr	r3, [r4, #32]
 8001a72:	f023 0304 	bic.w	r3, r3, #4
 8001a76:	e7b6      	b.n	80019e6 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a78:	f7ff fbe0 	bl	800123c <HAL_GetTick>
 8001a7c:	1b80      	subs	r0, r0, r6
 8001a7e:	4540      	cmp	r0, r8
 8001a80:	d9b7      	bls.n	80019f2 <HAL_RCC_OscConfig+0x1e2>
 8001a82:	e706      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
 8001a84:	40021000 	.word	0x40021000
 8001a88:	42420000 	.word	0x42420000
 8001a8c:	20000008 	.word	0x20000008
 8001a90:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a94:	4c2a      	ldr	r4, [pc, #168]	; (8001b40 <HAL_RCC_OscConfig+0x330>)
 8001a96:	6863      	ldr	r3, [r4, #4]
 8001a98:	f003 030c 	and.w	r3, r3, #12
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d03e      	beq.n	8001b1e <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	4b28      	ldr	r3, [pc, #160]	; (8001b44 <HAL_RCC_OscConfig+0x334>)
 8001aa4:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001aa6:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aa8:	d12c      	bne.n	8001b04 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001aaa:	f7ff fbc7 	bl	800123c <HAL_GetTick>
 8001aae:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab0:	6823      	ldr	r3, [r4, #0]
 8001ab2:	0199      	lsls	r1, r3, #6
 8001ab4:	d420      	bmi.n	8001af8 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ab6:	6a2b      	ldr	r3, [r5, #32]
 8001ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001abc:	d105      	bne.n	8001aca <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001abe:	6862      	ldr	r2, [r4, #4]
 8001ac0:	68a9      	ldr	r1, [r5, #8]
 8001ac2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aca:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001acc:	6862      	ldr	r2, [r4, #4]
 8001ace:	430b      	orrs	r3, r1
 8001ad0:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001ad4:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8001ad6:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ad8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001ada:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_RCC_OscConfig+0x334>)
 8001adc:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001ade:	f7ff fbad 	bl	800123c <HAL_GetTick>
 8001ae2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ae4:	6823      	ldr	r3, [r4, #0]
 8001ae6:	019a      	lsls	r2, r3, #6
 8001ae8:	f53f aea8 	bmi.w	800183c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aec:	f7ff fba6 	bl	800123c <HAL_GetTick>
 8001af0:	1b40      	subs	r0, r0, r5
 8001af2:	2802      	cmp	r0, #2
 8001af4:	d9f6      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x2d4>
 8001af6:	e6cc      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af8:	f7ff fba0 	bl	800123c <HAL_GetTick>
 8001afc:	1b80      	subs	r0, r0, r6
 8001afe:	2802      	cmp	r0, #2
 8001b00:	d9d6      	bls.n	8001ab0 <HAL_RCC_OscConfig+0x2a0>
 8001b02:	e6c6      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001b04:	f7ff fb9a 	bl	800123c <HAL_GetTick>
 8001b08:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b0a:	6823      	ldr	r3, [r4, #0]
 8001b0c:	019b      	lsls	r3, r3, #6
 8001b0e:	f57f ae95 	bpl.w	800183c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b12:	f7ff fb93 	bl	800123c <HAL_GetTick>
 8001b16:	1b40      	subs	r0, r0, r5
 8001b18:	2802      	cmp	r0, #2
 8001b1a:	d9f6      	bls.n	8001b0a <HAL_RCC_OscConfig+0x2fa>
 8001b1c:	e6b9      	b.n	8001892 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b1e:	2801      	cmp	r0, #1
 8001b20:	f43f aeb8 	beq.w	8001894 <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 8001b24:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b26:	6a2a      	ldr	r2, [r5, #32]
 8001b28:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001b2c:	4291      	cmp	r1, r2
 8001b2e:	f47f ae9b 	bne.w	8001868 <HAL_RCC_OscConfig+0x58>
 8001b32:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b34:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	f43f ae7f 	beq.w	800183c <HAL_RCC_OscConfig+0x2c>
 8001b3e:	e693      	b.n	8001868 <HAL_RCC_OscConfig+0x58>
 8001b40:	40021000 	.word	0x40021000
 8001b44:	42420000 	.word	0x42420000

08001b48 <HAL_RCC_GetSysClockFreq>:
{
 8001b48:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b4a:	4b18      	ldr	r3, [pc, #96]	; (8001bac <HAL_RCC_GetSysClockFreq+0x64>)
{
 8001b4c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b4e:	ac02      	add	r4, sp, #8
 8001b50:	f103 0510 	add.w	r5, r3, #16
 8001b54:	4622      	mov	r2, r4
 8001b56:	6818      	ldr	r0, [r3, #0]
 8001b58:	6859      	ldr	r1, [r3, #4]
 8001b5a:	3308      	adds	r3, #8
 8001b5c:	c203      	stmia	r2!, {r0, r1}
 8001b5e:	42ab      	cmp	r3, r5
 8001b60:	4614      	mov	r4, r2
 8001b62:	d1f7      	bne.n	8001b54 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b64:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 8001b68:	4911      	ldr	r1, [pc, #68]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b6a:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001b6e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001b70:	f003 020c 	and.w	r2, r3, #12
 8001b74:	2a08      	cmp	r2, #8
 8001b76:	d117      	bne.n	8001ba8 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b78:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001b7c:	3218      	adds	r2, #24
 8001b7e:	446a      	add	r2, sp
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b80:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b82:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b86:	d50c      	bpl.n	8001ba2 <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b88:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b8c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b90:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b92:	3318      	adds	r3, #24
 8001b94:	446b      	add	r3, sp
 8001b96:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b9a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001b9e:	b007      	add	sp, #28
 8001ba0:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ba2:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x70>)
 8001ba4:	4358      	muls	r0, r3
 8001ba6:	e7fa      	b.n	8001b9e <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8001ba8:	4802      	ldr	r0, [pc, #8]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8001baa:	e7f8      	b.n	8001b9e <HAL_RCC_GetSysClockFreq+0x56>
 8001bac:	08009ae0 	.word	0x08009ae0
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	007a1200 	.word	0x007a1200
 8001bb8:	003d0900 	.word	0x003d0900

08001bbc <HAL_RCC_ClockConfig>:
{
 8001bbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bc0:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001bc2:	4604      	mov	r4, r0
 8001bc4:	b910      	cbnz	r0, 8001bcc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001bc6:	2001      	movs	r0, #1
}
 8001bc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bcc:	4a44      	ldr	r2, [pc, #272]	; (8001ce0 <HAL_RCC_ClockConfig+0x124>)
 8001bce:	6813      	ldr	r3, [r2, #0]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	428b      	cmp	r3, r1
 8001bd6:	d328      	bcc.n	8001c2a <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd8:	6821      	ldr	r1, [r4, #0]
 8001bda:	078e      	lsls	r6, r1, #30
 8001bdc:	d430      	bmi.n	8001c40 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bde:	07ca      	lsls	r2, r1, #31
 8001be0:	d443      	bmi.n	8001c6a <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001be2:	4a3f      	ldr	r2, [pc, #252]	; (8001ce0 <HAL_RCC_ClockConfig+0x124>)
 8001be4:	6813      	ldr	r3, [r2, #0]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	42ab      	cmp	r3, r5
 8001bec:	d865      	bhi.n	8001cba <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bee:	6822      	ldr	r2, [r4, #0]
 8001bf0:	4d3c      	ldr	r5, [pc, #240]	; (8001ce4 <HAL_RCC_ClockConfig+0x128>)
 8001bf2:	f012 0f04 	tst.w	r2, #4
 8001bf6:	d16c      	bne.n	8001cd2 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bf8:	0713      	lsls	r3, r2, #28
 8001bfa:	d506      	bpl.n	8001c0a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001bfc:	686b      	ldr	r3, [r5, #4]
 8001bfe:	6922      	ldr	r2, [r4, #16]
 8001c00:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001c04:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001c08:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c0a:	f7ff ff9d 	bl	8001b48 <HAL_RCC_GetSysClockFreq>
 8001c0e:	686b      	ldr	r3, [r5, #4]
 8001c10:	4a35      	ldr	r2, [pc, #212]	; (8001ce8 <HAL_RCC_ClockConfig+0x12c>)
 8001c12:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001c16:	5cd3      	ldrb	r3, [r2, r3]
 8001c18:	40d8      	lsrs	r0, r3
 8001c1a:	4b34      	ldr	r3, [pc, #208]	; (8001cec <HAL_RCC_ClockConfig+0x130>)
 8001c1c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001c1e:	4b34      	ldr	r3, [pc, #208]	; (8001cf0 <HAL_RCC_ClockConfig+0x134>)
 8001c20:	6818      	ldr	r0, [r3, #0]
 8001c22:	f7ff fac9 	bl	80011b8 <HAL_InitTick>
  return HAL_OK;
 8001c26:	2000      	movs	r0, #0
 8001c28:	e7ce      	b.n	8001bc8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c2a:	6813      	ldr	r3, [r2, #0]
 8001c2c:	f023 0307 	bic.w	r3, r3, #7
 8001c30:	430b      	orrs	r3, r1
 8001c32:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c34:	6813      	ldr	r3, [r2, #0]
 8001c36:	f003 0307 	and.w	r3, r3, #7
 8001c3a:	428b      	cmp	r3, r1
 8001c3c:	d1c3      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0xa>
 8001c3e:	e7cb      	b.n	8001bd8 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c40:	4b28      	ldr	r3, [pc, #160]	; (8001ce4 <HAL_RCC_ClockConfig+0x128>)
 8001c42:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c46:	bf1e      	ittt	ne
 8001c48:	685a      	ldrne	r2, [r3, #4]
 8001c4a:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001c4e:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c50:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c52:	bf42      	ittt	mi
 8001c54:	685a      	ldrmi	r2, [r3, #4]
 8001c56:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001c5a:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c5c:	685a      	ldr	r2, [r3, #4]
 8001c5e:	68a0      	ldr	r0, [r4, #8]
 8001c60:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001c64:	4302      	orrs	r2, r0
 8001c66:	605a      	str	r2, [r3, #4]
 8001c68:	e7b9      	b.n	8001bde <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c6a:	6862      	ldr	r2, [r4, #4]
 8001c6c:	4e1d      	ldr	r6, [pc, #116]	; (8001ce4 <HAL_RCC_ClockConfig+0x128>)
 8001c6e:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c70:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c72:	d11a      	bne.n	8001caa <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c74:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c78:	d0a5      	beq.n	8001bc6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c7a:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c7c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c80:	f023 0303 	bic.w	r3, r3, #3
 8001c84:	4313      	orrs	r3, r2
 8001c86:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001c88:	f7ff fad8 	bl	800123c <HAL_GetTick>
 8001c8c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c8e:	6873      	ldr	r3, [r6, #4]
 8001c90:	6862      	ldr	r2, [r4, #4]
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001c9a:	d0a2      	beq.n	8001be2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9c:	f7ff face 	bl	800123c <HAL_GetTick>
 8001ca0:	1bc0      	subs	r0, r0, r7
 8001ca2:	4540      	cmp	r0, r8
 8001ca4:	d9f3      	bls.n	8001c8e <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8001ca6:	2003      	movs	r0, #3
 8001ca8:	e78e      	b.n	8001bc8 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001caa:	2a02      	cmp	r2, #2
 8001cac:	d102      	bne.n	8001cb4 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cae:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001cb2:	e7e1      	b.n	8001c78 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	f013 0f02 	tst.w	r3, #2
 8001cb8:	e7de      	b.n	8001c78 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cba:	6813      	ldr	r3, [r2, #0]
 8001cbc:	f023 0307 	bic.w	r3, r3, #7
 8001cc0:	432b      	orrs	r3, r5
 8001cc2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cc4:	6813      	ldr	r3, [r2, #0]
 8001cc6:	f003 0307 	and.w	r3, r3, #7
 8001cca:	42ab      	cmp	r3, r5
 8001ccc:	f47f af7b 	bne.w	8001bc6 <HAL_RCC_ClockConfig+0xa>
 8001cd0:	e78d      	b.n	8001bee <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cd2:	686b      	ldr	r3, [r5, #4]
 8001cd4:	68e1      	ldr	r1, [r4, #12]
 8001cd6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001cda:	430b      	orrs	r3, r1
 8001cdc:	606b      	str	r3, [r5, #4]
 8001cde:	e78b      	b.n	8001bf8 <HAL_RCC_ClockConfig+0x3c>
 8001ce0:	40022000 	.word	0x40022000
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	08009af1 	.word	0x08009af1
 8001cec:	20000008 	.word	0x20000008
 8001cf0:	20000004 	.word	0x20000004

08001cf4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cf4:	4b04      	ldr	r3, [pc, #16]	; (8001d08 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001cf6:	4a05      	ldr	r2, [pc, #20]	; (8001d0c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001cfe:	5cd3      	ldrb	r3, [r2, r3]
 8001d00:	4a03      	ldr	r2, [pc, #12]	; (8001d10 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001d02:	6810      	ldr	r0, [r2, #0]
}
 8001d04:	40d8      	lsrs	r0, r3
 8001d06:	4770      	bx	lr
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	08009b01 	.word	0x08009b01
 8001d10:	20000008 	.word	0x20000008

08001d14 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8001d18:	680d      	ldr	r5, [r1, #0]
{
 8001d1a:	4604      	mov	r4, r0
  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8001d1c:	f3c5 250f 	ubfx	r5, r5, #8, #16
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d20:	fa95 f2a5 	rbit	r2, r5
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001d24:	f04f 090f 	mov.w	r9, #15
  pinpos = POSITION_VAL(pinmask);
 8001d28:	fab2 f282 	clz	r2, r2
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8001d2c:	f04f 0803 	mov.w	r8, #3
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001d30:	f04f 0e04 	mov.w	lr, #4
      {
        currentpin = (0x00000101uL << pinpos);
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001d34:	f04f 1701 	mov.w	r7, #65537	; 0x10001
        currentpin = (0x00000101uL << pinpos);
 8001d38:	f240 1c01 	movw	ip, #257	; 0x101
  while ((pinmask  >> pinpos) != 0u)
 8001d3c:	fa35 f002 	lsrs.w	r0, r5, r2
 8001d40:	d101      	bne.n	8001d46 <LL_GPIO_Init+0x32>
      }
    }
    pinpos++;
  }
  return (SUCCESS);
}
 8001d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pinmask & (1u << pinpos)) != 0u)
 8001d46:	2301      	movs	r3, #1
 8001d48:	4093      	lsls	r3, r2
 8001d4a:	422b      	tst	r3, r5
 8001d4c:	d061      	beq.n	8001e12 <LL_GPIO_Init+0xfe>
      if (pinpos < GPIO_PIN_MASK_POS)
 8001d4e:	2a07      	cmp	r2, #7
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001d50:	bf85      	ittet	hi
 8001d52:	f1a2 0308 	subhi.w	r3, r2, #8
 8001d56:	fa07 f303 	lslhi.w	r3, r7, r3
        currentpin = (0x00000101uL << pinpos);
 8001d5a:	fa0c f302 	lslls.w	r3, ip, r2
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001d5e:	f043 6380 	orrhi.w	r3, r3, #67108864	; 0x4000000
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8001d62:	0e1e      	lsrs	r6, r3, #24
 8001d64:	fa93 faa3 	rbit	sl, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001d68:	faba fa8a 	clz	sl, sl
 8001d6c:	fa93 fba3 	rbit	fp, r3
 8001d70:	fabb fb8b 	clz	fp, fp
 8001d74:	59a0      	ldr	r0, [r4, r6]
 8001d76:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001d7a:	fa09 fa0a 	lsl.w	sl, r9, sl
 8001d7e:	ea20 0a0a 	bic.w	sl, r0, sl
 8001d82:	6848      	ldr	r0, [r1, #4]
 8001d84:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001d88:	fa00 f00b 	lsl.w	r0, r0, fp
 8001d8c:	ea4a 0000 	orr.w	r0, sl, r0
 8001d90:	51a0      	str	r0, [r4, r6]
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8001d92:	68e0      	ldr	r0, [r4, #12]
 8001d94:	ea4f 2a13 	mov.w	sl, r3, lsr #8
 8001d98:	fa9a fbaa 	rbit	fp, sl
 8001d9c:	fabb fb8b 	clz	fp, fp
 8001da0:	ea20 0a0a 	bic.w	sl, r0, sl
 8001da4:	6908      	ldr	r0, [r1, #16]
 8001da6:	fa00 f00b 	lsl.w	r0, r0, fp
 8001daa:	ea4a 0000 	orr.w	r0, sl, r0
 8001dae:	60e0      	str	r0, [r4, #12]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001db0:	6848      	ldr	r0, [r1, #4]
 8001db2:	f020 0008 	bic.w	r0, r0, #8
 8001db6:	2801      	cmp	r0, #1
 8001db8:	d12b      	bne.n	8001e12 <LL_GPIO_Init+0xfe>
 8001dba:	fa93 faa3 	rbit	sl, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8001dbe:	faba fa8a 	clz	sl, sl
 8001dc2:	fa93 fba3 	rbit	fp, r3
 8001dc6:	fabb fb8b 	clz	fp, fp
 8001dca:	59a0      	ldr	r0, [r4, r6]
 8001dcc:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001dd0:	fa08 fa0a 	lsl.w	sl, r8, sl
 8001dd4:	ea20 0a0a 	bic.w	sl, r0, sl
 8001dd8:	6888      	ldr	r0, [r1, #8]
 8001dda:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001dde:	fa00 f00b 	lsl.w	r0, r0, fp
 8001de2:	ea4a 0000 	orr.w	r0, sl, r0
 8001de6:	51a0      	str	r0, [r4, r6]
 8001de8:	fa93 faa3 	rbit	sl, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001dec:	faba fa8a 	clz	sl, sl
 8001df0:	fa93 f3a3 	rbit	r3, r3
 8001df4:	fab3 f383 	clz	r3, r3
 8001df8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001dfc:	fa0e fa0a 	lsl.w	sl, lr, sl
 8001e00:	ea20 0a0a 	bic.w	sl, r0, sl
 8001e04:	0098      	lsls	r0, r3, #2
 8001e06:	68cb      	ldr	r3, [r1, #12]
 8001e08:	fa03 f000 	lsl.w	r0, r3, r0
 8001e0c:	ea4a 0000 	orr.w	r0, sl, r0
 8001e10:	51a0      	str	r0, [r4, r6]
    pinpos++;
 8001e12:	3201      	adds	r2, #1
 8001e14:	e792      	b.n	8001d3c <LL_GPIO_Init+0x28>
	...

08001e18 <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001e18:	4b03      	ldr	r3, [pc, #12]	; (8001e28 <RCC_GetHCLKClockFreq+0x10>)
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001e1a:	4a04      	ldr	r2, [pc, #16]	; (8001e2c <RCC_GetHCLKClockFreq+0x14>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e22:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e24:	40d8      	lsrs	r0, r3
 8001e26:	4770      	bx	lr
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	08009af1 	.word	0x08009af1

08001e30 <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001e30:	4b03      	ldr	r3, [pc, #12]	; (8001e40 <RCC_GetPCLK1ClockFreq+0x10>)
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001e32:	4a04      	ldr	r2, [pc, #16]	; (8001e44 <RCC_GetPCLK1ClockFreq+0x14>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001e3a:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e3c:	40d8      	lsrs	r0, r3
 8001e3e:	4770      	bx	lr
 8001e40:	40021000 	.word	0x40021000
 8001e44:	08009b01 	.word	0x08009b01

08001e48 <RCC_GetPCLK2ClockFreq>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001e48:	4b03      	ldr	r3, [pc, #12]	; (8001e58 <RCC_GetPCLK2ClockFreq+0x10>)
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001e4a:	4a04      	ldr	r2, [pc, #16]	; (8001e5c <RCC_GetPCLK2ClockFreq+0x14>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001e52:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e54:	40d8      	lsrs	r0, r3
 8001e56:	4770      	bx	lr
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	08009b01 	.word	0x08009b01

08001e60 <RCC_PLL_GetFreqDomain_SYS>:
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001e60:	4a09      	ldr	r2, [pc, #36]	; (8001e88 <RCC_PLL_GetFreqDomain_SYS+0x28>)
 8001e62:	6853      	ldr	r3, [r2, #4]
  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8001e64:	03db      	lsls	r3, r3, #15
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8001e66:	bf41      	itttt	mi
 8001e68:	6850      	ldrmi	r0, [r2, #4]
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
      break;

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8001e6a:	4b08      	ldrmi	r3, [pc, #32]	; (8001e8c <RCC_PLL_GetFreqDomain_SYS+0x2c>)
 8001e6c:	f3c0 4040 	ubfxmi	r0, r0, #17, #1
 8001e70:	3001      	addmi	r0, #1
 8001e72:	bf48      	it	mi
 8001e74:	fbb3 f0f0 	udivmi	r0, r3, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8001e78:	6853      	ldr	r3, [r2, #4]
      pllinputfreq = HSI_VALUE / 2U;
 8001e7a:	bf58      	it	pl
 8001e7c:	4804      	ldrpl	r0, [pc, #16]	; (8001e90 <RCC_PLL_GetFreqDomain_SYS+0x30>)

    default:
      pllinputfreq = HSI_VALUE / 2U;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8001e7e:	f3c3 4383 	ubfx	r3, r3, #18, #4
 8001e82:	3302      	adds	r3, #2
}
 8001e84:	4358      	muls	r0, r3
 8001e86:	4770      	bx	lr
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	007a1200 	.word	0x007a1200
 8001e90:	003d0900 	.word	0x003d0900

08001e94 <RCC_GetSystemClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e94:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <RCC_GetSystemClockFreq+0x14>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 030c 	and.w	r3, r3, #12
  switch (LL_RCC_GetSysClkSource())
 8001e9c:	2b08      	cmp	r3, #8
 8001e9e:	d101      	bne.n	8001ea4 <RCC_GetSystemClockFreq+0x10>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001ea0:	f7ff bfde 	b.w	8001e60 <RCC_PLL_GetFreqDomain_SYS>
}
 8001ea4:	4801      	ldr	r0, [pc, #4]	; (8001eac <RCC_GetSystemClockFreq+0x18>)
 8001ea6:	4770      	bx	lr
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	007a1200 	.word	0x007a1200

08001eb0 <LL_RCC_GetSystemClocksFreq>:
{
 8001eb0:	b508      	push	{r3, lr}
 8001eb2:	4601      	mov	r1, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001eb4:	f7ff ffee 	bl	8001e94 <RCC_GetSystemClockFreq>
 8001eb8:	6008      	str	r0, [r1, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001eba:	f7ff ffad 	bl	8001e18 <RCC_GetHCLKClockFreq>
 8001ebe:	6048      	str	r0, [r1, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001ec0:	f7ff ffb6 	bl	8001e30 <RCC_GetPCLK1ClockFreq>
 8001ec4:	6088      	str	r0, [r1, #8]
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001ec6:	6848      	ldr	r0, [r1, #4]
 8001ec8:	f7ff ffbe 	bl	8001e48 <RCC_GetPCLK2ClockFreq>
 8001ecc:	60c8      	str	r0, [r1, #12]
}
 8001ece:	bd08      	pop	{r3, pc}

08001ed0 <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ed0:	4a1a      	ldr	r2, [pc, #104]	; (8001f3c <LL_TIM_Init+0x6c>)
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001ed2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ed4:	4290      	cmp	r0, r2
 8001ed6:	d00a      	beq.n	8001eee <LL_TIM_Init+0x1e>
 8001ed8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001edc:	d007      	beq.n	8001eee <LL_TIM_Init+0x1e>
 8001ede:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001ee2:	4290      	cmp	r0, r2
 8001ee4:	d003      	beq.n	8001eee <LL_TIM_Init+0x1e>
 8001ee6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eea:	4290      	cmp	r0, r2
 8001eec:	d115      	bne.n	8001f1a <LL_TIM_Init+0x4a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001eee:	684a      	ldr	r2, [r1, #4]
 8001ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ef4:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ef6:	4a11      	ldr	r2, [pc, #68]	; (8001f3c <LL_TIM_Init+0x6c>)
 8001ef8:	4290      	cmp	r0, r2
 8001efa:	d00a      	beq.n	8001f12 <LL_TIM_Init+0x42>
 8001efc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001f00:	d007      	beq.n	8001f12 <LL_TIM_Init+0x42>
 8001f02:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001f06:	4290      	cmp	r0, r2
 8001f08:	d003      	beq.n	8001f12 <LL_TIM_Init+0x42>
 8001f0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f0e:	4290      	cmp	r0, r2
 8001f10:	d103      	bne.n	8001f1a <LL_TIM_Init+0x4a>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001f12:	68ca      	ldr	r2, [r1, #12]
 8001f14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f18:	4313      	orrs	r3, r2
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001f1a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001f1c:	688b      	ldr	r3, [r1, #8]
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
  WRITE_REG(TIMx->ARR, AutoReload);
 8001f1e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001f20:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001f22:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f24:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <LL_TIM_Init+0x6c>)
 8001f26:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001f28:	bf04      	itt	eq
 8001f2a:	7c0b      	ldrbeq	r3, [r1, #16]
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001f2c:	6303      	streq	r3, [r0, #48]	; 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001f2e:	6943      	ldr	r3, [r0, #20]
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8001f36:	2000      	movs	r0, #0
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	40012c00 	.word	0x40012c00

08001f40 <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 8001f40:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
{
 8001f44:	b530      	push	{r4, r5, lr}
  switch (Channel)
 8001f46:	f000 8090 	beq.w	800206a <LL_TIM_OC_Init+0x12a>
 8001f4a:	d805      	bhi.n	8001f58 <LL_TIM_OC_Init+0x18>
 8001f4c:	2901      	cmp	r1, #1
 8001f4e:	d02a      	beq.n	8001fa6 <LL_TIM_OC_Init+0x66>
 8001f50:	2910      	cmp	r1, #16
 8001f52:	d058      	beq.n	8002006 <LL_TIM_OC_Init+0xc6>
 8001f54:	2001      	movs	r0, #1
    default:
      break;
  }

  return result;
}
 8001f56:	bd30      	pop	{r4, r5, pc}
  switch (Channel)
 8001f58:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001f5c:	d1fa      	bne.n	8001f54 <LL_TIM_OC_Init+0x14>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001f5e:	6a03      	ldr	r3, [r0, #32]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001f60:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001f62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f66:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001f68:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001f6a:	6844      	ldr	r4, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001f6c:	69c1      	ldr	r1, [r0, #28]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001f6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001f72:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8001f76:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001f7a:	6915      	ldr	r5, [r2, #16]
 8001f7c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001f80:	6855      	ldr	r5, [r2, #4]
 8001f82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f86:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f8a:	4d50      	ldr	r5, [pc, #320]	; (80020cc <LL_TIM_OC_Init+0x18c>)
 8001f8c:	42a8      	cmp	r0, r5
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001f8e:	bf04      	itt	eq
 8001f90:	6995      	ldreq	r5, [r2, #24]
 8001f92:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001f96:	68d2      	ldr	r2, [r2, #12]
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001f98:	bf08      	it	eq
 8001f9a:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001f9e:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001fa0:	61c1      	str	r1, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001fa2:	6402      	str	r2, [r0, #64]	; 0x40
 8001fa4:	e02c      	b.n	8002000 <LL_TIM_OC_Init+0xc0>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001fa6:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001fa8:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001faa:	f023 0301 	bic.w	r3, r3, #1
 8001fae:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001fb0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001fb2:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001fb4:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001fb6:	f023 0302 	bic.w	r3, r3, #2
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001fba:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8001fbe:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001fc0:	6915      	ldr	r5, [r2, #16]
 8001fc2:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001fc4:	6855      	ldr	r5, [r2, #4]
 8001fc6:	f023 0301 	bic.w	r3, r3, #1
 8001fca:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001fcc:	4d3f      	ldr	r5, [pc, #252]	; (80020cc <LL_TIM_OC_Init+0x18c>)
 8001fce:	42a8      	cmp	r0, r5
 8001fd0:	d112      	bne.n	8001ff8 <LL_TIM_OC_Init+0xb8>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8001fd2:	6955      	ldr	r5, [r2, #20]
 8001fd4:	f023 0308 	bic.w	r3, r3, #8
 8001fd8:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8001fdc:	6895      	ldr	r5, [r2, #8]
 8001fde:	f023 0304 	bic.w	r3, r3, #4
 8001fe2:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8001fe6:	6995      	ldr	r5, [r2, #24]
 8001fe8:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001fec:	4329      	orrs	r1, r5
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001fee:	69d5      	ldr	r5, [r2, #28]
 8001ff0:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8001ff4:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001ff8:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001ffa:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001ffc:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001ffe:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002000:	6203      	str	r3, [r0, #32]
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8002002:	2000      	movs	r0, #0
      break;
 8002004:	e7a7      	b.n	8001f56 <LL_TIM_OC_Init+0x16>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002006:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002008:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800200a:	f023 0310 	bic.w	r3, r3, #16
 800200e:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002010:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002012:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002014:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8002016:	f023 0320 	bic.w	r3, r3, #32
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800201a:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 800201e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8002022:	6915      	ldr	r5, [r2, #16]
 8002024:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8002028:	6855      	ldr	r5, [r2, #4]
 800202a:	f023 0310 	bic.w	r3, r3, #16
 800202e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002032:	4d26      	ldr	r5, [pc, #152]	; (80020cc <LL_TIM_OC_Init+0x18c>)
 8002034:	42a8      	cmp	r0, r5
 8002036:	d113      	bne.n	8002060 <LL_TIM_OC_Init+0x120>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8002038:	6955      	ldr	r5, [r2, #20]
 800203a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800203e:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8002042:	6895      	ldr	r5, [r2, #8]
 8002044:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002048:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800204c:	6995      	ldr	r5, [r2, #24]
 800204e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002052:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8002056:	69d5      	ldr	r5, [r2, #28]
 8002058:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800205c:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002060:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002062:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002064:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002066:	6382      	str	r2, [r0, #56]	; 0x38
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002068:	e7ca      	b.n	8002000 <LL_TIM_OC_Init+0xc0>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800206a:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800206c:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800206e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002072:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002074:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002076:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002078:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800207a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800207e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8002082:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8002084:	6915      	ldr	r5, [r2, #16]
 8002086:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800208a:	6855      	ldr	r5, [r2, #4]
 800208c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002090:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002094:	4d0d      	ldr	r5, [pc, #52]	; (80020cc <LL_TIM_OC_Init+0x18c>)
 8002096:	42a8      	cmp	r0, r5
 8002098:	d113      	bne.n	80020c2 <LL_TIM_OC_Init+0x182>
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800209a:	6955      	ldr	r5, [r2, #20]
 800209c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80020a0:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80020a4:	6895      	ldr	r5, [r2, #8]
 80020a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80020aa:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80020ae:	6995      	ldr	r5, [r2, #24]
 80020b0:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80020b4:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80020b8:	69d5      	ldr	r5, [r2, #28]
 80020ba:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 80020be:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80020c2:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80020c4:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80020c6:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80020c8:	63c2      	str	r2, [r0, #60]	; 0x3c
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80020ca:	e799      	b.n	8002000 <LL_TIM_OC_Init+0xc0>
 80020cc:	40012c00 	.word	0x40012c00

080020d0 <LL_TIM_BDTR_Init>:
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80020d0:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 80020d2:	7b0b      	ldrb	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80020d4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80020d6:	684a      	ldr	r2, [r1, #4]
 80020d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80020dc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80020de:	680a      	ldr	r2, [r1, #0]
 80020e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80020e4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 80020e6:	89ca      	ldrh	r2, [r1, #14]
 80020e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020ec:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 80020ee:	690a      	ldr	r2, [r1, #16]
 80020f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 80020f6:	694a      	ldr	r2, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 80020f8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80020fc:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 80020fe:	6443      	str	r3, [r0, #68]	; 0x44
}
 8002100:	2000      	movs	r0, #0
 8002102:	4770      	bx	lr

08002104 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002104:	b530      	push	{r4, r5, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002106:	68c3      	ldr	r3, [r0, #12]
 8002108:	4604      	mov	r4, r0
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800210a:	049b      	lsls	r3, r3, #18
{
 800210c:	460d      	mov	r5, r1
 800210e:	b085      	sub	sp, #20
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002110:	d502      	bpl.n	8002118 <LL_USART_Init+0x14>
  ErrorStatus status = ERROR;
 8002112:	2001      	movs	r0, #1
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8002114:	b005      	add	sp, #20
 8002116:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(USARTx->CR1,
 8002118:	684b      	ldr	r3, [r1, #4]
 800211a:	68c9      	ldr	r1, [r1, #12]
 800211c:	68c2      	ldr	r2, [r0, #12]
 800211e:	430b      	orrs	r3, r1
 8002120:	6929      	ldr	r1, [r5, #16]
 8002122:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002126:	430b      	orrs	r3, r1
 8002128:	f022 020c 	bic.w	r2, r2, #12
 800212c:	4313      	orrs	r3, r2
 800212e:	60c3      	str	r3, [r0, #12]
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002130:	6903      	ldr	r3, [r0, #16]
 8002132:	68aa      	ldr	r2, [r5, #8]
 8002134:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002138:	4313      	orrs	r3, r2
 800213a:	6103      	str	r3, [r0, #16]
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800213c:	6943      	ldr	r3, [r0, #20]
 800213e:	696a      	ldr	r2, [r5, #20]
 8002140:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002144:	4313      	orrs	r3, r2
 8002146:	6143      	str	r3, [r0, #20]
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002148:	4668      	mov	r0, sp
 800214a:	f7ff feb1 	bl	8001eb0 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800214e:	4b13      	ldr	r3, [pc, #76]	; (800219c <LL_USART_Init+0x98>)
 8002150:	429c      	cmp	r4, r3
 8002152:	d119      	bne.n	8002188 <LL_USART_Init+0x84>
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002154:	9b03      	ldr	r3, [sp, #12]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002156:	2b00      	cmp	r3, #0
 8002158:	d0db      	beq.n	8002112 <LL_USART_Init+0xe>
        && (USART_InitStruct->BaudRate != 0U))
 800215a:	682a      	ldr	r2, [r5, #0]
 800215c:	2a00      	cmp	r2, #0
 800215e:	d0d8      	beq.n	8002112 <LL_USART_Init+0xe>
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002160:	2119      	movs	r1, #25
 8002162:	434b      	muls	r3, r1
 8002164:	0092      	lsls	r2, r2, #2
 8002166:	fbb3 f3f2 	udiv	r3, r3, r2
 800216a:	2264      	movs	r2, #100	; 0x64
 800216c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002170:	fb02 3311 	mls	r3, r2, r1, r3
 8002174:	011b      	lsls	r3, r3, #4
 8002176:	3332      	adds	r3, #50	; 0x32
 8002178:	fbb3 f3f2 	udiv	r3, r3, r2
 800217c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8002180:	b29b      	uxth	r3, r3
      status = SUCCESS;
 8002182:	2000      	movs	r0, #0
 8002184:	60a3      	str	r3, [r4, #8]
}
 8002186:	e7c5      	b.n	8002114 <LL_USART_Init+0x10>
    else if (USARTx == USART2)
 8002188:	4b05      	ldr	r3, [pc, #20]	; (80021a0 <LL_USART_Init+0x9c>)
 800218a:	429c      	cmp	r4, r3
 800218c:	d101      	bne.n	8002192 <LL_USART_Init+0x8e>
      periphclk = rcc_clocks.PCLK1_Frequency;
 800218e:	9b02      	ldr	r3, [sp, #8]
 8002190:	e7e1      	b.n	8002156 <LL_USART_Init+0x52>
    else if (USARTx == USART3)
 8002192:	4b04      	ldr	r3, [pc, #16]	; (80021a4 <LL_USART_Init+0xa0>)
 8002194:	429c      	cmp	r4, r3
 8002196:	d1bc      	bne.n	8002112 <LL_USART_Init+0xe>
 8002198:	e7f9      	b.n	800218e <LL_USART_Init+0x8a>
 800219a:	bf00      	nop
 800219c:	40013800 	.word	0x40013800
 80021a0:	40004400 	.word	0x40004400
 80021a4:	40004800 	.word	0x40004800

080021a8 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a8:	2210      	movs	r2, #16
{
 80021aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021ae:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	eb0d 0002 	add.w	r0, sp, r2
 80021b4:	2100      	movs	r1, #0
 80021b6:	f005 fd29 	bl	8007c0c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ba:	4b42      	ldr	r3, [pc, #264]	; (80022c4 <MX_GPIO_Init+0x11c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, COOL_FLOOD_Pin|COOL_MIST_Pin|STEP_ENABLE_Pin, GPIO_PIN_RESET);
 80021bc:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80022c8 <MX_GPIO_Init+0x120>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021c0:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_X_Pin|STEP_Y_Pin|STEP_Z_Pin|DIR_X_Pin 
 80021c2:	f8df 8108 	ldr.w	r8, [pc, #264]	; 80022cc <MX_GPIO_Init+0x124>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021c6:	f042 0210 	orr.w	r2, r2, #16
 80021ca:	619a      	str	r2, [r3, #24]
 80021cc:	699a      	ldr	r2, [r3, #24]
                          |DIR_Y_Pin|DIR_Z_Pin|AUX_1_Pin|AUX_2_Pin 
                          |SPIN_DIR_Pin|SPIN_EN_Pin|AUX_3_Pin|AUX_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2C_OE_GPIO_Port, I2C_OE_Pin, GPIO_PIN_RESET);
 80021ce:	4f40      	ldr	r7, [pc, #256]	; (80022d0 <MX_GPIO_Init+0x128>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d0:	f002 0210 	and.w	r2, r2, #16
 80021d4:	9200      	str	r2, [sp, #0]
 80021d6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021d8:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, COOL_FLOOD_Pin|COOL_MIST_Pin|STEP_ENABLE_Pin, GPIO_PIN_RESET);
 80021da:	4648      	mov	r0, r9
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021dc:	f042 0220 	orr.w	r2, r2, #32
 80021e0:	619a      	str	r2, [r3, #24]
 80021e2:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, COOL_FLOOD_Pin|COOL_MIST_Pin|STEP_ENABLE_Pin, GPIO_PIN_RESET);
 80021e4:	f44f 4160 	mov.w	r1, #57344	; 0xe000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021e8:	f002 0220 	and.w	r2, r2, #32
 80021ec:	9201      	str	r2, [sp, #4]
 80021ee:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f0:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = COOL_FLOOD_Pin|COOL_MIST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f2:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f4:	f042 0204 	orr.w	r2, r2, #4
 80021f8:	619a      	str	r2, [r3, #24]
 80021fa:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021fc:	2603      	movs	r6, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fe:	f002 0204 	and.w	r2, r2, #4
 8002202:	9202      	str	r2, [sp, #8]
 8002204:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002206:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002208:	f04f 0a02 	mov.w	sl, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800220c:	f042 0208 	orr.w	r2, r2, #8
 8002210:	619a      	str	r2, [r3, #24]
 8002212:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, COOL_FLOOD_Pin|COOL_MIST_Pin|STEP_ENABLE_Pin, GPIO_PIN_RESET);
 8002214:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	9303      	str	r3, [sp, #12]
 800221c:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, COOL_FLOOD_Pin|COOL_MIST_Pin|STEP_ENABLE_Pin, GPIO_PIN_RESET);
 800221e:	f7ff fa45 	bl	80016ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, STEP_X_Pin|STEP_Y_Pin|STEP_Z_Pin|DIR_X_Pin 
 8002222:	4640      	mov	r0, r8
 8002224:	2200      	movs	r2, #0
 8002226:	f641 61ff 	movw	r1, #7935	; 0x1eff
 800222a:	f7ff fa3f 	bl	80016ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(I2C_OE_GPIO_Port, I2C_OE_Pin, GPIO_PIN_RESET);
 800222e:	2200      	movs	r2, #0
 8002230:	4638      	mov	r0, r7
 8002232:	2120      	movs	r1, #32
 8002234:	f7ff fa3a 	bl	80016ac <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002238:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STEP_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = STEP_ENABLE_Pin;
 800223e:	f44f 4b00 	mov.w	fp, #32768	; 0x8000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002242:	4648      	mov	r0, r9
 8002244:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002246:	e9cd 3504 	strd	r3, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800224a:	e9cd a606 	strd	sl, r6, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800224e:	f7ff f953 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(STEP_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002252:	4648      	mov	r0, r9
 8002254:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002256:	e9cd b504 	strd	fp, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800225a:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(STEP_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800225e:	f7ff f94b 	bl	80014f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = STEP_X_Pin|STEP_Y_Pin|STEP_Z_Pin|DIR_X_Pin 
 8002262:	f641 63ff 	movw	r3, #7935	; 0x1eff
                          |DIR_Y_Pin|DIR_Z_Pin|AUX_1_Pin|AUX_2_Pin 
                          |SPIN_DIR_Pin|SPIN_EN_Pin|AUX_3_Pin|AUX_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002266:	4640      	mov	r0, r8
 8002268:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800226a:	e9cd 3504 	strd	r3, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800226e:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002272:	f7ff f941 	bl	80014f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CON_CYCLE_START_Pin|CON_FEED_HOLD_Pin|LIM_X_Pin|LIM_Y_Pin 
                          |LIM_Z_Pin|CON_RESET_Pin|CON_SAFETY_DOOR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002276:	f641 421b 	movw	r2, #7195	; 0x1c1b
 800227a:	4b16      	ldr	r3, [pc, #88]	; (80022d4 <MX_GPIO_Init+0x12c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800227c:	4638      	mov	r0, r7
 800227e:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002280:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002284:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002286:	f7ff f937 	bl	80014f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PROBE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(PROBE_GPIO_Port, &GPIO_InitStruct);
 800228a:	4640      	mov	r0, r8
 800228c:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800228e:	e9cd b404 	strd	fp, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002292:	f8cd a018 	str.w	sl, [sp, #24]
  HAL_GPIO_Init(PROBE_GPIO_Port, &GPIO_InitStruct);
 8002296:	f7ff f92f 	bl	80014f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2C_OE_Pin;
 800229a:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(I2C_OE_GPIO_Port, &GPIO_InitStruct);
 800229c:	4638      	mov	r0, r7
 800229e:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a0:	e9cd 3504 	strd	r3, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022a4:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(I2C_OE_GPIO_Port, &GPIO_InitStruct);
 80022a8:	f7ff f926 	bl	80014f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80022ac:	4622      	mov	r2, r4
 80022ae:	4621      	mov	r1, r4
 80022b0:	2028      	movs	r0, #40	; 0x28
 80022b2:	f7fe ffed 	bl	8001290 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80022b6:	2028      	movs	r0, #40	; 0x28
 80022b8:	f7ff f81c 	bl	80012f4 <HAL_NVIC_EnableIRQ>

}
 80022bc:	b009      	add	sp, #36	; 0x24
 80022be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022c2:	bf00      	nop
 80022c4:	40021000 	.word	0x40021000
 80022c8:	40011000 	.word	0x40011000
 80022cc:	40010800 	.word	0x40010800
 80022d0:	40010c00 	.word	0x40010c00
 80022d4:	10210000 	.word	0x10210000

080022d8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80022d8:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80022da:	480b      	ldr	r0, [pc, #44]	; (8002308 <MX_I2C1_Init+0x30>)
  hi2c1.Init.ClockSpeed = 100000;
 80022dc:	4a0b      	ldr	r2, [pc, #44]	; (800230c <MX_I2C1_Init+0x34>)
 80022de:	4b0c      	ldr	r3, [pc, #48]	; (8002310 <MX_I2C1_Init+0x38>)
 80022e0:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80022e4:	2300      	movs	r3, #0
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 80022ea:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022ee:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022f2:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022f6:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022f8:	f7ff f9ea 	bl	80016d0 <HAL_I2C_Init>
 80022fc:	b118      	cbz	r0, 8002306 <MX_I2C1_Init+0x2e>
  {
    Error_Handler();
  }

}
 80022fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002302:	f000 b915 	b.w	8002530 <Error_Handler>
}
 8002306:	bd08      	pop	{r3, pc}
 8002308:	200000b0 	.word	0x200000b0
 800230c:	40005400 	.word	0x40005400
 8002310:	000186a0 	.word	0x000186a0

08002314 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002314:	b510      	push	{r4, lr}
 8002316:	4604      	mov	r4, r0
 8002318:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231a:	2210      	movs	r2, #16
 800231c:	2100      	movs	r1, #0
 800231e:	a802      	add	r0, sp, #8
 8002320:	f005 fc74 	bl	8007c0c <memset>
  if(i2cHandle->Instance==I2C1)
 8002324:	6822      	ldr	r2, [r4, #0]
 8002326:	4b15      	ldr	r3, [pc, #84]	; (800237c <HAL_I2C_MspInit+0x68>)
 8002328:	429a      	cmp	r2, r3
 800232a:	d124      	bne.n	8002376 <HAL_I2C_MspInit+0x62>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800232c:	4c14      	ldr	r4, [pc, #80]	; (8002380 <HAL_I2C_MspInit+0x6c>)
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800232e:	f44f 7240 	mov.w	r2, #768	; 0x300
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002332:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002334:	4813      	ldr	r0, [pc, #76]	; (8002384 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002336:	f043 0308 	orr.w	r3, r3, #8
 800233a:	61a3      	str	r3, [r4, #24]
 800233c:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233e:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002340:	f003 0308 	and.w	r3, r3, #8
 8002344:	9300      	str	r3, [sp, #0]
 8002346:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002348:	2312      	movs	r3, #18
 800234a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800234e:	2303      	movs	r3, #3
 8002350:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002352:	f7ff f8d1 	bl	80014f8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002356:	4a0c      	ldr	r2, [pc, #48]	; (8002388 <HAL_I2C_MspInit+0x74>)
 8002358:	6853      	ldr	r3, [r2, #4]
 800235a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800235e:	f043 0302 	orr.w	r3, r3, #2
 8002362:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002364:	69e3      	ldr	r3, [r4, #28]
 8002366:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800236a:	61e3      	str	r3, [r4, #28]
 800236c:	69e3      	ldr	r3, [r4, #28]
 800236e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002372:	9301      	str	r3, [sp, #4]
 8002374:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002376:	b006      	add	sp, #24
 8002378:	bd10      	pop	{r4, pc}
 800237a:	bf00      	nop
 800237c:	40005400 	.word	0x40005400
 8002380:	40021000 	.word	0x40021000
 8002384:	40010c00 	.word	0x40010c00
 8002388:	40010000 	.word	0x40010000

0800238c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800238c:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800238e:	2414      	movs	r4, #20
{
 8002390:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002392:	4622      	mov	r2, r4
 8002394:	2100      	movs	r1, #0
 8002396:	a808      	add	r0, sp, #32
 8002398:	f005 fc38 	bl	8007c0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800239c:	4622      	mov	r2, r4
 800239e:	2100      	movs	r1, #0
 80023a0:	a801      	add	r0, sp, #4
 80023a2:	f005 fc33 	bl	8007c0c <memset>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023a6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023a8:	2201      	movs	r2, #1
 80023aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023ae:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023b2:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80023b6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023ba:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023bc:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80023be:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023c0:	f7ff fa26 	bl	8001810 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023c4:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023ca:	e9cd 3401 	strd	r3, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023ce:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80023d0:	4621      	mov	r1, r4
 80023d2:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023d4:	e9cd 3203 	strd	r3, r2, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023d8:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80023da:	f7ff fbef 	bl	8001bbc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80023de:	b010      	add	sp, #64	; 0x40
 80023e0:	bd10      	pop	{r4, pc}
	...

080023e4 <main>:
{
 80023e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_Init();
 80023e8:	f7fe ff0a 	bl	8001200 <HAL_Init>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ec:	2400      	movs	r4, #0
  SystemClock_Config();
 80023ee:	f7ff ffcd 	bl	800238c <SystemClock_Config>
  MX_GPIO_Init();
 80023f2:	f7ff fed9 	bl	80021a8 <MX_GPIO_Init>
  MX_TIM1_Init();
 80023f6:	f000 f997 	bl	8002728 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80023fa:	f000 faa1 	bl	8002940 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80023fe:	f000 fa13 	bl	8002828 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002402:	f000 fa57 	bl	80028b4 <MX_TIM3_Init>
  MX_I2C1_Init();
 8002406:	f7ff ff67 	bl	80022d8 <MX_I2C1_Init>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800240a:	2220      	movs	r2, #32
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800240c:	4b3d      	ldr	r3, [pc, #244]	; (8002504 <main+0x120>)
{
  /* USART1_IRQn interrupt configuration */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
  NVIC_EnableIRQ(USART1_IRQn);
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800240e:	4621      	mov	r1, r4
 8002410:	68db      	ldr	r3, [r3, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002412:	4b3d      	ldr	r3, [pc, #244]	; (8002508 <main+0x124>)
 8002414:	2006      	movs	r0, #6
 8002416:	f883 4325 	strb.w	r4, [r3, #805]	; 0x325
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800241a:	605a      	str	r2, [r3, #4]
 800241c:	4622      	mov	r2, r4
 800241e:	f7fe ff37 	bl	8001290 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002422:	2006      	movs	r0, #6
 8002424:	f7fe ff66 	bl	80012f4 <HAL_NVIC_EnableIRQ>
  /* EXTI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002428:	4622      	mov	r2, r4
 800242a:	4621      	mov	r1, r4
 800242c:	2007      	movs	r0, #7
 800242e:	f7fe ff2f 	bl	8001290 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002432:	2007      	movs	r0, #7
 8002434:	f7fe ff5e 	bl	80012f4 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002438:	4622      	mov	r2, r4
 800243a:	4621      	mov	r1, r4
 800243c:	2009      	movs	r0, #9
 800243e:	f7fe ff27 	bl	8001290 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002442:	2009      	movs	r0, #9
 8002444:	f7fe ff56 	bl	80012f4 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002448:	4622      	mov	r2, r4
 800244a:	4621      	mov	r1, r4
 800244c:	200a      	movs	r0, #10
 800244e:	f7fe ff1f 	bl	8001290 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002452:	200a      	movs	r0, #10
 8002454:	f7fe ff4e 	bl	80012f4 <HAL_NVIC_EnableIRQ>
  timing_init();
 8002458:	f005 faf2 	bl	8007a40 <timing_init>
  uart_init();
 800245c:	f005 fb1c 	bl	8007a98 <uart_init>
  eeprom_init();
 8002460:	f000 fb52 	bl	8002b08 <eeprom_init>
  serial_init();   // Setup serial baud rate and interrupts
 8002464:	f003 fe34 	bl	80060d0 <serial_init>
  settings_init(); // Load Grbl settings from EEPROM
 8002468:	f004 f924 	bl	80066b4 <settings_init>
  stepper_init();  // Configure stepper pins and interrupt timers
 800246c:	f004 fc16 	bl	8006c9c <stepper_init>
  system_init();   // Configure pinout pins and pin-change interrupt
 8002470:	f005 f80a 	bl	8007488 <system_init>
  memset(sys_position,0,sizeof(sys_position)); // Clear machine position.
 8002474:	4b25      	ldr	r3, [pc, #148]	; (800250c <main+0x128>)
    sys.state = STATE_IDLE;
 8002476:	4d26      	ldr	r5, [pc, #152]	; (8002510 <main+0x12c>)
  memset(sys_position,0,sizeof(sys_position)); // Clear machine position.
 8002478:	e9c3 4400 	strd	r4, r4, [r3]
 800247c:	609c      	str	r4, [r3, #8]
    if (bit_istrue(settings.flags,BITFLAG_HOMING_ENABLE)) { sys.state = STATE_ALARM; }
 800247e:	4b25      	ldr	r3, [pc, #148]	; (8002514 <main+0x130>)
    sys.state = STATE_IDLE;
 8002480:	702c      	strb	r4, [r5, #0]
    if (bit_istrue(settings.flags,BITFLAG_HOMING_ENABLE)) { sys.state = STATE_ALARM; }
 8002482:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
    memset(&sys, 0, sizeof(system_t)); // Clear system struct variable.
 8002486:	2400      	movs	r4, #0
    if (bit_istrue(settings.flags,BITFLAG_HOMING_ENABLE)) { sys.state = STATE_ALARM; }
 8002488:	06db      	lsls	r3, r3, #27
 800248a:	bf48      	it	mi
 800248c:	2301      	movmi	r3, #1
    memset(&sys, 0, sizeof(system_t)); // Clear system struct variable.
 800248e:	4f20      	ldr	r7, [pc, #128]	; (8002510 <main+0x12c>)
      memset(sys_probe_position,0,sizeof(sys_probe_position)); // Clear probe position.
 8002490:	4e21      	ldr	r6, [pc, #132]	; (8002518 <main+0x134>)
    if (bit_istrue(settings.flags,BITFLAG_HOMING_ENABLE)) { sys.state = STATE_ALARM; }
 8002492:	bf48      	it	mi
 8002494:	702b      	strbmi	r3, [r5, #0]
    memset(&sys, 0, sizeof(system_t)); // Clear system struct variable.
 8002496:	2214      	movs	r2, #20
 8002498:	2100      	movs	r1, #0
 800249a:	4638      	mov	r0, r7
    uint8_t prior_state = sys.state;
 800249c:	f895 8000 	ldrb.w	r8, [r5]
    memset(&sys, 0, sizeof(system_t)); // Clear system struct variable.
 80024a0:	f005 fbb4 	bl	8007c0c <memset>
    sys.f_override = DEFAULT_FEED_OVERRIDE;  // Set to 100%
 80024a4:	f246 4364 	movw	r3, #25700	; 0x6464
 80024a8:	812b      	strh	r3, [r5, #8]
    sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE; // Set to 100%
 80024aa:	2364      	movs	r3, #100	; 0x64
 80024ac:	72ab      	strb	r3, [r5, #10]
    sys_probe_state = 0;
 80024ae:	4b1b      	ldr	r3, [pc, #108]	; (800251c <main+0x138>)
      memset(sys_probe_position,0,sizeof(sys_probe_position)); // Clear probe position.
 80024b0:	e9c6 4400 	strd	r4, r4, [r6]
    sys_probe_state = 0;
 80024b4:	701c      	strb	r4, [r3, #0]
    sys_rt_exec_state = 0;
 80024b6:	4b1a      	ldr	r3, [pc, #104]	; (8002520 <main+0x13c>)
    sys.state = prior_state;
 80024b8:	f885 8000 	strb.w	r8, [r5]
    sys_rt_exec_state = 0;
 80024bc:	701c      	strb	r4, [r3, #0]
    sys_rt_exec_alarm = 0;
 80024be:	4b19      	ldr	r3, [pc, #100]	; (8002524 <main+0x140>)
      memset(sys_probe_position,0,sizeof(sys_probe_position)); // Clear probe position.
 80024c0:	60b4      	str	r4, [r6, #8]
    sys_rt_exec_alarm = 0;
 80024c2:	701c      	strb	r4, [r3, #0]
    sys_rt_exec_motion_override = 0;
 80024c4:	4b18      	ldr	r3, [pc, #96]	; (8002528 <main+0x144>)
 80024c6:	701c      	strb	r4, [r3, #0]
    sys_rt_exec_accessory_override = 0;
 80024c8:	4b18      	ldr	r3, [pc, #96]	; (800252c <main+0x148>)
 80024ca:	701c      	strb	r4, [r3, #0]
    serial_reset_read_buffer(); // Clear serial read buffer
 80024cc:	f003 fe8c 	bl	80061e8 <serial_reset_read_buffer>
    gc_init(); // Set g-code parser to default state
 80024d0:	f000 fb76 	bl	8002bc0 <gc_init>
    spindle_init();
 80024d4:	f004 f90c 	bl	80066f0 <spindle_init>
    coolant_init();
 80024d8:	f000 faae 	bl	8002a38 <coolant_init>
    limits_init();
 80024dc:	f001 fc26 	bl	8003d2c <limits_init>
    probe_init();
 80024e0:	f002 fe26 	bl	8005130 <probe_init>
    inoutputs_init();
 80024e4:	f005 fa5a 	bl	800799c <inoutputs_init>
    plan_reset(); // Clear block buffer and planner variables
 80024e8:	f002 fa7c 	bl	80049e4 <plan_reset>
    st_reset(); // Clear stepper subsystem variables.
 80024ec:	f004 fb90 	bl	8006c10 <st_reset>
    plan_sync_position();
 80024f0:	f002 fcfe 	bl	8004ef0 <plan_sync_position>
    gc_sync_position();
 80024f4:	f000 fb7a 	bl	8002bec <gc_sync_position>
    report_init_message();
 80024f8:	f003 fa2e 	bl	8005958 <report_init_message>
    protocol_main_loop();
 80024fc:	f003 f8d4 	bl	80056a8 <protocol_main_loop>
  while (1)
 8002500:	e7c9      	b.n	8002496 <main+0xb2>
 8002502:	bf00      	nop
 8002504:	e000ed00 	.word	0xe000ed00
 8002508:	e000e100 	.word	0xe000e100
 800250c:	20000118 	.word	0x20000118
 8002510:	20000104 	.word	0x20000104
 8002514:	20002ffc 	.word	0x20002ffc
 8002518:	20000124 	.word	0x20000124
 800251c:	20000130 	.word	0x20000130
 8002520:	20000134 	.word	0x20000134
 8002524:	20000132 	.word	0x20000132
 8002528:	20000133 	.word	0x20000133
 800252c:	20000131 	.word	0x20000131

08002530 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002530:	4770      	bx	lr
	...

08002534 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002534:	4b0e      	ldr	r3, [pc, #56]	; (8002570 <HAL_MspInit+0x3c>)
{
 8002536:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002538:	699a      	ldr	r2, [r3, #24]
 800253a:	f042 0201 	orr.w	r2, r2, #1
 800253e:	619a      	str	r2, [r3, #24]
 8002540:	699a      	ldr	r2, [r3, #24]
 8002542:	f002 0201 	and.w	r2, r2, #1
 8002546:	9200      	str	r2, [sp, #0]
 8002548:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800254a:	69da      	ldr	r2, [r3, #28]
 800254c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002550:	61da      	str	r2, [r3, #28]
 8002552:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002554:	4a07      	ldr	r2, [pc, #28]	; (8002574 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255a:	9301      	str	r3, [sp, #4]
 800255c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800255e:	6853      	ldr	r3, [r2, #4]
 8002560:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002564:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002568:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800256a:	b002      	add	sp, #8
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	40021000 	.word	0x40021000
 8002574:	40010000 	.word	0x40010000

08002578 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002578:	4770      	bx	lr

0800257a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800257a:	e7fe      	b.n	800257a <HardFault_Handler>

0800257c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800257c:	e7fe      	b.n	800257c <MemManage_Handler>

0800257e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800257e:	e7fe      	b.n	800257e <BusFault_Handler>

08002580 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002580:	e7fe      	b.n	8002580 <UsageFault_Handler>

08002582 <SVC_Handler>:
 8002582:	4770      	bx	lr

08002584 <DebugMon_Handler>:
 8002584:	4770      	bx	lr

08002586 <PendSV_Handler>:
 8002586:	4770      	bx	lr

08002588 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002588:	f7fe be4c 	b.w	8001224 <HAL_IncTick>

0800258c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800258c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800258e:	2001      	movs	r0, #1
 8002590:	f7ff f892 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  HandleControlIT(GPIO_PIN_0);
 8002594:	2001      	movs	r0, #1
 8002596:	f004 ff91 	bl	80074bc <HandleControlIT>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800259a:	2240      	movs	r2, #64	; 0x40
 800259c:	4b01      	ldr	r3, [pc, #4]	; (80025a4 <EXTI0_IRQHandler+0x18>)
 800259e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC_ClearPendingIRQ(EXTI0_IRQn);

  /* USER CODE END EXTI0_IRQn 1 */
}
 80025a2:	bd08      	pop	{r3, pc}
 80025a4:	e000e100 	.word	0xe000e100

080025a8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80025a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80025aa:	2002      	movs	r0, #2
 80025ac:	f7ff f884 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  HandleControlIT(GPIO_PIN_1);
 80025b0:	2002      	movs	r0, #2
 80025b2:	f004 ff83 	bl	80074bc <HandleControlIT>
 80025b6:	2280      	movs	r2, #128	; 0x80
 80025b8:	4b01      	ldr	r3, [pc, #4]	; (80025c0 <EXTI1_IRQHandler+0x18>)
 80025ba:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC_ClearPendingIRQ(EXTI1_IRQn);
  /* USER CODE END EXTI1_IRQn 1 */
}
 80025be:	bd08      	pop	{r3, pc}
 80025c0:	e000e100 	.word	0xe000e100

080025c4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80025c4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80025c6:	2008      	movs	r0, #8
 80025c8:	f7ff f876 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  HandleControlIT(GPIO_PIN_3);
 80025cc:	2008      	movs	r0, #8
 80025ce:	f004 ff75 	bl	80074bc <HandleControlIT>
 80025d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025d6:	4b02      	ldr	r3, [pc, #8]	; (80025e0 <EXTI3_IRQHandler+0x1c>)
 80025d8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC_ClearPendingIRQ(EXTI3_IRQn);
  /* USER CODE END EXTI3_IRQn 1 */
}
 80025dc:	bd08      	pop	{r3, pc}
 80025de:	bf00      	nop
 80025e0:	e000e100 	.word	0xe000e100

080025e4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80025e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80025e6:	2010      	movs	r0, #16
 80025e8:	f7ff f866 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
  HandleControlIT(GPIO_PIN_4);
 80025ec:	2010      	movs	r0, #16
 80025ee:	f004 ff65 	bl	80074bc <HandleControlIT>
 80025f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025f6:	4b02      	ldr	r3, [pc, #8]	; (8002600 <EXTI4_IRQHandler+0x1c>)
 80025f8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC_ClearPendingIRQ(EXTI4_IRQn);
  /* USER CODE END EXTI4_IRQn 1 */
}
 80025fc:	bd08      	pop	{r3, pc}
 80025fe:	bf00      	nop
 8002600:	e000e100 	.word	0xe000e100

08002604 <TIM2_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002604:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002608:	691a      	ldr	r2, [r3, #16]
		TIM2->SR &= ~(1 << 0);                          // clear UIF flag
		TIM2->CNT = 0;
		HandleStepSetIT();
		}
*/
  if (LL_TIM_IsActiveFlag_UPDATE(TIM2))
 800260a:	07d2      	lsls	r2, r2, #31
 800260c:	d506      	bpl.n	800261c <TIM2_IRQHandler+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800260e:	f06f 0201 	mvn.w	r2, #1
 8002612:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CNT, Counter);
 8002614:	2200      	movs	r2, #0
 8002616:	625a      	str	r2, [r3, #36]	; 0x24
    {
    LL_TIM_ClearFlag_UPDATE(TIM2);
    LL_TIM_SetCounter(TIM2,0);
    HandleStepSetIT();
 8002618:	f004 b9c0 	b.w	800699c <HandleStepSetIT>
    }
  /* USER CODE END TIM2_IRQn 1 */
}
 800261c:	4770      	bx	lr
	...

08002620 <TIM3_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002620:	4b0a      	ldr	r3, [pc, #40]	; (800264c <TIM3_IRQHandler+0x2c>)
 8002622:	691a      	ldr	r2, [r3, #16]
		TIM3->CNT = 0;
		NVIC_DisableIRQ(TIM3_IRQn);
		HandleStepResetIT();
		}
*/
  if (LL_TIM_IsActiveFlag_UPDATE(TIM3))
 8002624:	07d2      	lsls	r2, r2, #31
 8002626:	d50f      	bpl.n	8002648 <TIM3_IRQHandler+0x28>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002628:	f06f 0201 	mvn.w	r2, #1
 800262c:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CNT, Counter);
 800262e:	2200      	movs	r2, #0
 8002630:	625a      	str	r2, [r3, #36]	; 0x24
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002632:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002636:	4b06      	ldr	r3, [pc, #24]	; (8002650 <TIM3_IRQHandler+0x30>)
 8002638:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
 800263c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002640:	f3bf 8f6f 	isb	sy
    {
    LL_TIM_ClearFlag_UPDATE(TIM3);
    LL_TIM_SetCounter(TIM3,0);
    NVIC_DisableIRQ(TIM3_IRQn);
    HandleStepResetIT();
 8002644:	f004 ba98 	b.w	8006b78 <HandleStepResetIT>
    }

  /* USER CODE END TIM3_IRQn 1 */
}
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40000400 	.word	0x40000400
 8002650:	e000e100 	.word	0xe000e100

08002654 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002654:	b510      	push	{r4, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 8002656:	4c06      	ldr	r4, [pc, #24]	; (8002670 <USART1_IRQHandler+0x1c>)
 8002658:	68e3      	ldr	r3, [r4, #12]
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */
	uint8_t data;
	if (LL_USART_IsEnabledIT_RXNE(USART1))
 800265a:	069b      	lsls	r3, r3, #26
 800265c:	d506      	bpl.n	800266c <USART1_IRQHandler+0x18>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800265e:	6860      	ldr	r0, [r4, #4]
	{
		data = LL_USART_ReceiveData8(USART1);
		HandleUartIT(data);
 8002660:	b2c0      	uxtb	r0, r0
 8002662:	f003 fd51 	bl	8006108 <HandleUartIT>
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8002666:	f06f 0320 	mvn.w	r3, #32
 800266a:	6023      	str	r3, [r4, #0]
	LL_USART_ClearFlag_RXNE(USART1);
	}
  /* USER CODE END USART1_IRQn 1 */
}
 800266c:	bd10      	pop	{r4, pc}
 800266e:	bf00      	nop
 8002670:	40013800 	.word	0x40013800

08002674 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002674:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002676:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800267a:	f7ff f81d 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800267e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002682:	f7ff f819 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002686:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800268a:	f7ff f815 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800268e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002692:	4b03      	ldr	r3, [pc, #12]	; (80026a0 <EXTI15_10_IRQHandler+0x2c>)
 8002694:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
//  pinmask = LL_GPIO_ReadInputPort(GPIOB); //-- debugging
  HandleLimitIT();

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002698:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HandleLimitIT();
 800269c:	f001 bb76 	b.w	8003d8c <HandleLimitIT>
 80026a0:	e000e100 	.word	0xe000e100

080026a4 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80026a4:	4a0a      	ldr	r2, [pc, #40]	; (80026d0 <_sbrk+0x2c>)
{
 80026a6:	b508      	push	{r3, lr}
	if (heap_end == 0)
 80026a8:	6811      	ldr	r1, [r2, #0]
{
 80026aa:	4603      	mov	r3, r0
	if (heap_end == 0)
 80026ac:	b909      	cbnz	r1, 80026b2 <_sbrk+0xe>
		heap_end = &end;
 80026ae:	4909      	ldr	r1, [pc, #36]	; (80026d4 <_sbrk+0x30>)
 80026b0:	6011      	str	r1, [r2, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80026b2:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80026b4:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80026b6:	4403      	add	r3, r0
 80026b8:	428b      	cmp	r3, r1
 80026ba:	d906      	bls.n	80026ca <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80026bc:	f005 fa6c 	bl	8007b98 <__errno>
 80026c0:	230c      	movs	r3, #12
 80026c2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80026c4:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80026c8:	bd08      	pop	{r3, pc}
	heap_end += incr;
 80026ca:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 80026cc:	e7fc      	b.n	80026c8 <_sbrk+0x24>
 80026ce:	bf00      	nop
 80026d0:	20000138 	.word	0x20000138
 80026d4:	200034bc 	.word	0x200034bc

080026d8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80026d8:	4b0f      	ldr	r3, [pc, #60]	; (8002718 <SystemInit+0x40>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	f042 0201 	orr.w	r2, r2, #1
 80026e0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80026e2:	6859      	ldr	r1, [r3, #4]
 80026e4:	4a0d      	ldr	r2, [pc, #52]	; (800271c <SystemInit+0x44>)
 80026e6:	400a      	ands	r2, r1
 80026e8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80026f0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80026f4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80026fc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002704:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002706:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800270a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800270c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002710:	4b03      	ldr	r3, [pc, #12]	; (8002720 <SystemInit+0x48>)
 8002712:	609a      	str	r2, [r3, #8]
#endif 
}
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	40021000 	.word	0x40021000
 800271c:	f8ff0000 	.word	0xf8ff0000
 8002720:	e000ed00 	.word	0xe000ed00

08002724 <NVIC_EncodePriority.constprop.0>:
}
 8002724:	2000      	movs	r0, #0
 8002726:	4770      	bx	lr

08002728 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002728:	b5f0      	push	{r4, r5, r6, r7, lr}
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800272a:	2414      	movs	r4, #20
{
 800272c:	b09b      	sub	sp, #108	; 0x6c
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800272e:	4622      	mov	r2, r4
 8002730:	2100      	movs	r1, #0
 8002732:	a802      	add	r0, sp, #8
 8002734:	f005 fa6a 	bl	8007c0c <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002738:	2220      	movs	r2, #32
 800273a:	2100      	movs	r1, #0
 800273c:	a812      	add	r0, sp, #72	; 0x48
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800273e:	4e35      	ldr	r6, [pc, #212]	; (8002814 <MX_TIM1_Init+0xec>)
 8002740:	f005 fa64 	bl	8007c0c <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8002744:	2218      	movs	r2, #24
 8002746:	2100      	movs	r1, #0
 8002748:	a80c      	add	r0, sp, #48	; 0x30
 800274a:	f005 fa5f 	bl	8007c0c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800274e:	4622      	mov	r2, r4
 8002750:	2100      	movs	r1, #0
 8002752:	a807      	add	r0, sp, #28
 8002754:	f005 fa5a 	bl	8007c0c <memset>
 8002758:	69b3      	ldr	r3, [r6, #24]
  TIM_InitStruct.Prescaler = 0;
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
  TIM_InitStruct.Autoreload = 7199;
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
  TIM_InitStruct.RepetitionCounter = 0;
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 800275a:	4d2f      	ldr	r5, [pc, #188]	; (8002818 <MX_TIM1_Init+0xf0>)
 800275c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002760:	61b3      	str	r3, [r6, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002762:	69b3      	ldr	r3, [r6, #24]
 8002764:	a902      	add	r1, sp, #8
 8002766:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800276a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800276c:	9b01      	ldr	r3, [sp, #4]
  TIM_InitStruct.Autoreload = 7199;
 800276e:	f641 431f 	movw	r3, #7199	; 0x1c1f
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8002772:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 7199;
 8002774:	9304      	str	r3, [sp, #16]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8002776:	f7ff fbab 	bl	8001ed0 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800277a:	682b      	ldr	r3, [r5, #0]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800277c:	4f27      	ldr	r7, [pc, #156]	; (800281c <MX_TIM1_Init+0xf4>)
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800277e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002782:	602b      	str	r3, [r5, #0]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002784:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
  LL_TIM_DisableARRPreload(TIM1);
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002788:	2400      	movs	r4, #0
 800278a:	f043 0308 	orr.w	r3, r3, #8
 800278e:	f8c7 3c18 	str.w	r3, [r7, #3096]	; 0xc18
 8002792:	2360      	movs	r3, #96	; 0x60
  TIM_OC_InitStruct.CompareValue = 0;
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002794:	aa12      	add	r2, sp, #72	; 0x48
 8002796:	2101      	movs	r1, #1
 8002798:	4628      	mov	r0, r5
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800279a:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
  TIM_OC_InitStruct.CompareValue = 0;
 800279e:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 80027a2:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 80027a6:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80027aa:	f7ff fbc9 	bl	8001f40 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80027ae:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
  TIM_BDTRInitStruct.DeadTime = 0;
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 80027b2:	a90c      	add	r1, sp, #48	; 0x30
 80027b4:	f023 0304 	bic.w	r3, r3, #4
 80027b8:	f8c7 3c18 	str.w	r3, [r7, #3096]	; 0xc18
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80027bc:	686b      	ldr	r3, [r5, #4]
 80027be:	4628      	mov	r0, r5
 80027c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027c4:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80027c6:	68ab      	ldr	r3, [r5, #8]
 80027c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027cc:	60ab      	str	r3, [r5, #8]
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 80027ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 80027d2:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 80027d6:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 80027da:	940e      	str	r4, [sp, #56]	; 0x38
  TIM_BDTRInitStruct.DeadTime = 0;
 80027dc:	f88d 403c 	strb.w	r4, [sp, #60]	; 0x3c
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 80027e0:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 80027e4:	f7ff fc74 	bl	80020d0 <LL_TIM_BDTR_Init>
  SET_BIT(RCC->APB2ENR, Periphs);
 80027e8:	69b3      	ldr	r3, [r6, #24]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80027ea:	4a0d      	ldr	r2, [pc, #52]	; (8002820 <MX_TIM1_Init+0xf8>)
 80027ec:	f043 0304 	orr.w	r3, r3, #4
 80027f0:	61b3      	str	r3, [r6, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80027f2:	69b3      	ldr	r3, [r6, #24]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f4:	a907      	add	r1, sp, #28
 80027f6:	f003 0304 	and.w	r3, r3, #4
 80027fa:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80027fc:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80027fe:	2309      	movs	r3, #9
 8002800:	e9cd 2307 	strd	r2, r3, [sp, #28]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002804:	2302      	movs	r3, #2
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002806:	4807      	ldr	r0, [pc, #28]	; (8002824 <MX_TIM1_Init+0xfc>)
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002808:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800280c:	f7ff fa82 	bl	8001d14 <LL_GPIO_Init>

}
 8002810:	b01b      	add	sp, #108	; 0x6c
 8002812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002814:	40021000 	.word	0x40021000
 8002818:	40012c00 	.word	0x40012c00
 800281c:	40012000 	.word	0x40012000
 8002820:	04010001 	.word	0x04010001
 8002824:	40010800 	.word	0x40010800

08002828 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002828:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800282a:	2214      	movs	r2, #20
 800282c:	2100      	movs	r1, #0
 800282e:	a801      	add	r0, sp, #4
 8002830:	f005 f9ec 	bl	8007c0c <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 8002834:	4b1d      	ldr	r3, [pc, #116]	; (80028ac <MX_TIM2_Init+0x84>)

  TIM_InitStruct.Prescaler = 0;
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
  TIM_InitStruct.Autoreload = 0;
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002836:	a901      	add	r1, sp, #4
 8002838:	69da      	ldr	r2, [r3, #28]
 800283a:	f042 0201 	orr.w	r2, r2, #1
 800283e:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002840:	69db      	ldr	r3, [r3, #28]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002842:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800284c:	9b00      	ldr	r3, [sp, #0]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <MX_TIM2_Init+0x88>)
 8002850:	68d8      	ldr	r0, [r3, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002852:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002856:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800285a:	f7ff ff63 	bl	8002724 <NVIC_EncodePriority.constprop.0>
 800285e:	0100      	lsls	r0, r0, #4
 8002860:	b2c0      	uxtb	r0, r0
 8002862:	f883 031c 	strb.w	r0, [r3, #796]	; 0x31c
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002866:	601a      	str	r2, [r3, #0]
  TIM_InitStruct.Prescaler = 0;
 8002868:	2300      	movs	r3, #0
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800286a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  TIM_InitStruct.Autoreload = 0;
 800286e:	e9cd 3302 	strd	r3, r3, [sp, #8]
  TIM_InitStruct.Prescaler = 0;
 8002872:	f8ad 3004 	strh.w	r3, [sp, #4]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002876:	9304      	str	r3, [sp, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002878:	f7ff fb2a 	bl	8001ed0 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800287c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002886:	601a      	str	r2, [r3, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002888:	689a      	ldr	r2, [r3, #8]
 800288a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800288e:	f022 0207 	bic.w	r2, r2, #7
 8002892:	609a      	str	r2, [r3, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800289a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028a2:	609a      	str	r2, [r3, #8]
  LL_TIM_DisableARRPreload(TIM2);
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
  LL_TIM_DisableMasterSlaveMode(TIM2);

}
 80028a4:	b007      	add	sp, #28
 80028a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80028aa:	bf00      	nop
 80028ac:	40021000 	.word	0x40021000
 80028b0:	e000ed00 	.word	0xe000ed00

080028b4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80028b4:	b510      	push	{r4, lr}
 80028b6:	b086      	sub	sp, #24
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80028b8:	2214      	movs	r2, #20
 80028ba:	2100      	movs	r1, #0
 80028bc:	a801      	add	r0, sp, #4
 80028be:	f005 f9a5 	bl	8007c0c <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 80028c2:	4b1c      	ldr	r3, [pc, #112]	; (8002934 <MX_TIM3_Init+0x80>)

  TIM_InitStruct.Prescaler = 0;
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
  TIM_InitStruct.Autoreload = 0;
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80028c4:	4c1c      	ldr	r4, [pc, #112]	; (8002938 <MX_TIM3_Init+0x84>)
 80028c6:	69da      	ldr	r2, [r3, #28]
 80028c8:	a901      	add	r1, sp, #4
 80028ca:	f042 0202 	orr.w	r2, r2, #2
 80028ce:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80028dc:	9b00      	ldr	r3, [sp, #0]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028de:	4b17      	ldr	r3, [pc, #92]	; (800293c <MX_TIM3_Init+0x88>)
 80028e0:	68d8      	ldr	r0, [r3, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e2:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80028e6:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80028ea:	f7ff ff1b 	bl	8002724 <NVIC_EncodePriority.constprop.0>
 80028ee:	0100      	lsls	r0, r0, #4
 80028f0:	b2c0      	uxtb	r0, r0
 80028f2:	f883 031d 	strb.w	r0, [r3, #797]	; 0x31d
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028f6:	601a      	str	r2, [r3, #0]
  TIM_InitStruct.Prescaler = 0;
 80028f8:	2300      	movs	r3, #0
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80028fa:	4620      	mov	r0, r4
  TIM_InitStruct.Autoreload = 0;
 80028fc:	e9cd 3302 	strd	r3, r3, [sp, #8]
  TIM_InitStruct.Prescaler = 0;
 8002900:	f8ad 3004 	strh.w	r3, [sp, #4]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002904:	9304      	str	r3, [sp, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002906:	f7ff fae3 	bl	8001ed0 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800290a:	6823      	ldr	r3, [r4, #0]
 800290c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002910:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002912:	68a3      	ldr	r3, [r4, #8]
 8002914:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002918:	f023 0307 	bic.w	r3, r3, #7
 800291c:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800291e:	6863      	ldr	r3, [r4, #4]
 8002920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002924:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002926:	68a3      	ldr	r3, [r4, #8]
 8002928:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800292c:	60a3      	str	r3, [r4, #8]
  LL_TIM_DisableARRPreload(TIM3);
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
  LL_TIM_DisableMasterSlaveMode(TIM3);

}
 800292e:	b006      	add	sp, #24
 8002930:	bd10      	pop	{r4, pc}
 8002932:	bf00      	nop
 8002934:	40021000 	.word	0x40021000
 8002938:	40000400 	.word	0x40000400
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <MX_USART1_UART_Init>:

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002940:	221c      	movs	r2, #28
{
 8002942:	b530      	push	{r4, r5, lr}

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	2400      	movs	r4, #0
{
 8002946:	b08f      	sub	sp, #60	; 0x3c
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002948:	eb0d 0002 	add.w	r0, sp, r2
 800294c:	2100      	movs	r1, #0
 800294e:	f005 f95d 	bl	8007c0c <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002952:	e9cd 4405 	strd	r4, r4, [sp, #20]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002956:	4b26      	ldr	r3, [pc, #152]	; (80029f0 <MX_USART1_UART_Init+0xb0>)
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002958:	4d26      	ldr	r5, [pc, #152]	; (80029f4 <MX_USART1_UART_Init+0xb4>)
 800295a:	699a      	ldr	r2, [r3, #24]
 800295c:	a902      	add	r1, sp, #8
 800295e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002962:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002964:	699a      	ldr	r2, [r3, #24]
 8002966:	4628      	mov	r0, r5
 8002968:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800296c:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800296e:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002970:	699a      	ldr	r2, [r3, #24]
 8002972:	f042 0208 	orr.w	r2, r2, #8
 8002976:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002978:	699b      	ldr	r3, [r3, #24]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800297a:	f244 0240 	movw	r2, #16448	; 0x4040
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8002984:	9b00      	ldr	r3, [sp, #0]
 8002986:	2309      	movs	r3, #9
 8002988:	e9cd 2302 	strd	r2, r3, [sp, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800298c:	2303      	movs	r3, #3
 800298e:	9304      	str	r3, [sp, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002990:	f7ff f9c0 	bl	8001d14 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8002994:	2304      	movs	r3, #4
 8002996:	f248 0180 	movw	r1, #32896	; 0x8080
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800299a:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 800299c:	e9cd 1302 	strd	r1, r3, [sp, #8]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a0:	a902      	add	r1, sp, #8
 80029a2:	f7ff f9b7 	bl	8001d14 <LL_GPIO_Init>
  * @note  ENABLE: Remap     (TX/PB6, RX/PB7)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_USART1(void)
{
  SET_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP | AFIO_MAPR_SWJ_CFG);
 80029a6:	4a14      	ldr	r2, [pc, #80]	; (80029f8 <MX_USART1_UART_Init+0xb8>)
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
  LL_USART_Init(USART1, &USART_InitStruct);
 80029a8:	a907      	add	r1, sp, #28
 80029aa:	6853      	ldr	r3, [r2, #4]
 80029ac:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80029b0:	f043 0304 	orr.w	r3, r3, #4
 80029b4:	6053      	str	r3, [r2, #4]
  USART_InitStruct.BaudRate = 921600;
 80029b6:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80029ba:	e9cd 3407 	strd	r3, r4, [sp, #28]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80029be:	230c      	movs	r3, #12
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80029c0:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80029c4:	e9cd 340b 	strd	r3, r4, [sp, #44]	; 0x2c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80029c8:	940d      	str	r4, [sp, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 80029ca:	4c0c      	ldr	r4, [pc, #48]	; (80029fc <MX_USART1_UART_Init+0xbc>)
 80029cc:	4620      	mov	r0, r4
 80029ce:	f7ff fb99 	bl	8002104 <LL_USART_Init>
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029d2:	6923      	ldr	r3, [r4, #16]
 80029d4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80029d8:	6123      	str	r3, [r4, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80029da:	6963      	ldr	r3, [r4, #20]
 80029dc:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80029e0:	6163      	str	r3, [r4, #20]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80029e2:	68e3      	ldr	r3, [r4, #12]
 80029e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80029e8:	60e3      	str	r3, [r4, #12]
  LL_USART_ConfigAsyncMode(USART1);
  LL_USART_Enable(USART1);

}
 80029ea:	b00f      	add	sp, #60	; 0x3c
 80029ec:	bd30      	pop	{r4, r5, pc}
 80029ee:	bf00      	nop
 80029f0:	40021000 	.word	0x40021000
 80029f4:	40010c00 	.word	0x40010c00
 80029f8:	40010000 	.word	0x40010000
 80029fc:	40013800 	.word	0x40013800

08002a00 <coolant_get_state>:
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8002a00:	4b04      	ldr	r3, [pc, #16]	; (8002a14 <coolant_get_state+0x14>)
 8002a02:	68d8      	ldr	r0, [r3, #12]
 8002a04:	68db      	ldr	r3, [r3, #12]


// Returns current coolant output state. Overrides may alter it from programmed state.
uint8_t coolant_get_state()
{
  uint8_t cl_state = COOLANT_STATE_DISABLE;
 8002a06:	f3c0 3040 	ubfx	r0, r0, #13, #1
  if (bit_istrue(GPIO_ReadOutputData(COOL_FLOOD_GPIO_Port),COOL_FLOOD_Pin))
  {
    cl_state |= COOLANT_STATE_FLOOD;
  }
  #ifdef ENABLE_M7
  if (bit_istrue(GPIO_ReadOutputData(COOL_MIST_GPIO_Port),COOL_MIST_Pin))
 8002a0a:	045b      	lsls	r3, r3, #17
  {
    cl_state |= COOLANT_STATE_MIST;
 8002a0c:	bf48      	it	mi
 8002a0e:	f040 0002 	orrmi.w	r0, r0, #2
    }
  #endif
#endif

  return(cl_state);
}
 8002a12:	4770      	bx	lr
 8002a14:	40011000 	.word	0x40011000

08002a18 <coolant_stop>:


// Directly called by coolant_init(), coolant_set_state(), and mc_reset(), which can be at
// an interrupt-level. No report flag set, but only called by routines that don't need it.
void coolant_stop()
{
 8002a18:	b510      	push	{r4, lr}
#ifdef STM32
	#ifdef INVERT_COOLANT_FLOOD_PIN
		GPIO_SetBits(COOL_FLOOD_GPIO_Port,COOL_FLOOD_Pin);
	#else
		GPIO_ResetBits(COOL_FLOOD_GPIO_Port,COOL_FLOOD_Pin);
 8002a1a:	4c06      	ldr	r4, [pc, #24]	; (8002a34 <coolant_stop+0x1c>)
 8002a1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a20:	4620      	mov	r0, r4
 8002a22:	f005 f859 	bl	8007ad8 <GPIO_ResetBits>
#endif
#ifdef ENABLE_M7
  #ifdef INVERT_COOLANT_MIST_PIN
    GPIO_SetBits(COOL_MIST_GPIO_Port, COOL_MIST_Pin);
  #else
    GPIO_ResetBits(COOL_MIST_GPIO_Port, COOL_MIST_Pin);
 8002a26:	4620      	mov	r0, r4
    #else
      COOLANT_MIST_PORT &= ~(1 << COOLANT_MIST_BIT);
    #endif
  #endif
#endif
}
 8002a28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    GPIO_ResetBits(COOL_MIST_GPIO_Port, COOL_MIST_Pin);
 8002a2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a30:	f005 b852 	b.w	8007ad8 <GPIO_ResetBits>
 8002a34:	40011000 	.word	0x40011000

08002a38 <coolant_init>:
  coolant_stop();
 8002a38:	f7ff bfee 	b.w	8002a18 <coolant_stop>

08002a3c <coolant_set_state>:
// Main program only. Immediately sets flood coolant running state and also mist coolant, 
// if enabled. Also sets a flag to report an update to a coolant state.
// Called by coolant toggle override, parking restore, parking retract, sleep mode, g-code
// parser program end, and g-code parser coolant_sync().
void coolant_set_state(uint8_t mode)
{
 8002a3c:	b538      	push	{r3, r4, r5, lr}
  if (sys.abort) { return; } // Block during abort.  
 8002a3e:	4d0c      	ldr	r5, [pc, #48]	; (8002a70 <coolant_set_state+0x34>)
{
 8002a40:	4604      	mov	r4, r0
  if (sys.abort) { return; } // Block during abort.  
 8002a42:	786b      	ldrb	r3, [r5, #1]
 8002a44:	b923      	cbnz	r3, 8002a50 <coolant_set_state+0x14>

#ifdef STM32

  if (mode == COOLANT_DISABLE)
 8002a46:	b920      	cbnz	r0, 8002a52 <coolant_set_state+0x16>
  {
    coolant_stop();
 8002a48:	f7ff ffe6 	bl	8002a18 <coolant_stop>
      }
    #endif
  
  }
#endif
  sys.report_ovr_counter = 0; // Set to report change immediately
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	732b      	strb	r3, [r5, #12]
}
 8002a50:	bd38      	pop	{r3, r4, r5, pc}
    if (mode & COOLANT_FLOOD_ENABLE)
 8002a52:	0642      	lsls	r2, r0, #25
 8002a54:	d504      	bpl.n	8002a60 <coolant_set_state+0x24>
        GPIO_SetBits(COOL_FLOOD_GPIO_Port,COOL_FLOOD_Pin);
 8002a56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a5a:	4806      	ldr	r0, [pc, #24]	; (8002a74 <coolant_set_state+0x38>)
 8002a5c:	f005 f83f 	bl	8007ade <GPIO_SetBits>
      if (mode & COOLANT_MIST_ENABLE)
 8002a60:	0623      	lsls	r3, r4, #24
 8002a62:	d5f3      	bpl.n	8002a4c <coolant_set_state+0x10>
          GPIO_SetBits(COOL_MIST_GPIO_Port, COOL_MIST_Pin);
 8002a64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a68:	4802      	ldr	r0, [pc, #8]	; (8002a74 <coolant_set_state+0x38>)
 8002a6a:	f005 f838 	bl	8007ade <GPIO_SetBits>
 8002a6e:	e7ed      	b.n	8002a4c <coolant_set_state+0x10>
 8002a70:	20000104 	.word	0x20000104
 8002a74:	40011000 	.word	0x40011000

08002a78 <coolant_sync>:


// G-code parser entry-point for setting coolant state. Forces a planner buffer sync and bails 
// if an abort or check-mode is active.
void coolant_sync(uint8_t mode)
{
 8002a78:	b510      	push	{r4, lr}
  if (sys.state == STATE_CHECK_MODE) { return; }
 8002a7a:	4b06      	ldr	r3, [pc, #24]	; (8002a94 <coolant_sync+0x1c>)
{
 8002a7c:	4604      	mov	r4, r0
  if (sys.state == STATE_CHECK_MODE) { return; }
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d006      	beq.n	8002a92 <coolant_sync+0x1a>
  protocol_buffer_synchronize(); // Ensure coolant turns on when specified in program.
 8002a84:	f002 fea4 	bl	80057d0 <protocol_buffer_synchronize>
  coolant_set_state(mode);
 8002a88:	4620      	mov	r0, r4
}
 8002a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  coolant_set_state(mode);
 8002a8e:	f7ff bfd5 	b.w	8002a3c <coolant_set_state>
}
 8002a92:	bd10      	pop	{r4, pc}
 8002a94:	20000104 	.word	0x20000104

08002a98 <eeprom_flush>:
#endif


#ifdef STM32
void eeprom_flush()
{
 8002a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
#endif

  while (nSize > 0)
  {
    if (*pBuffer != 0xffff)
 8002a9c:	f64f 77ff 	movw	r7, #65535	; 0xffff
  HAL_FLASH_Unlock();
 8002aa0:	f7fe fc82 	bl	80013a8 <HAL_FLASH_Unlock>
  FLASH_PageErase(EEPROM_START_ADDRESS);
 8002aa4:	4814      	ldr	r0, [pc, #80]	; (8002af8 <eeprom_flush+0x60>)
 8002aa6:	f7fe fd15 	bl	80014d4 <FLASH_PageErase>
  FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); //-- !!
 8002aaa:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002aae:	f7fe fc97 	bl	80013e0 <FLASH_WaitForLastOperation>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002ab2:	4a12      	ldr	r2, [pc, #72]	; (8002afc <eeprom_flush+0x64>)
  uint16_t *pBuffer = (uint16_t *)EE_Buffer;
 8002ab4:	4d12      	ldr	r5, [pc, #72]	; (8002b00 <eeprom_flush+0x68>)
  CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002ab6:	6913      	ldr	r3, [r2, #16]
  uint32_t nAddress = EEPROM_START_ADDRESS;
 8002ab8:	4c0f      	ldr	r4, [pc, #60]	; (8002af8 <eeprom_flush+0x60>)
  CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002aba:	f023 0302 	bic.w	r3, r3, #2
  while (nSize > 0)
 8002abe:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8002b04 <eeprom_flush+0x6c>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002ac2:	6113      	str	r3, [r2, #16]
    if (*pBuffer != 0xffff)
 8002ac4:	462e      	mov	r6, r5
 8002ac6:	f836 2b02 	ldrh.w	r2, [r6], #2
 8002aca:	42ba      	cmp	r2, r7
 8002acc:	d004      	beq.n	8002ad8 <eeprom_flush+0x40>
    {
    	HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, nAddress, *pBuffer++);
 8002ace:	2300      	movs	r3, #0
 8002ad0:	4621      	mov	r1, r4
 8002ad2:	2001      	movs	r0, #1
 8002ad4:	f7fe fcae 	bl	8001434 <HAL_FLASH_Program>
    }
    else
    {
      pBuffer++;
    }
    if (*pBuffer != 0xffff)
 8002ad8:	8832      	ldrh	r2, [r6, #0]
 8002ada:	3504      	adds	r5, #4
 8002adc:	42ba      	cmp	r2, r7
 8002ade:	d004      	beq.n	8002aea <eeprom_flush+0x52>
    {
    	HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, nAddress+2, *pBuffer++);
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	2001      	movs	r0, #1
 8002ae4:	1ca1      	adds	r1, r4, #2
 8002ae6:	f7fe fca5 	bl	8001434 <HAL_FLASH_Program>
    else
    {
      pBuffer++;
    }
    nSize -= 4;
    nAddress += 4;
 8002aea:	3404      	adds	r4, #4
  while (nSize > 0)
 8002aec:	4544      	cmp	r4, r8
 8002aee:	d1e9      	bne.n	8002ac4 <eeprom_flush+0x2c>
  }

  HAL_FLASH_Lock();

}
 8002af0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_FLASH_Lock();
 8002af4:	f7fe bc6a 	b.w	80013cc <HAL_FLASH_Lock>
 8002af8:	0800fc00 	.word	0x0800fc00
 8002afc:	40022000 	.word	0x40022000
 8002b00:	2000013c 	.word	0x2000013c
 8002b04:	08010000 	.word	0x08010000

08002b08 <eeprom_init>:

void eeprom_init()
{
  uint16_t VarIdx = 0;
  uint8_t *pTmp = EE_Buffer;
 8002b08:	4a0b      	ldr	r2, [pc, #44]	; (8002b38 <eeprom_init+0x30>)
{
 8002b0a:	b410      	push	{r4}
 8002b0c:	4611      	mov	r1, r2
 8002b0e:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <eeprom_init+0x34>)

  for (VarIdx = 0; VarIdx < PAGE_SIZE; VarIdx++)
 8002b10:	480b      	ldr	r0, [pc, #44]	; (8002b40 <eeprom_init+0x38>)
  {
    *pTmp++ = (*(__IO uint8_t*)(EEPROM_START_ADDRESS + VarIdx));
 8002b12:	f813 4b01 	ldrb.w	r4, [r3], #1
  for (VarIdx = 0; VarIdx < PAGE_SIZE; VarIdx++)
 8002b16:	4283      	cmp	r3, r0
    *pTmp++ = (*(__IO uint8_t*)(EEPROM_START_ADDRESS + VarIdx));
 8002b18:	f802 4b01 	strb.w	r4, [r2], #1
  for (VarIdx = 0; VarIdx < PAGE_SIZE; VarIdx++)
 8002b1c:	d1f9      	bne.n	8002b12 <eeprom_init+0xa>
  }

  if (EE_Buffer[0] != SETTINGS_VERSION)
 8002b1e:	780b      	ldrb	r3, [r1, #0]
 8002b20:	2b0d      	cmp	r3, #13
 8002b22:	d006      	beq.n	8002b32 <eeprom_init+0x2a>
  {
    pTmp = EE_Buffer;

    for (VarIdx = 0; VarIdx < PAGE_SIZE; VarIdx++)
    {
      *pTmp++ = 0xFF;
 8002b24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b28:	21ff      	movs	r1, #255	; 0xff
 8002b2a:	4803      	ldr	r0, [pc, #12]	; (8002b38 <eeprom_init+0x30>)
    }
  }
}
 8002b2c:	bc10      	pop	{r4}
      *pTmp++ = 0xFF;
 8002b2e:	f005 b86d 	b.w	8007c0c <memset>
}
 8002b32:	bc10      	pop	{r4}
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	2000013c 	.word	0x2000013c
 8002b3c:	0800fc00 	.word	0x0800fc00
 8002b40:	08010000 	.word	0x08010000

08002b44 <eeprom_get_char>:
	do {} while( EECR & (1<<EEPE) ); // Wait for completion of previous write.
	EEAR = addr; // Set EEPROM address register.
	EECR = (1<<EERE); // Start EEPROM read operation.
	return EEDR; // Return the byte read from EEPROM.
#endif
}
 8002b44:	4b01      	ldr	r3, [pc, #4]	; (8002b4c <eeprom_get_char+0x8>)
 8002b46:	5c18      	ldrb	r0, [r3, r0]
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	2000013c 	.word	0x2000013c

08002b50 <eeprom_put_char>:
 *  \param  new_value  New EEPROM value.
 */
void eeprom_put_char( unsigned int addr, unsigned char new_value )
{
#ifdef STM32
  EE_Buffer[addr] = new_value;
 8002b50:	4b01      	ldr	r3, [pc, #4]	; (8002b58 <eeprom_put_char+0x8>)
 8002b52:	5419      	strb	r1, [r3, r0]
		}
	}
	
	sei(); // Restore interrupt flag state.
#endif
}
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	2000013c 	.word	0x2000013c

08002b5c <memcpy_to_eeprom_with_checksum>:

// Extensions added as part of Grbl 


void memcpy_to_eeprom_with_checksum(unsigned int destination, char *source, unsigned int size) {
  unsigned char checksum = 0;
 8002b5c:	2300      	movs	r3, #0
void memcpy_to_eeprom_with_checksum(unsigned int destination, char *source, unsigned int size) {
 8002b5e:	b4f0      	push	{r4, r5, r6, r7}
 8002b60:	4c0a      	ldr	r4, [pc, #40]	; (8002b8c <memcpy_to_eeprom_with_checksum+0x30>)
 8002b62:	188f      	adds	r7, r1, r2
 8002b64:	1825      	adds	r5, r4, r0
  for(; size > 0; size--) { 
 8002b66:	42b9      	cmp	r1, r7
 8002b68:	d104      	bne.n	8002b74 <memcpy_to_eeprom_with_checksum+0x18>
  EE_Buffer[addr] = new_value;
 8002b6a:	4404      	add	r4, r0
 8002b6c:	54a3      	strb	r3, [r4, r2]

#ifdef STM32
  eeprom_flush();
#endif

}
 8002b6e:	bcf0      	pop	{r4, r5, r6, r7}
  eeprom_flush();
 8002b70:	f7ff bf92 	b.w	8002a98 <eeprom_flush>
    checksum = (checksum << 1) || (checksum >> 7);
 8002b74:	b93b      	cbnz	r3, 8002b86 <memcpy_to_eeprom_with_checksum+0x2a>
 8002b76:	09db      	lsrs	r3, r3, #7
    checksum += *source;
 8002b78:	f811 6b01 	ldrb.w	r6, [r1], #1
 8002b7c:	4433      	add	r3, r6
 8002b7e:	b2db      	uxtb	r3, r3
  EE_Buffer[addr] = new_value;
 8002b80:	f805 6b01 	strb.w	r6, [r5], #1
  for(; size > 0; size--) { 
 8002b84:	e7ef      	b.n	8002b66 <memcpy_to_eeprom_with_checksum+0xa>
    checksum = (checksum << 1) || (checksum >> 7);
 8002b86:	2301      	movs	r3, #1
 8002b88:	e7f6      	b.n	8002b78 <memcpy_to_eeprom_with_checksum+0x1c>
 8002b8a:	bf00      	nop
 8002b8c:	2000013c 	.word	0x2000013c

08002b90 <memcpy_from_eeprom_with_checksum>:

int memcpy_from_eeprom_with_checksum(char *destination, unsigned int source, unsigned int size) {
  unsigned char data, checksum = 0;
  for(; size > 0; size--) { 
 8002b90:	4b0a      	ldr	r3, [pc, #40]	; (8002bbc <memcpy_from_eeprom_with_checksum+0x2c>)
int memcpy_from_eeprom_with_checksum(char *destination, unsigned int source, unsigned int size) {
 8002b92:	b510      	push	{r4, lr}
 8002b94:	4419      	add	r1, r3
  unsigned char data, checksum = 0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	4402      	add	r2, r0
  for(; size > 0; size--) { 
 8002b9a:	4290      	cmp	r0, r2
  return EE_Buffer[addr];
 8002b9c:	f811 4b01 	ldrb.w	r4, [r1], #1
  for(; size > 0; size--) { 
 8002ba0:	d103      	bne.n	8002baa <memcpy_from_eeprom_with_checksum+0x1a>
    checksum = (checksum << 1) || (checksum >> 7);
    checksum += data;    
    *(destination++) = data; 
  }
  return(checksum == eeprom_get_char(source));
}
 8002ba2:	1b1b      	subs	r3, r3, r4
 8002ba4:	4258      	negs	r0, r3
 8002ba6:	4158      	adcs	r0, r3
 8002ba8:	bd10      	pop	{r4, pc}
    checksum = (checksum << 1) || (checksum >> 7);
 8002baa:	b92b      	cbnz	r3, 8002bb8 <memcpy_from_eeprom_with_checksum+0x28>
 8002bac:	09db      	lsrs	r3, r3, #7
    checksum += data;    
 8002bae:	4423      	add	r3, r4
 8002bb0:	b2db      	uxtb	r3, r3
    *(destination++) = data; 
 8002bb2:	f800 4b01 	strb.w	r4, [r0], #1
  for(; size > 0; size--) { 
 8002bb6:	e7f0      	b.n	8002b9a <memcpy_from_eeprom_with_checksum+0xa>
    checksum = (checksum << 1) || (checksum >> 7);
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e7f8      	b.n	8002bae <memcpy_from_eeprom_with_checksum+0x1e>
 8002bbc:	2000013c 	.word	0x2000013c

08002bc0 <gc_init>:

#define FAIL(status) return(status);

void gc_init()
{
	memset(&gc_state, 0, sizeof(parser_state_t));
 8002bc0:	2100      	movs	r1, #0
{
 8002bc2:	b508      	push	{r3, lr}
	memset(&gc_state, 0, sizeof(parser_state_t));
 8002bc4:	2248      	movs	r2, #72	; 0x48
 8002bc6:	4807      	ldr	r0, [pc, #28]	; (8002be4 <gc_init+0x24>)
 8002bc8:	f005 f820 	bl	8007c0c <memset>

	// Load default G54 coordinate system.
	if (!(settings_read_coord_data(gc_state.modal.coord_select,
 8002bcc:	2000      	movs	r0, #0
 8002bce:	4906      	ldr	r1, [pc, #24]	; (8002be8 <gc_init+0x28>)
 8002bd0:	f003 fbef 	bl	80063b2 <settings_read_coord_data>
 8002bd4:	b920      	cbnz	r0, 8002be0 <gc_init+0x20>
			gc_state.coord_system)))
	{
		report_status_message(STATUS_SETTING_READ_FAIL);
	}
}
 8002bd6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		report_status_message(STATUS_SETTING_READ_FAIL);
 8002bda:	2007      	movs	r0, #7
 8002bdc:	f002 be50 	b.w	8005880 <report_status_message>
}
 8002be0:	bd08      	pop	{r3, pc}
 8002be2:	bf00      	nop
 8002be4:	20000588 	.word	0x20000588
 8002be8:	200005b4 	.word	0x200005b4

08002bec <gc_sync_position>:

// Sets g-code parser position in mm. Input in steps. Called by the system abort and hard
// limit pull-off routines.
void gc_sync_position()
{
	system_convert_array_steps_to_mpos(gc_state.position, sys_position);
 8002bec:	4901      	ldr	r1, [pc, #4]	; (8002bf4 <gc_sync_position+0x8>)
 8002bee:	4802      	ldr	r0, [pc, #8]	; (8002bf8 <gc_sync_position+0xc>)
 8002bf0:	f004 bcc8 	b.w	8007584 <system_convert_array_steps_to_mpos>
 8002bf4:	20000118 	.word	0x20000118
 8002bf8:	200005a8 	.word	0x200005a8
 8002bfc:	00000000 	.word	0x00000000

08002c00 <gc_execute_line>:
// characters and signed floating point values (no whitespace). Comments and block delete
// characters have been removed. In this function, all units and positions are converted and
// exported to grbl's internal functions in terms of (mm, mm/min) and absolute machine
// coordinates, respectively.
uint8_t gc_execute_line(char *line)
{
 8002c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	 updates these modes and commands as the block line is parser and will only be used and
	 executed after successful error-checking. The parser block struct also contains a block
	 values struct, word tracking variables, and a non-modal commands tracker for the new
	 block. This struct contains all of the necessary information to execute the block. */

	memset(&gc_block, 0, sizeof(parser_block_t)); // Initialize the parser block struct.
 8002c04:	224c      	movs	r2, #76	; 0x4c
{
 8002c06:	4605      	mov	r5, r0
	memset(&gc_block, 0, sizeof(parser_block_t)); // Initialize the parser block struct.
 8002c08:	2100      	movs	r1, #0
 8002c0a:	489b      	ldr	r0, [pc, #620]	; (8002e78 <gc_execute_line+0x278>)
{
 8002c0c:	b099      	sub	sp, #100	; 0x64
	memset(&gc_block, 0, sizeof(parser_block_t)); // Initialize the parser block struct.
 8002c0e:	f004 fffd 	bl	8007c0c <memset>
	memcpy(&gc_block.modal, &gc_state.modal, sizeof(gc_modal_t)); // Copy current modes
 8002c12:	4b9a      	ldr	r3, [pc, #616]	; (8002e7c <gc_execute_line+0x27c>)
 8002c14:	4a9a      	ldr	r2, [pc, #616]	; (8002e80 <gc_execute_line+0x280>)
 8002c16:	461e      	mov	r6, r3
 8002c18:	f103 0708 	add.w	r7, r3, #8
 8002c1c:	461c      	mov	r4, r3
 8002c1e:	cc03      	ldmia	r4!, {r0, r1}
 8002c20:	42bc      	cmp	r4, r7
 8002c22:	6010      	str	r0, [r2, #0]
 8002c24:	6051      	str	r1, [r2, #4]
 8002c26:	4623      	mov	r3, r4
 8002c28:	f102 0208 	add.w	r2, r2, #8
 8002c2c:	d1f6      	bne.n	8002c1c <gc_execute_line+0x1c>
 8002c2e:	6820      	ldr	r0, [r4, #0]
 8002c30:	f04f 0a00 	mov.w	sl, #0
 8002c34:	6010      	str	r0, [r2, #0]
 8002c36:	79a3      	ldrb	r3, [r4, #6]
 8002c38:	88a1      	ldrh	r1, [r4, #4]
 8002c3a:	7193      	strb	r3, [r2, #6]
 8002c3c:	8091      	strh	r1, [r2, #4]
	uint32_t value_words = 0; // Tracks value words.

	uint8_t gc_parser_flags = GC_PARSER_NONE;

	// Determine if the line is a jogging motion or a normal g-code block.
	if (line[0] == '$')
 8002c3e:	782b      	ldrb	r3, [r5, #0]
				word_bit = WORD_Y;
				gc_block.values.xyz[Y_AXIS] = value;
				axis_words |= (1 << Y_AXIS);
				break;
			case 'Z':
				word_bit = WORD_Z;
 8002c40:	2400      	movs	r4, #0
	if (line[0] == '$')
 8002c42:	2b24      	cmp	r3, #36	; 0x24
		gc_block.modal.motion = MOTION_MODE_LINEAR;
 8002c44:	bf05      	ittet	eq
 8002c46:	2301      	moveq	r3, #1
 8002c48:	4a8b      	ldreq	r2, [pc, #556]	; (8002e78 <gc_execute_line+0x278>)
		char_counter = 0;
 8002c4a:	4653      	movne	r3, sl
		gc_block.modal.motion = MOTION_MODE_LINEAR;
 8002c4c:	7053      	strbeq	r3, [r2, #1]
		gc_block.modal.feed_rate = FEED_RATE_MODE_UNITS_PER_MIN;
 8002c4e:	bf02      	ittt	eq
 8002c50:	f882 a002 	strbeq.w	sl, [r2, #2]
		gc_parser_flags |= GC_PARSER_JOG_MOTION;
 8002c54:	469a      	moveq	sl, r3
		char_counter = 3;
 8002c56:	2303      	moveq	r3, #3
				word_bit = WORD_Z;
 8002c58:	4627      	mov	r7, r4
 8002c5a:	46a3      	mov	fp, r4
 8002c5c:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 8002c60:	9409      	str	r4, [sp, #36]	; 0x24
 8002c62:	940b      	str	r4, [sp, #44]	; 0x2c
	while (line[char_counter] != 0)
 8002c64:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 8002c68:	5cea      	ldrb	r2, [r5, r3]
 8002c6a:	9207      	str	r2, [sp, #28]
 8002c6c:	2a00      	cmp	r2, #0
 8002c6e:	d133      	bne.n	8002cd8 <gc_execute_line+0xd8>
	 */

	// [0. Non-specific/common error-checks and miscellaneous setup]:
	// Determine implicit axis command conditions. Axis words have been passed, but no explicit axis
	// command has been sent. If so, set axis command to current motion mode.
	if (axis_words)
 8002c70:	b127      	cbz	r7, 8002c7c <gc_execute_line+0x7c>
	{
		if (!axis_command)
		{
			axis_command = AXIS_COMMAND_MOTION_MODE;
 8002c72:	f1bb 0f00 	cmp.w	fp, #0
 8002c76:	bf08      	it	eq
 8002c78:	f04f 0b02 	moveq.w	fp, #2
		} // Assign implicit motion-mode
	}

	// Check for valid line number N value.
	if (bit_istrue(value_words, bit(WORD_N)))
 8002c7c:	06a0      	lsls	r0, r4, #26
 8002c7e:	d505      	bpl.n	8002c8c <gc_execute_line+0x8c>
	{
		// Line number value cannot be less than zero (done) or greater than max line number.
		if (gc_block.values.n > MAX_LINE_NUMBER)
 8002c80:	4b7d      	ldr	r3, [pc, #500]	; (8002e78 <gc_execute_line+0x278>)
 8002c82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c84:	4b7f      	ldr	r3, [pc, #508]	; (8002e84 <gc_execute_line+0x284>)
 8002c86:	429a      	cmp	r2, r3
 8002c88:	f300 87fb 	bgt.w	8003c82 <gc_execute_line+0x1082>
	// [1. Comments ]: MSG's NOT SUPPORTED. Comment handling performed by protocol.

	// [2. Set feed rate mode ]: G93 F word missing with G1,G2/3 active, implicitly or explicitly. Feed rate
	//   is not defined after switching to G94 from G93.
	// NOTE: For jogging, ignore prior feed rate mode. Enforce G94 and check for required F word.
	if (gc_parser_flags & GC_PARSER_JOG_MOTION)
 8002c8c:	f1ba 0f00 	cmp.w	sl, #0
 8002c90:	f000 8290 	beq.w	80031b4 <gc_execute_line+0x5b4>
	{
		if (bit_isfalse(value_words, bit(WORD_F)))
 8002c94:	07e1      	lsls	r1, r4, #31
 8002c96:	f140 829f 	bpl.w	80031d8 <gc_execute_line+0x5d8>
		{
			FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE);
		}
		if (gc_block.modal.units == UNITS_MODE_INCHES)
 8002c9a:	4d77      	ldr	r5, [pc, #476]	; (8002e78 <gc_execute_line+0x278>)
			// - In units per mm mode: If F word passed, ensure value is in mm/min, otherwise push last state value.
			if (gc_state.modal.feed_rate == FEED_RATE_MODE_UNITS_PER_MIN)
			{ // Last state is also G94
				if (bit_istrue(value_words, bit(WORD_F)))
				{
					if (gc_block.modal.units == UNITS_MODE_INCHES)
 8002c9c:	78eb      	ldrb	r3, [r5, #3]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d10a      	bne.n	8002cb8 <gc_execute_line+0xb8>
					{
						gc_block.values.f *= MM_PER_INCH;
 8002ca2:	6928      	ldr	r0, [r5, #16]
 8002ca4:	f7fd fbb8 	bl	8000418 <__aeabi_f2d>
 8002ca8:	a371      	add	r3, pc, #452	; (adr r3, 8002e70 <gc_execute_line+0x270>)
 8002caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cae:	f7fd fc0b 	bl	80004c8 <__aeabi_dmul>
 8002cb2:	f7fd ff01 	bl	8000ab8 <__aeabi_d2f>
 8002cb6:	6128      	str	r0, [r5, #16]
		}
	}
	// bit_false(value_words,bit(WORD_F)); // NOTE: Single-meaning value word. Set at end of error-checking.

	// [4. Set spindle speed ]: S is negative (done.)
	if (bit_isfalse(value_words, bit(WORD_S)))
 8002cb8:	f414 7f80 	tst.w	r4, #256	; 0x100
	{
		gc_block.values.s = gc_state.spindle_speed;
 8002cbc:	bf08      	it	eq
 8002cbe:	6933      	ldreq	r3, [r6, #16]
 8002cc0:	4d6d      	ldr	r5, [pc, #436]	; (8002e78 <gc_execute_line+0x278>)
 8002cc2:	bf08      	it	eq
 8002cc4:	632b      	streq	r3, [r5, #48]	; 0x30
		}
	}
#endif

	// [10. Dwell ]: P value missing. P is negative (done.) NOTE: See below.
	if (gc_block.non_modal_command == NON_MODAL_DWELL)
 8002cc6:	782b      	ldrb	r3, [r5, #0]
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	f040 8293 	bne.w	80031f4 <gc_execute_line+0x5f4>
	{
		if (bit_isfalse(value_words, bit(WORD_P)))
 8002cce:	0660      	lsls	r0, r4, #25
 8002cd0:	f100 828e 	bmi.w	80031f0 <gc_execute_line+0x5f0>

	if (gc_block.modal.digital)
	{
		if (bit_isfalse(value_words, bit(WORD_P)))
		{
			FAIL(STATUS_GCODE_VALUE_WORD_MISSING);
 8002cd4:	231c      	movs	r3, #28
 8002cd6:	e12b      	b.n	8002f30 <gc_execute_line+0x330>
		if ((letter < 'A') || (letter > 'Z'))
 8002cd8:	9a07      	ldr	r2, [sp, #28]
 8002cda:	3a41      	subs	r2, #65	; 0x41
 8002cdc:	2a19      	cmp	r2, #25
 8002cde:	f200 87be 	bhi.w	8003c5e <gc_execute_line+0x105e>
		char_counter++;
 8002ce2:	3301      	adds	r3, #1
		if (!read_float(line, &char_counter, &value))
 8002ce4:	4628      	mov	r0, r5
 8002ce6:	aa11      	add	r2, sp, #68	; 0x44
 8002ce8:	f10d 0143 	add.w	r1, sp, #67	; 0x43
		char_counter++;
 8002cec:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (!read_float(line, &char_counter, &value))
 8002cf0:	f001 fc62 	bl	80045b8 <read_float>
 8002cf4:	2800      	cmp	r0, #0
 8002cf6:	f000 87b5 	beq.w	8003c64 <gc_execute_line+0x1064>
		int_value = trunc(value);
 8002cfa:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8002cfe:	4640      	mov	r0, r8
 8002d00:	f7fd fb8a 	bl	8000418 <__aeabi_f2d>
 8002d04:	f005 fd92 	bl	800882c <trunc>
 8002d08:	f7fd feb6 	bl	8000a78 <__aeabi_d2uiz>
 8002d0c:	fa5f f980 	uxtb.w	r9, r0
		mantissa = round(100 * (value - int_value)); // Compute mantissa for Gxx.x commands.
 8002d10:	4648      	mov	r0, r9
 8002d12:	f7fd ffdb 	bl	8000ccc <__aeabi_i2f>
 8002d16:	4601      	mov	r1, r0
 8002d18:	4640      	mov	r0, r8
 8002d1a:	f7fd ff21 	bl	8000b60 <__aeabi_fsub>
 8002d1e:	495a      	ldr	r1, [pc, #360]	; (8002e88 <gc_execute_line+0x288>)
 8002d20:	f7fe f828 	bl	8000d74 <__aeabi_fmul>
 8002d24:	f7fd fb78 	bl	8000418 <__aeabi_f2d>
 8002d28:	f005 fd38 	bl	800879c <round>
 8002d2c:	f7fd fea4 	bl	8000a78 <__aeabi_d2uiz>
		switch (letter)
 8002d30:	9b07      	ldr	r3, [sp, #28]
		mantissa = round(100 * (value - int_value)); // Compute mantissa for Gxx.x commands.
 8002d32:	b281      	uxth	r1, r0
		switch (letter)
 8002d34:	2b47      	cmp	r3, #71	; 0x47
 8002d36:	d020      	beq.n	8002d7a <gc_execute_line+0x17a>
 8002d38:	2b4d      	cmp	r3, #77	; 0x4d
 8002d3a:	f000 8141 	beq.w	8002fc0 <gc_execute_line+0x3c0>
			switch (letter)
 8002d3e:	9b07      	ldr	r3, [sp, #28]
 8002d40:	f1a3 0045 	sub.w	r0, r3, #69	; 0x45
 8002d44:	2815      	cmp	r0, #21
 8002d46:	f200 8091 	bhi.w	8002e6c <gc_execute_line+0x26c>
 8002d4a:	e8df f010 	tbh	[pc, r0, lsl #1]
 8002d4e:	01b3      	.short	0x01b3
 8002d50:	008f01cd 	.word	0x008f01cd
 8002d54:	01d2008f 	.word	0x01d2008f
 8002d58:	01e401db 	.word	0x01e401db
 8002d5c:	008f01ed 	.word	0x008f01ed
 8002d60:	008f01f2 	.word	0x008f01f2
 8002d64:	01fe01f9 	.word	0x01fe01f9
 8002d68:	02080203 	.word	0x02080203
 8002d6c:	008f020d 	.word	0x008f020d
 8002d70:	008f008f 	.word	0x008f008f
 8002d74:	02200219 	.word	0x02200219
 8002d78:	0227      	.short	0x0227
			switch (int_value)
 8002d7a:	f1b9 0f3d 	cmp.w	r9, #61	; 0x3d
 8002d7e:	f200 8087 	bhi.w	8002e90 <gc_execute_line+0x290>
 8002d82:	f1b9 0f25 	cmp.w	r9, #37	; 0x25
 8002d86:	d826      	bhi.n	8002dd6 <gc_execute_line+0x1d6>
 8002d88:	f1b9 0f1e 	cmp.w	r9, #30
 8002d8c:	d86e      	bhi.n	8002e6c <gc_execute_line+0x26c>
 8002d8e:	f1b9 0f09 	cmp.w	r9, #9
 8002d92:	d857      	bhi.n	8002e44 <gc_execute_line+0x244>
 8002d94:	f1b9 0f03 	cmp.w	r9, #3
 8002d98:	d865      	bhi.n	8002e66 <gc_execute_line+0x266>
				if (axis_command)
 8002d9a:	f1bb 0f00 	cmp.w	fp, #0
 8002d9e:	f040 8764 	bne.w	8003c6a <gc_execute_line+0x106a>
				axis_command = AXIS_COMMAND_MOTION_MODE;
 8002da2:	f04f 0b02 	mov.w	fp, #2
				gc_block.modal.motion = int_value;
 8002da6:	4a34      	ldr	r2, [pc, #208]	; (8002e78 <gc_execute_line+0x278>)
				if (int_value == 38)
 8002da8:	f1b9 0f26 	cmp.w	r9, #38	; 0x26
				gc_block.modal.motion = int_value;
 8002dac:	f882 9001 	strb.w	r9, [r2, #1]
				if (int_value == 38)
 8002db0:	f040 8100 	bne.w	8002fb4 <gc_execute_line+0x3b4>
					if (!((mantissa == 20) || (mantissa == 30) || (mantissa == 40)
 8002db4:	f1a1 0314 	sub.w	r3, r1, #20
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	2b1e      	cmp	r3, #30
 8002dbc:	d856      	bhi.n	8002e6c <gc_execute_line+0x26c>
 8002dbe:	4833      	ldr	r0, [pc, #204]	; (8002e8c <gc_execute_line+0x28c>)
 8002dc0:	fa20 f303 	lsr.w	r3, r0, r3
 8002dc4:	07d8      	lsls	r0, r3, #31
 8002dc6:	d551      	bpl.n	8002e6c <gc_execute_line+0x26c>
					gc_block.modal.motion += (mantissa / 10) + 100;
 8002dc8:	200a      	movs	r0, #10
 8002dca:	fbb1 f1f0 	udiv	r1, r1, r0
 8002dce:	3976      	subs	r1, #118	; 0x76
				word_bit = MODAL_GROUP_G1;
 8002dd0:	2301      	movs	r3, #1
					gc_block.modal.motion += (mantissa / 10) + 100;
 8002dd2:	7051      	strb	r1, [r2, #1]
					mantissa = 0; // Set to zero to indicate valid non-integer G command.
 8002dd4:	e09c      	b.n	8002f10 <gc_execute_line+0x310>
 8002dd6:	f1a9 0226 	sub.w	r2, r9, #38	; 0x26
 8002dda:	2a17      	cmp	r2, #23
 8002ddc:	d846      	bhi.n	8002e6c <gc_execute_line+0x26c>
 8002dde:	a301      	add	r3, pc, #4	; (adr r3, 8002de4 <gc_execute_line+0x1e4>)
 8002de0:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002de4:	08002d9b 	.word	0x08002d9b
 8002de8:	08002e6d 	.word	0x08002e6d
 8002dec:	08002fad 	.word	0x08002fad
 8002df0:	08002e6d 	.word	0x08002e6d
 8002df4:	08002e6d 	.word	0x08002e6d
 8002df8:	08002f6d 	.word	0x08002f6d
 8002dfc:	08002e6d 	.word	0x08002e6d
 8002e00:	08002e6d 	.word	0x08002e6d
 8002e04:	08002e6d 	.word	0x08002e6d
 8002e08:	08002e6d 	.word	0x08002e6d
 8002e0c:	08002e6d 	.word	0x08002e6d
 8002e10:	08002f6d 	.word	0x08002f6d
 8002e14:	08002e6d 	.word	0x08002e6d
 8002e18:	08002e6d 	.word	0x08002e6d
 8002e1c:	08002e6d 	.word	0x08002e6d
 8002e20:	08002eef 	.word	0x08002eef
 8002e24:	08002f97 	.word	0x08002f97
 8002e28:	08002f97 	.word	0x08002f97
 8002e2c:	08002f97 	.word	0x08002f97
 8002e30:	08002f97 	.word	0x08002f97
 8002e34:	08002f97 	.word	0x08002f97
 8002e38:	08002f97 	.word	0x08002f97
 8002e3c:	08002e6d 	.word	0x08002e6d
 8002e40:	08002fa3 	.word	0x08002fa3
 8002e44:	f1a9 020a 	sub.w	r2, r9, #10
 8002e48:	2a14      	cmp	r2, #20
 8002e4a:	d80f      	bhi.n	8002e6c <gc_execute_line+0x26c>
 8002e4c:	e8df f002 	tbb	[pc, r2]
 8002e50:	0e0e0e48 	.word	0x0e0e0e48
 8002e54:	680e0e0e 	.word	0x680e0e0e
 8002e58:	88886868 	.word	0x88886868
 8002e5c:	0e0e0e0e 	.word	0x0e0e0e0e
 8002e60:	0e480e0e 	.word	0x0e480e0e
 8002e64:	48          	.byte	0x48
 8002e65:	00          	.byte	0x00
 8002e66:	f1b9 0f04 	cmp.w	r9, #4
 8002e6a:	d040      	beq.n	8002eee <gc_execute_line+0x2ee>
				FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND);
 8002e6c:	2314      	movs	r3, #20
 8002e6e:	e05f      	b.n	8002f30 <gc_execute_line+0x330>
 8002e70:	66666666 	.word	0x66666666
 8002e74:	40396666 	.word	0x40396666
 8002e78:	2000053c 	.word	0x2000053c
 8002e7c:	20000588 	.word	0x20000588
 8002e80:	2000053d 	.word	0x2000053d
 8002e84:	00989680 	.word	0x00989680
 8002e88:	42c80000 	.word	0x42c80000
 8002e8c:	40100401 	.word	0x40100401
 8002e90:	f1a9 0250 	sub.w	r2, r9, #80	; 0x50
 8002e94:	b2d0      	uxtb	r0, r2
 8002e96:	280e      	cmp	r0, #14
 8002e98:	d8e8      	bhi.n	8002e6c <gc_execute_line+0x26c>
 8002e9a:	2a0e      	cmp	r2, #14
 8002e9c:	d8e6      	bhi.n	8002e6c <gc_execute_line+0x26c>
 8002e9e:	a301      	add	r3, pc, #4	; (adr r3, 8002ea4 <gc_execute_line+0x2a4>)
 8002ea0:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002ea4:	08002da7 	.word	0x08002da7
 8002ea8:	08002e6d 	.word	0x08002e6d
 8002eac:	08002e6d 	.word	0x08002e6d
 8002eb0:	08002e6d 	.word	0x08002e6d
 8002eb4:	08002e6d 	.word	0x08002e6d
 8002eb8:	08002e6d 	.word	0x08002e6d
 8002ebc:	08002e6d 	.word	0x08002e6d
 8002ec0:	08002e6d 	.word	0x08002e6d
 8002ec4:	08002e6d 	.word	0x08002e6d
 8002ec8:	08002e6d 	.word	0x08002e6d
 8002ecc:	08002f39 	.word	0x08002f39
 8002ed0:	08002f39 	.word	0x08002f39
 8002ed4:	08002ee1 	.word	0x08002ee1
 8002ed8:	08002f55 	.word	0x08002f55
 8002edc:	08002f55 	.word	0x08002f55
				if (mantissa == 0)
 8002ee0:	b929      	cbnz	r1, 8002eee <gc_execute_line+0x2ee>
					if (axis_command)
 8002ee2:	f1bb 0f00 	cmp.w	fp, #0
 8002ee6:	f040 86c0 	bne.w	8003c6a <gc_execute_line+0x106a>
					axis_command = AXIS_COMMAND_NON_MODAL;
 8002eea:	f04f 0b01 	mov.w	fp, #1
				gc_block.non_modal_command = int_value;
 8002eee:	4aaf      	ldr	r2, [pc, #700]	; (80031ac <gc_execute_line+0x5ac>)
				if ((int_value == 28) || (int_value == 30) || (int_value == 92))
 8002ef0:	f009 00fd 	and.w	r0, r9, #253	; 0xfd
 8002ef4:	281c      	cmp	r0, #28
				gc_block.non_modal_command = int_value;
 8002ef6:	f882 9000 	strb.w	r9, [r2]
				if ((int_value == 28) || (int_value == 30) || (int_value == 92))
 8002efa:	d002      	beq.n	8002f02 <gc_execute_line+0x302>
 8002efc:	f1b9 0f5c 	cmp.w	r9, #92	; 0x5c
 8002f00:	d156      	bne.n	8002fb0 <gc_execute_line+0x3b0>
					if (!((mantissa == 0) || (mantissa == 10)))
 8002f02:	b109      	cbz	r1, 8002f08 <gc_execute_line+0x308>
 8002f04:	290a      	cmp	r1, #10
 8002f06:	d1b1      	bne.n	8002e6c <gc_execute_line+0x26c>
					gc_block.non_modal_command += mantissa;
 8002f08:	eb09 0301 	add.w	r3, r9, r1
 8002f0c:	7013      	strb	r3, [r2, #0]
				word_bit = MODAL_GROUP_G0;
 8002f0e:	2300      	movs	r3, #0
			if (bit_istrue(command_words, bit(word_bit)))
 8002f10:	2201      	movs	r2, #1
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f18:	4213      	tst	r3, r2
 8002f1a:	d04d      	beq.n	8002fb8 <gc_execute_line+0x3b8>
				FAIL(STATUS_GCODE_MODAL_GROUP_VIOLATION);
 8002f1c:	2315      	movs	r3, #21
 8002f1e:	e007      	b.n	8002f30 <gc_execute_line+0x330>
				gc_block.modal.plane_select = int_value - 17;
 8002f20:	4aa2      	ldr	r2, [pc, #648]	; (80031ac <gc_execute_line+0x5ac>)
 8002f22:	f1a9 0311 	sub.w	r3, r9, #17
 8002f26:	7153      	strb	r3, [r2, #5]
				word_bit = MODAL_GROUP_G2;
 8002f28:	2302      	movs	r3, #2
			if (mantissa > 0)
 8002f2a:	2900      	cmp	r1, #0
 8002f2c:	d0f0      	beq.n	8002f10 <gc_execute_line+0x310>
				FAIL(STATUS_GCODE_COMMAND_VALUE_NOT_INTEGER);
 8002f2e:	2317      	movs	r3, #23
#endif

	// TODO: % to denote start of program.

	return (STATUS_OK);
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	b019      	add	sp, #100	; 0x64
 8002f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (mantissa == 0)
 8002f38:	b929      	cbnz	r1, 8002f46 <gc_execute_line+0x346>
					gc_block.modal.distance = int_value - 90;
 8002f3a:	4a9c      	ldr	r2, [pc, #624]	; (80031ac <gc_execute_line+0x5ac>)
 8002f3c:	f1a9 035a 	sub.w	r3, r9, #90	; 0x5a
 8002f40:	7113      	strb	r3, [r2, #4]
					word_bit = MODAL_GROUP_G3;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e7e4      	b.n	8002f10 <gc_execute_line+0x310>
					if ((mantissa != 10) || (int_value == 90))
 8002f46:	290a      	cmp	r1, #10
 8002f48:	d190      	bne.n	8002e6c <gc_execute_line+0x26c>
 8002f4a:	f1b9 0f5a 	cmp.w	r9, #90	; 0x5a
 8002f4e:	d08d      	beq.n	8002e6c <gc_execute_line+0x26c>
					word_bit = MODAL_GROUP_G4;
 8002f50:	2304      	movs	r3, #4
 8002f52:	e7dd      	b.n	8002f10 <gc_execute_line+0x310>
				gc_block.modal.feed_rate = 94 - int_value;
 8002f54:	4a95      	ldr	r2, [pc, #596]	; (80031ac <gc_execute_line+0x5ac>)
 8002f56:	f1c9 035e 	rsb	r3, r9, #94	; 0x5e
 8002f5a:	7093      	strb	r3, [r2, #2]
				word_bit = MODAL_GROUP_G5;
 8002f5c:	2305      	movs	r3, #5
				break;
 8002f5e:	e7e4      	b.n	8002f2a <gc_execute_line+0x32a>
				gc_block.modal.units = 21 - int_value;
 8002f60:	4a92      	ldr	r2, [pc, #584]	; (80031ac <gc_execute_line+0x5ac>)
 8002f62:	f1c9 0315 	rsb	r3, r9, #21
 8002f66:	70d3      	strb	r3, [r2, #3]
				word_bit = MODAL_GROUP_G6;
 8002f68:	2306      	movs	r3, #6
				break;
 8002f6a:	e7de      	b.n	8002f2a <gc_execute_line+0x32a>
				if (axis_command)
 8002f6c:	f1bb 0f00 	cmp.w	fp, #0
 8002f70:	f040 867b 	bne.w	8003c6a <gc_execute_line+0x106a>
				if (int_value == 49)
 8002f74:	f1b9 0f31 	cmp.w	r9, #49	; 0x31
 8002f78:	d106      	bne.n	8002f88 <gc_execute_line+0x388>
					gc_block.modal.tool_length = TOOL_LENGTH_OFFSET_CANCEL;
 8002f7a:	4b8c      	ldr	r3, [pc, #560]	; (80031ac <gc_execute_line+0x5ac>)
 8002f7c:	f883 b006 	strb.w	fp, [r3, #6]
				word_bit = MODAL_GROUP_G8;
 8002f80:	2308      	movs	r3, #8
				axis_command = AXIS_COMMAND_TOOL_LENGTH_OFFSET;
 8002f82:	f04f 0b03 	mov.w	fp, #3
 8002f86:	e7c3      	b.n	8002f10 <gc_execute_line+0x310>
				else if (mantissa == 10)
 8002f88:	290a      	cmp	r1, #10
 8002f8a:	f47f af6f 	bne.w	8002e6c <gc_execute_line+0x26c>
					gc_block.modal.tool_length = TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC;
 8002f8e:	2201      	movs	r2, #1
 8002f90:	4b86      	ldr	r3, [pc, #536]	; (80031ac <gc_execute_line+0x5ac>)
 8002f92:	719a      	strb	r2, [r3, #6]
 8002f94:	e7f4      	b.n	8002f80 <gc_execute_line+0x380>
				gc_block.modal.coord_select = int_value - 54; // Shift to array indexing.
 8002f96:	4a85      	ldr	r2, [pc, #532]	; (80031ac <gc_execute_line+0x5ac>)
 8002f98:	f1a9 0336 	sub.w	r3, r9, #54	; 0x36
 8002f9c:	71d3      	strb	r3, [r2, #7]
				word_bit = MODAL_GROUP_G12;
 8002f9e:	2309      	movs	r3, #9
				break;
 8002fa0:	e7c3      	b.n	8002f2a <gc_execute_line+0x32a>
				if (mantissa != 0)
 8002fa2:	2900      	cmp	r1, #0
 8002fa4:	f47f af62 	bne.w	8002e6c <gc_execute_line+0x26c>
				word_bit = MODAL_GROUP_G13;
 8002fa8:	230a      	movs	r3, #10
 8002faa:	e7b1      	b.n	8002f10 <gc_execute_line+0x310>
 8002fac:	2307      	movs	r3, #7
 8002fae:	e7bc      	b.n	8002f2a <gc_execute_line+0x32a>
				word_bit = MODAL_GROUP_G0;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	e7ba      	b.n	8002f2a <gc_execute_line+0x32a>
				word_bit = MODAL_GROUP_G1;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e7b8      	b.n	8002f2a <gc_execute_line+0x32a>
			command_words |= bit(word_bit);
 8002fb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
			command_words |= bit(word_bit);
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	9209      	str	r2, [sp, #36]	; 0x24
			break;
 8002fbe:	e651      	b.n	8002c64 <gc_execute_line+0x64>
			if (mantissa > 0)
 8002fc0:	2900      	cmp	r1, #0
 8002fc2:	d1b4      	bne.n	8002f2e <gc_execute_line+0x32e>
			switch (int_value)
 8002fc4:	f1b9 0f43 	cmp.w	r9, #67	; 0x43
 8002fc8:	d845      	bhi.n	8003056 <gc_execute_line+0x456>
 8002fca:	f1b9 0f3d 	cmp.w	r9, #61	; 0x3d
 8002fce:	d810      	bhi.n	8002ff2 <gc_execute_line+0x3f2>
 8002fd0:	f1b9 0f09 	cmp.w	r9, #9
 8002fd4:	d837      	bhi.n	8003046 <gc_execute_line+0x446>
 8002fd6:	f1b9 0f06 	cmp.w	r9, #6
 8002fda:	d84c      	bhi.n	8003076 <gc_execute_line+0x476>
 8002fdc:	f1b9 0f02 	cmp.w	r9, #2
 8002fe0:	d81c      	bhi.n	800301c <gc_execute_line+0x41c>
				switch (int_value)
 8002fe2:	f1b9 0f00 	cmp.w	r9, #0
 8002fe6:	d03e      	beq.n	8003066 <gc_execute_line+0x466>
 8002fe8:	f1b9 0f01 	cmp.w	r9, #1
 8002fec:	d12f      	bne.n	800304e <gc_execute_line+0x44e>
 8002fee:	230b      	movs	r3, #11
 8002ff0:	e022      	b.n	8003038 <gc_execute_line+0x438>
 8002ff2:	f1a9 033e 	sub.w	r3, r9, #62	; 0x3e
 8002ff6:	2b05      	cmp	r3, #5
 8002ff8:	f63f af38 	bhi.w	8002e6c <gc_execute_line+0x26c>
 8002ffc:	a201      	add	r2, pc, #4	; (adr r2, 8003004 <gc_execute_line+0x404>)
 8002ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003002:	bf00      	nop
 8003004:	08003095 	.word	0x08003095
 8003008:	0800309f 	.word	0x0800309f
 800300c:	08002e6d 	.word	0x08002e6d
 8003010:	08002e6d 	.word	0x08002e6d
 8003014:	080030a5 	.word	0x080030a5
 8003018:	080030ad 	.word	0x080030ad
 800301c:	f1b9 0f06 	cmp.w	r9, #6
 8003020:	f43f af24 	beq.w	8002e6c <gc_execute_line+0x26c>
				switch (int_value)
 8003024:	f1b9 0f04 	cmp.w	r9, #4
 8003028:	4a60      	ldr	r2, [pc, #384]	; (80031ac <gc_execute_line+0x5ac>)
 800302a:	d020      	beq.n	800306e <gc_execute_line+0x46e>
 800302c:	f1b9 0f05 	cmp.w	r9, #5
 8003030:	d01f      	beq.n	8003072 <gc_execute_line+0x472>
					gc_block.modal.spindle = SPINDLE_ENABLE_CW;
 8003032:	2310      	movs	r3, #16
					gc_block.modal.spindle = SPINDLE_DISABLE;
 8003034:	7293      	strb	r3, [r2, #10]
				word_bit = MODAL_GROUP_M7;
 8003036:	230c      	movs	r3, #12
			if (bit_istrue(command_words, bit(word_bit)))
 8003038:	2201      	movs	r2, #1
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003040:	4213      	tst	r3, r2
 8003042:	d0ba      	beq.n	8002fba <gc_execute_line+0x3ba>
 8003044:	e76a      	b.n	8002f1c <gc_execute_line+0x31c>
 8003046:	f1b9 0f1e 	cmp.w	r9, #30
 800304a:	f47f af0f 	bne.w	8002e6c <gc_execute_line+0x26c>
					gc_block.modal.program_flow = int_value; // Program end and reset
 800304e:	4a57      	ldr	r2, [pc, #348]	; (80031ac <gc_execute_line+0x5ac>)
 8003050:	f882 9008 	strb.w	r9, [r2, #8]
 8003054:	e7cb      	b.n	8002fee <gc_execute_line+0x3ee>
 8003056:	f1b9 0f64 	cmp.w	r9, #100	; 0x64
 800305a:	f47f af07 	bne.w	8002e6c <gc_execute_line+0x26c>
				gc_block.modal.accel_scaling = ACCEL_SCALING;
 800305e:	2201      	movs	r2, #1
 8003060:	4b52      	ldr	r3, [pc, #328]	; (80031ac <gc_execute_line+0x5ac>)
 8003062:	73da      	strb	r2, [r3, #15]
 8003064:	e019      	b.n	800309a <gc_execute_line+0x49a>
					gc_block.modal.program_flow = PROGRAM_FLOW_PAUSED;
 8003066:	2203      	movs	r2, #3
 8003068:	4b50      	ldr	r3, [pc, #320]	; (80031ac <gc_execute_line+0x5ac>)
 800306a:	721a      	strb	r2, [r3, #8]
					break; // Program pause
 800306c:	e7bf      	b.n	8002fee <gc_execute_line+0x3ee>
					gc_block.modal.spindle = SPINDLE_ENABLE_CCW;
 800306e:	2320      	movs	r3, #32
 8003070:	e7e0      	b.n	8003034 <gc_execute_line+0x434>
					gc_block.modal.spindle = SPINDLE_DISABLE;
 8003072:	2300      	movs	r3, #0
 8003074:	e7de      	b.n	8003034 <gc_execute_line+0x434>
				switch (int_value)
 8003076:	f1b9 0f08 	cmp.w	r9, #8
 800307a:	4a4c      	ldr	r2, [pc, #304]	; (80031ac <gc_execute_line+0x5ac>)
 800307c:	d006      	beq.n	800308c <gc_execute_line+0x48c>
 800307e:	f1b9 0f09 	cmp.w	r9, #9
 8003082:	d005      	beq.n	8003090 <gc_execute_line+0x490>
					gc_block.modal.coolant = COOLANT_MIST_ENABLE;
 8003084:	2380      	movs	r3, #128	; 0x80
					gc_block.modal.coolant = COOLANT_DISABLE;
 8003086:	7253      	strb	r3, [r2, #9]
				word_bit = MODAL_GROUP_M8;
 8003088:	230d      	movs	r3, #13
					break;
 800308a:	e7d5      	b.n	8003038 <gc_execute_line+0x438>
					gc_block.modal.coolant = COOLANT_FLOOD_ENABLE;
 800308c:	2340      	movs	r3, #64	; 0x40
 800308e:	e7fa      	b.n	8003086 <gc_execute_line+0x486>
					gc_block.modal.coolant = COOLANT_DISABLE;
 8003090:	2300      	movs	r3, #0
 8003092:	e7f8      	b.n	8003086 <gc_execute_line+0x486>
				gc_block.modal.digital = DIGITAL_CONTROL_ON;
 8003094:	2201      	movs	r2, #1
 8003096:	4b45      	ldr	r3, [pc, #276]	; (80031ac <gc_execute_line+0x5ac>)
				gc_block.modal.digital = DIGITAL_CONTROL_OFF;
 8003098:	731a      	strb	r2, [r3, #12]
				word_bit = MODAL_GROUP_MO;
 800309a:	230f      	movs	r3, #15
				break;
 800309c:	e7cc      	b.n	8003038 <gc_execute_line+0x438>
				gc_block.modal.digital = DIGITAL_CONTROL_OFF;
 800309e:	2202      	movs	r2, #2
 80030a0:	4b42      	ldr	r3, [pc, #264]	; (80031ac <gc_execute_line+0x5ac>)
 80030a2:	e7f9      	b.n	8003098 <gc_execute_line+0x498>
				gc_block.modal.waitoninput = WAITONINPUT_CONTROL;
 80030a4:	2201      	movs	r2, #1
 80030a6:	4b41      	ldr	r3, [pc, #260]	; (80031ac <gc_execute_line+0x5ac>)
 80030a8:	735a      	strb	r2, [r3, #13]
				break;
 80030aa:	e7f6      	b.n	800309a <gc_execute_line+0x49a>
				gc_block.modal.analog = ANALOG_CONTROL;
 80030ac:	2201      	movs	r2, #1
 80030ae:	4b3f      	ldr	r3, [pc, #252]	; (80031ac <gc_execute_line+0x5ac>)
 80030b0:	739a      	strb	r2, [r3, #14]
				break;
 80030b2:	e7f2      	b.n	800309a <gc_execute_line+0x49a>
				gc_block.values.e = int_value;
 80030b4:	493d      	ldr	r1, [pc, #244]	; (80031ac <gc_execute_line+0x5ac>)
 80030b6:	f881 9044 	strb.w	r9, [r1, #68]	; 0x44
				word_bit = WORD_E;
 80030ba:	2110      	movs	r1, #16
			if (bit_istrue(value_words, bit(word_bit)))
 80030bc:	2301      	movs	r3, #1
 80030be:	408b      	lsls	r3, r1
 80030c0:	4223      	tst	r3, r4
 80030c2:	f040 85d8 	bne.w	8003c76 <gc_execute_line+0x1076>
			if ( bit(word_bit)
 80030c6:	f240 3061 	movw	r0, #865	; 0x361
 80030ca:	fa40 f101 	asr.w	r1, r0, r1
 80030ce:	07ca      	lsls	r2, r1, #31
 80030d0:	d508      	bpl.n	80030e4 <gc_execute_line+0x4e4>
				if (value < 0.0)
 80030d2:	2100      	movs	r1, #0
 80030d4:	4640      	mov	r0, r8
 80030d6:	9307      	str	r3, [sp, #28]
 80030d8:	f7fd ffea 	bl	80010b0 <__aeabi_fcmplt>
 80030dc:	9b07      	ldr	r3, [sp, #28]
 80030de:	2800      	cmp	r0, #0
 80030e0:	f040 85cc 	bne.w	8003c7c <gc_execute_line+0x107c>
			value_words |= bit(word_bit); // Flag to indicate parameter assigned.
 80030e4:	431c      	orrs	r4, r3
 80030e6:	e5bd      	b.n	8002c64 <gc_execute_line+0x64>
				gc_block.values.f = value;
 80030e8:	4b30      	ldr	r3, [pc, #192]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_F;
 80030ea:	2100      	movs	r1, #0
				gc_block.values.f = value;
 80030ec:	f8c3 8010 	str.w	r8, [r3, #16]
				break;
 80030f0:	e7e4      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.ijk[X_AXIS] = value;
 80030f2:	4b2e      	ldr	r3, [pc, #184]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_I;
 80030f4:	2101      	movs	r1, #1
				gc_block.values.ijk[X_AXIS] = value;
 80030f6:	f8c3 8014 	str.w	r8, [r3, #20]
				ijk_words |= (1 << X_AXIS);
 80030fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	930b      	str	r3, [sp, #44]	; 0x2c
				break;
 8003102:	e7db      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.ijk[Y_AXIS] = value;
 8003104:	4b29      	ldr	r3, [pc, #164]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_J;
 8003106:	2102      	movs	r1, #2
				gc_block.values.ijk[Y_AXIS] = value;
 8003108:	f8c3 8018 	str.w	r8, [r3, #24]
				ijk_words |= (1 << Y_AXIS);
 800310c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800310e:	f043 0302 	orr.w	r3, r3, #2
 8003112:	930b      	str	r3, [sp, #44]	; 0x2c
				break;
 8003114:	e7d2      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.ijk[Z_AXIS] = value;
 8003116:	4b25      	ldr	r3, [pc, #148]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_K;
 8003118:	2103      	movs	r1, #3
				gc_block.values.ijk[Z_AXIS] = value;
 800311a:	f8c3 801c 	str.w	r8, [r3, #28]
				ijk_words |= (1 << Z_AXIS);
 800311e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003120:	f043 0304 	orr.w	r3, r3, #4
 8003124:	930b      	str	r3, [sp, #44]	; 0x2c
				break;
 8003126:	e7c9      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.l = int_value;
 8003128:	4920      	ldr	r1, [pc, #128]	; (80031ac <gc_execute_line+0x5ac>)
 800312a:	f881 9020 	strb.w	r9, [r1, #32]
				word_bit = WORD_L;
 800312e:	2104      	movs	r1, #4
				break;
 8003130:	e7c4      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.n = trunc(value);
 8003132:	4640      	mov	r0, r8
 8003134:	f7fd fffa 	bl	800112c <__aeabi_f2iz>
 8003138:	4b1c      	ldr	r3, [pc, #112]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_N;
 800313a:	2105      	movs	r1, #5
				gc_block.values.n = trunc(value);
 800313c:	6258      	str	r0, [r3, #36]	; 0x24
				break;
 800313e:	e7bd      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.p = value;
 8003140:	4b1a      	ldr	r3, [pc, #104]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_P;
 8003142:	2106      	movs	r1, #6
				gc_block.values.p = value;
 8003144:	f8c3 8028 	str.w	r8, [r3, #40]	; 0x28
				break;
 8003148:	e7b8      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.q = value;
 800314a:	4b18      	ldr	r3, [pc, #96]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_Q;
 800314c:	2111      	movs	r1, #17
				gc_block.values.q = value;
 800314e:	f8c3 8048 	str.w	r8, [r3, #72]	; 0x48
				break;
 8003152:	e7b3      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.r = value;
 8003154:	4b15      	ldr	r3, [pc, #84]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_R;
 8003156:	2107      	movs	r1, #7
				gc_block.values.r = value;
 8003158:	f8c3 802c 	str.w	r8, [r3, #44]	; 0x2c
				break;
 800315c:	e7ae      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.s = value;
 800315e:	4b13      	ldr	r3, [pc, #76]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_S;
 8003160:	2108      	movs	r1, #8
				gc_block.values.s = value;
 8003162:	f8c3 8030 	str.w	r8, [r3, #48]	; 0x30
				break;
 8003166:	e7a9      	b.n	80030bc <gc_execute_line+0x4bc>
				if (value > MAX_TOOL_NUMBER)
 8003168:	4640      	mov	r0, r8
 800316a:	4911      	ldr	r1, [pc, #68]	; (80031b0 <gc_execute_line+0x5b0>)
 800316c:	f7fd ffbe 	bl	80010ec <__aeabi_fcmpgt>
 8003170:	2800      	cmp	r0, #0
 8003172:	f040 857d 	bne.w	8003c70 <gc_execute_line+0x1070>
				gc_block.values.t = int_value;
 8003176:	490d      	ldr	r1, [pc, #52]	; (80031ac <gc_execute_line+0x5ac>)
 8003178:	f881 9034 	strb.w	r9, [r1, #52]	; 0x34
				word_bit = WORD_T;
 800317c:	2109      	movs	r1, #9
				break;
 800317e:	e79d      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.xyz[X_AXIS] = value;
 8003180:	4b0a      	ldr	r3, [pc, #40]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_X;
 8003182:	210a      	movs	r1, #10
				gc_block.values.xyz[X_AXIS] = value;
 8003184:	f8c3 8038 	str.w	r8, [r3, #56]	; 0x38
				axis_words |= (1 << X_AXIS);
 8003188:	f047 0701 	orr.w	r7, r7, #1
				break;
 800318c:	e796      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.xyz[Y_AXIS] = value;
 800318e:	4b07      	ldr	r3, [pc, #28]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_Y;
 8003190:	210b      	movs	r1, #11
				gc_block.values.xyz[Y_AXIS] = value;
 8003192:	f8c3 803c 	str.w	r8, [r3, #60]	; 0x3c
				axis_words |= (1 << Y_AXIS);
 8003196:	f047 0702 	orr.w	r7, r7, #2
				break;
 800319a:	e78f      	b.n	80030bc <gc_execute_line+0x4bc>
				gc_block.values.xyz[Z_AXIS] = value;
 800319c:	4b03      	ldr	r3, [pc, #12]	; (80031ac <gc_execute_line+0x5ac>)
				word_bit = WORD_Z;
 800319e:	210c      	movs	r1, #12
				gc_block.values.xyz[Z_AXIS] = value;
 80031a0:	f8c3 8040 	str.w	r8, [r3, #64]	; 0x40
				axis_words |= (1 << Z_AXIS);
 80031a4:	f047 0704 	orr.w	r7, r7, #4
				break;
 80031a8:	e788      	b.n	80030bc <gc_execute_line+0x4bc>
 80031aa:	bf00      	nop
 80031ac:	2000053c 	.word	0x2000053c
 80031b0:	437f0000 	.word	0x437f0000
		if (gc_block.modal.feed_rate == FEED_RATE_MODE_INVERSE_TIME)
 80031b4:	4da6      	ldr	r5, [pc, #664]	; (8003450 <gc_execute_line+0x850>)
 80031b6:	78ab      	ldrb	r3, [r5, #2]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d10f      	bne.n	80031dc <gc_execute_line+0x5dc>
			if (axis_command == AXIS_COMMAND_MOTION_MODE)
 80031bc:	f1bb 0f02 	cmp.w	fp, #2
 80031c0:	f47f ad7a 	bne.w	8002cb8 <gc_execute_line+0xb8>
				if ((gc_block.modal.motion != MOTION_MODE_NONE)
 80031c4:	786b      	ldrb	r3, [r5, #1]
 80031c6:	2b50      	cmp	r3, #80	; 0x50
 80031c8:	f43f ad76 	beq.w	8002cb8 <gc_execute_line+0xb8>
						&& (gc_block.modal.motion != MOTION_MODE_SEEK))
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f43f ad73 	beq.w	8002cb8 <gc_execute_line+0xb8>
					if (bit_isfalse(value_words, bit(WORD_F)))
 80031d2:	07e2      	lsls	r2, r4, #31
 80031d4:	f53f ad70 	bmi.w	8002cb8 <gc_execute_line+0xb8>
				FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE);
 80031d8:	2316      	movs	r3, #22
 80031da:	e6a9      	b.n	8002f30 <gc_execute_line+0x330>
			if (gc_state.modal.feed_rate == FEED_RATE_MODE_UNITS_PER_MIN)
 80031dc:	7873      	ldrb	r3, [r6, #1]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f47f ad6a 	bne.w	8002cb8 <gc_execute_line+0xb8>
				if (bit_istrue(value_words, bit(WORD_F)))
 80031e4:	07e3      	lsls	r3, r4, #31
 80031e6:	f53f ad59 	bmi.w	8002c9c <gc_execute_line+0x9c>
					gc_block.values.f = gc_state.feed_rate; // Push last state feed rate
 80031ea:	6973      	ldr	r3, [r6, #20]
 80031ec:	612b      	str	r3, [r5, #16]
 80031ee:	e563      	b.n	8002cb8 <gc_execute_line+0xb8>
		bit_false(value_words, bit(WORD_P));
 80031f0:	f024 0440 	bic.w	r4, r4, #64	; 0x40
	switch (gc_block.modal.plane_select)
 80031f4:	796b      	ldrb	r3, [r5, #5]
 80031f6:	9308      	str	r3, [sp, #32]
 80031f8:	b13b      	cbz	r3, 800320a <gc_execute_line+0x60a>
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d143      	bne.n	8003286 <gc_execute_line+0x686>
 80031fe:	930c      	str	r3, [sp, #48]	; 0x30
 8003200:	2300      	movs	r3, #0
 8003202:	930a      	str	r3, [sp, #40]	; 0x28
 8003204:	2302      	movs	r3, #2
		axis_0 = Y_AXIS;
 8003206:	9308      	str	r3, [sp, #32]
 8003208:	e003      	b.n	8003212 <gc_execute_line+0x612>
		axis_linear = Z_AXIS;
 800320a:	2302      	movs	r3, #2
 800320c:	930c      	str	r3, [sp, #48]	; 0x30
		axis_1 = Y_AXIS;
 800320e:	2301      	movs	r3, #1
 8003210:	930a      	str	r3, [sp, #40]	; 0x28
	if (gc_block.modal.units == UNITS_MODE_INCHES)
 8003212:	78eb      	ldrb	r3, [r5, #3]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d03c      	beq.n	8003292 <gc_execute_line+0x692>
	if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET)
 8003218:	f1bb 0f03 	cmp.w	fp, #3
 800321c:	d105      	bne.n	800322a <gc_execute_line+0x62a>
		if (gc_block.modal.tool_length == TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC)
 800321e:	79ab      	ldrb	r3, [r5, #6]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d102      	bne.n	800322a <gc_execute_line+0x62a>
			if (axis_words ^ (1 << TOOL_LENGTH_OFFSET_AXIS))
 8003224:	2f04      	cmp	r7, #4
 8003226:	f040 852f 	bne.w	8003c88 <gc_execute_line+0x1088>
	memcpy(block_coord_system, gc_state.coord_system,
 800322a:	4a8a      	ldr	r2, [pc, #552]	; (8003454 <gc_execute_line+0x854>)
 800322c:	ab12      	add	r3, sp, #72	; 0x48
 800322e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003230:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (bit_istrue(command_words, bit(MODAL_GROUP_G12)))
 8003234:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003236:	4d86      	ldr	r5, [pc, #536]	; (8003450 <gc_execute_line+0x850>)
 8003238:	f412 7f00 	tst.w	r2, #512	; 0x200
 800323c:	d146      	bne.n	80032cc <gc_execute_line+0x6cc>
	switch (gc_block.non_modal_command)
 800323e:	f895 8000 	ldrb.w	r8, [r5]
 8003242:	f1b8 0f0a 	cmp.w	r8, #10
 8003246:	d050      	beq.n	80032ea <gc_execute_line+0x6ea>
 8003248:	f1b8 0f5c 	cmp.w	r8, #92	; 0x5c
 800324c:	f000 80b1 	beq.w	80033b2 <gc_execute_line+0x7b2>
		if (axis_command != AXIS_COMMAND_TOOL_LENGTH_OFFSET)
 8003250:	f1bb 0f03 	cmp.w	fp, #3
 8003254:	f040 80db 	bne.w	800340e <gc_execute_line+0x80e>
		switch (gc_block.non_modal_command)
 8003258:	f1b8 0f1e 	cmp.w	r8, #30
 800325c:	f000 8123 	beq.w	80034a6 <gc_execute_line+0x8a6>
 8003260:	f1b8 0f35 	cmp.w	r8, #53	; 0x35
 8003264:	f000 8135 	beq.w	80034d2 <gc_execute_line+0x8d2>
 8003268:	f1b8 0f1c 	cmp.w	r8, #28
 800326c:	f040 8091 	bne.w	8003392 <gc_execute_line+0x792>
				if (!settings_read_coord_data(SETTING_INDEX_G28, gc_block.values.ijk))
 8003270:	2006      	movs	r0, #6
 8003272:	4979      	ldr	r1, [pc, #484]	; (8003458 <gc_execute_line+0x858>)
				if (!settings_read_coord_data(SETTING_INDEX_G30, gc_block.values.ijk))
 8003274:	f003 f89d 	bl	80063b2 <settings_read_coord_data>
 8003278:	b3a8      	cbz	r0, 80032e6 <gc_execute_line+0x6e6>
			if (axis_words)
 800327a:	2f00      	cmp	r7, #0
 800327c:	f040 8116 	bne.w	80034ac <gc_execute_line+0x8ac>
				axis_command = AXIS_COMMAND_NONE; // Set to none if no intermediate motion.
 8003280:	46bb      	mov	fp, r7
	uint8_t coord_select = 0; // Tracks G10 P coordinate selection for execution
 8003282:	9707      	str	r7, [sp, #28]
 8003284:	e085      	b.n	8003392 <gc_execute_line+0x792>
		axis_linear = X_AXIS;
 8003286:	2300      	movs	r3, #0
 8003288:	930c      	str	r3, [sp, #48]	; 0x30
		axis_1 = Z_AXIS;
 800328a:	2302      	movs	r3, #2
 800328c:	930a      	str	r3, [sp, #40]	; 0x28
		axis_0 = Y_AXIS;
 800328e:	2301      	movs	r3, #1
 8003290:	e7b9      	b.n	8003206 <gc_execute_line+0x606>
	if (gc_block.modal.units == UNITS_MODE_INCHES)
 8003292:	f04f 0800 	mov.w	r8, #0
 8003296:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 800345c <gc_execute_line+0x85c>
			if (bit_istrue(axis_words, bit(idx)))
 800329a:	fa47 f308 	asr.w	r3, r7, r8
 800329e:	07db      	lsls	r3, r3, #31
 80032a0:	d50c      	bpl.n	80032bc <gc_execute_line+0x6bc>
				gc_block.values.xyz[idx] *= MM_PER_INCH;
 80032a2:	f8d9 0000 	ldr.w	r0, [r9]
 80032a6:	f7fd f8b7 	bl	8000418 <__aeabi_f2d>
 80032aa:	a367      	add	r3, pc, #412	; (adr r3, 8003448 <gc_execute_line+0x848>)
 80032ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b0:	f7fd f90a 	bl	80004c8 <__aeabi_dmul>
 80032b4:	f7fd fc00 	bl	8000ab8 <__aeabi_d2f>
 80032b8:	f8c9 0000 	str.w	r0, [r9]
		for (idx = 0; idx < N_AXIS; idx++)
 80032bc:	f108 0801 	add.w	r8, r8, #1
 80032c0:	f1b8 0f03 	cmp.w	r8, #3
 80032c4:	f109 0904 	add.w	r9, r9, #4
 80032c8:	d1e7      	bne.n	800329a <gc_execute_line+0x69a>
 80032ca:	e7a5      	b.n	8003218 <gc_execute_line+0x618>
		if (gc_block.modal.coord_select > N_COORDINATE_SYSTEM)
 80032cc:	79e8      	ldrb	r0, [r5, #7]
 80032ce:	2806      	cmp	r0, #6
 80032d0:	d901      	bls.n	80032d6 <gc_execute_line+0x6d6>
			FAIL(STATUS_GCODE_UNSUPPORTED_COORD_SYS);
 80032d2:	231d      	movs	r3, #29
 80032d4:	e62c      	b.n	8002f30 <gc_execute_line+0x330>
		if (gc_state.modal.coord_select != gc_block.modal.coord_select)
 80032d6:	79b2      	ldrb	r2, [r6, #6]
 80032d8:	4282      	cmp	r2, r0
 80032da:	d0b0      	beq.n	800323e <gc_execute_line+0x63e>
			if (!(settings_read_coord_data(gc_block.modal.coord_select,
 80032dc:	4619      	mov	r1, r3
 80032de:	f003 f868 	bl	80063b2 <settings_read_coord_data>
 80032e2:	2800      	cmp	r0, #0
 80032e4:	d1ab      	bne.n	800323e <gc_execute_line+0x63e>
					FAIL(STATUS_SETTING_READ_FAIL);
 80032e6:	2307      	movs	r3, #7
 80032e8:	e622      	b.n	8002f30 <gc_execute_line+0x330>
		if (!axis_words)
 80032ea:	b90f      	cbnz	r7, 80032f0 <gc_execute_line+0x6f0>
			FAIL(STATUS_GCODE_NO_AXIS_WORDS)
 80032ec:	231a      	movs	r3, #26
 80032ee:	e61f      	b.n	8002f30 <gc_execute_line+0x330>
		if (bit_isfalse(value_words, ((1<<WORD_P)|(1<<WORD_L))))
 80032f0:	f014 0f50 	tst.w	r4, #80	; 0x50
 80032f4:	f43f acee 	beq.w	8002cd4 <gc_execute_line+0xd4>
		coord_select = trunc(gc_block.values.p); // Convert p value to int.
 80032f8:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 80032fa:	f7fd f88d 	bl	8000418 <__aeabi_f2d>
 80032fe:	f005 fa95 	bl	800882c <trunc>
 8003302:	f7fd fbb9 	bl	8000a78 <__aeabi_d2uiz>
 8003306:	b2c0      	uxtb	r0, r0
		if (coord_select > N_COORDINATE_SYSTEM)
 8003308:	2806      	cmp	r0, #6
 800330a:	d8e2      	bhi.n	80032d2 <gc_execute_line+0x6d2>
		if (gc_block.values.l != 20)
 800330c:	f895 3020 	ldrb.w	r3, [r5, #32]
 8003310:	2b14      	cmp	r3, #20
 8003312:	d005      	beq.n	8003320 <gc_execute_line+0x720>
			if (gc_block.values.l == 2)
 8003314:	2b02      	cmp	r3, #2
 8003316:	f47f ada9 	bne.w	8002e6c <gc_execute_line+0x26c>
				if (bit_istrue(value_words, bit(WORD_R)))
 800331a:	0626      	lsls	r6, r4, #24
 800331c:	f53f ada6 	bmi.w	8002e6c <gc_execute_line+0x26c>
		bit_false(value_words, (bit(WORD_L)|bit(WORD_P)));
 8003320:	f024 0450 	bic.w	r4, r4, #80	; 0x50
		if (coord_select > 0)
 8003324:	2800      	cmp	r0, #0
 8003326:	d040      	beq.n	80033aa <gc_execute_line+0x7aa>
			coord_select--;
 8003328:	3801      	subs	r0, #1
 800332a:	b2c3      	uxtb	r3, r0
			coord_select = gc_block.modal.coord_select;
 800332c:	9307      	str	r3, [sp, #28]
		if (!settings_read_coord_data(coord_select, gc_block.values.ijk))
 800332e:	494a      	ldr	r1, [pc, #296]	; (8003458 <gc_execute_line+0x858>)
 8003330:	9807      	ldr	r0, [sp, #28]
 8003332:	f003 f83e 	bl	80063b2 <settings_read_coord_data>
 8003336:	2800      	cmp	r0, #0
 8003338:	d0d5      	beq.n	80032e6 <gc_execute_line+0x6e6>
						gc_block.values.ijk[idx] -= gc_state.tool_length_offset;
 800333a:	f04f 0900 	mov.w	r9, #0
				if (gc_block.values.l == 20)
 800333e:	f895 3020 	ldrb.w	r3, [r5, #32]
						gc_block.values.ijk[idx] -= gc_state.tool_length_offset;
 8003342:	4d47      	ldr	r5, [pc, #284]	; (8003460 <gc_execute_line+0x860>)
 8003344:	4e44      	ldr	r6, [pc, #272]	; (8003458 <gc_execute_line+0x858>)
 8003346:	f8d5 8044 	ldr.w	r8, [r5, #68]	; 0x44
				if (gc_block.values.l == 20)
 800334a:	930d      	str	r3, [sp, #52]	; 0x34
			if (bit_istrue(axis_words, bit(idx)))
 800334c:	fa47 f209 	asr.w	r2, r7, r9
 8003350:	07d1      	lsls	r1, r2, #31
 8003352:	d515      	bpl.n	8003380 <gc_execute_line+0x780>
				if (gc_block.values.l == 20)
 8003354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
							- gc_state.coord_offset[idx] - gc_block.values.xyz[idx];
 8003356:	6a72      	ldr	r2, [r6, #36]	; 0x24
				if (gc_block.values.l == 20)
 8003358:	2b14      	cmp	r3, #20
 800335a:	d128      	bne.n	80033ae <gc_execute_line+0x7ae>
							- gc_state.coord_offset[idx] - gc_block.values.xyz[idx];
 800335c:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800335e:	6a28      	ldr	r0, [r5, #32]
 8003360:	920e      	str	r2, [sp, #56]	; 0x38
 8003362:	f7fd fbfd 	bl	8000b60 <__aeabi_fsub>
 8003366:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003368:	4611      	mov	r1, r2
 800336a:	f7fd fbf9 	bl	8000b60 <__aeabi_fsub>
					if (idx == TOOL_LENGTH_OFFSET_AXIS)
 800336e:	f1b9 0f02 	cmp.w	r9, #2
					gc_block.values.ijk[idx] = gc_state.position[idx]
 8003372:	6030      	str	r0, [r6, #0]
					if (idx == TOOL_LENGTH_OFFSET_AXIS)
 8003374:	d104      	bne.n	8003380 <gc_execute_line+0x780>
						gc_block.values.ijk[idx] -= gc_state.tool_length_offset;
 8003376:	4641      	mov	r1, r8
 8003378:	f7fd fbf2 	bl	8000b60 <__aeabi_fsub>
 800337c:	4b34      	ldr	r3, [pc, #208]	; (8003450 <gc_execute_line+0x850>)
 800337e:	61d8      	str	r0, [r3, #28]
		for (idx = 0; idx < N_AXIS; idx++)
 8003380:	f109 0901 	add.w	r9, r9, #1
 8003384:	f1b9 0f03 	cmp.w	r9, #3
 8003388:	f106 0604 	add.w	r6, r6, #4
 800338c:	f105 0504 	add.w	r5, r5, #4
 8003390:	d1dc      	bne.n	800334c <gc_execute_line+0x74c>
	if (gc_block.modal.motion == MOTION_MODE_NONE)
 8003392:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8003450 <gc_execute_line+0x850>
 8003396:	f898 5001 	ldrb.w	r5, [r8, #1]
 800339a:	2d50      	cmp	r5, #80	; 0x50
 800339c:	f040 80a0 	bne.w	80034e0 <gc_execute_line+0x8e0>
		if (axis_words)
 80033a0:	2f00      	cmp	r7, #0
 80033a2:	f000 80b5 	beq.w	8003510 <gc_execute_line+0x910>
			FAIL(STATUS_GCODE_AXIS_WORDS_EXIST);
 80033a6:	231f      	movs	r3, #31
 80033a8:	e5c2      	b.n	8002f30 <gc_execute_line+0x330>
			coord_select = gc_block.modal.coord_select;
 80033aa:	79eb      	ldrb	r3, [r5, #7]
 80033ac:	e7be      	b.n	800332c <gc_execute_line+0x72c>
					gc_block.values.ijk[idx] = gc_block.values.xyz[idx];
 80033ae:	6032      	str	r2, [r6, #0]
 80033b0:	e7e6      	b.n	8003380 <gc_execute_line+0x780>
		if (!axis_words)
 80033b2:	2f00      	cmp	r7, #0
 80033b4:	d09a      	beq.n	80032ec <gc_execute_line+0x6ec>
					gc_block.values.xyz[idx] -= gc_state.tool_length_offset;
 80033b6:	f04f 0800 	mov.w	r8, #0
 80033ba:	4d29      	ldr	r5, [pc, #164]	; (8003460 <gc_execute_line+0x860>)
 80033bc:	f8df 909c 	ldr.w	r9, [pc, #156]	; 800345c <gc_execute_line+0x85c>
 80033c0:	6c6e      	ldr	r6, [r5, #68]	; 0x44
			if (bit_istrue(axis_words, bit(idx)))
 80033c2:	fa47 f108 	asr.w	r1, r7, r8
 80033c6:	07ca      	lsls	r2, r1, #31
 80033c8:	d51d      	bpl.n	8003406 <gc_execute_line+0x806>
						- block_coord_system[idx] - gc_block.values.xyz[idx];
 80033ca:	ab12      	add	r3, sp, #72	; 0x48
 80033cc:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 80033d0:	6a28      	ldr	r0, [r5, #32]
 80033d2:	f7fd fbc5 	bl	8000b60 <__aeabi_fsub>
 80033d6:	f8d9 1000 	ldr.w	r1, [r9]
 80033da:	f7fd fbc1 	bl	8000b60 <__aeabi_fsub>
				if (idx == TOOL_LENGTH_OFFSET_AXIS)
 80033de:	f1b8 0f02 	cmp.w	r8, #2
				gc_block.values.xyz[idx] = gc_state.position[idx]
 80033e2:	f8c9 0000 	str.w	r0, [r9]
				if (idx == TOOL_LENGTH_OFFSET_AXIS)
 80033e6:	d104      	bne.n	80033f2 <gc_execute_line+0x7f2>
					gc_block.values.xyz[idx] -= gc_state.tool_length_offset;
 80033e8:	4631      	mov	r1, r6
 80033ea:	f7fd fbb9 	bl	8000b60 <__aeabi_fsub>
 80033ee:	4b18      	ldr	r3, [pc, #96]	; (8003450 <gc_execute_line+0x850>)
 80033f0:	6418      	str	r0, [r3, #64]	; 0x40
		for (idx = 0; idx < N_AXIS; idx++)
 80033f2:	f108 0801 	add.w	r8, r8, #1
 80033f6:	f1b8 0f03 	cmp.w	r8, #3
 80033fa:	f105 0504 	add.w	r5, r5, #4
 80033fe:	f109 0904 	add.w	r9, r9, #4
 8003402:	d1de      	bne.n	80033c2 <gc_execute_line+0x7c2>
 8003404:	e7c5      	b.n	8003392 <gc_execute_line+0x792>
				gc_block.values.xyz[idx] = gc_state.coord_offset[idx];
 8003406:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8003408:	f8c9 1000 	str.w	r1, [r9]
 800340c:	e7f1      	b.n	80033f2 <gc_execute_line+0x7f2>
			if (axis_words)
 800340e:	2f00      	cmp	r7, #0
 8003410:	f43f af22 	beq.w	8003258 <gc_execute_line+0x658>
									gc_block.values.xyz[idx] += gc_state.tool_length_offset;
 8003414:	f04f 0900 	mov.w	r9, #0
							if (gc_block.modal.distance == DISTANCE_MODE_ABSOLUTE)
 8003418:	792b      	ldrb	r3, [r5, #4]
									gc_block.values.xyz[idx] += gc_state.tool_length_offset;
 800341a:	4d11      	ldr	r5, [pc, #68]	; (8003460 <gc_execute_line+0x860>)
							if (gc_block.modal.distance == DISTANCE_MODE_ABSOLUTE)
 800341c:	930d      	str	r3, [sp, #52]	; 0x34
									gc_block.values.xyz[idx] += gc_state.tool_length_offset;
 800341e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003420:	4e0e      	ldr	r6, [pc, #56]	; (800345c <gc_execute_line+0x85c>)
 8003422:	930e      	str	r3, [sp, #56]	; 0x38
 8003424:	3520      	adds	r5, #32
					if (bit_isfalse(axis_words, bit(idx)))
 8003426:	fa47 f209 	asr.w	r2, r7, r9
 800342a:	07d3      	lsls	r3, r2, #31
 800342c:	d41a      	bmi.n	8003464 <gc_execute_line+0x864>
						gc_block.values.xyz[idx] = gc_state.position[idx]; // No axis word in block. Keep same axis position.
 800342e:	682a      	ldr	r2, [r5, #0]
 8003430:	6032      	str	r2, [r6, #0]
				for (idx = 0; idx < N_AXIS; idx++)
 8003432:	f109 0901 	add.w	r9, r9, #1
 8003436:	f1b9 0f03 	cmp.w	r9, #3
 800343a:	f105 0504 	add.w	r5, r5, #4
 800343e:	f106 0604 	add.w	r6, r6, #4
 8003442:	d1f0      	bne.n	8003426 <gc_execute_line+0x826>
 8003444:	e708      	b.n	8003258 <gc_execute_line+0x658>
 8003446:	bf00      	nop
 8003448:	66666666 	.word	0x66666666
 800344c:	40396666 	.word	0x40396666
 8003450:	2000053c 	.word	0x2000053c
 8003454:	200005b4 	.word	0x200005b4
 8003458:	20000550 	.word	0x20000550
 800345c:	20000574 	.word	0x20000574
 8003460:	20000588 	.word	0x20000588
						if (gc_block.non_modal_command != NON_MODAL_ABSOLUTE_OVERRIDE)
 8003464:	f1b8 0f35 	cmp.w	r8, #53	; 0x35
 8003468:	d0e3      	beq.n	8003432 <gc_execute_line+0x832>
							if (gc_block.modal.distance == DISTANCE_MODE_ABSOLUTE)
 800346a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
								gc_block.values.xyz[idx] += block_coord_system[idx]
 800346c:	6832      	ldr	r2, [r6, #0]
							if (gc_block.modal.distance == DISTANCE_MODE_ABSOLUTE)
 800346e:	b9a3      	cbnz	r3, 800349a <gc_execute_line+0x89a>
										+ gc_state.coord_offset[idx];
 8003470:	ab12      	add	r3, sp, #72	; 0x48
 8003472:	69a9      	ldr	r1, [r5, #24]
 8003474:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 8003478:	920f      	str	r2, [sp, #60]	; 0x3c
 800347a:	f7fd fb73 	bl	8000b64 <__addsf3>
								gc_block.values.xyz[idx] += block_coord_system[idx]
 800347e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003480:	4611      	mov	r1, r2
 8003482:	f7fd fb6f 	bl	8000b64 <__addsf3>
								if (idx == TOOL_LENGTH_OFFSET_AXIS)
 8003486:	f1b9 0f02 	cmp.w	r9, #2
								gc_block.values.xyz[idx] += block_coord_system[idx]
 800348a:	6030      	str	r0, [r6, #0]
								if (idx == TOOL_LENGTH_OFFSET_AXIS)
 800348c:	d1d1      	bne.n	8003432 <gc_execute_line+0x832>
									gc_block.values.xyz[idx] += gc_state.tool_length_offset;
 800348e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003490:	f7fd fb68 	bl	8000b64 <__addsf3>
 8003494:	4b72      	ldr	r3, [pc, #456]	; (8003660 <gc_execute_line+0xa60>)
 8003496:	6418      	str	r0, [r3, #64]	; 0x40
 8003498:	e7cb      	b.n	8003432 <gc_execute_line+0x832>
								gc_block.values.xyz[idx] += gc_state.position[idx];
 800349a:	4611      	mov	r1, r2
 800349c:	6828      	ldr	r0, [r5, #0]
 800349e:	f7fd fb61 	bl	8000b64 <__addsf3>
 80034a2:	6030      	str	r0, [r6, #0]
 80034a4:	e7c5      	b.n	8003432 <gc_execute_line+0x832>
				if (!settings_read_coord_data(SETTING_INDEX_G30, gc_block.values.ijk))
 80034a6:	2007      	movs	r0, #7
 80034a8:	496e      	ldr	r1, [pc, #440]	; (8003664 <gc_execute_line+0xa64>)
 80034aa:	e6e3      	b.n	8003274 <gc_execute_line+0x674>
 80034ac:	2300      	movs	r3, #0
						gc_block.values.ijk[idx] = gc_state.position[idx];
 80034ae:	4a6c      	ldr	r2, [pc, #432]	; (8003660 <gc_execute_line+0xa60>)
 80034b0:	496d      	ldr	r1, [pc, #436]	; (8003668 <gc_execute_line+0xa68>)
					if (!(axis_words & (1 << idx)))
 80034b2:	fa47 f003 	asr.w	r0, r7, r3
 80034b6:	07c0      	lsls	r0, r0, #31
						gc_block.values.ijk[idx] = gc_state.position[idx];
 80034b8:	bf5e      	ittt	pl
 80034ba:	eb01 0583 	addpl.w	r5, r1, r3, lsl #2
 80034be:	6a2d      	ldrpl	r5, [r5, #32]
 80034c0:	eb02 0083 	addpl.w	r0, r2, r3, lsl #2
				for (idx = 0; idx < N_AXIS; idx++)
 80034c4:	f103 0301 	add.w	r3, r3, #1
						gc_block.values.ijk[idx] = gc_state.position[idx];
 80034c8:	bf58      	it	pl
 80034ca:	6145      	strpl	r5, [r0, #20]
				for (idx = 0; idx < N_AXIS; idx++)
 80034cc:	2b03      	cmp	r3, #3
 80034ce:	d1f0      	bne.n	80034b2 <gc_execute_line+0x8b2>
 80034d0:	e75f      	b.n	8003392 <gc_execute_line+0x792>
			if (!(gc_block.modal.motion == MOTION_MODE_SEEK
 80034d2:	4b63      	ldr	r3, [pc, #396]	; (8003660 <gc_execute_line+0xa60>)
 80034d4:	785b      	ldrb	r3, [r3, #1]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	f67f af5b 	bls.w	8003392 <gc_execute_line+0x792>
				FAIL(STATUS_GCODE_G53_INVALID_MOTION_MODE); // [G53 G0/1 not active]
 80034dc:	231e      	movs	r3, #30
 80034de:	e527      	b.n	8002f30 <gc_execute_line+0x330>
	else if (axis_command == AXIS_COMMAND_MOTION_MODE)
 80034e0:	f1bb 0f02 	cmp.w	fp, #2
 80034e4:	d114      	bne.n	8003510 <gc_execute_line+0x910>
		if (gc_block.modal.motion == MOTION_MODE_SEEK)
 80034e6:	b925      	cbnz	r5, 80034f2 <gc_execute_line+0x8f2>
					axis_command = AXIS_COMMAND_NONE;
 80034e8:	2f00      	cmp	r7, #0
 80034ea:	bf08      	it	eq
 80034ec:	f04f 0b00 	moveq.w	fp, #0
 80034f0:	e00e      	b.n	8003510 <gc_execute_line+0x910>
			if (gc_block.values.f == 0.0)
 80034f2:	2100      	movs	r1, #0
 80034f4:	f8d8 0010 	ldr.w	r0, [r8, #16]
 80034f8:	f7fd fdd0 	bl	800109c <__aeabi_fcmpeq>
 80034fc:	2800      	cmp	r0, #0
 80034fe:	f47f ae6b 	bne.w	80031d8 <gc_execute_line+0x5d8>
			switch (gc_block.modal.motion)
 8003502:	2d03      	cmp	r5, #3
 8003504:	d073      	beq.n	80035ee <gc_execute_line+0x9ee>
 8003506:	d861      	bhi.n	80035cc <gc_execute_line+0x9cc>
 8003508:	2d01      	cmp	r5, #1
 800350a:	d0ed      	beq.n	80034e8 <gc_execute_line+0x8e8>
 800350c:	2d02      	cmp	r5, #2
 800350e:	d06c      	beq.n	80035ea <gc_execute_line+0x9ea>
	if (gc_parser_flags & GC_PARSER_JOG_MOTION)
 8003510:	f01a 0201 	ands.w	r2, sl, #1
		bit_false(value_words, (bit(WORD_N)|bit(WORD_F)|bit(WORD_S)|bit(WORD_T))); // Remove single-meaning value words.
 8003514:	bf0a      	itet	eq
 8003516:	f424 7448 	biceq.w	r4, r4, #800	; 0x320
		bit_false(value_words, (bit(WORD_N)|bit(WORD_F)));
 800351a:	f024 0421 	bicne.w	r4, r4, #33	; 0x21
		bit_false(value_words, (bit(WORD_N)|bit(WORD_F)|bit(WORD_S)|bit(WORD_T))); // Remove single-meaning value words.
 800351e:	f024 0401 	biceq.w	r4, r4, #1
	if (axis_command)
 8003522:	f1bb 0f00 	cmp.w	fp, #0
 8003526:	d001      	beq.n	800352c <gc_execute_line+0x92c>
		bit_false(value_words,
 8003528:	f424 447c 	bic.w	r4, r4, #64512	; 0xfc00
	if (gc_block.modal.digital)
 800352c:	4d4c      	ldr	r5, [pc, #304]	; (8003660 <gc_execute_line+0xa60>)
 800352e:	7b2b      	ldrb	r3, [r5, #12]
 8003530:	b123      	cbz	r3, 800353c <gc_execute_line+0x93c>
		if (bit_isfalse(value_words, bit(WORD_P)))
 8003532:	0663      	lsls	r3, r4, #25
 8003534:	f57f abce 	bpl.w	8002cd4 <gc_execute_line+0xd4>
		bit_false(value_words, bit(WORD_P));
 8003538:	f024 0440 	bic.w	r4, r4, #64	; 0x40
	if (gc_block.modal.waitoninput)
 800353c:	7b6b      	ldrb	r3, [r5, #13]
 800353e:	b143      	cbz	r3, 8003552 <gc_execute_line+0x952>
		if (bit_isfalse(value_words, (bit(WORD_P)|bit(WORD_L)|bit(WORD_Q))))
 8003540:	4b4a      	ldr	r3, [pc, #296]	; (800366c <gc_execute_line+0xa6c>)
 8003542:	4023      	ands	r3, r4
 8003544:	2b00      	cmp	r3, #0
 8003546:	f43f abc5 	beq.w	8002cd4 <gc_execute_line+0xd4>
		bit_false(value_words, (bit(WORD_P)|bit(WORD_L)|bit(WORD_Q)));
 800354a:	f424 3400 	bic.w	r4, r4, #131072	; 0x20000
 800354e:	f024 0450 	bic.w	r4, r4, #80	; 0x50
	if (gc_block.modal.analog)
 8003552:	7bab      	ldrb	r3, [r5, #14]
 8003554:	b12b      	cbz	r3, 8003562 <gc_execute_line+0x962>
		if (bit_isfalse(value_words, (bit(WORD_E)|bit(WORD_Q))))
 8003556:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 800355a:	f43f abbb 	beq.w	8002cd4 <gc_execute_line+0xd4>
		bit_false(value_words, (bit(WORD_E)|bit(WORD_Q)));
 800355e:	f424 3440 	bic.w	r4, r4, #196608	; 0x30000
	if (gc_block.modal.accel_scaling)
 8003562:	7beb      	ldrb	r3, [r5, #15]
 8003564:	b143      	cbz	r3, 8003578 <gc_execute_line+0x978>
		if (bit_isfalse(value_words, (bit(WORD_P)|bit(WORD_Q))))
 8003566:	4b42      	ldr	r3, [pc, #264]	; (8003670 <gc_execute_line+0xa70>)
 8003568:	4023      	ands	r3, r4
 800356a:	2b00      	cmp	r3, #0
 800356c:	f43f abb2 	beq.w	8002cd4 <gc_execute_line+0xd4>
		bit_false(value_words, (bit(WORD_P)|bit(WORD_Q)));
 8003570:	f424 3400 	bic.w	r4, r4, #131072	; 0x20000
 8003574:	f024 0440 	bic.w	r4, r4, #64	; 0x40
	if (value_words)
 8003578:	2c00      	cmp	r4, #0
 800357a:	f040 8391 	bne.w	8003ca0 <gc_execute_line+0x10a0>
	memset(pl_data, 0, sizeof(plan_line_data_t)); // Zero pl_data struct
 800357e:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
 8003582:	9417      	str	r4, [sp, #92]	; 0x5c
	if (gc_parser_flags & GC_PARSER_JOG_MOTION)
 8003584:	2a00      	cmp	r2, #0
 8003586:	f000 81b1 	beq.w	80038ec <gc_execute_line+0xcec>
		if (command_words
 800358a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800358c:	f033 0349 	bics.w	r3, r3, #73	; 0x49
 8003590:	f040 8389 	bne.w	8003ca6 <gc_execute_line+0x10a6>
		if (!(gc_block.non_modal_command == NON_MODAL_ABSOLUTE_OVERRIDE
 8003594:	782b      	ldrb	r3, [r5, #0]
 8003596:	2b35      	cmp	r3, #53	; 0x35
 8003598:	d002      	beq.n	80035a0 <gc_execute_line+0x9a0>
 800359a:	2b00      	cmp	r3, #0
 800359c:	f040 8383 	bne.w	8003ca6 <gc_execute_line+0x10a6>
		pl_data->spindle_speed = gc_state.spindle_speed;
 80035a0:	4c31      	ldr	r4, [pc, #196]	; (8003668 <gc_execute_line+0xa68>)
		uint8_t status = jog_execute(&plan_data, &gc_block);
 80035a2:	492f      	ldr	r1, [pc, #188]	; (8003660 <gc_execute_line+0xa60>)
		pl_data->spindle_speed = gc_state.spindle_speed;
 80035a4:	6923      	ldr	r3, [r4, #16]
		plan_data.condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 80035a6:	7a22      	ldrb	r2, [r4, #8]
		pl_data->spindle_speed = gc_state.spindle_speed;
 80035a8:	9316      	str	r3, [sp, #88]	; 0x58
		plan_data.condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 80035aa:	7a63      	ldrb	r3, [r4, #9]
		uint8_t status = jog_execute(&plan_data, &gc_block);
 80035ac:	a815      	add	r0, sp, #84	; 0x54
		plan_data.condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 80035ae:	4313      	orrs	r3, r2
 80035b0:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
		uint8_t status = jog_execute(&plan_data, &gc_block);
 80035b4:	f000 fb80 	bl	8003cb8 <jog_execute>
		if (status == STATUS_OK)
 80035b8:	4603      	mov	r3, r0
 80035ba:	2800      	cmp	r0, #0
 80035bc:	f47f acb8 	bne.w	8002f30 <gc_execute_line+0x330>
			memcpy(gc_state.position, gc_block.values.xyz,
 80035c0:	4a2c      	ldr	r2, [pc, #176]	; (8003674 <gc_execute_line+0xa74>)
 80035c2:	3420      	adds	r4, #32
 80035c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80035c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80035ca:	e4b1      	b.n	8002f30 <gc_execute_line+0x330>
			switch (gc_block.modal.motion)
 80035cc:	f105 0374 	add.w	r3, r5, #116	; 0x74
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	d89c      	bhi.n	8003510 <gc_execute_line+0x910>
 80035d6:	f1a5 038c 	sub.w	r3, r5, #140	; 0x8c
 80035da:	2b03      	cmp	r3, #3
 80035dc:	d898      	bhi.n	8003510 <gc_execute_line+0x910>
 80035de:	e8df f013 	tbh	[pc, r3, lsl #1]
 80035e2:	015d      	.short	0x015d
 80035e4:	015d015b 	.word	0x015d015b
 80035e8:	015b      	.short	0x015b
				gc_parser_flags |= GC_PARSER_ARC_IS_CLOCKWISE; // No break intentional.
 80035ea:	f04a 0a04 	orr.w	sl, sl, #4
				if (!axis_words)
 80035ee:	2f00      	cmp	r7, #0
 80035f0:	f43f ae7c 	beq.w	80032ec <gc_execute_line+0x6ec>
				if (!(axis_words & (bit(axis_0) | bit(axis_1))))
 80035f4:	2301      	movs	r3, #1
 80035f6:	9a08      	ldr	r2, [sp, #32]
 80035f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80035fa:	fa03 f202 	lsl.w	r2, r3, r2
 80035fe:	408b      	lsls	r3, r1
 8003600:	431a      	orrs	r2, r3
 8003602:	4217      	tst	r7, r2
 8003604:	920d      	str	r2, [sp, #52]	; 0x34
 8003606:	f000 8342 	beq.w	8003c8e <gc_execute_line+0x108e>
				x = gc_block.values.xyz[axis_0] - gc_state.position[axis_0]; // Delta x between current position and target
 800360a:	9b08      	ldr	r3, [sp, #32]
 800360c:	9a08      	ldr	r2, [sp, #32]
 800360e:	f103 000e 	add.w	r0, r3, #14
 8003612:	4b15      	ldr	r3, [pc, #84]	; (8003668 <gc_execute_line+0xa68>)
 8003614:	f102 0108 	add.w	r1, r2, #8
 8003618:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800361c:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8003620:	f7fd fa9e 	bl	8000b60 <__aeabi_fsub>
				y = gc_block.values.xyz[axis_1] - gc_state.position[axis_1]; // Delta y between current position and target
 8003624:	9b0a      	ldr	r3, [sp, #40]	; 0x28
				x = gc_block.values.xyz[axis_0] - gc_state.position[axis_0]; // Delta x between current position and target
 8003626:	4605      	mov	r5, r0
				y = gc_block.values.xyz[axis_1] - gc_state.position[axis_1]; // Delta y between current position and target
 8003628:	f103 0108 	add.w	r1, r3, #8
 800362c:	f103 000e 	add.w	r0, r3, #14
 8003630:	4b0d      	ldr	r3, [pc, #52]	; (8003668 <gc_execute_line+0xa68>)
 8003632:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8003636:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800363a:	f7fd fa91 	bl	8000b60 <__aeabi_fsub>
				if (value_words & bit(WORD_R))
 800363e:	f014 0980 	ands.w	r9, r4, #128	; 0x80
				y = gc_block.values.xyz[axis_1] - gc_state.position[axis_1]; // Delta y between current position and target
 8003642:	4606      	mov	r6, r0
				if (value_words & bit(WORD_R))
 8003644:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003646:	f000 80b1 	beq.w	80037ac <gc_execute_line+0xbac>
					if (isequal_position_vector(gc_state.position, gc_block.values.xyz))
 800364a:	4b07      	ldr	r3, [pc, #28]	; (8003668 <gc_execute_line+0xa68>)
 800364c:	220c      	movs	r2, #12
 800364e:	4909      	ldr	r1, [pc, #36]	; (8003674 <gc_execute_line+0xa74>)
 8003650:	f103 0020 	add.w	r0, r3, #32
 8003654:	f004 faca 	bl	8007bec <memcmp>
 8003658:	b970      	cbnz	r0, 8003678 <gc_execute_line+0xa78>
						FAIL(STATUS_GCODE_INVALID_TARGET);
 800365a:	2321      	movs	r3, #33	; 0x21
 800365c:	e468      	b.n	8002f30 <gc_execute_line+0x330>
 800365e:	bf00      	nop
 8003660:	2000053c 	.word	0x2000053c
 8003664:	20000550 	.word	0x20000550
 8003668:	20000588 	.word	0x20000588
 800366c:	00020050 	.word	0x00020050
 8003670:	00020040 	.word	0x00020040
 8003674:	20000574 	.word	0x20000574
					if (gc_block.modal.units == UNITS_MODE_INCHES)
 8003678:	f898 3003 	ldrb.w	r3, [r8, #3]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d10c      	bne.n	800369a <gc_execute_line+0xa9a>
						gc_block.values.r *= MM_PER_INCH;
 8003680:	f8d8 002c 	ldr.w	r0, [r8, #44]	; 0x2c
 8003684:	f7fc fec8 	bl	8000418 <__aeabi_f2d>
 8003688:	a38d      	add	r3, pc, #564	; (adr r3, 80038c0 <gc_execute_line+0xcc0>)
 800368a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368e:	f7fc ff1b 	bl	80004c8 <__aeabi_dmul>
 8003692:	f7fd fa11 	bl	8000ab8 <__aeabi_d2f>
 8003696:	f8c8 002c 	str.w	r0, [r8, #44]	; 0x2c
					float h_x2_div_d = 4.0 * gc_block.values.r * gc_block.values.r - x * x
 800369a:	4b8f      	ldr	r3, [pc, #572]	; (80038d8 <gc_execute_line+0xcd8>)
 800369c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800369e:	f7fc febb 	bl	8000418 <__aeabi_f2d>
 80036a2:	4680      	mov	r8, r0
 80036a4:	4689      	mov	r9, r1
 80036a6:	2200      	movs	r2, #0
 80036a8:	4b8c      	ldr	r3, [pc, #560]	; (80038dc <gc_execute_line+0xcdc>)
 80036aa:	f7fc ff0d 	bl	80004c8 <__aeabi_dmul>
 80036ae:	4642      	mov	r2, r8
 80036b0:	464b      	mov	r3, r9
 80036b2:	f7fc ff09 	bl	80004c8 <__aeabi_dmul>
 80036b6:	4680      	mov	r8, r0
 80036b8:	4689      	mov	r9, r1
 80036ba:	4628      	mov	r0, r5
 80036bc:	4629      	mov	r1, r5
 80036be:	f7fd fb59 	bl	8000d74 <__aeabi_fmul>
 80036c2:	f7fc fea9 	bl	8000418 <__aeabi_f2d>
 80036c6:	4602      	mov	r2, r0
 80036c8:	460b      	mov	r3, r1
 80036ca:	4640      	mov	r0, r8
 80036cc:	4649      	mov	r1, r9
 80036ce:	f7fc fd43 	bl	8000158 <__aeabi_dsub>
 80036d2:	4680      	mov	r8, r0
 80036d4:	4689      	mov	r9, r1
							- y * y;
 80036d6:	4630      	mov	r0, r6
 80036d8:	4631      	mov	r1, r6
 80036da:	f7fd fb4b 	bl	8000d74 <__aeabi_fmul>
 80036de:	f7fc fe9b 	bl	8000418 <__aeabi_f2d>
 80036e2:	4602      	mov	r2, r0
 80036e4:	460b      	mov	r3, r1
 80036e6:	4640      	mov	r0, r8
 80036e8:	4649      	mov	r1, r9
 80036ea:	f7fc fd35 	bl	8000158 <__aeabi_dsub>
					float h_x2_div_d = 4.0 * gc_block.values.r * gc_block.values.r - x * x
 80036ee:	f7fd f9e3 	bl	8000ab8 <__aeabi_d2f>
					if (h_x2_div_d < 0)
 80036f2:	2100      	movs	r1, #0
					float h_x2_div_d = 4.0 * gc_block.values.r * gc_block.values.r - x * x
 80036f4:	4680      	mov	r8, r0
					if (h_x2_div_d < 0)
 80036f6:	f7fd fcdb 	bl	80010b0 <__aeabi_fcmplt>
 80036fa:	2800      	cmp	r0, #0
 80036fc:	f040 82ca 	bne.w	8003c94 <gc_execute_line+0x1094>
					h_x2_div_d = -sqrt(h_x2_div_d) / hypot_f(x, y); // == -(h * 2 / d)
 8003700:	4640      	mov	r0, r8
 8003702:	f7fc fe89 	bl	8000418 <__aeabi_f2d>
 8003706:	f005 f973 	bl	80089f0 <sqrt>
 800370a:	4681      	mov	r9, r0
 800370c:	4688      	mov	r8, r1
 800370e:	4628      	mov	r0, r5
 8003710:	4631      	mov	r1, r6
 8003712:	f001 f819 	bl	8004748 <hypot_f>
 8003716:	f7fc fe7f 	bl	8000418 <__aeabi_f2d>
 800371a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
 800371e:	460b      	mov	r3, r1
 8003720:	4602      	mov	r2, r0
 8003722:	4641      	mov	r1, r8
 8003724:	4648      	mov	r0, r9
 8003726:	f7fc fff9 	bl	800071c <__aeabi_ddiv>
 800372a:	f7fd f9c5 	bl	8000ab8 <__aeabi_d2f>
					if (gc_block.modal.motion == MOTION_MODE_CCW_ARC)
 800372e:	4b6a      	ldr	r3, [pc, #424]	; (80038d8 <gc_execute_line+0xcd8>)
					if (gc_block.values.r < 0)
 8003730:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 80038d8 <gc_execute_line+0xcd8>
					if (gc_block.modal.motion == MOTION_MODE_CCW_ARC)
 8003734:	785b      	ldrb	r3, [r3, #1]
					h_x2_div_d = -sqrt(h_x2_div_d) / hypot_f(x, y); // == -(h * 2 / d)
 8003736:	4680      	mov	r8, r0
					if (gc_block.modal.motion == MOTION_MODE_CCW_ARC)
 8003738:	2b03      	cmp	r3, #3
					if (gc_block.values.r < 0)
 800373a:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
						h_x2_div_d = -h_x2_div_d;
 800373e:	bf08      	it	eq
 8003740:	f100 4800 	addeq.w	r8, r0, #2147483648	; 0x80000000
					if (gc_block.values.r < 0)
 8003744:	2100      	movs	r1, #0
 8003746:	4618      	mov	r0, r3
 8003748:	930b      	str	r3, [sp, #44]	; 0x2c
 800374a:	f7fd fcb1 	bl	80010b0 <__aeabi_fcmplt>
 800374e:	b130      	cbz	r0, 800375e <gc_execute_line+0xb5e>
						gc_block.values.r = -gc_block.values.r; // Finished with r. Set to positive for mc_arc
 8003750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
						h_x2_div_d = -h_x2_div_d;
 8003752:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
						gc_block.values.r = -gc_block.values.r; // Finished with r. Set to positive for mc_arc
 8003756:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800375a:	f8c9 302c 	str.w	r3, [r9, #44]	; 0x2c
					gc_block.values.ijk[axis_0] = 0.5 * (x - (y * h_x2_div_d));
 800375e:	9b08      	ldr	r3, [sp, #32]
 8003760:	4631      	mov	r1, r6
 8003762:	3304      	adds	r3, #4
 8003764:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8003768:	4640      	mov	r0, r8
 800376a:	930b      	str	r3, [sp, #44]	; 0x2c
 800376c:	f7fd fb02 	bl	8000d74 <__aeabi_fmul>
 8003770:	4601      	mov	r1, r0
 8003772:	4628      	mov	r0, r5
 8003774:	f7fd f9f4 	bl	8000b60 <__aeabi_fsub>
 8003778:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800377c:	f7fd fafa 	bl	8000d74 <__aeabi_fmul>
 8003780:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
					gc_block.values.ijk[axis_1] = 0.5 * (y + (x * h_x2_div_d));
 8003782:	4629      	mov	r1, r5
					gc_block.values.ijk[axis_0] = 0.5 * (x - (y * h_x2_div_d));
 8003784:	6058      	str	r0, [r3, #4]
					gc_block.values.ijk[axis_1] = 0.5 * (y + (x * h_x2_div_d));
 8003786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003788:	4640      	mov	r0, r8
 800378a:	3304      	adds	r3, #4
 800378c:	eb09 0983 	add.w	r9, r9, r3, lsl #2
 8003790:	f7fd faf0 	bl	8000d74 <__aeabi_fmul>
 8003794:	4631      	mov	r1, r6
 8003796:	f7fd f9e5 	bl	8000b64 <__addsf3>
 800379a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800379e:	f7fd fae9 	bl	8000d74 <__aeabi_fmul>
					bit_false(value_words, bit(WORD_R));
 80037a2:	f024 0480 	bic.w	r4, r4, #128	; 0x80
					gc_block.values.ijk[axis_1] = 0.5 * (y + (x * h_x2_div_d));
 80037a6:	f8c9 0004 	str.w	r0, [r9, #4]
 80037aa:	e6b1      	b.n	8003510 <gc_execute_line+0x910>
					if (!(ijk_words & (bit(axis_0) | bit(axis_1))))
 80037ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037ae:	421a      	tst	r2, r3
 80037b0:	f000 8273 	beq.w	8003c9a <gc_execute_line+0x109a>
					if (gc_block.modal.units == UNITS_MODE_INCHES)
 80037b4:	f898 3003 	ldrb.w	r3, [r8, #3]
					bit_false(value_words, (bit(WORD_I)|bit(WORD_J)|bit(WORD_K)));
 80037b8:	f024 040e 	bic.w	r4, r4, #14
					if (gc_block.modal.units == UNITS_MODE_INCHES)
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d04f      	beq.n	8003860 <gc_execute_line+0xc60>
					y -= gc_block.values.ijk[axis_1]; // Delta y between circle center and target
 80037c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037c2:	f8df 8114 	ldr.w	r8, [pc, #276]	; 80038d8 <gc_execute_line+0xcd8>
 80037c6:	f103 0904 	add.w	r9, r3, #4
 80037ca:	eb08 0989 	add.w	r9, r8, r9, lsl #2
 80037ce:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80037d2:	4630      	mov	r0, r6
 80037d4:	f7fd f9c4 	bl	8000b60 <__aeabi_fsub>
					x -= gc_block.values.ijk[axis_0]; // Delta x between circle center and target
 80037d8:	9b08      	ldr	r3, [sp, #32]
					y -= gc_block.values.ijk[axis_1]; // Delta y between circle center and target
 80037da:	900b      	str	r0, [sp, #44]	; 0x2c
					x -= gc_block.values.ijk[axis_0]; // Delta x between circle center and target
 80037dc:	1d1e      	adds	r6, r3, #4
 80037de:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80037e2:	6871      	ldr	r1, [r6, #4]
 80037e4:	4628      	mov	r0, r5
 80037e6:	f7fd f9bb 	bl	8000b60 <__aeabi_fsub>
					float target_r = hypot_f(x, y);
 80037ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037ec:	4619      	mov	r1, r3
 80037ee:	f000 ffab 	bl	8004748 <hypot_f>
					gc_block.values.r = hypot_f(gc_block.values.ijk[axis_0],
 80037f2:	f8d9 1004 	ldr.w	r1, [r9, #4]
					float target_r = hypot_f(x, y);
 80037f6:	900b      	str	r0, [sp, #44]	; 0x2c
					gc_block.values.r = hypot_f(gc_block.values.ijk[axis_0],
 80037f8:	6870      	ldr	r0, [r6, #4]
 80037fa:	f000 ffa5 	bl	8004748 <hypot_f>
					float delta_r = fabs(target_r - gc_block.values.r);
 80037fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003800:	4601      	mov	r1, r0
					gc_block.values.r = hypot_f(gc_block.values.ijk[axis_0],
 8003802:	f8c8 002c 	str.w	r0, [r8, #44]	; 0x2c
 8003806:	4605      	mov	r5, r0
					float delta_r = fabs(target_r - gc_block.values.r);
 8003808:	4618      	mov	r0, r3
 800380a:	f7fd f9a9 	bl	8000b60 <__aeabi_fsub>
 800380e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
					if (delta_r > 0.005)
 8003812:	4630      	mov	r0, r6
 8003814:	f7fc fe00 	bl	8000418 <__aeabi_f2d>
 8003818:	a32b      	add	r3, pc, #172	; (adr r3, 80038c8 <gc_execute_line+0xcc8>)
 800381a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381e:	4680      	mov	r8, r0
 8003820:	4689      	mov	r9, r1
 8003822:	f7fd f8e1 	bl	80009e8 <__aeabi_dcmpgt>
 8003826:	2800      	cmp	r0, #0
 8003828:	f43f ae72 	beq.w	8003510 <gc_execute_line+0x910>
						if (delta_r > 0.5)
 800382c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003830:	4630      	mov	r0, r6
 8003832:	f7fd fc5b 	bl	80010ec <__aeabi_fcmpgt>
 8003836:	2800      	cmp	r0, #0
 8003838:	f47f af0f 	bne.w	800365a <gc_execute_line+0xa5a>
						if (delta_r > (0.001 * gc_block.values.r))
 800383c:	4628      	mov	r0, r5
 800383e:	f7fc fdeb 	bl	8000418 <__aeabi_f2d>
 8003842:	a323      	add	r3, pc, #140	; (adr r3, 80038d0 <gc_execute_line+0xcd0>)
 8003844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003848:	f7fc fe3e 	bl	80004c8 <__aeabi_dmul>
 800384c:	4602      	mov	r2, r0
 800384e:	460b      	mov	r3, r1
 8003850:	4640      	mov	r0, r8
 8003852:	4649      	mov	r1, r9
 8003854:	f7fd f8c8 	bl	80009e8 <__aeabi_dcmpgt>
 8003858:	2800      	cmp	r0, #0
 800385a:	f43f ae59 	beq.w	8003510 <gc_execute_line+0x910>
 800385e:	e6fc      	b.n	800365a <gc_execute_line+0xa5a>
 8003860:	f8df 807c 	ldr.w	r8, [pc, #124]	; 80038e0 <gc_execute_line+0xce0>
							if (ijk_words & bit(idx))
 8003864:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003866:	fa43 f309 	asr.w	r3, r3, r9
 800386a:	07da      	lsls	r2, r3, #31
 800386c:	d50c      	bpl.n	8003888 <gc_execute_line+0xc88>
								gc_block.values.ijk[idx] *= MM_PER_INCH;
 800386e:	f8d8 0000 	ldr.w	r0, [r8]
 8003872:	f7fc fdd1 	bl	8000418 <__aeabi_f2d>
 8003876:	a312      	add	r3, pc, #72	; (adr r3, 80038c0 <gc_execute_line+0xcc0>)
 8003878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387c:	f7fc fe24 	bl	80004c8 <__aeabi_dmul>
 8003880:	f7fd f91a 	bl	8000ab8 <__aeabi_d2f>
 8003884:	f8c8 0000 	str.w	r0, [r8]
						for (idx = 0; idx < N_AXIS; idx++)
 8003888:	f109 0901 	add.w	r9, r9, #1
 800388c:	f1b9 0f03 	cmp.w	r9, #3
 8003890:	f108 0804 	add.w	r8, r8, #4
 8003894:	d1e6      	bne.n	8003864 <gc_execute_line+0xc64>
 8003896:	e793      	b.n	80037c0 <gc_execute_line+0xbc0>
				gc_parser_flags |= GC_PARSER_PROBE_IS_NO_ERROR; // No break intentional.
 8003898:	f04a 0a10 	orr.w	sl, sl, #16
						|| (gc_block.modal.motion == MOTION_MODE_PROBE_AWAY_NO_ERROR))
 800389c:	3572      	adds	r5, #114	; 0x72
				if ((gc_block.modal.motion == MOTION_MODE_PROBE_AWAY)
 800389e:	b2ed      	uxtb	r5, r5
 80038a0:	2d01      	cmp	r5, #1
					gc_parser_flags |= GC_PARSER_PROBE_IS_AWAY;
 80038a2:	bf98      	it	ls
 80038a4:	f04a 0a08 	orrls.w	sl, sl, #8
				if (!axis_words)
 80038a8:	2f00      	cmp	r7, #0
 80038aa:	f43f ad1f 	beq.w	80032ec <gc_execute_line+0x6ec>
				if (isequal_position_vector(gc_state.position, gc_block.values.xyz))
 80038ae:	220c      	movs	r2, #12
 80038b0:	490c      	ldr	r1, [pc, #48]	; (80038e4 <gc_execute_line+0xce4>)
 80038b2:	480d      	ldr	r0, [pc, #52]	; (80038e8 <gc_execute_line+0xce8>)
 80038b4:	f004 f99a 	bl	8007bec <memcmp>
 80038b8:	2800      	cmp	r0, #0
 80038ba:	f47f ae29 	bne.w	8003510 <gc_execute_line+0x910>
 80038be:	e6cc      	b.n	800365a <gc_execute_line+0xa5a>
 80038c0:	66666666 	.word	0x66666666
 80038c4:	40396666 	.word	0x40396666
 80038c8:	47ae147b 	.word	0x47ae147b
 80038cc:	3f747ae1 	.word	0x3f747ae1
 80038d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80038d4:	3f50624d 	.word	0x3f50624d
 80038d8:	2000053c 	.word	0x2000053c
 80038dc:	40100000 	.word	0x40100000
 80038e0:	20000550 	.word	0x20000550
 80038e4:	20000574 	.word	0x20000574
 80038e8:	200005a8 	.word	0x200005a8
	if (bit_istrue(settings.flags, BITFLAG_LASER_MODE))
 80038ec:	4ba5      	ldr	r3, [pc, #660]	; (8003b84 <gc_execute_line+0xf84>)
 80038ee:	4ca6      	ldr	r4, [pc, #664]	; (8003b88 <gc_execute_line+0xf88>)
 80038f0:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80038f4:	f013 0f02 	tst.w	r3, #2
 80038f8:	d00e      	beq.n	8003918 <gc_execute_line+0xd18>
		if (!((gc_block.modal.motion == MOTION_MODE_LINEAR)
 80038fa:	786b      	ldrb	r3, [r5, #1]
 80038fc:	3b01      	subs	r3, #1
 80038fe:	2b02      	cmp	r3, #2
			gc_parser_flags |= GC_PARSER_LASER_DISABLE;
 8003900:	bf88      	it	hi
 8003902:	f04a 0a40 	orrhi.w	sl, sl, #64	; 0x40
		if (axis_words && (axis_command == AXIS_COMMAND_MOTION_MODE))
 8003906:	2f00      	cmp	r7, #0
 8003908:	f000 80e6 	beq.w	8003ad8 <gc_execute_line+0xed8>
 800390c:	f1bb 0f02 	cmp.w	fp, #2
 8003910:	f040 80e2 	bne.w	8003ad8 <gc_execute_line+0xed8>
			gc_parser_flags |= GC_PARSER_LASER_ISMOTION;
 8003914:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
	gc_state.line_number = gc_block.values.n;
 8003918:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800391a:	61e3      	str	r3, [r4, #28]
	gc_state.modal.feed_rate = gc_block.modal.feed_rate;
 800391c:	78ab      	ldrb	r3, [r5, #2]
 800391e:	7063      	strb	r3, [r4, #1]
	if (gc_state.modal.feed_rate)
 8003920:	b113      	cbz	r3, 8003928 <gc_execute_line+0xd28>
		pl_data->condition |= PL_COND_FLAG_INVERSE_TIME;
 8003922:	2308      	movs	r3, #8
 8003924:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
	gc_state.feed_rate = gc_block.values.f; // Always copy this value. See feed rate error-checking.
 8003928:	692b      	ldr	r3, [r5, #16]
	if ((gc_state.spindle_speed != gc_block.values.s)
 800392a:	6b2f      	ldr	r7, [r5, #48]	; 0x30
 800392c:	6920      	ldr	r0, [r4, #16]
 800392e:	4639      	mov	r1, r7
	gc_state.feed_rate = gc_block.values.f; // Always copy this value. See feed rate error-checking.
 8003930:	6163      	str	r3, [r4, #20]
	pl_data->feed_rate = gc_state.feed_rate; // Record data for planner use.
 8003932:	9315      	str	r3, [sp, #84]	; 0x54
	if ((gc_state.spindle_speed != gc_block.values.s)
 8003934:	f7fd fbb2 	bl	800109c <__aeabi_fcmpeq>
 8003938:	f00a 0640 	and.w	r6, sl, #64	; 0x40
 800393c:	b110      	cbz	r0, 8003944 <gc_execute_line+0xd44>
			|| bit_istrue(gc_parser_flags, GC_PARSER_LASER_FORCE_SYNC))
 800393e:	f01a 0f20 	tst.w	sl, #32
 8003942:	d00c      	beq.n	800395e <gc_execute_line+0xd5e>
		if (gc_state.modal.spindle != SPINDLE_DISABLE)
 8003944:	7a60      	ldrb	r0, [r4, #9]
 8003946:	b140      	cbz	r0, 800395a <gc_execute_line+0xd5a>
			if (bit_isfalse(gc_parser_flags, GC_PARSER_LASER_ISMOTION))
 8003948:	f01a 0f80 	tst.w	sl, #128	; 0x80
 800394c:	d105      	bne.n	800395a <gc_execute_line+0xd5a>
				if (bit_istrue(gc_parser_flags, GC_PARSER_LASER_DISABLE))
 800394e:	2e00      	cmp	r6, #0
 8003950:	f000 80d6 	beq.w	8003b00 <gc_execute_line+0xf00>
					spindle_sync(gc_state.modal.spindle, 0.0);
 8003954:	2100      	movs	r1, #0
					spindle_sync(gc_state.modal.spindle, gc_block.values.s);
 8003956:	f002 ff89 	bl	800686c <spindle_sync>
		gc_state.spindle_speed = gc_block.values.s; // Update spindle speed state.
 800395a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800395c:	6123      	str	r3, [r4, #16]
	if (bit_isfalse(gc_parser_flags, GC_PARSER_LASER_DISABLE))
 800395e:	b90e      	cbnz	r6, 8003964 <gc_execute_line+0xd64>
		pl_data->spindle_speed = gc_state.spindle_speed; // Record data for planner use.
 8003960:	6923      	ldr	r3, [r4, #16]
 8003962:	9316      	str	r3, [sp, #88]	; 0x58
	gc_state.tool = gc_block.values.t;
 8003964:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
	if (gc_state.modal.spindle != gc_block.modal.spindle)
 8003968:	7aa8      	ldrb	r0, [r5, #10]
	gc_state.tool = gc_block.values.t;
 800396a:	7623      	strb	r3, [r4, #24]
	if (gc_state.modal.spindle != gc_block.modal.spindle)
 800396c:	7a63      	ldrb	r3, [r4, #9]
 800396e:	4283      	cmp	r3, r0
 8003970:	d004      	beq.n	800397c <gc_execute_line+0xd7c>
		spindle_sync(gc_block.modal.spindle, pl_data->spindle_speed);
 8003972:	9916      	ldr	r1, [sp, #88]	; 0x58
 8003974:	f002 ff7a 	bl	800686c <spindle_sync>
		gc_state.modal.spindle = gc_block.modal.spindle;
 8003978:	7aab      	ldrb	r3, [r5, #10]
 800397a:	7263      	strb	r3, [r4, #9]
	pl_data->condition |= gc_state.modal.spindle; // Set condition flag for planner use.
 800397c:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8003980:	7a62      	ldrb	r2, [r4, #9]
	if (gc_state.modal.coolant != gc_block.modal.coolant)
 8003982:	7a68      	ldrb	r0, [r5, #9]
	pl_data->condition |= gc_state.modal.spindle; // Set condition flag for planner use.
 8003984:	4313      	orrs	r3, r2
 8003986:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
	if (gc_state.modal.coolant != gc_block.modal.coolant)
 800398a:	7a23      	ldrb	r3, [r4, #8]
 800398c:	4283      	cmp	r3, r0
 800398e:	d006      	beq.n	800399e <gc_execute_line+0xd9e>
		coolant_sync(gc_block.modal.coolant);
 8003990:	f7ff f872 	bl	8002a78 <coolant_sync>
		if (gc_block.modal.coolant == COOLANT_DISABLE)
 8003994:	7a6b      	ldrb	r3, [r5, #9]
 8003996:	2b00      	cmp	r3, #0
 8003998:	f040 80b4 	bne.w	8003b04 <gc_execute_line+0xf04>
			gc_state.modal.coolant |= gc_block.modal.coolant;
 800399c:	7223      	strb	r3, [r4, #8]
	pl_data->condition |= gc_state.modal.coolant; // Set condition flag for planner use.
 800399e:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 80039a2:	7a22      	ldrb	r2, [r4, #8]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
	if (gc_block.non_modal_command == NON_MODAL_DWELL)
 80039aa:	782b      	ldrb	r3, [r5, #0]
 80039ac:	2b04      	cmp	r3, #4
 80039ae:	d102      	bne.n	80039b6 <gc_execute_line+0xdb6>
		mc_dwell(gc_block.values.p);
 80039b0:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 80039b2:	f000 fd35 	bl	8004420 <mc_dwell>
	gc_state.modal.plane_select = gc_block.modal.plane_select;
 80039b6:	796b      	ldrb	r3, [r5, #5]
	if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET)
 80039b8:	f1bb 0f03 	cmp.w	fp, #3
	gc_state.modal.plane_select = gc_block.modal.plane_select;
 80039bc:	7123      	strb	r3, [r4, #4]
	gc_state.modal.units = gc_block.modal.units;
 80039be:	78eb      	ldrb	r3, [r5, #3]
 80039c0:	70a3      	strb	r3, [r4, #2]
	if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET)
 80039c2:	d10d      	bne.n	80039e0 <gc_execute_line+0xde0>
		gc_state.modal.tool_length = gc_block.modal.tool_length;
 80039c4:	79ab      	ldrb	r3, [r5, #6]
 80039c6:	7163      	strb	r3, [r4, #5]
		if (gc_state.modal.tool_length == TOOL_LENGTH_OFFSET_CANCEL)
 80039c8:	b90b      	cbnz	r3, 80039ce <gc_execute_line+0xdce>
			gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS] = 0.0;
 80039ca:	2300      	movs	r3, #0
 80039cc:	642b      	str	r3, [r5, #64]	; 0x40
				!= gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS])
 80039ce:	6c2e      	ldr	r6, [r5, #64]	; 0x40
		if (gc_state.tool_length_offset
 80039d0:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80039d2:	4631      	mov	r1, r6
 80039d4:	f7fd fb62 	bl	800109c <__aeabi_fcmpeq>
 80039d8:	b910      	cbnz	r0, 80039e0 <gc_execute_line+0xde0>
			gc_state.tool_length_offset =
 80039da:	6466      	str	r6, [r4, #68]	; 0x44
			system_flag_wco_change();
 80039dc:	f003 fdba 	bl	8007554 <system_flag_wco_change>
	if (gc_state.modal.coord_select != gc_block.modal.coord_select)
 80039e0:	79eb      	ldrb	r3, [r5, #7]
 80039e2:	79a2      	ldrb	r2, [r4, #6]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d007      	beq.n	80039f8 <gc_execute_line+0xdf8>
		gc_state.modal.coord_select = gc_block.modal.coord_select;
 80039e8:	71a3      	strb	r3, [r4, #6]
		memcpy(gc_state.coord_system, block_coord_system, N_AXIS * sizeof(float));
 80039ea:	4b68      	ldr	r3, [pc, #416]	; (8003b8c <gc_execute_line+0xf8c>)
 80039ec:	aa12      	add	r2, sp, #72	; 0x48
 80039ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80039f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		system_flag_wco_change();
 80039f4:	f003 fdae 	bl	8007554 <system_flag_wco_change>
	gc_state.modal.distance = gc_block.modal.distance;
 80039f8:	792b      	ldrb	r3, [r5, #4]
 80039fa:	70e3      	strb	r3, [r4, #3]
	switch (gc_block.non_modal_command)
 80039fc:	782b      	ldrb	r3, [r5, #0]
 80039fe:	2b26      	cmp	r3, #38	; 0x26
 8003a00:	f000 80b6 	beq.w	8003b70 <gc_execute_line+0xf70>
 8003a04:	f200 8081 	bhi.w	8003b0a <gc_execute_line+0xf0a>
 8003a08:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8003a0c:	2a1c      	cmp	r2, #28
 8003a0e:	f000 8097 	beq.w	8003b40 <gc_execute_line+0xf40>
 8003a12:	2b0a      	cmp	r3, #10
 8003a14:	f000 8082 	beq.w	8003b1c <gc_execute_line+0xf1c>
	gc_state.modal.motion = gc_block.modal.motion;
 8003a18:	786b      	ldrb	r3, [r5, #1]
	if (gc_state.modal.motion != MOTION_MODE_NONE)
 8003a1a:	2b50      	cmp	r3, #80	; 0x50
	gc_state.modal.motion = gc_block.modal.motion;
 8003a1c:	7023      	strb	r3, [r4, #0]
	if (gc_state.modal.motion != MOTION_MODE_NONE)
 8003a1e:	d00f      	beq.n	8003a40 <gc_execute_line+0xe40>
		if (axis_command == AXIS_COMMAND_MOTION_MODE)
 8003a20:	f1bb 0f02 	cmp.w	fp, #2
 8003a24:	d10c      	bne.n	8003a40 <gc_execute_line+0xe40>
			if (gc_state.modal.motion == MOTION_MODE_LINEAR)
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	4e59      	ldr	r6, [pc, #356]	; (8003b90 <gc_execute_line+0xf90>)
 8003a2a:	f040 80c3 	bne.w	8003bb4 <gc_execute_line+0xfb4>
				mc_line(gc_block.values.xyz, pl_data);
 8003a2e:	4630      	mov	r0, r6
 8003a30:	a915      	add	r1, sp, #84	; 0x54
 8003a32:	f000 fb0d 	bl	8004050 <mc_line>
				memcpy(gc_state.position, gc_block.values.xyz,
 8003a36:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003a3a:	4b56      	ldr	r3, [pc, #344]	; (8003b94 <gc_execute_line+0xf94>)
 8003a3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	gc_state.modal.program_flow = gc_block.modal.program_flow;
 8003a40:	7a2b      	ldrb	r3, [r5, #8]
 8003a42:	71e3      	strb	r3, [r4, #7]
	if (gc_state.modal.program_flow)
 8003a44:	b183      	cbz	r3, 8003a68 <gc_execute_line+0xe68>
		protocol_buffer_synchronize(); // Sync and finish all remaining buffered motions before moving on.
 8003a46:	f001 fec3 	bl	80057d0 <protocol_buffer_synchronize>
		if (gc_state.modal.program_flow == PROGRAM_FLOW_PAUSED)
 8003a4a:	79e3      	ldrb	r3, [r4, #7]
 8003a4c:	2b03      	cmp	r3, #3
 8003a4e:	4b52      	ldr	r3, [pc, #328]	; (8003b98 <gc_execute_line+0xf98>)
 8003a50:	f040 80e2 	bne.w	8003c18 <gc_execute_line+0x1018>
			if (sys.state != STATE_CHECK_MODE)
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d004      	beq.n	8003a64 <gc_execute_line+0xe64>
				system_set_exec_state_flag(EXEC_FEED_HOLD); // Use feed hold for program pause.
 8003a5a:	2008      	movs	r0, #8
 8003a5c:	f003 fdbe 	bl	80075dc <system_set_exec_state_flag>
				protocol_execute_realtime(); // Execute suspend.
 8003a60:	f001 fd4e 	bl	8005500 <protocol_execute_realtime>
		gc_state.modal.program_flow = PROGRAM_FLOW_RUNNING; // Reset program flow.
 8003a64:	2300      	movs	r3, #0
 8003a66:	71e3      	strb	r3, [r4, #7]
	if (gc_block.modal.digital)
 8003a68:	7b2c      	ldrb	r4, [r5, #12]
 8003a6a:	b154      	cbz	r4, 8003a82 <gc_execute_line+0xe82>
		output_select = trunc(gc_block.values.p); // Convert p value to int.
 8003a6c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8003a6e:	f7fc fcd3 	bl	8000418 <__aeabi_f2d>
 8003a72:	f004 fedb 	bl	800882c <trunc>
 8003a76:	f7fc ffff 	bl	8000a78 <__aeabi_d2uiz>
		outputs_digital_action(output_select, gc_block.modal.digital);
 8003a7a:	4621      	mov	r1, r4
 8003a7c:	b2c0      	uxtb	r0, r0
 8003a7e:	f003 ffb9 	bl	80079f4 <outputs_digital_action>
	if (gc_block.modal.waitoninput)
 8003a82:	7b6b      	ldrb	r3, [r5, #13]
 8003a84:	b16b      	cbz	r3, 8003aa2 <gc_execute_line+0xea2>
		input_select = trunc(gc_block.values.p); // Convert p value to int.
 8003a86:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8003a88:	f7fc fcc6 	bl	8000418 <__aeabi_f2d>
 8003a8c:	f004 fece 	bl	800882c <trunc>
 8003a90:	f7fc fff2 	bl	8000a78 <__aeabi_d2uiz>
		wait_on_input_action(input_select, gc_block.values.l, &gc_block.values.q);
 8003a94:	f895 4020 	ldrb.w	r4, [r5, #32]
 8003a98:	4a40      	ldr	r2, [pc, #256]	; (8003b9c <gc_execute_line+0xf9c>)
 8003a9a:	4621      	mov	r1, r4
 8003a9c:	b2c0      	uxtb	r0, r0
 8003a9e:	f003 ffcd 	bl	8007a3c <wait_on_input_action>
	if (gc_block.modal.analog)
 8003aa2:	7bab      	ldrb	r3, [r5, #14]
 8003aa4:	b123      	cbz	r3, 8003ab0 <gc_execute_line+0xeb0>
		outputs_analog_action(gc_block.values.e, &gc_block.values.q);
 8003aa6:	493d      	ldr	r1, [pc, #244]	; (8003b9c <gc_execute_line+0xf9c>)
 8003aa8:	f895 0044 	ldrb.w	r0, [r5, #68]	; 0x44
 8003aac:	f003 ffc5 	bl	8007a3a <outputs_analog_action>
	if (gc_block.modal.accel_scaling)
 8003ab0:	7beb      	ldrb	r3, [r5, #15]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f43f aa3c 	beq.w	8002f30 <gc_execute_line+0x330>
		output_select = trunc(gc_block.values.p); // Convert p value to int.
 8003ab8:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8003aba:	f7fc fcad 	bl	8000418 <__aeabi_f2d>
 8003abe:	f004 feb5 	bl	800882c <trunc>
 8003ac2:	f7fc ffd9 	bl	8000a78 <__aeabi_d2uiz>
		acceleration_scaling(output_select, &gc_block.values.q); // in settings.c
 8003ac6:	4935      	ldr	r1, [pc, #212]	; (8003b9c <gc_execute_line+0xf9c>)
 8003ac8:	b2c0      	uxtb	r0, r0
 8003aca:	f002 fdb5 	bl	8006638 <acceleration_scaling>
		plan_reset(); // Clear block buffer and planner variables
 8003ace:	f000 ff89 	bl	80049e4 <plan_reset>
	return (STATUS_OK);
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	f7ff ba2c 	b.w	8002f30 <gc_execute_line+0x330>
			if (gc_state.modal.spindle == SPINDLE_ENABLE_CW)
 8003ad8:	7a63      	ldrb	r3, [r4, #9]
 8003ada:	2b10      	cmp	r3, #16
 8003adc:	f47f af1c 	bne.w	8003918 <gc_execute_line+0xd18>
						|| (gc_state.modal.motion == MOTION_MODE_CCW_ARC))
 8003ae0:	7823      	ldrb	r3, [r4, #0]
 8003ae2:	f00a 0240 	and.w	r2, sl, #64	; 0x40
				if ((gc_state.modal.motion == MOTION_MODE_LINEAR)
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d805      	bhi.n	8003af8 <gc_execute_line+0xef8>
					if (bit_istrue(gc_parser_flags, GC_PARSER_LASER_DISABLE))
 8003aec:	2a00      	cmp	r2, #0
 8003aee:	f43f af13 	beq.w	8003918 <gc_execute_line+0xd18>
						gc_parser_flags |= GC_PARSER_LASER_FORCE_SYNC;
 8003af2:	f04a 0a20 	orr.w	sl, sl, #32
 8003af6:	e70f      	b.n	8003918 <gc_execute_line+0xd18>
					if (bit_isfalse(gc_parser_flags, GC_PARSER_LASER_DISABLE))
 8003af8:	2a00      	cmp	r2, #0
 8003afa:	f47f af0d 	bne.w	8003918 <gc_execute_line+0xd18>
 8003afe:	e7f8      	b.n	8003af2 <gc_execute_line+0xef2>
					spindle_sync(gc_state.modal.spindle, gc_block.values.s);
 8003b00:	4639      	mov	r1, r7
 8003b02:	e728      	b.n	8003956 <gc_execute_line+0xd56>
			gc_state.modal.coolant |= gc_block.modal.coolant;
 8003b04:	7a22      	ldrb	r2, [r4, #8]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	e748      	b.n	800399c <gc_execute_line+0xd9c>
	switch (gc_block.non_modal_command)
 8003b0a:	2b5c      	cmp	r3, #92	; 0x5c
 8003b0c:	d035      	beq.n	8003b7a <gc_execute_line+0xf7a>
 8003b0e:	2b66      	cmp	r3, #102	; 0x66
 8003b10:	d04a      	beq.n	8003ba8 <gc_execute_line+0xfa8>
 8003b12:	2b28      	cmp	r3, #40	; 0x28
 8003b14:	d180      	bne.n	8003a18 <gc_execute_line+0xe18>
		settings_write_coord_data(SETTING_INDEX_G30, gc_state.position);
 8003b16:	2007      	movs	r0, #7
 8003b18:	491e      	ldr	r1, [pc, #120]	; (8003b94 <gc_execute_line+0xf94>)
 8003b1a:	e02b      	b.n	8003b74 <gc_execute_line+0xf74>
		settings_write_coord_data(coord_select, gc_block.values.ijk);
 8003b1c:	4e20      	ldr	r6, [pc, #128]	; (8003ba0 <gc_execute_line+0xfa0>)
 8003b1e:	9807      	ldr	r0, [sp, #28]
 8003b20:	4631      	mov	r1, r6
 8003b22:	f002 fb80 	bl	8006226 <settings_write_coord_data>
		if (gc_state.modal.coord_select == coord_select)
 8003b26:	79a3      	ldrb	r3, [r4, #6]
 8003b28:	9a07      	ldr	r2, [sp, #28]
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	f47f af74 	bne.w	8003a18 <gc_execute_line+0xe18>
			memcpy(gc_state.coord_system, gc_block.values.ijk,
 8003b30:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003b34:	4b15      	ldr	r3, [pc, #84]	; (8003b8c <gc_execute_line+0xf8c>)
		memcpy(gc_state.coord_offset, gc_block.values.xyz,
 8003b36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		system_flag_wco_change();
 8003b3a:	f003 fd0b 	bl	8007554 <system_flag_wco_change>
		break;
 8003b3e:	e76b      	b.n	8003a18 <gc_execute_line+0xe18>
		pl_data->condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 8003b40:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8003b44:	f043 0301 	orr.w	r3, r3, #1
 8003b48:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
		if (axis_command)
 8003b4c:	f1bb 0f00 	cmp.w	fp, #0
 8003b50:	d003      	beq.n	8003b5a <gc_execute_line+0xf5a>
			mc_line(gc_block.values.xyz, pl_data);
 8003b52:	480f      	ldr	r0, [pc, #60]	; (8003b90 <gc_execute_line+0xf90>)
 8003b54:	a915      	add	r1, sp, #84	; 0x54
 8003b56:	f000 fa7b 	bl	8004050 <mc_line>
		mc_line(gc_block.values.ijk, pl_data);
 8003b5a:	4e11      	ldr	r6, [pc, #68]	; (8003ba0 <gc_execute_line+0xfa0>)
 8003b5c:	a915      	add	r1, sp, #84	; 0x54
 8003b5e:	4630      	mov	r0, r6
 8003b60:	f000 fa76 	bl	8004050 <mc_line>
		memcpy(gc_state.position, gc_block.values.ijk, N_AXIS * sizeof(float));
 8003b64:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003b68:	4b0a      	ldr	r3, [pc, #40]	; (8003b94 <gc_execute_line+0xf94>)
 8003b6a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		break;
 8003b6e:	e753      	b.n	8003a18 <gc_execute_line+0xe18>
		settings_write_coord_data(SETTING_INDEX_G28, gc_state.position);
 8003b70:	2006      	movs	r0, #6
 8003b72:	4908      	ldr	r1, [pc, #32]	; (8003b94 <gc_execute_line+0xf94>)
		settings_write_coord_data(SETTING_INDEX_G30, gc_state.position);
 8003b74:	f002 fb57 	bl	8006226 <settings_write_coord_data>
		break;
 8003b78:	e74e      	b.n	8003a18 <gc_execute_line+0xe18>
		memcpy(gc_state.coord_offset, gc_block.values.xyz,
 8003b7a:	4a05      	ldr	r2, [pc, #20]	; (8003b90 <gc_execute_line+0xf90>)
 8003b7c:	4b09      	ldr	r3, [pc, #36]	; (8003ba4 <gc_execute_line+0xfa4>)
 8003b7e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b80:	e7d9      	b.n	8003b36 <gc_execute_line+0xf36>
 8003b82:	bf00      	nop
 8003b84:	20002ffc 	.word	0x20002ffc
 8003b88:	20000588 	.word	0x20000588
 8003b8c:	200005b4 	.word	0x200005b4
 8003b90:	20000574 	.word	0x20000574
 8003b94:	200005a8 	.word	0x200005a8
 8003b98:	20000104 	.word	0x20000104
 8003b9c:	20000584 	.word	0x20000584
 8003ba0:	20000550 	.word	0x20000550
 8003ba4:	200005c0 	.word	0x200005c0
		clear_vector(gc_state.coord_offset); // Disable G92 offsets by zeroing offset vector.
 8003ba8:	2300      	movs	r3, #0
 8003baa:	4a40      	ldr	r2, [pc, #256]	; (8003cac <gc_execute_line+0x10ac>)
 8003bac:	63a3      	str	r3, [r4, #56]	; 0x38
 8003bae:	e9c2 3301 	strd	r3, r3, [r2, #4]
 8003bb2:	e7c2      	b.n	8003b3a <gc_execute_line+0xf3a>
			else if (gc_state.modal.motion == MOTION_MODE_SEEK)
 8003bb4:	b933      	cbnz	r3, 8003bc4 <gc_execute_line+0xfc4>
				pl_data->condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 8003bb6:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8003bba:	f043 0301 	orr.w	r3, r3, #1
 8003bbe:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 8003bc2:	e734      	b.n	8003a2e <gc_execute_line+0xe2e>
			else if ((gc_state.modal.motion == MOTION_MODE_CW_ARC)
 8003bc4:	3b02      	subs	r3, #2
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d812      	bhi.n	8003bf0 <gc_execute_line+0xff0>
				mc_arc(gc_block.values.xyz, pl_data, gc_state.position,
 8003bca:	f3ca 0380 	ubfx	r3, sl, #2, #1
 8003bce:	9304      	str	r3, [sp, #16]
 8003bd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003bd2:	4630      	mov	r0, r6
 8003bd4:	9303      	str	r3, [sp, #12]
 8003bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003bd8:	4a35      	ldr	r2, [pc, #212]	; (8003cb0 <gc_execute_line+0x10b0>)
 8003bda:	9302      	str	r3, [sp, #8]
 8003bdc:	9b08      	ldr	r3, [sp, #32]
 8003bde:	a915      	add	r1, sp, #84	; 0x54
 8003be0:	9301      	str	r3, [sp, #4]
 8003be2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	f1a6 0324 	sub.w	r3, r6, #36	; 0x24
 8003bea:	f000 fa65 	bl	80040b8 <mc_arc>
			if (gc_update_pos == GC_UPDATE_POS_TARGET)
 8003bee:	e722      	b.n	8003a36 <gc_execute_line+0xe36>
				pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 8003bf0:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
				gc_update_pos = mc_probe_cycle(gc_block.values.xyz, pl_data,
 8003bf4:	4652      	mov	r2, sl
				pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 8003bf6:	f043 0304 	orr.w	r3, r3, #4
				gc_update_pos = mc_probe_cycle(gc_block.values.xyz, pl_data,
 8003bfa:	4630      	mov	r0, r6
 8003bfc:	a915      	add	r1, sp, #84	; 0x54
				pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 8003bfe:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
				gc_update_pos = mc_probe_cycle(gc_block.values.xyz, pl_data,
 8003c02:	f000 fc47 	bl	8004494 <mc_probe_cycle>
			if (gc_update_pos == GC_UPDATE_POS_TARGET)
 8003c06:	2800      	cmp	r0, #0
 8003c08:	f43f af15 	beq.w	8003a36 <gc_execute_line+0xe36>
			else if (gc_update_pos == GC_UPDATE_POS_SYSTEM)
 8003c0c:	2801      	cmp	r0, #1
 8003c0e:	f47f af17 	bne.w	8003a40 <gc_execute_line+0xe40>
				gc_sync_position(); // gc_state.position[] = sys_position
 8003c12:	f7fe ffeb 	bl	8002bec <gc_sync_position>
 8003c16:	e713      	b.n	8003a40 <gc_execute_line+0xe40>
			gc_state.modal.motion = MOTION_MODE_LINEAR;
 8003c18:	2201      	movs	r2, #1
 8003c1a:	8022      	strh	r2, [r4, #0]
			sys.f_override = DEFAULT_FEED_OVERRIDE;
 8003c1c:	f246 4264 	movw	r2, #25700	; 0x6464
 8003c20:	811a      	strh	r2, [r3, #8]
			sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE;
 8003c22:	2264      	movs	r2, #100	; 0x64
			gc_state.modal.plane_select = PLANE_SELECT_XY;
 8003c24:	2600      	movs	r6, #0
			sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE;
 8003c26:	729a      	strb	r2, [r3, #10]
			if (sys.state != STATE_CHECK_MODE)
 8003c28:	781b      	ldrb	r3, [r3, #0]
			gc_state.modal.plane_select = PLANE_SELECT_XY;
 8003c2a:	7126      	strb	r6, [r4, #4]
			if (sys.state != STATE_CHECK_MODE)
 8003c2c:	2b02      	cmp	r3, #2
			gc_state.modal.distance = DISTANCE_MODE_ABSOLUTE;
 8003c2e:	70e6      	strb	r6, [r4, #3]
			gc_state.modal.coord_select = 0; // G54
 8003c30:	71a6      	strb	r6, [r4, #6]
			gc_state.modal.coolant = COOLANT_DISABLE;
 8003c32:	8126      	strh	r6, [r4, #8]
			if (sys.state != STATE_CHECK_MODE)
 8003c34:	d00f      	beq.n	8003c56 <gc_execute_line+0x1056>
				if (!(settings_read_coord_data(gc_state.modal.coord_select,
 8003c36:	4630      	mov	r0, r6
 8003c38:	491e      	ldr	r1, [pc, #120]	; (8003cb4 <gc_execute_line+0x10b4>)
 8003c3a:	f002 fbba 	bl	80063b2 <settings_read_coord_data>
 8003c3e:	2800      	cmp	r0, #0
 8003c40:	f43f ab51 	beq.w	80032e6 <gc_execute_line+0x6e6>
				system_flag_wco_change(); // Set to refresh immediately just in case something altered.
 8003c44:	f003 fc86 	bl	8007554 <system_flag_wco_change>
				spindle_set_state(SPINDLE_DISABLE, 0.0);
 8003c48:	4630      	mov	r0, r6
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	f002 fde2 	bl	8006814 <spindle_set_state>
				coolant_set_state(COOLANT_DISABLE);
 8003c50:	4630      	mov	r0, r6
 8003c52:	f7fe fef3 	bl	8002a3c <coolant_set_state>
			report_feedback_message(MESSAGE_PROGRAM_END);
 8003c56:	2008      	movs	r0, #8
 8003c58:	f001 fe3a 	bl	80058d0 <report_feedback_message>
 8003c5c:	e702      	b.n	8003a64 <gc_execute_line+0xe64>
			FAIL(STATUS_EXPECTED_COMMAND_LETTER);
 8003c5e:	2301      	movs	r3, #1
 8003c60:	f7ff b966 	b.w	8002f30 <gc_execute_line+0x330>
			FAIL(STATUS_BAD_NUMBER_FORMAT);
 8003c64:	2302      	movs	r3, #2
 8003c66:	f7ff b963 	b.w	8002f30 <gc_execute_line+0x330>
						FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT);
 8003c6a:	2318      	movs	r3, #24
 8003c6c:	f7ff b960 	b.w	8002f30 <gc_execute_line+0x330>
					FAIL(STATUS_GCODE_MAX_VALUE_EXCEEDED);
 8003c70:	2326      	movs	r3, #38	; 0x26
 8003c72:	f7ff b95d 	b.w	8002f30 <gc_execute_line+0x330>
				FAIL(STATUS_GCODE_WORD_REPEATED);
 8003c76:	2319      	movs	r3, #25
 8003c78:	f7ff b95a 	b.w	8002f30 <gc_execute_line+0x330>
					FAIL(STATUS_NEGATIVE_VALUE);
 8003c7c:	2304      	movs	r3, #4
 8003c7e:	f7ff b957 	b.w	8002f30 <gc_execute_line+0x330>
			FAIL(STATUS_GCODE_INVALID_LINE_NUMBER);
 8003c82:	231b      	movs	r3, #27
 8003c84:	f7ff b954 	b.w	8002f30 <gc_execute_line+0x330>
				FAIL(STATUS_GCODE_G43_DYNAMIC_AXIS_ERROR);
 8003c88:	2325      	movs	r3, #37	; 0x25
 8003c8a:	f7ff b951 	b.w	8002f30 <gc_execute_line+0x330>
					FAIL(STATUS_GCODE_NO_AXIS_WORDS_IN_PLANE);
 8003c8e:	2320      	movs	r3, #32
 8003c90:	f7ff b94e 	b.w	8002f30 <gc_execute_line+0x330>
						FAIL(STATUS_GCODE_ARC_RADIUS_ERROR);
 8003c94:	2322      	movs	r3, #34	; 0x22
 8003c96:	f7ff b94b 	b.w	8002f30 <gc_execute_line+0x330>
						FAIL(STATUS_GCODE_NO_OFFSETS_IN_PLANE);
 8003c9a:	2323      	movs	r3, #35	; 0x23
 8003c9c:	f7ff b948 	b.w	8002f30 <gc_execute_line+0x330>
		FAIL(STATUS_GCODE_UNUSED_WORDS);
 8003ca0:	2324      	movs	r3, #36	; 0x24
 8003ca2:	f7ff b945 	b.w	8002f30 <gc_execute_line+0x330>
			FAIL(STATUS_INVALID_JOG_COMMAND)
 8003ca6:	2310      	movs	r3, #16
 8003ca8:	f7ff b942 	b.w	8002f30 <gc_execute_line+0x330>
 8003cac:	200005c0 	.word	0x200005c0
 8003cb0:	200005a8 	.word	0x200005a8
 8003cb4:	200005b4 	.word	0x200005b4

08003cb8 <jog_execute>:
#include "grbl.h"


// Sets up valid jog motion received from g-code parser, checks for soft-limits, and executes the jog.
uint8_t jog_execute(plan_line_data_t *pl_data, parser_block_t *gc_block)
{
 8003cb8:	b538      	push	{r3, r4, r5, lr}
  // Initialize planner data struct for jogging motions.
  // NOTE: Spindle and coolant are allowed to fully function with overrides during a jog.
  pl_data->feed_rate = gc_block->values.f;
 8003cba:	690b      	ldr	r3, [r1, #16]
{
 8003cbc:	4605      	mov	r5, r0
  pl_data->feed_rate = gc_block->values.f;
 8003cbe:	6003      	str	r3, [r0, #0]
  pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 8003cc0:	7a03      	ldrb	r3, [r0, #8]
  #ifdef USE_LINE_NUMBERS
    pl_data->line_number = gc_block->values.n;
  #endif

  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
    if (system_check_travel_limits(gc_block->values.xyz)) { return(STATUS_TRAVEL_EXCEEDED); }
 8003cc2:	f101 0438 	add.w	r4, r1, #56	; 0x38
  pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 8003cc6:	f043 0304 	orr.w	r3, r3, #4
 8003cca:	7203      	strb	r3, [r0, #8]
  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
 8003ccc:	4b0f      	ldr	r3, [pc, #60]	; (8003d0c <jog_execute+0x54>)
 8003cce:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8003cd2:	069b      	lsls	r3, r3, #26
 8003cd4:	d410      	bmi.n	8003cf8 <jog_execute+0x40>
  }

  // Valid jog command. Plan, set state, and execute.
  mc_line(gc_block->values.xyz,pl_data);
 8003cd6:	4629      	mov	r1, r5
  if (sys.state == STATE_IDLE) {
 8003cd8:	4d0d      	ldr	r5, [pc, #52]	; (8003d10 <jog_execute+0x58>)
  mc_line(gc_block->values.xyz,pl_data);
 8003cda:	4620      	mov	r0, r4
 8003cdc:	f000 f9b8 	bl	8004050 <mc_line>
  if (sys.state == STATE_IDLE) {
 8003ce0:	782c      	ldrb	r4, [r5, #0]
 8003ce2:	b984      	cbnz	r4, 8003d06 <jog_execute+0x4e>
    if (plan_get_current_block() != NULL) { // Check if there is a block to execute.
 8003ce4:	f000 feb0 	bl	8004a48 <plan_get_current_block>
 8003ce8:	b168      	cbz	r0, 8003d06 <jog_execute+0x4e>
      sys.state = STATE_JOG;
 8003cea:	2320      	movs	r3, #32
 8003cec:	702b      	strb	r3, [r5, #0]
      st_prep_buffer();
 8003cee:	f003 f817 	bl	8006d20 <st_prep_buffer>
      st_wake_up();  // NOTE: Manual start. No state machine required.
 8003cf2:	f002 fdcd 	bl	8006890 <st_wake_up>
 8003cf6:	e007      	b.n	8003d08 <jog_execute+0x50>
    if (system_check_travel_limits(gc_block->values.xyz)) { return(STATUS_TRAVEL_EXCEEDED); }
 8003cf8:	4620      	mov	r0, r4
 8003cfa:	f003 fc51 	bl	80075a0 <system_check_travel_limits>
 8003cfe:	2800      	cmp	r0, #0
 8003d00:	d0e9      	beq.n	8003cd6 <jog_execute+0x1e>
 8003d02:	240f      	movs	r4, #15
 8003d04:	e000      	b.n	8003d08 <jog_execute+0x50>
    }
  }

  return(STATUS_OK);
 8003d06:	2400      	movs	r4, #0
}
 8003d08:	4620      	mov	r0, r4
 8003d0a:	bd38      	pop	{r3, r4, r5, pc}
 8003d0c:	20002ffc 	.word	0x20002ffc
 8003d10:	20000104 	.word	0x20000104

08003d14 <limits_disable>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d18:	4b03      	ldr	r3, [pc, #12]	; (8003d28 <limits_disable+0x14>)
 8003d1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003d1e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003d22:	f3bf 8f6f 	isb	sy

#ifdef ATMEGA328P
  LIMIT_PCMSK &= ~LIMIT_MASK;  // Disable specific pins of the Pin Change Interrupt
  PCICR &= ~(1 << LIMIT_INT);  // Disable Pin Change Interrupt
#endif
}
 8003d26:	4770      	bx	lr
 8003d28:	e000e100 	.word	0xe000e100

08003d2c <limits_init>:
  if (bit_isfalse(settings.flags, BITFLAG_HARD_LIMIT_ENABLE))
 8003d2c:	4b03      	ldr	r3, [pc, #12]	; (8003d3c <limits_init+0x10>)
 8003d2e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8003d32:	071b      	lsls	r3, r3, #28
 8003d34:	d401      	bmi.n	8003d3a <limits_init+0xe>
  	limits_disable();
 8003d36:	f7ff bfed 	b.w	8003d14 <limits_disable>
}
 8003d3a:	4770      	bx	lr
 8003d3c:	20002ffc 	.word	0x20002ffc

08003d40 <limits_get_state>:
  return (READ_REG(GPIOx->IDR));
 8003d40:	4b0f      	ldr	r3, [pc, #60]	; (8003d80 <limits_get_state+0x40>)
	#endif

	#ifdef INVERT_LIMIT_PIN_MASK
		pin ^= INVERT_LIMIT_PIN_MASK;
	#endif
	if (bit_isfalse(settings.flags,BITFLAG_INVERT_LIMIT_PINS)) { pin ^= LIM_MASK; }
 8003d42:	4a10      	ldr	r2, [pc, #64]	; (8003d84 <limits_get_state+0x44>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    pin = GPIO_ReadInputData(LIM_GPIO_Port);
 8003d4a:	b29b      	uxth	r3, r3
	if (bit_isfalse(settings.flags,BITFLAG_INVERT_LIMIT_PINS)) { pin ^= LIM_MASK; }
 8003d4c:	0652      	lsls	r2, r2, #25
 8003d4e:	bf58      	it	pl
 8003d50:	f483 53e0 	eorpl.w	r3, r3, #7168	; 0x1c00
	if (pin)
 8003d54:	b18b      	cbz	r3, 8003d7a <limits_get_state+0x3a>
	{
		uint8_t idx;
		for (idx=0; idx<N_AXIS; idx++)
		{
			if (pin & limit_pin_mask[idx]) { limit_state |= (1 << idx); }
 8003d56:	4a0c      	ldr	r2, [pc, #48]	; (8003d88 <limits_get_state+0x48>)
 8003d58:	8811      	ldrh	r1, [r2, #0]
 8003d5a:	420b      	tst	r3, r1
  uint8_t limit_state = 0;
 8003d5c:	bf18      	it	ne
 8003d5e:	2001      	movne	r0, #1
			if (pin & limit_pin_mask[idx]) { limit_state |= (1 << idx); }
 8003d60:	8851      	ldrh	r1, [r2, #2]
 8003d62:	8892      	ldrh	r2, [r2, #4]
  uint8_t limit_state = 0;
 8003d64:	bf08      	it	eq
 8003d66:	2000      	moveq	r0, #0
			if (pin & limit_pin_mask[idx]) { limit_state |= (1 << idx); }
 8003d68:	420b      	tst	r3, r1
 8003d6a:	bf18      	it	ne
 8003d6c:	f040 0002 	orrne.w	r0, r0, #2
 8003d70:	4213      	tst	r3, r2
 8003d72:	d003      	beq.n	8003d7c <limits_get_state+0x3c>
 8003d74:	f040 0004 	orr.w	r0, r0, #4
		for (idx=0; idx<N_AXIS; idx++)
 8003d78:	4770      	bx	lr
  uint8_t limit_state = 0;
 8003d7a:	4618      	mov	r0, r3
      if (pin & get_limit_pin_mask(idx)) { limit_state |= (1 << idx); }
    }
  }
#endif
  return(limit_state);
}
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	40010c00 	.word	0x40010c00
 8003d84:	20002ffc 	.word	0x20002ffc
 8003d88:	08009cf6 	.word	0x08009cf6

08003d8c <HandleLimitIT>:


#ifdef STM32

void HandleLimitIT(void)
{
 8003d8c:	b508      	push	{r3, lr}
	// Ignore limit switches if already in an alarm state or in-process of executing an alarm.
	// When in the alarm state, Grbl should have been reset or will force a reset, so any pending
	// moves in the planner and serial buffers are all cleared and newly sent blocks will be
	// locked out until a homing cycle or a kill lock command. Allows the user to disable the hard
	// limit setting if their limits are constantly triggering after a reset and move their axes.
	if (sys.state != STATE_ALARM)
 8003d8e:	4b09      	ldr	r3, [pc, #36]	; (8003db4 <HandleLimitIT+0x28>)
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d00c      	beq.n	8003db0 <HandleLimitIT+0x24>
	{
		if (!(sys_rt_exec_alarm))
 8003d96:	4b08      	ldr	r3, [pc, #32]	; (8003db8 <HandleLimitIT+0x2c>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	b94b      	cbnz	r3, 8003db0 <HandleLimitIT+0x24>
		{
#ifdef HARD_LIMIT_FORCE_STATE_CHECK
			// Check limit pin state.
			if (limits_get_state())
 8003d9c:	f7ff ffd0 	bl	8003d40 <limits_get_state>
 8003da0:	b130      	cbz	r0, 8003db0 <HandleLimitIT+0x24>
			{
				mc_reset(); // Initiate system kill.
 8003da2:	f000 fbdd 	bl	8004560 <mc_reset>
			system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT); // Indicate hard limit critical event
#endif //HARD_LIMIT_FORCE_STATE_CHECK
		}
	}

}
 8003da6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT); // Indicate hard limit critical event
 8003daa:	2001      	movs	r0, #1
 8003dac:	f003 bda8 	b.w	8007900 <system_set_exec_alarm>
}
 8003db0:	bd08      	pop	{r3, pc}
 8003db2:	bf00      	nop
 8003db4:	20000104 	.word	0x20000104
 8003db8:	20000132 	.word	0x20000132

08003dbc <limits_go_home>:
// mask, which prevents the stepper algorithm from executing step pulses. Homing motions typically
// circumvent the processes for executing motions in normal operation.
// NOTE: Only the abort realtime command can interrupt this process.
// TODO: Move limit pin-specific calls to a general function for portability.
void limits_go_home(uint8_t cycle_mask)
{
 8003dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (sys.abort) { return; } // Block if system reset has been issued.
 8003dc0:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8003ff0 <limits_go_home+0x234>
{
 8003dc4:	b08b      	sub	sp, #44	; 0x2c
  if (sys.abort) { return; } // Block if system reset has been issued.
 8003dc6:	f89b 4001 	ldrb.w	r4, [fp, #1]
{
 8003dca:	9001      	str	r0, [sp, #4]
  if (sys.abort) { return; } // Block if system reset has been issued.
 8003dcc:	2c00      	cmp	r4, #0
 8003dce:	f040 80c0 	bne.w	8003f52 <limits_go_home+0x196>

  // Initialize plan data struct for homing motion. Spindle and coolant are disabled.
  plan_line_data_t plan_data;
  plan_line_data_t *pl_data = &plan_data;
  memset(pl_data,0,sizeof(plan_line_data_t));
  pl_data->condition = (PL_COND_FLAG_SYSTEM_MOTION|PL_COND_FLAG_NO_FEED_OVERRIDE);
 8003dd2:	2306      	movs	r3, #6

  // Initialize variables used for homing computations.
  uint8_t n_cycle = (2*N_HOMING_LOCATE_CYCLE+1);
  uint16_t step_pin[N_AXIS];
  float target[N_AXIS];
  float max_travel = 0.0;
 8003dd4:	f04f 0a00 	mov.w	sl, #0
    #endif

    if (bit_istrue(cycle_mask,bit(idx))) {
      // Set target based on max_travel setting. Ensure homing switches engaged with search scalar.
      // NOTE: settings.max_travel[] is stored as a negative value.
      max_travel = max(max_travel,(-HOMING_AXIS_SEARCH_SCALAR)*settings.max_travel[idx]);
 8003dd8:	f04f 0800 	mov.w	r8, #0
 8003ddc:	f04f 4940 	mov.w	r9, #3221225472	; 0xc0000000
  memset(pl_data,0,sizeof(plan_line_data_t));
 8003de0:	9406      	str	r4, [sp, #24]
  pl_data->condition = (PL_COND_FLAG_SYSTEM_MOTION|PL_COND_FLAG_NO_FEED_OVERRIDE);
 8003de2:	f88d 3018 	strb.w	r3, [sp, #24]
      step_pin[idx] = step_pin_mask[idx];
 8003de6:	4b83      	ldr	r3, [pc, #524]	; (8003ff4 <limits_go_home+0x238>)
  memset(pl_data,0,sizeof(plan_line_data_t));
 8003de8:	e9cd 4404 	strd	r4, r4, [sp, #16]
      step_pin[idx] = step_pin_mask[idx];
 8003dec:	6818      	ldr	r0, [r3, #0]
 8003dee:	889b      	ldrh	r3, [r3, #4]
 8003df0:	9002      	str	r0, [sp, #8]
 8003df2:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (bit_istrue(cycle_mask,bit(idx))) {
 8003df6:	9b01      	ldr	r3, [sp, #4]
 8003df8:	4123      	asrs	r3, r4
 8003dfa:	07d8      	lsls	r0, r3, #31
 8003dfc:	d51b      	bpl.n	8003e36 <limits_go_home+0x7a>
      max_travel = max(max_travel,(-HOMING_AXIS_SEARCH_SCALAR)*settings.max_travel[idx]);
 8003dfe:	4b7e      	ldr	r3, [pc, #504]	; (8003ff8 <limits_go_home+0x23c>)
 8003e00:	4650      	mov	r0, sl
 8003e02:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 8003e06:	f7fc fb07 	bl	8000418 <__aeabi_f2d>
 8003e0a:	4606      	mov	r6, r0
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	460f      	mov	r7, r1
 8003e10:	f7fc fb02 	bl	8000418 <__aeabi_f2d>
 8003e14:	4642      	mov	r2, r8
 8003e16:	464b      	mov	r3, r9
 8003e18:	f7fc fb56 	bl	80004c8 <__aeabi_dmul>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4630      	mov	r0, r6
 8003e22:	4639      	mov	r1, r7
 8003e24:	f7fc fde0 	bl	80009e8 <__aeabi_dcmpgt>
 8003e28:	b928      	cbnz	r0, 8003e36 <limits_go_home+0x7a>
 8003e2a:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8003e2e:	4628      	mov	r0, r5
 8003e30:	f7fc ffa0 	bl	8000d74 <__aeabi_fmul>
 8003e34:	4682      	mov	sl, r0
  for (idx=0; idx<N_AXIS; idx++) {
 8003e36:	3401      	adds	r4, #1
 8003e38:	2c03      	cmp	r4, #3
 8003e3a:	d1dc      	bne.n	8003df6 <limits_go_home+0x3a>
    }
  }

  // Set search mode with approach at seek rate to quickly engage the specified cycle_mask limit switches.
  bool approach = true;
  float homing_rate = settings.homing_seek_rate;
 8003e3c:	2404      	movs	r4, #4
  bool approach = true;
 8003e3e:	2601      	movs	r6, #1
  float homing_rate = settings.homing_seek_rate;
 8003e40:	4d6e      	ldr	r5, [pc, #440]	; (8003ffc <limits_go_home+0x240>)
  uint8_t limit_state, n_active_axis;
  uint16_t axislock;

  do {

    system_convert_array_steps_to_mpos(target,sys_position);
 8003e42:	4f6f      	ldr	r7, [pc, #444]	; (8004000 <limits_go_home+0x244>)
  float homing_rate = settings.homing_seek_rate;
 8003e44:	f8d5 9050 	ldr.w	r9, [r5, #80]	; 0x50
    system_convert_array_steps_to_mpos(target,sys_position);
 8003e48:	4639      	mov	r1, r7
 8003e4a:	a807      	add	r0, sp, #28
 8003e4c:	f003 fb9a 	bl	8007584 <system_convert_array_steps_to_mpos>

    // Initialize and declare variables needed for homing routine.
    axislock = 0;
    n_active_axis = 0;
 8003e50:	2000      	movs	r0, #0
        #else
          sys_position[idx] = 0;
        #endif
        // Set target direction based on cycle mask and homing cycle approach state.
        // NOTE: This happens to compile smaller than any other implementation tried.
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 8003e52:	4602      	mov	r2, r0
    axislock = 0;
 8003e54:	4680      	mov	r8, r0
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 8003e56:	f895 e049 	ldrb.w	lr, [r5, #73]	; 0x49
 8003e5a:	ab07      	add	r3, sp, #28
          if (approach) { target[idx] = -max_travel; }
          else { target[idx] = max_travel; }
        } else {
          if (approach) { target[idx] = max_travel; }
          else { target[idx] = -max_travel; }
 8003e5c:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
      if (bit_istrue(cycle_mask,bit(idx))) {
 8003e60:	f8dd c004 	ldr.w	ip, [sp, #4]
 8003e64:	fa4c fc02 	asr.w	ip, ip, r2
 8003e68:	f01c 0f01 	tst.w	ip, #1
 8003e6c:	d017      	beq.n	8003e9e <limits_go_home+0xe2>
          sys_position[idx] = 0;
 8003e6e:	f04f 0c00 	mov.w	ip, #0
 8003e72:	f847 c022 	str.w	ip, [r7, r2, lsl #2]
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 8003e76:	fa4e fc02 	asr.w	ip, lr, r2
        n_active_axis++;
 8003e7a:	3001      	adds	r0, #1
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 8003e7c:	f01c 0f01 	tst.w	ip, #1
        n_active_axis++;
 8003e80:	b2c0      	uxtb	r0, r0
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 8003e82:	d002      	beq.n	8003e8a <limits_go_home+0xce>
          if (approach) { target[idx] = -max_travel; }
 8003e84:	b11e      	cbz	r6, 8003e8e <limits_go_home+0xd2>
          else { target[idx] = -max_travel; }
 8003e86:	6019      	str	r1, [r3, #0]
 8003e88:	e003      	b.n	8003e92 <limits_go_home+0xd6>
          if (approach) { target[idx] = max_travel; }
 8003e8a:	2e00      	cmp	r6, #0
 8003e8c:	d0fb      	beq.n	8003e86 <limits_go_home+0xca>
 8003e8e:	f8c3 a000 	str.w	sl, [r3]
        }
        // Apply axislock to the step port pins active in this cycle.
        axislock |= step_pin[idx];
 8003e92:	f10d 0c08 	add.w	ip, sp, #8
 8003e96:	f83c c012 	ldrh.w	ip, [ip, r2, lsl #1]
 8003e9a:	ea48 080c 	orr.w	r8, r8, ip
    for (idx=0; idx<N_AXIS; idx++) {
 8003e9e:	3201      	adds	r2, #1
 8003ea0:	2a03      	cmp	r2, #3
 8003ea2:	f103 0304 	add.w	r3, r3, #4
 8003ea6:	d1db      	bne.n	8003e60 <limits_go_home+0xa4>
      }

    }
    homing_rate *= sqrtf(n_active_axis); // [sqrt(N_AXIS)] Adjust so individual axes all move at homing rate.
 8003ea8:	f7fc ff0c 	bl	8000cc4 <__aeabi_ui2f>
 8003eac:	f004 fdc6 	bl	8008a3c <sqrtf>
 8003eb0:	4601      	mov	r1, r0
 8003eb2:	4648      	mov	r0, r9
    sys.homing_axis_lock = axislock;
 8003eb4:	f8ab 8006 	strh.w	r8, [fp, #6]
    homing_rate *= sqrtf(n_active_axis); // [sqrt(N_AXIS)] Adjust so individual axes all move at homing rate.
 8003eb8:	f7fc ff5c 	bl	8000d74 <__aeabi_fmul>

    // Perform homing cycle. Planner buffer should be empty, as required to initiate the homing cycle.
    pl_data->feed_rate = homing_rate; // Set current homing rate.
    plan_buffer_line(target, pl_data); // Bypass mc_line(). Directly plan homing motion.
 8003ebc:	a904      	add	r1, sp, #16
    pl_data->feed_rate = homing_rate; // Set current homing rate.
 8003ebe:	9004      	str	r0, [sp, #16]
    plan_buffer_line(target, pl_data); // Bypass mc_line(). Directly plan homing motion.
 8003ec0:	a807      	add	r0, sp, #28
 8003ec2:	f000 fe8d 	bl	8004be0 <plan_buffer_line>

    sys.step_control = STEP_CONTROL_EXECUTE_SYS_MOTION; // Set to execute homing motion and clear existing flags.
 8003ec6:	2304      	movs	r3, #4
 8003ec8:	f88b 3004 	strb.w	r3, [fp, #4]
    st_prep_buffer(); // Prep and fill segment buffer from newly planned block.
 8003ecc:	f002 ff28 	bl	8006d20 <st_prep_buffer>
    st_wake_up(); // Initiate motion
 8003ed0:	f002 fcde 	bl	8006890 <st_wake_up>
      }

      st_prep_buffer(); // Check and prep segment buffer. NOTE: Should take no longer than 200us.

      // Exit routines: No time to run protocol_execute_realtime() in this loop.
      if (sys_rt_exec_state & (EXEC_SAFETY_DOOR | EXEC_RESET | EXEC_CYCLE_STOP)) {
 8003ed4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 8004004 <limits_go_home+0x248>
      if (approach) {
 8003ed8:	b1a6      	cbz	r6, 8003f04 <limits_go_home+0x148>
        limit_state = limits_get_state();
 8003eda:	f7ff ff31 	bl	8003d40 <limits_get_state>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	aa02      	add	r2, sp, #8
          if (axislock & step_pin[idx]) {
 8003ee2:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003ee6:	ea11 0f08 	tst.w	r1, r8
 8003eea:	d006      	beq.n	8003efa <limits_go_home+0x13e>
            if (limit_state & (1 << idx)) {
 8003eec:	fa40 fc03 	asr.w	ip, r0, r3
 8003ef0:	f01c 0f01 	tst.w	ip, #1
                axislock &= ~(step_pin[idx]);
 8003ef4:	bf18      	it	ne
 8003ef6:	ea28 0801 	bicne.w	r8, r8, r1
        for (idx=0; idx<N_AXIS; idx++) {
 8003efa:	3301      	adds	r3, #1
 8003efc:	2b03      	cmp	r3, #3
 8003efe:	d1f0      	bne.n	8003ee2 <limits_go_home+0x126>
        sys.homing_axis_lock = axislock;
 8003f00:	f8ab 8006 	strh.w	r8, [fp, #6]
      st_prep_buffer(); // Check and prep segment buffer. NOTE: Should take no longer than 200us.
 8003f04:	f002 ff0c 	bl	8006d20 <st_prep_buffer>
      if (sys_rt_exec_state & (EXEC_SAFETY_DOOR | EXEC_RESET | EXEC_CYCLE_STOP)) {
 8003f08:	f899 3000 	ldrb.w	r3, [r9]
 8003f0c:	f013 0f34 	tst.w	r3, #52	; 0x34
 8003f10:	d05d      	beq.n	8003fce <limits_go_home+0x212>
        uint8_t rt_exec = sys_rt_exec_state;
 8003f12:	f899 3000 	ldrb.w	r3, [r9]
        // Homing failure condition: Reset issued during cycle.
        if (rt_exec & EXEC_RESET) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_RESET); }
 8003f16:	06d9      	lsls	r1, r3, #27
        uint8_t rt_exec = sys_rt_exec_state;
 8003f18:	fa5f f883 	uxtb.w	r8, r3
        if (rt_exec & EXEC_RESET) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_RESET); }
 8003f1c:	d502      	bpl.n	8003f24 <limits_go_home+0x168>
 8003f1e:	2006      	movs	r0, #6
 8003f20:	f003 fcee 	bl	8007900 <system_set_exec_alarm>
        // Homing failure condition: Safety door was opened.
        if (rt_exec & EXEC_SAFETY_DOOR) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_DOOR); }
 8003f24:	f018 0f20 	tst.w	r8, #32
 8003f28:	d002      	beq.n	8003f30 <limits_go_home+0x174>
 8003f2a:	2007      	movs	r0, #7
 8003f2c:	f003 fce8 	bl	8007900 <system_set_exec_alarm>
        // Homing failure condition: Limit switch still engaged after pull-off motion
        if (!approach && (limits_get_state() & cycle_mask)) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_PULLOFF); }
 8003f30:	2e00      	cmp	r6, #0
 8003f32:	d158      	bne.n	8003fe6 <limits_go_home+0x22a>
 8003f34:	f7ff ff04 	bl	8003d40 <limits_get_state>
 8003f38:	9b01      	ldr	r3, [sp, #4]
 8003f3a:	4218      	tst	r0, r3
 8003f3c:	d002      	beq.n	8003f44 <limits_go_home+0x188>
 8003f3e:	2008      	movs	r0, #8
        // Homing failure condition: Limit switch not found during approach.
        if (approach && (rt_exec & EXEC_CYCLE_STOP)) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_APPROACH); }
 8003f40:	f003 fcde 	bl	8007900 <system_set_exec_alarm>
        if (sys_rt_exec_alarm) {
 8003f44:	4b30      	ldr	r3, [pc, #192]	; (8004008 <limits_go_home+0x24c>)
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	b133      	cbz	r3, 8003f58 <limits_go_home+0x19c>
          mc_reset(); // Stop motors, if they are running.
 8003f4a:	f000 fb09 	bl	8004560 <mc_reset>
          protocol_execute_realtime();
 8003f4e:	f001 fad7 	bl	8005500 <protocol_execute_realtime>
      #endif

    }
  }
  sys.step_control = STEP_CONTROL_NORMAL_OP; // Return step control to normal operation.
}
 8003f52:	b00b      	add	sp, #44	; 0x2c
 8003f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          system_clear_exec_state_flag(EXEC_CYCLE_STOP);
 8003f58:	2004      	movs	r0, #4
 8003f5a:	f003 fcc7 	bl	80078ec <system_clear_exec_state_flag>
    st_reset(); // Immediately force kill steppers and reset step segment buffer.
 8003f5e:	f002 fe57 	bl	8006c10 <st_reset>
    delay_ms(settings.homing_debounce_delay); // Delay to allow transient dynamics to dissipate.
 8003f62:	f8b5 0054 	ldrh.w	r0, [r5, #84]	; 0x54
 8003f66:	f000 fbe5 	bl	8004734 <delay_ms>
    if (approach) {
 8003f6a:	f096 0601 	eors.w	r6, r6, #1
 8003f6e:	d032      	beq.n	8003fd6 <limits_go_home+0x21a>
      max_travel = settings.homing_pulloff*HOMING_AXIS_LOCATE_SCALAR;
 8003f70:	4926      	ldr	r1, [pc, #152]	; (800400c <limits_go_home+0x250>)
 8003f72:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f74:	f7fc fefe 	bl	8000d74 <__aeabi_fmul>
 8003f78:	4682      	mov	sl, r0
      homing_rate = settings.homing_feed_rate;
 8003f7a:	f8d5 904c 	ldr.w	r9, [r5, #76]	; 0x4c
  } while (n_cycle-- > 0);
 8003f7e:	3c01      	subs	r4, #1
 8003f80:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003f84:	f47f af60 	bne.w	8003e48 <limits_go_home+0x8c>
 8003f88:	4f1c      	ldr	r7, [pc, #112]	; (8003ffc <limits_go_home+0x240>)
        sys_position[idx] = set_axis_position;
 8003f8a:	4e1d      	ldr	r6, [pc, #116]	; (8004000 <limits_go_home+0x244>)
    if (cycle_mask & bit(idx)) {
 8003f8c:	9b01      	ldr	r3, [sp, #4]
 8003f8e:	4123      	asrs	r3, r4
 8003f90:	07da      	lsls	r2, r3, #31
 8003f92:	d513      	bpl.n	8003fbc <limits_go_home+0x200>
        if ( bit_istrue(settings.homing_dir_mask,bit(idx)) ) {
 8003f94:	f895 3049 	ldrb.w	r3, [r5, #73]	; 0x49
          set_axis_position = lround((settings.max_travel[idx]+settings.homing_pulloff)*settings.steps_per_mm[idx]);
 8003f98:	6da8      	ldr	r0, [r5, #88]	; 0x58
        if ( bit_istrue(settings.homing_dir_mask,bit(idx)) ) {
 8003f9a:	4123      	asrs	r3, r4
 8003f9c:	07db      	lsls	r3, r3, #31
          set_axis_position = lround((settings.max_travel[idx]+settings.homing_pulloff)*settings.steps_per_mm[idx]);
 8003f9e:	f8d7 8000 	ldr.w	r8, [r7]
        if ( bit_istrue(settings.homing_dir_mask,bit(idx)) ) {
 8003fa2:	d51d      	bpl.n	8003fe0 <limits_go_home+0x224>
          set_axis_position = lround((settings.max_travel[idx]+settings.homing_pulloff)*settings.steps_per_mm[idx]);
 8003fa4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003fa6:	f7fc fddd 	bl	8000b64 <__addsf3>
          set_axis_position = lround(-settings.homing_pulloff*settings.steps_per_mm[idx]);
 8003faa:	4641      	mov	r1, r8
 8003fac:	f7fc fee2 	bl	8000d74 <__aeabi_fmul>
 8003fb0:	f7fc fa32 	bl	8000418 <__aeabi_f2d>
 8003fb4:	f004 fbac 	bl	8008710 <lround>
        sys_position[idx] = set_axis_position;
 8003fb8:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
  for (idx=0; idx<N_AXIS; idx++) {
 8003fbc:	3401      	adds	r4, #1
 8003fbe:	2c03      	cmp	r4, #3
 8003fc0:	f107 0704 	add.w	r7, r7, #4
 8003fc4:	d1e2      	bne.n	8003f8c <limits_go_home+0x1d0>
  sys.step_control = STEP_CONTROL_NORMAL_OP; // Return step control to normal operation.
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	f88b 3004 	strb.w	r3, [fp, #4]
 8003fcc:	e7c1      	b.n	8003f52 <limits_go_home+0x196>
    } while (STEP_MASK & axislock);
 8003fce:	f018 0f07 	tst.w	r8, #7
 8003fd2:	d181      	bne.n	8003ed8 <limits_go_home+0x11c>
 8003fd4:	e7c3      	b.n	8003f5e <limits_go_home+0x1a2>
      max_travel = settings.homing_pulloff;
 8003fd6:	f8d5 a058 	ldr.w	sl, [r5, #88]	; 0x58
      homing_rate = settings.homing_seek_rate;
 8003fda:	f8d5 9050 	ldr.w	r9, [r5, #80]	; 0x50
 8003fde:	e7ce      	b.n	8003f7e <limits_go_home+0x1c2>
          set_axis_position = lround(-settings.homing_pulloff*settings.steps_per_mm[idx]);
 8003fe0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003fe4:	e7e1      	b.n	8003faa <limits_go_home+0x1ee>
        if (approach && (rt_exec & EXEC_CYCLE_STOP)) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_APPROACH); }
 8003fe6:	f018 0f04 	tst.w	r8, #4
 8003fea:	d0ab      	beq.n	8003f44 <limits_go_home+0x188>
 8003fec:	2009      	movs	r0, #9
 8003fee:	e7a7      	b.n	8003f40 <limits_go_home+0x184>
 8003ff0:	20000104 	.word	0x20000104
 8003ff4:	08009cfc 	.word	0x08009cfc
 8003ff8:	20003020 	.word	0x20003020
 8003ffc:	20002ffc 	.word	0x20002ffc
 8004000:	20000118 	.word	0x20000118
 8004004:	20000134 	.word	0x20000134
 8004008:	20000132 	.word	0x20000132
 800400c:	40a00000 	.word	0x40a00000

08004010 <limits_soft_check>:

// Performs a soft limit check. Called from mc_line() only. Assumes the machine has been homed,
// the workspace volume is in all negative space, and the system is in normal operation.
// NOTE: Used by jogging to limit travel within soft-limit volume.
void limits_soft_check(float *target)
{
 8004010:	b510      	push	{r4, lr}
  if (system_check_travel_limits(target)) {
 8004012:	f003 fac5 	bl	80075a0 <system_check_travel_limits>
 8004016:	b1b8      	cbz	r0, 8004048 <limits_soft_check+0x38>
    sys.soft_limit = true;
 8004018:	2301      	movs	r3, #1
 800401a:	4c0c      	ldr	r4, [pc, #48]	; (800404c <limits_soft_check+0x3c>)
    // Force feed hold if cycle is active. All buffered blocks are guaranteed to be within
    // workspace volume so just come to a controlled stop so position is not lost. When complete
    // enter alarm mode.
    if (sys.state == STATE_CYCLE) {
 800401c:	7820      	ldrb	r0, [r4, #0]
    sys.soft_limit = true;
 800401e:	70e3      	strb	r3, [r4, #3]
    if (sys.state == STATE_CYCLE) {
 8004020:	2808      	cmp	r0, #8
 8004022:	d108      	bne.n	8004036 <limits_soft_check+0x26>
      system_set_exec_state_flag(EXEC_FEED_HOLD);
 8004024:	f003 fada 	bl	80075dc <system_set_exec_state_flag>
      do {
        protocol_execute_realtime();
 8004028:	f001 fa6a 	bl	8005500 <protocol_execute_realtime>
        if (sys.abort) { return; }
 800402c:	7863      	ldrb	r3, [r4, #1]
 800402e:	b95b      	cbnz	r3, 8004048 <limits_soft_check+0x38>
      } while ( sys.state != STATE_IDLE );
 8004030:	7823      	ldrb	r3, [r4, #0]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1f8      	bne.n	8004028 <limits_soft_check+0x18>
    }
    mc_reset(); // Issue system reset and ensure spindle and coolant are shutdown.
 8004036:	f000 fa93 	bl	8004560 <mc_reset>
    system_set_exec_alarm(EXEC_ALARM_SOFT_LIMIT); // Indicate soft limit critical event
 800403a:	2002      	movs	r0, #2
 800403c:	f003 fc60 	bl	8007900 <system_set_exec_alarm>
    protocol_execute_realtime(); // Execute to enter critical event loop and system abort
    return;
  }
}
 8004040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    protocol_execute_realtime(); // Execute to enter critical event loop and system abort
 8004044:	f001 ba5c 	b.w	8005500 <protocol_execute_realtime>
}
 8004048:	bd10      	pop	{r4, pc}
 800404a:	bf00      	nop
 800404c:	20000104 	.word	0x20000104

08004050 <mc_line>:
// NOTE: This is the primary gateway to the grbl planner. All line motions, including arc line
// segments, must pass through this routine before being passed to the planner. The seperation of
// mc_line and plan_buffer_line is done primarily to place non-planner-type functions from being
// in the planner and to let backlash compensation or canned cycle integration simple and direct.
void mc_line(float *target, plan_line_data_t *pl_data)
{
 8004050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  // If enabled, check for soft limit violations. Placed here all line motions are picked up
  // from everywhere in Grbl.
  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
 8004052:	4f17      	ldr	r7, [pc, #92]	; (80040b0 <mc_line+0x60>)
{
 8004054:	4605      	mov	r5, r0
  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
 8004056:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
{
 800405a:	460c      	mov	r4, r1
  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
 800405c:	f013 0f20 	tst.w	r3, #32
 8004060:	4e14      	ldr	r6, [pc, #80]	; (80040b4 <mc_line+0x64>)
 8004062:	d004      	beq.n	800406e <mc_line+0x1e>
    // NOTE: Block jog state. Jogging is a special case and soft limits are handled independently.
    if (sys.state != STATE_JOG) { limits_soft_check(target); }
 8004064:	7833      	ldrb	r3, [r6, #0]
 8004066:	2b20      	cmp	r3, #32
 8004068:	d004      	beq.n	8004074 <mc_line+0x24>
 800406a:	f7ff ffd1 	bl	8004010 <limits_soft_check>
  }

  // If in check gcode mode, prevent motion by blocking planner. Soft limits still work.
  if (sys.state == STATE_CHECK_MODE) { return; }
 800406e:	7833      	ldrb	r3, [r6, #0]
 8004070:	2b02      	cmp	r3, #2
 8004072:	d01b      	beq.n	80040ac <mc_line+0x5c>
  // parser and planner are separate from the system machine positions, this is doable.

  // If the buffer is full: good! That means we are well ahead of the robot.
  // Remain in this loop until there is room in the buffer.
  do {
    protocol_execute_realtime(); // Check for any run-time commands
 8004074:	f001 fa44 	bl	8005500 <protocol_execute_realtime>
    if (sys.abort) { return; } // Bail, if system abort.
 8004078:	7873      	ldrb	r3, [r6, #1]
 800407a:	b9bb      	cbnz	r3, 80040ac <mc_line+0x5c>
    if ( plan_check_full_buffer() ) { protocol_auto_cycle_start(); } // Auto-cycle start when buffer is full.
 800407c:	f000 fd10 	bl	8004aa0 <plan_check_full_buffer>
 8004080:	b110      	cbz	r0, 8004088 <mc_line+0x38>
 8004082:	f001 f881 	bl	8005188 <protocol_auto_cycle_start>
    protocol_execute_realtime(); // Check for any run-time commands
 8004086:	e7f5      	b.n	8004074 <mc_line+0x24>
    else { break; }
  } while (1);

  // Plan and queue motion into planner buffer
  if (plan_buffer_line(target, pl_data) == PLAN_EMPTY_BLOCK) {
 8004088:	4621      	mov	r1, r4
 800408a:	4628      	mov	r0, r5
 800408c:	f000 fda8 	bl	8004be0 <plan_buffer_line>
 8004090:	b960      	cbnz	r0, 80040ac <mc_line+0x5c>
    if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 8004092:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004096:	079a      	lsls	r2, r3, #30
 8004098:	d508      	bpl.n	80040ac <mc_line+0x5c>
      // Correctly set spindle state, if there is a coincident position passed. Forces a buffer
      // sync while in M3 laser mode only.
      if (pl_data->condition & PL_COND_FLAG_SPINDLE_CW) {
 800409a:	7a23      	ldrb	r3, [r4, #8]
 800409c:	06db      	lsls	r3, r3, #27
 800409e:	d505      	bpl.n	80040ac <mc_line+0x5c>
        spindle_sync(PL_COND_FLAG_SPINDLE_CW, pl_data->spindle_speed);
 80040a0:	6861      	ldr	r1, [r4, #4]
 80040a2:	2010      	movs	r0, #16
      }
    }
  }
}
 80040a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        spindle_sync(PL_COND_FLAG_SPINDLE_CW, pl_data->spindle_speed);
 80040a8:	f002 bbe0 	b.w	800686c <spindle_sync>
}
 80040ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040ae:	bf00      	nop
 80040b0:	20002ffc 	.word	0x20002ffc
 80040b4:	20000104 	.word	0x20000104

080040b8 <mc_arc>:
// The arc is approximated by generating a huge number of tiny, linear segments. The chordal tolerance
// of each segment is configured in settings.arc_tolerance, which is defined to be the maximum normal
// distance from segment to the circle when the end points both lie on the circle.
void mc_arc(float *target, plan_line_data_t *pl_data, float *position, float *offset, float radius,
  uint8_t axis_0, uint8_t axis_1, uint8_t axis_linear, uint8_t is_clockwise_arc)
{
 80040b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040bc:	461c      	mov	r4, r3
 80040be:	b08f      	sub	sp, #60	; 0x3c
 80040c0:	f89d 5064 	ldrb.w	r5, [sp, #100]	; 0x64
 80040c4:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 80040c8:	4692      	mov	sl, r2
  float center_axis0 = position[axis_0] + offset[axis_0];
 80040ca:	f854 9025 	ldr.w	r9, [r4, r5, lsl #2]
{
 80040ce:	9304      	str	r3, [sp, #16]
  float center_axis0 = position[axis_0] + offset[axis_0];
 80040d0:	eb02 0385 	add.w	r3, r2, r5, lsl #2
{
 80040d4:	e9cd 1001 	strd	r1, r0, [sp, #4]
  float center_axis0 = position[axis_0] + offset[axis_0];
 80040d8:	9308      	str	r3, [sp, #32]
 80040da:	f852 1025 	ldr.w	r1, [r2, r5, lsl #2]
 80040de:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80040e2:	4648      	mov	r0, r9
 80040e4:	9309      	str	r3, [sp, #36]	; 0x24
 80040e6:	f7fc fd3d 	bl	8000b64 <__addsf3>
{
 80040ea:	f89d 6068 	ldrb.w	r6, [sp, #104]	; 0x68
  float center_axis0 = position[axis_0] + offset[axis_0];
 80040ee:	9006      	str	r0, [sp, #24]
  float center_axis1 = position[axis_1] + offset[axis_1];
 80040f0:	eb0a 0386 	add.w	r3, sl, r6, lsl #2
 80040f4:	930a      	str	r3, [sp, #40]	; 0x28
 80040f6:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80040fa:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
 80040fe:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
 8004102:	4620      	mov	r0, r4
 8004104:	930b      	str	r3, [sp, #44]	; 0x2c
 8004106:	f7fc fd2d 	bl	8000b64 <__addsf3>
  float r_axis0 = -offset[axis_0];  // Radius vector from center to current location
  float r_axis1 = -offset[axis_1];
  float rt_axis0 = target[axis_0] - center_axis0;
 800410a:	9b02      	ldr	r3, [sp, #8]
 800410c:	9906      	ldr	r1, [sp, #24]
  float center_axis1 = position[axis_1] + offset[axis_1];
 800410e:	9007      	str	r0, [sp, #28]
  float rt_axis0 = target[axis_0] - center_axis0;
 8004110:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004114:	f7fc fd24 	bl	8000b60 <__aeabi_fsub>
  float rt_axis1 = target[axis_1] - center_axis1;
 8004118:	9b02      	ldr	r3, [sp, #8]
  float rt_axis0 = target[axis_0] - center_axis0;
 800411a:	4605      	mov	r5, r0
  float rt_axis1 = target[axis_1] - center_axis1;
 800411c:	9907      	ldr	r1, [sp, #28]
 800411e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004122:	f7fc fd1d 	bl	8000b60 <__aeabi_fsub>
  float r_axis0 = -offset[axis_0];  // Radius vector from center to current location
 8004126:	f109 4900 	add.w	r9, r9, #2147483648	; 0x80000000
  float rt_axis1 = target[axis_1] - center_axis1;
 800412a:	4606      	mov	r6, r0

  // CCW angle between position and target from circle center. Only one atan2() trig computation required.
  float angular_travel = atan2f(r_axis0*rt_axis1-r_axis1*rt_axis0, r_axis0*rt_axis0+r_axis1*rt_axis1);
 800412c:	4629      	mov	r1, r5
 800412e:	4648      	mov	r0, r9
 8004130:	f7fc fe20 	bl	8000d74 <__aeabi_fmul>
  float r_axis1 = -offset[axis_1];
 8004134:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  float angular_travel = atan2f(r_axis0*rt_axis1-r_axis1*rt_axis0, r_axis0*rt_axis0+r_axis1*rt_axis1);
 8004138:	4683      	mov	fp, r0
 800413a:	4631      	mov	r1, r6
 800413c:	4620      	mov	r0, r4
 800413e:	f7fc fe19 	bl	8000d74 <__aeabi_fmul>
 8004142:	4601      	mov	r1, r0
 8004144:	4658      	mov	r0, fp
 8004146:	f7fc fd0d 	bl	8000b64 <__addsf3>
 800414a:	4631      	mov	r1, r6
 800414c:	4683      	mov	fp, r0
 800414e:	4648      	mov	r0, r9
 8004150:	f7fc fe10 	bl	8000d74 <__aeabi_fmul>
 8004154:	4629      	mov	r1, r5
 8004156:	4606      	mov	r6, r0
 8004158:	4620      	mov	r0, r4
 800415a:	f7fc fe0b 	bl	8000d74 <__aeabi_fmul>
 800415e:	4601      	mov	r1, r0
 8004160:	4630      	mov	r0, r6
 8004162:	f7fc fcfd 	bl	8000b60 <__aeabi_fsub>
 8004166:	4659      	mov	r1, fp
{
 8004168:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800416c:	f89d 7070 	ldrb.w	r7, [sp, #112]	; 0x70
  float angular_travel = atan2f(r_axis0*rt_axis1-r_axis1*rt_axis0, r_axis0*rt_axis0+r_axis1*rt_axis1);
 8004170:	f004 fc62 	bl	8008a38 <atan2f>
 8004174:	4605      	mov	r5, r0
  if (is_clockwise_arc) { // Correct atan2 output per direction
 8004176:	2f00      	cmp	r7, #0
 8004178:	d04e      	beq.n	8004218 <mc_arc+0x160>
    if (angular_travel >= -ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel -= 2*M_PI; }
 800417a:	f7fc f94d 	bl	8000418 <__aeabi_f2d>
 800417e:	a39c      	add	r3, pc, #624	; (adr r3, 80043f0 <mc_arc+0x338>)
 8004180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004184:	4606      	mov	r6, r0
 8004186:	460f      	mov	r7, r1
 8004188:	f7fc fc24 	bl	80009d4 <__aeabi_dcmpge>
 800418c:	b148      	cbz	r0, 80041a2 <mc_arc+0xea>
 800418e:	a39a      	add	r3, pc, #616	; (adr r3, 80043f8 <mc_arc+0x340>)
 8004190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004194:	4630      	mov	r0, r6
 8004196:	4639      	mov	r1, r7
 8004198:	f7fb ffde 	bl	8000158 <__aeabi_dsub>
  } else {
    if (angular_travel <= ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel += 2*M_PI; }
 800419c:	f7fc fc8c 	bl	8000ab8 <__aeabi_d2f>
 80041a0:	4605      	mov	r5, r0
  // NOTE: Segment end points are on the arc, which can lead to the arc diameter being smaller by up to
  // (2x) settings.arc_tolerance. For 99% of users, this is just fine. If a different arc segment fit
  // is desired, i.e. least-squares, midpoint on arc, just change the mm_per_arc_segment calculation.
  // For the intended uses of Grbl, this value shouldn't exceed 2000 for the strictest of cases.
  uint16_t segments = floor(fabs(0.5*angular_travel*radius)/
                          sqrtf(settings.arc_tolerance*(2*radius - settings.arc_tolerance)) );
 80041a2:	4b9b      	ldr	r3, [pc, #620]	; (8004410 <mc_arc+0x358>)
 80041a4:	4641      	mov	r1, r8
 80041a6:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 80041a8:	4640      	mov	r0, r8
 80041aa:	f7fc fcdb 	bl	8000b64 <__addsf3>
 80041ae:	4631      	mov	r1, r6
 80041b0:	f7fc fcd6 	bl	8000b60 <__aeabi_fsub>
 80041b4:	4631      	mov	r1, r6
 80041b6:	f7fc fddd 	bl	8000d74 <__aeabi_fmul>
 80041ba:	f004 fc3f 	bl	8008a3c <sqrtf>
 80041be:	4683      	mov	fp, r0
  uint16_t segments = floor(fabs(0.5*angular_travel*radius)/
 80041c0:	4628      	mov	r0, r5
 80041c2:	f7fc f929 	bl	8000418 <__aeabi_f2d>
 80041c6:	2200      	movs	r2, #0
 80041c8:	4b92      	ldr	r3, [pc, #584]	; (8004414 <mc_arc+0x35c>)
 80041ca:	f7fc f97d 	bl	80004c8 <__aeabi_dmul>
 80041ce:	4606      	mov	r6, r0
 80041d0:	4640      	mov	r0, r8
 80041d2:	460f      	mov	r7, r1
 80041d4:	f7fc f920 	bl	8000418 <__aeabi_f2d>
 80041d8:	4602      	mov	r2, r0
 80041da:	460b      	mov	r3, r1
 80041dc:	4630      	mov	r0, r6
 80041de:	4639      	mov	r1, r7
 80041e0:	f7fc f972 	bl	80004c8 <__aeabi_dmul>
 80041e4:	4607      	mov	r7, r0
                          sqrtf(settings.arc_tolerance*(2*radius - settings.arc_tolerance)) );
 80041e6:	4658      	mov	r0, fp
  uint16_t segments = floor(fabs(0.5*angular_travel*radius)/
 80041e8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
                          sqrtf(settings.arc_tolerance*(2*radius - settings.arc_tolerance)) );
 80041ec:	f7fc f914 	bl	8000418 <__aeabi_f2d>
 80041f0:	460b      	mov	r3, r1
 80041f2:	4602      	mov	r2, r0
  uint16_t segments = floor(fabs(0.5*angular_travel*radius)/
 80041f4:	4631      	mov	r1, r6
 80041f6:	4638      	mov	r0, r7
 80041f8:	f7fc fa90 	bl	800071c <__aeabi_ddiv>
 80041fc:	f004 fa08 	bl	8008610 <floor>
 8004200:	f7fc fc3a 	bl	8000a78 <__aeabi_d2uiz>
 8004204:	b283      	uxth	r3, r0
 8004206:	9303      	str	r3, [sp, #12]

  if (segments) {
 8004208:	b9cb      	cbnz	r3, 800423e <mc_arc+0x186>
      // Bail mid-circle on system abort. Runtime command check already performed by mc_line.
      if (sys.abort) { return; }
    }
  }
  // Ensure last segment arrives at target location.
  mc_line(target, pl_data);
 800420a:	e9dd 1001 	ldrd	r1, r0, [sp, #4]
}
 800420e:	b00f      	add	sp, #60	; 0x3c
 8004210:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  mc_line(target, pl_data);
 8004214:	f7ff bf1c 	b.w	8004050 <mc_line>
    if (angular_travel <= ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel += 2*M_PI; }
 8004218:	f7fc f8fe 	bl	8000418 <__aeabi_f2d>
 800421c:	a378      	add	r3, pc, #480	; (adr r3, 8004400 <mc_arc+0x348>)
 800421e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004222:	4606      	mov	r6, r0
 8004224:	460f      	mov	r7, r1
 8004226:	f7fc fbcb 	bl	80009c0 <__aeabi_dcmple>
 800422a:	2800      	cmp	r0, #0
 800422c:	d0b9      	beq.n	80041a2 <mc_arc+0xea>
 800422e:	a372      	add	r3, pc, #456	; (adr r3, 80043f8 <mc_arc+0x340>)
 8004230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004234:	4630      	mov	r0, r6
 8004236:	4639      	mov	r1, r7
 8004238:	f7fb ff90 	bl	800015c <__adddf3>
 800423c:	e7ae      	b.n	800419c <mc_arc+0xe4>
    if (pl_data->condition & PL_COND_FLAG_INVERSE_TIME) { 
 800423e:	9b01      	ldr	r3, [sp, #4]
      pl_data->feed_rate *= segments; 
 8004240:	9803      	ldr	r0, [sp, #12]
    if (pl_data->condition & PL_COND_FLAG_INVERSE_TIME) { 
 8004242:	7a1e      	ldrb	r6, [r3, #8]
      pl_data->feed_rate *= segments; 
 8004244:	f7fc fd42 	bl	8000ccc <__aeabi_i2f>
    if (pl_data->condition & PL_COND_FLAG_INVERSE_TIME) { 
 8004248:	0733      	lsls	r3, r6, #28
      pl_data->feed_rate *= segments; 
 800424a:	4607      	mov	r7, r0
    if (pl_data->condition & PL_COND_FLAG_INVERSE_TIME) { 
 800424c:	d509      	bpl.n	8004262 <mc_arc+0x1aa>
      pl_data->feed_rate *= segments; 
 800424e:	9b01      	ldr	r3, [sp, #4]
 8004250:	4601      	mov	r1, r0
 8004252:	6818      	ldr	r0, [r3, #0]
 8004254:	f7fc fd8e 	bl	8000d74 <__aeabi_fmul>
 8004258:	9b01      	ldr	r3, [sp, #4]
      bit_false(pl_data->condition,PL_COND_FLAG_INVERSE_TIME); // Force as feed absolute mode over arc segments.
 800425a:	f026 0608 	bic.w	r6, r6, #8
      pl_data->feed_rate *= segments; 
 800425e:	6018      	str	r0, [r3, #0]
      bit_false(pl_data->condition,PL_COND_FLAG_INVERSE_TIME); // Force as feed absolute mode over arc segments.
 8004260:	721e      	strb	r6, [r3, #8]
    float theta_per_segment = angular_travel/segments;
 8004262:	4639      	mov	r1, r7
 8004264:	4628      	mov	r0, r5
 8004266:	f7fc fe39 	bl	8000edc <__aeabi_fdiv>
    float linear_per_segment = (target[axis_linear] - position[axis_linear])/segments;
 800426a:	9b04      	ldr	r3, [sp, #16]
 800426c:	9a04      	ldr	r2, [sp, #16]
 800426e:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8004272:	9305      	str	r3, [sp, #20]
 8004274:	9b04      	ldr	r3, [sp, #16]
    float theta_per_segment = angular_travel/segments;
 8004276:	4605      	mov	r5, r0
    float linear_per_segment = (target[axis_linear] - position[axis_linear])/segments;
 8004278:	f85a 1023 	ldr.w	r1, [sl, r3, lsl #2]
 800427c:	9b02      	ldr	r3, [sp, #8]
    uint8_t count = 0;
 800427e:	f04f 0b00 	mov.w	fp, #0
    float linear_per_segment = (target[axis_linear] - position[axis_linear])/segments;
 8004282:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004286:	f7fc fc6b 	bl	8000b60 <__aeabi_fsub>
 800428a:	4639      	mov	r1, r7
 800428c:	f7fc fe26 	bl	8000edc <__aeabi_fdiv>
    float cos_T = 2.0 - theta_per_segment*theta_per_segment;
 8004290:	4629      	mov	r1, r5
    float linear_per_segment = (target[axis_linear] - position[axis_linear])/segments;
 8004292:	9004      	str	r0, [sp, #16]
    float cos_T = 2.0 - theta_per_segment*theta_per_segment;
 8004294:	4628      	mov	r0, r5
 8004296:	f7fc fd6d 	bl	8000d74 <__aeabi_fmul>
 800429a:	4601      	mov	r1, r0
 800429c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80042a0:	f7fc fc5e 	bl	8000b60 <__aeabi_fsub>
 80042a4:	4680      	mov	r8, r0
    float sin_T = theta_per_segment*0.16666667*(cos_T + 4.0);
 80042a6:	4628      	mov	r0, r5
 80042a8:	f7fc f8b6 	bl	8000418 <__aeabi_f2d>
 80042ac:	a356      	add	r3, pc, #344	; (adr r3, 8004408 <mc_arc+0x350>)
 80042ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b2:	f7fc f909 	bl	80004c8 <__aeabi_dmul>
 80042b6:	4606      	mov	r6, r0
 80042b8:	4640      	mov	r0, r8
 80042ba:	460f      	mov	r7, r1
 80042bc:	f7fc f8ac 	bl	8000418 <__aeabi_f2d>
 80042c0:	2200      	movs	r2, #0
 80042c2:	4b55      	ldr	r3, [pc, #340]	; (8004418 <mc_arc+0x360>)
 80042c4:	f7fb ff4a 	bl	800015c <__adddf3>
 80042c8:	4602      	mov	r2, r0
 80042ca:	460b      	mov	r3, r1
 80042cc:	4630      	mov	r0, r6
 80042ce:	4639      	mov	r1, r7
 80042d0:	f7fc f8fa 	bl	80004c8 <__aeabi_dmul>
 80042d4:	f7fc fbf0 	bl	8000ab8 <__aeabi_d2f>
    cos_T *= 0.5;
 80042d8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    float sin_T = theta_per_segment*0.16666667*(cos_T + 4.0);
 80042dc:	4607      	mov	r7, r0
    cos_T *= 0.5;
 80042de:	4640      	mov	r0, r8
 80042e0:	f7fc fd48 	bl	8000d74 <__aeabi_fmul>
    for (i = 1; i<segments; i++) { // Increment (segments-1).
 80042e4:	2601      	movs	r6, #1
    cos_T *= 0.5;
 80042e6:	4680      	mov	r8, r0
    for (i = 1; i<segments; i++) { // Increment (segments-1).
 80042e8:	9a03      	ldr	r2, [sp, #12]
 80042ea:	b2b3      	uxth	r3, r6
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d98c      	bls.n	800420a <mc_arc+0x152>
      if (count < N_ARC_CORRECTION) {
 80042f0:	f1bb 0f0b 	cmp.w	fp, #11
 80042f4:	d841      	bhi.n	800437a <mc_arc+0x2c2>
        r_axisi = r_axis0*sin_T + r_axis1*cos_T;
 80042f6:	4639      	mov	r1, r7
 80042f8:	4648      	mov	r0, r9
 80042fa:	f7fc fd3b 	bl	8000d74 <__aeabi_fmul>
 80042fe:	4641      	mov	r1, r8
 8004300:	900c      	str	r0, [sp, #48]	; 0x30
 8004302:	4620      	mov	r0, r4
 8004304:	f7fc fd36 	bl	8000d74 <__aeabi_fmul>
 8004308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800430a:	4601      	mov	r1, r0
 800430c:	4618      	mov	r0, r3
 800430e:	f7fc fc29 	bl	8000b64 <__addsf3>
        r_axis0 = r_axis0*cos_T - r_axis1*sin_T;
 8004312:	4641      	mov	r1, r8
        r_axisi = r_axis0*sin_T + r_axis1*cos_T;
 8004314:	900c      	str	r0, [sp, #48]	; 0x30
        r_axis0 = r_axis0*cos_T - r_axis1*sin_T;
 8004316:	4648      	mov	r0, r9
 8004318:	f7fc fd2c 	bl	8000d74 <__aeabi_fmul>
 800431c:	4639      	mov	r1, r7
 800431e:	4681      	mov	r9, r0
 8004320:	4620      	mov	r0, r4
 8004322:	f7fc fd27 	bl	8000d74 <__aeabi_fmul>
 8004326:	4601      	mov	r1, r0
 8004328:	4648      	mov	r0, r9
 800432a:	f7fc fc19 	bl	8000b60 <__aeabi_fsub>
        r_axis1 = r_axisi;
 800432e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
        r_axis0 = r_axis0*cos_T - r_axis1*sin_T;
 8004330:	4681      	mov	r9, r0
        r_axis1 = r_axisi;
 8004332:	461c      	mov	r4, r3
        count++;
 8004334:	f10b 0b01 	add.w	fp, fp, #1
 8004338:	fa5f fb8b 	uxtb.w	fp, fp
      position[axis_0] = center_axis0 + r_axis0;
 800433c:	9906      	ldr	r1, [sp, #24]
 800433e:	4648      	mov	r0, r9
 8004340:	f7fc fc10 	bl	8000b64 <__addsf3>
 8004344:	9b08      	ldr	r3, [sp, #32]
      position[axis_1] = center_axis1 + r_axis1;
 8004346:	9907      	ldr	r1, [sp, #28]
      position[axis_0] = center_axis0 + r_axis0;
 8004348:	6018      	str	r0, [r3, #0]
      position[axis_1] = center_axis1 + r_axis1;
 800434a:	4620      	mov	r0, r4
 800434c:	f7fc fc0a 	bl	8000b64 <__addsf3>
 8004350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
      position[axis_linear] += linear_per_segment;
 8004352:	9904      	ldr	r1, [sp, #16]
      position[axis_1] = center_axis1 + r_axis1;
 8004354:	6018      	str	r0, [r3, #0]
      position[axis_linear] += linear_per_segment;
 8004356:	9b05      	ldr	r3, [sp, #20]
      if (sys.abort) { return; }
 8004358:	3601      	adds	r6, #1
      position[axis_linear] += linear_per_segment;
 800435a:	6818      	ldr	r0, [r3, #0]
 800435c:	f7fc fc02 	bl	8000b64 <__addsf3>
 8004360:	9b05      	ldr	r3, [sp, #20]
      mc_line(position, pl_data);
 8004362:	9901      	ldr	r1, [sp, #4]
      position[axis_linear] += linear_per_segment;
 8004364:	6018      	str	r0, [r3, #0]
      mc_line(position, pl_data);
 8004366:	4650      	mov	r0, sl
 8004368:	f7ff fe72 	bl	8004050 <mc_line>
      if (sys.abort) { return; }
 800436c:	4b2b      	ldr	r3, [pc, #172]	; (800441c <mc_arc+0x364>)
 800436e:	785b      	ldrb	r3, [r3, #1]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d0b9      	beq.n	80042e8 <mc_arc+0x230>
}
 8004374:	b00f      	add	sp, #60	; 0x3c
 8004376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        cos_Ti = cosf(i*theta_per_segment);
 800437a:	4630      	mov	r0, r6
 800437c:	f7fc fca6 	bl	8000ccc <__aeabi_i2f>
 8004380:	4629      	mov	r1, r5
 8004382:	f7fc fcf7 	bl	8000d74 <__aeabi_fmul>
 8004386:	4681      	mov	r9, r0
 8004388:	f004 fac0 	bl	800890c <cosf>
 800438c:	4604      	mov	r4, r0
        sin_Ti = sinf(i*theta_per_segment);
 800438e:	4648      	mov	r0, r9
 8004390:	f004 faf4 	bl	800897c <sinf>
        r_axis0 = -offset[axis_0]*cos_Ti + offset[axis_1]*sin_Ti;
 8004394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004396:	4621      	mov	r1, r4
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800439c:	f102 4b00 	add.w	fp, r2, #2147483648	; 0x80000000
 80043a0:	681a      	ldr	r2, [r3, #0]
        sin_Ti = sinf(i*theta_per_segment);
 80043a2:	900d      	str	r0, [sp, #52]	; 0x34
        r_axis0 = -offset[axis_0]*cos_Ti + offset[axis_1]*sin_Ti;
 80043a4:	4658      	mov	r0, fp
 80043a6:	920c      	str	r2, [sp, #48]	; 0x30
 80043a8:	f7fc fce4 	bl	8000d74 <__aeabi_fmul>
 80043ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80043ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043b0:	4681      	mov	r9, r0
 80043b2:	4619      	mov	r1, r3
 80043b4:	4610      	mov	r0, r2
 80043b6:	f7fc fcdd 	bl	8000d74 <__aeabi_fmul>
 80043ba:	4601      	mov	r1, r0
 80043bc:	4648      	mov	r0, r9
 80043be:	f7fc fbd1 	bl	8000b64 <__addsf3>
        r_axis1 = -offset[axis_0]*sin_Ti - offset[axis_1]*cos_Ti;
 80043c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
        r_axis0 = -offset[axis_0]*cos_Ti + offset[axis_1]*sin_Ti;
 80043c4:	4681      	mov	r9, r0
        r_axis1 = -offset[axis_0]*sin_Ti - offset[axis_1]*cos_Ti;
 80043c6:	4619      	mov	r1, r3
 80043c8:	4658      	mov	r0, fp
 80043ca:	f7fc fcd3 	bl	8000d74 <__aeabi_fmul>
 80043ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80043d0:	4683      	mov	fp, r0
 80043d2:	4621      	mov	r1, r4
 80043d4:	4610      	mov	r0, r2
 80043d6:	f7fc fccd 	bl	8000d74 <__aeabi_fmul>
 80043da:	4601      	mov	r1, r0
 80043dc:	4658      	mov	r0, fp
 80043de:	f7fc fbbf 	bl	8000b60 <__aeabi_fsub>
        count = 0;
 80043e2:	f04f 0b00 	mov.w	fp, #0
        r_axis1 = -offset[axis_0]*sin_Ti - offset[axis_1]*cos_Ti;
 80043e6:	4604      	mov	r4, r0
        count = 0;
 80043e8:	e7a8      	b.n	800433c <mc_arc+0x284>
 80043ea:	bf00      	nop
 80043ec:	f3af 8000 	nop.w
 80043f0:	a0b5ed8d 	.word	0xa0b5ed8d
 80043f4:	bea0c6f7 	.word	0xbea0c6f7
 80043f8:	54442d18 	.word	0x54442d18
 80043fc:	401921fb 	.word	0x401921fb
 8004400:	a0b5ed8d 	.word	0xa0b5ed8d
 8004404:	3ea0c6f7 	.word	0x3ea0c6f7
 8004408:	5c7dda4b 	.word	0x5c7dda4b
 800440c:	3fc55555 	.word	0x3fc55555
 8004410:	20002ffc 	.word	0x20002ffc
 8004414:	3fe00000 	.word	0x3fe00000
 8004418:	40100000 	.word	0x40100000
 800441c:	20000104 	.word	0x20000104

08004420 <mc_dwell>:


// Execute dwell in seconds.
void mc_dwell(float seconds)
{
 8004420:	b510      	push	{r4, lr}
  if (sys.state == STATE_CHECK_MODE) { return; }
 8004422:	4b07      	ldr	r3, [pc, #28]	; (8004440 <mc_dwell+0x20>)
{
 8004424:	4604      	mov	r4, r0
  if (sys.state == STATE_CHECK_MODE) { return; }
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	2b02      	cmp	r3, #2
 800442a:	d007      	beq.n	800443c <mc_dwell+0x1c>
  protocol_buffer_synchronize();
 800442c:	f001 f9d0 	bl	80057d0 <protocol_buffer_synchronize>
  delay_sec(seconds, DELAY_MODE_DWELL);
 8004430:	4620      	mov	r0, r4
}
 8004432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  delay_sec(seconds, DELAY_MODE_DWELL);
 8004436:	2100      	movs	r1, #0
 8004438:	f000 b958 	b.w	80046ec <delay_sec>
}
 800443c:	bd10      	pop	{r4, pc}
 800443e:	bf00      	nop
 8004440:	20000104 	.word	0x20000104

08004444 <mc_homing_cycle>:

// Perform homing cycle to locate and set machine zero. Only '$H' executes this command.
// NOTE: There should be no motions in the buffer and Grbl must be in an idle state before
// executing the homing cycle. This prevents incorrect buffered plans after homing.
void mc_homing_cycle(uint8_t cycle_mask)
{
 8004444:	b510      	push	{r4, lr}
 8004446:	4604      	mov	r4, r0
      system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT);
      return;
    }
  #endif

  limits_disable(); // Disable hard limits pin change register for cycle duration
 8004448:	f7ff fc64 	bl	8003d14 <limits_disable>

  // -------------------------------------------------------------------------------------
  // Perform homing routine. NOTE: Special motion case. Only system reset works.
  
  #ifdef HOMING_SINGLE_AXIS_COMMANDS
    if (cycle_mask) { limits_go_home(cycle_mask); } // Perform homing cycle based on mask.
 800444c:	b1bc      	cbz	r4, 800447e <mc_homing_cycle+0x3a>
 800444e:	4620      	mov	r0, r4
  #endif
  {
    // Search to engage all axes limit switches at faster homing seek rate.
    limits_go_home(HOMING_CYCLE_0);  // Homing cycle 0
    #ifdef HOMING_CYCLE_1
      limits_go_home(HOMING_CYCLE_1);  // Homing cycle 1
 8004450:	f7ff fcb4 	bl	8003dbc <limits_go_home>
    #ifdef HOMING_CYCLE_2
      limits_go_home(HOMING_CYCLE_2);  // Homing cycle 2
    #endif
  }

  protocol_execute_realtime(); // Check for reset and set system abort.
 8004454:	f001 f854 	bl	8005500 <protocol_execute_realtime>
  if (sys.abort) { return; } // Did not complete. Alarm state set by mc_alarm.
 8004458:	4b0c      	ldr	r3, [pc, #48]	; (800448c <mc_homing_cycle+0x48>)
 800445a:	785b      	ldrb	r3, [r3, #1]
 800445c:	b9a3      	cbnz	r3, 8004488 <mc_homing_cycle+0x44>

  // Homing cycle complete! Setup system for normal operation.
  // -------------------------------------------------------------------------------------

  // Sync gcode parser and planner positions to homed position.
  gc_sync_position();
 800445e:	f7fe fbc5 	bl	8002bec <gc_sync_position>
  plan_sync_position();
 8004462:	f000 fd45 	bl	8004ef0 <plan_sync_position>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 8004466:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800446a:	4b09      	ldr	r3, [pc, #36]	; (8004490 <mc_homing_cycle+0x4c>)

  // If hard limits feature enabled, re-enable hard limits pin change register after homing cycle.
#ifdef STM32
  LL_EXTI_ClearFlag_0_31(LIM_MASK);
  HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 800446c:	2028      	movs	r0, #40	; 0x28
 800446e:	615a      	str	r2, [r3, #20]
 8004470:	f7fc ff62 	bl	8001338 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

#elif ATMEGA328P
  limits_init();
#endif
}
 8004474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004478:	2028      	movs	r0, #40	; 0x28
 800447a:	f7fc bf3b 	b.w	80012f4 <HAL_NVIC_EnableIRQ>
    limits_go_home(HOMING_CYCLE_0);  // Homing cycle 0
 800447e:	2004      	movs	r0, #4
 8004480:	f7ff fc9c 	bl	8003dbc <limits_go_home>
      limits_go_home(HOMING_CYCLE_1);  // Homing cycle 1
 8004484:	2003      	movs	r0, #3
 8004486:	e7e3      	b.n	8004450 <mc_homing_cycle+0xc>
}
 8004488:	bd10      	pop	{r4, pc}
 800448a:	bf00      	nop
 800448c:	20000104 	.word	0x20000104
 8004490:	40010400 	.word	0x40010400

08004494 <mc_probe_cycle>:


// Perform tool length probe cycle. Requires probe switch.
// NOTE: Upon probe failure, the program will be stopped and placed into ALARM state.
uint8_t mc_probe_cycle(float *target, plan_line_data_t *pl_data, uint8_t parser_flags)
{
 8004494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  // TODO: Need to update this cycle so it obeys a non-auto cycle start.
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 8004498:	4c2d      	ldr	r4, [pc, #180]	; (8004550 <mc_probe_cycle+0xbc>)
{
 800449a:	4606      	mov	r6, r0
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 800449c:	7823      	ldrb	r3, [r4, #0]
{
 800449e:	460f      	mov	r7, r1
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 80044a0:	2b02      	cmp	r3, #2
{
 80044a2:	4615      	mov	r5, r2
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 80044a4:	d051      	beq.n	800454a <mc_probe_cycle+0xb6>

  // Finish all queued commands and empty planner buffer before starting probe cycle.
  protocol_buffer_synchronize();
 80044a6:	f001 f993 	bl	80057d0 <protocol_buffer_synchronize>
  if (sys.abort) { return(GC_PROBE_ABORT); } // Return if system reset has been issued.
 80044aa:	f894 8001 	ldrb.w	r8, [r4, #1]
 80044ae:	f1b8 0f00 	cmp.w	r8, #0
 80044b2:	d002      	beq.n	80044ba <mc_probe_cycle+0x26>
  // NOTE: This probe initialization error applies to all probing cycles.
  if ( probe_get_state() ) { // Check probe pin state.
    system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_INITIAL);
    protocol_execute_realtime();
    probe_configure_invert_mask(false); // Re-initialize invert mask before returning.
    return(GC_PROBE_FAIL_INIT); // Nothing else to do but bail.
 80044b4:	2002      	movs	r0, #2
    report_probe_parameters();
  #endif

  if (sys.probe_succeeded) { return(GC_PROBE_FOUND); } // Successful probe cycle.
  else { return(GC_PROBE_FAIL_END); } // Failed to trigger probe within travel. With or without error.
}
 80044b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  probe_configure_invert_mask(is_probe_away);
 80044ba:	f3c5 00c0 	ubfx	r0, r5, #3, #1
  sys.probe_succeeded = false; // Re-initialize probe history before beginning cycle.
 80044be:	f884 8005 	strb.w	r8, [r4, #5]
  probe_configure_invert_mask(is_probe_away);
 80044c2:	f000 fe1f 	bl	8005104 <probe_configure_invert_mask>
  if ( probe_get_state() ) { // Check probe pin state.
 80044c6:	f000 fe37 	bl	8005138 <probe_get_state>
 80044ca:	b140      	cbz	r0, 80044de <mc_probe_cycle+0x4a>
    system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_INITIAL);
 80044cc:	2004      	movs	r0, #4
 80044ce:	f003 fa17 	bl	8007900 <system_set_exec_alarm>
    protocol_execute_realtime();
 80044d2:	f001 f815 	bl	8005500 <protocol_execute_realtime>
    probe_configure_invert_mask(false); // Re-initialize invert mask before returning.
 80044d6:	4640      	mov	r0, r8
 80044d8:	f000 fe14 	bl	8005104 <probe_configure_invert_mask>
 80044dc:	e7ea      	b.n	80044b4 <mc_probe_cycle+0x20>
  mc_line(target, pl_data);
 80044de:	4630      	mov	r0, r6
 80044e0:	4639      	mov	r1, r7
 80044e2:	f7ff fdb5 	bl	8004050 <mc_line>
  sys_probe_state = PROBE_ACTIVE;
 80044e6:	2301      	movs	r3, #1
 80044e8:	4e1a      	ldr	r6, [pc, #104]	; (8004554 <mc_probe_cycle+0xc0>)
  system_set_exec_state_flag(EXEC_CYCLE_START);
 80044ea:	2002      	movs	r0, #2
  sys_probe_state = PROBE_ACTIVE;
 80044ec:	7033      	strb	r3, [r6, #0]
  system_set_exec_state_flag(EXEC_CYCLE_START);
 80044ee:	f003 f875 	bl	80075dc <system_set_exec_state_flag>
    protocol_execute_realtime();
 80044f2:	f001 f805 	bl	8005500 <protocol_execute_realtime>
    if (sys.abort) { return(GC_PROBE_ABORT); } // Check for system abort
 80044f6:	7863      	ldrb	r3, [r4, #1]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1db      	bne.n	80044b4 <mc_probe_cycle+0x20>
  } while (sys.state != STATE_IDLE);
 80044fc:	7823      	ldrb	r3, [r4, #0]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1f7      	bne.n	80044f2 <mc_probe_cycle+0x5e>
  if (sys_probe_state == PROBE_ACTIVE) {
 8004502:	7833      	ldrb	r3, [r6, #0]
 8004504:	2b01      	cmp	r3, #1
 8004506:	d11d      	bne.n	8004544 <mc_probe_cycle+0xb0>
    if (is_no_error) { memcpy(sys_probe_position, sys_position, sizeof(sys_position)); }
 8004508:	06eb      	lsls	r3, r5, #27
 800450a:	d517      	bpl.n	800453c <mc_probe_cycle+0xa8>
 800450c:	4b12      	ldr	r3, [pc, #72]	; (8004558 <mc_probe_cycle+0xc4>)
 800450e:	4a13      	ldr	r2, [pc, #76]	; (800455c <mc_probe_cycle+0xc8>)
 8004510:	ca07      	ldmia	r2, {r0, r1, r2}
 8004512:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  sys_probe_state = PROBE_OFF; // Ensure probe state monitor is disabled.
 8004516:	2000      	movs	r0, #0
 8004518:	7030      	strb	r0, [r6, #0]
  probe_configure_invert_mask(false); // Re-initialize invert mask.
 800451a:	f000 fdf3 	bl	8005104 <probe_configure_invert_mask>
  protocol_execute_realtime();   // Check and execute run-time commands
 800451e:	f000 ffef 	bl	8005500 <protocol_execute_realtime>
  st_reset(); // Reset step segment buffer.
 8004522:	f002 fb75 	bl	8006c10 <st_reset>
  plan_reset(); // Reset planner buffer. Zero planner positions. Ensure probing motion is cleared.
 8004526:	f000 fa5d 	bl	80049e4 <plan_reset>
  plan_sync_position(); // Sync planner position to current machine position.
 800452a:	f000 fce1 	bl	8004ef0 <plan_sync_position>
    report_probe_parameters();
 800452e:	f001 fae1 	bl	8005af4 <report_probe_parameters>
  if (sys.probe_succeeded) { return(GC_PROBE_FOUND); } // Successful probe cycle.
 8004532:	7960      	ldrb	r0, [r4, #5]
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 8004534:	3800      	subs	r0, #0
 8004536:	bf18      	it	ne
 8004538:	2001      	movne	r0, #1
 800453a:	e7bc      	b.n	80044b6 <mc_probe_cycle+0x22>
    else { system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_CONTACT); }
 800453c:	2005      	movs	r0, #5
 800453e:	f003 f9df 	bl	8007900 <system_set_exec_alarm>
 8004542:	e7e8      	b.n	8004516 <mc_probe_cycle+0x82>
    sys.probe_succeeded = true; // Indicate to system the probing cycle completed successfully.
 8004544:	2301      	movs	r3, #1
 8004546:	7163      	strb	r3, [r4, #5]
 8004548:	e7e5      	b.n	8004516 <mc_probe_cycle+0x82>
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 800454a:	2000      	movs	r0, #0
 800454c:	e7b3      	b.n	80044b6 <mc_probe_cycle+0x22>
 800454e:	bf00      	nop
 8004550:	20000104 	.word	0x20000104
 8004554:	20000130 	.word	0x20000130
 8004558:	20000124 	.word	0x20000124
 800455c:	20000118 	.word	0x20000118

08004560 <mc_reset>:
// active processes in the system. This also checks if a system reset is issued while Grbl
// is in a motion state. If so, kills the steppers and sets the system alarm to flag position
// lost, since there was an abrupt uncontrolled deceleration. Called at an interrupt level by
// realtime abort command and hard limits. So, keep to a minimum.
void mc_reset()
{
 8004560:	b508      	push	{r3, lr}
  // Only this function can set the system reset. Helps prevent multiple kill calls.
  if (bit_isfalse(sys_rt_exec_state, EXEC_RESET)) {
 8004562:	4b11      	ldr	r3, [pc, #68]	; (80045a8 <mc_reset+0x48>)
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	06db      	lsls	r3, r3, #27
 8004568:	d41d      	bmi.n	80045a6 <mc_reset+0x46>
    system_set_exec_state_flag(EXEC_RESET);
 800456a:	2010      	movs	r0, #16
 800456c:	f003 f836 	bl	80075dc <system_set_exec_state_flag>

    // Kill spindle and coolant.
    spindle_stop();
 8004570:	f002 f8ea 	bl	8006748 <spindle_stop>
    coolant_stop();
 8004574:	f7fe fa50 	bl	8002a18 <coolant_stop>

    // Kill steppers only if in any motion state, i.e. cycle, actively holding, or homing.
    // NOTE: If steppers are kept enabled via the step idle delay setting, this also keeps
    // the steppers enabled by avoiding the go_idle call altogether, unless the motion state is
    // violated, by which, all bets are off.
    if ((sys.state & (STATE_CYCLE | STATE_HOMING | STATE_JOG)) ||
 8004578:	4b0c      	ldr	r3, [pc, #48]	; (80045ac <mc_reset+0x4c>)
 800457a:	781a      	ldrb	r2, [r3, #0]
 800457c:	791b      	ldrb	r3, [r3, #4]
 800457e:	f002 012c 	and.w	r1, r2, #44	; 0x2c
 8004582:	f003 0306 	and.w	r3, r3, #6
 8004586:	430b      	orrs	r3, r1
 8004588:	d00d      	beq.n	80045a6 <mc_reset+0x46>
    		(sys.step_control & (STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION))) {
      if (sys.state == STATE_HOMING) { 
 800458a:	2a04      	cmp	r2, #4
 800458c:	d109      	bne.n	80045a2 <mc_reset+0x42>
        if (!sys_rt_exec_alarm) {system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_RESET); }
 800458e:	4b08      	ldr	r3, [pc, #32]	; (80045b0 <mc_reset+0x50>)
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	b913      	cbnz	r3, 800459a <mc_reset+0x3a>
 8004594:	2006      	movs	r0, #6
      } else { system_set_exec_alarm(EXEC_ALARM_ABORT_CYCLE); }
 8004596:	f003 f9b3 	bl	8007900 <system_set_exec_alarm>
      st_go_idle(); // Force kill steppers. Position has likely been lost.
    }
  }
}
 800459a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      st_go_idle(); // Force kill steppers. Position has likely been lost.
 800459e:	f002 b9bb 	b.w	8006918 <st_go_idle>
      } else { system_set_exec_alarm(EXEC_ALARM_ABORT_CYCLE); }
 80045a2:	2003      	movs	r0, #3
 80045a4:	e7f7      	b.n	8004596 <mc_reset+0x36>
}
 80045a6:	bd08      	pop	{r3, pc}
 80045a8:	20000134 	.word	0x20000134
 80045ac:	20000104 	.word	0x20000104
 80045b0:	20000132 	.word	0x20000132
 80045b4:	00000000 	.word	0x00000000

080045b8 <read_float>:
// CNC applications, the typical decimal value is expected to be in the range of E0 to E-4.
// Scientific notation is officially not supported by g-code, and the 'E' character may
// be a g-code word on some CNC systems. So, 'E' notation will not be recognized.
// NOTE: Thanks to Radu-Eosif Mihailescu for identifying the issues with using strtod().
uint8_t read_float(char *line, uint8_t *char_counter, float *float_ptr)
{
 80045b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char *ptr = line + *char_counter;
 80045bc:	780b      	ldrb	r3, [r1, #0]
{
 80045be:	4692      	mov	sl, r2
  char *ptr = line + *char_counter;
 80045c0:	18c2      	adds	r2, r0, r3
  unsigned char c;

  // Grab first character and increment pointer. No spaces assumed in line.
  c = *ptr++;
 80045c2:	5cc3      	ldrb	r3, [r0, r3]
{
 80045c4:	4606      	mov	r6, r0

  // Capture initial positive/minus character
  bool isnegative = false;
  if (c == '-') {
 80045c6:	2b2d      	cmp	r3, #45	; 0x2d
{
 80045c8:	460f      	mov	r7, r1
  if (c == '-') {
 80045ca:	d119      	bne.n	8004600 <read_float+0x48>
    isnegative = true;
 80045cc:	f04f 0b01 	mov.w	fp, #1
    c = *ptr++;
 80045d0:	7853      	ldrb	r3, [r2, #1]
 80045d2:	1c95      	adds	r5, r2, #2

  // Extract number into fast integer. Track decimal in terms of exponent value.
  uint32_t intval = 0;
  int8_t exp = 0;
  uint8_t ndigit = 0;
  bool isdecimal = false;
 80045d4:	2100      	movs	r1, #0
  uint8_t ndigit = 0;
 80045d6:	460a      	mov	r2, r1
  int8_t exp = 0;
 80045d8:	460c      	mov	r4, r1
  uint32_t intval = 0;
 80045da:	4608      	mov	r0, r1
  while(1) {
    c -= '0';
 80045dc:	3b30      	subs	r3, #48	; 0x30
 80045de:	b2db      	uxtb	r3, r3
    if (c <= 9) {
 80045e0:	2b09      	cmp	r3, #9
 80045e2:	d81a      	bhi.n	800461a <read_float+0x62>
      ndigit++;
 80045e4:	3201      	adds	r2, #1
 80045e6:	b2d2      	uxtb	r2, r2
      if (ndigit <= MAX_INT_DIGITS) {
 80045e8:	2a08      	cmp	r2, #8
 80045ea:	d811      	bhi.n	8004610 <read_float+0x58>
        if (isdecimal) { exp--; }
 80045ec:	b109      	cbz	r1, 80045f2 <read_float+0x3a>
 80045ee:	3c01      	subs	r4, #1
 80045f0:	b264      	sxtb	r4, r4
        intval = (((intval << 2) + intval) << 1) + c; // intval*10 + c
 80045f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045f6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    } else if (c == (('.'-'0') & 0xff)  &&  !(isdecimal)) {
      isdecimal = true;
    } else {
      break;
    }
    c = *ptr++;
 80045fa:	f815 3b01 	ldrb.w	r3, [r5], #1
    c -= '0';
 80045fe:	e7ed      	b.n	80045dc <read_float+0x24>
  } else if (c == '+') {
 8004600:	2b2b      	cmp	r3, #43	; 0x2b
  bool isnegative = false;
 8004602:	f04f 0b00 	mov.w	fp, #0
    c = *ptr++;
 8004606:	bf0a      	itet	eq
 8004608:	7853      	ldrbeq	r3, [r2, #1]
  c = *ptr++;
 800460a:	1c55      	addne	r5, r2, #1
    c = *ptr++;
 800460c:	1c95      	addeq	r5, r2, #2
 800460e:	e7e1      	b.n	80045d4 <read_float+0x1c>
        if (!(isdecimal)) { exp++; }  // Drop overflow digits
 8004610:	2900      	cmp	r1, #0
 8004612:	d1f2      	bne.n	80045fa <read_float+0x42>
 8004614:	3401      	adds	r4, #1
 8004616:	b264      	sxtb	r4, r4
 8004618:	e7ef      	b.n	80045fa <read_float+0x42>
    } else if (c == (('.'-'0') & 0xff)  &&  !(isdecimal)) {
 800461a:	2bfe      	cmp	r3, #254	; 0xfe
 800461c:	d102      	bne.n	8004624 <read_float+0x6c>
 800461e:	b909      	cbnz	r1, 8004624 <read_float+0x6c>
      isdecimal = true;
 8004620:	2101      	movs	r1, #1
 8004622:	e7ea      	b.n	80045fa <read_float+0x42>
  }

  // Return if no digits have been read.
  if (!ndigit) { return(false); };
 8004624:	b32a      	cbz	r2, 8004672 <read_float+0xba>

  // Convert integer into floating point.
  float fval;
  fval = (float)intval;
 8004626:	f7fc fb4d 	bl	8000cc4 <__aeabi_ui2f>

  // Apply decimal. Should perform no more than two floating point multiplications for the
  // expected range of E0 to E-4.
  if (fval != 0) {
 800462a:	2100      	movs	r1, #0
  fval = (float)intval;
 800462c:	9001      	str	r0, [sp, #4]
  if (fval != 0) {
 800462e:	f7fc fd35 	bl	800109c <__aeabi_fcmpeq>
 8004632:	9b01      	ldr	r3, [sp, #4]
 8004634:	b988      	cbnz	r0, 800465a <read_float+0xa2>
    while (exp <= -2) {
      fval *= 0.01;
 8004636:	f20f 0980 	addw	r9, pc, #128	; 0x80
 800463a:	e9d9 8900 	ldrd	r8, r9, [r9]
    while (exp <= -2) {
 800463e:	1c62      	adds	r2, r4, #1
 8004640:	db1b      	blt.n	800467a <read_float+0xc2>
      exp += 2;
    }
    if (exp < 0) {
 8004642:	d127      	bne.n	8004694 <read_float+0xdc>
      fval *= 0.1;
 8004644:	4618      	mov	r0, r3
 8004646:	f7fb fee7 	bl	8000418 <__aeabi_f2d>
 800464a:	a31d      	add	r3, pc, #116	; (adr r3, 80046c0 <read_float+0x108>)
 800464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004650:	f7fb ff3a 	bl	80004c8 <__aeabi_dmul>
 8004654:	f7fc fa30 	bl	8000ab8 <__aeabi_d2f>
 8004658:	4603      	mov	r3, r0
      } while (--exp > 0);
    }
  }

  // Assign floating point value with correct sign.
  if (isnegative) {
 800465a:	f1bb 0f00 	cmp.w	fp, #0
 800465e:	d002      	beq.n	8004666 <read_float+0xae>
    *float_ptr = -fval;
 8004660:	f103 4000 	add.w	r0, r3, #2147483648	; 0x80000000
 8004664:	4603      	mov	r3, r0
    *float_ptr = fval;
  }

  *char_counter = ptr - line - 1; // Set char_counter to next statement

  return(true);
 8004666:	2201      	movs	r2, #1
  *char_counter = ptr - line - 1; // Set char_counter to next statement
 8004668:	1bad      	subs	r5, r5, r6
 800466a:	3d01      	subs	r5, #1
 800466c:	f8ca 3000 	str.w	r3, [sl]
 8004670:	703d      	strb	r5, [r7, #0]
}
 8004672:	4610      	mov	r0, r2
 8004674:	b003      	add	sp, #12
 8004676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      fval *= 0.01;
 800467a:	4618      	mov	r0, r3
 800467c:	f7fb fecc 	bl	8000418 <__aeabi_f2d>
 8004680:	464b      	mov	r3, r9
 8004682:	4642      	mov	r2, r8
 8004684:	f7fb ff20 	bl	80004c8 <__aeabi_dmul>
 8004688:	f7fc fa16 	bl	8000ab8 <__aeabi_d2f>
 800468c:	3402      	adds	r4, #2
 800468e:	4603      	mov	r3, r0
      exp += 2;
 8004690:	b264      	sxtb	r4, r4
 8004692:	e7d4      	b.n	800463e <read_float+0x86>
    } else if (exp > 0) {
 8004694:	2c00      	cmp	r4, #0
 8004696:	d0e0      	beq.n	800465a <read_float+0xa2>
        fval *= 10.0;
 8004698:	f8df 802c 	ldr.w	r8, [pc, #44]	; 80046c8 <read_float+0x110>
 800469c:	4618      	mov	r0, r3
 800469e:	4641      	mov	r1, r8
 80046a0:	f7fc fb68 	bl	8000d74 <__aeabi_fmul>
 80046a4:	3c01      	subs	r4, #1
 80046a6:	b2e2      	uxtb	r2, r4
 80046a8:	4603      	mov	r3, r0
      } while (--exp > 0);
 80046aa:	b264      	sxtb	r4, r4
 80046ac:	2a00      	cmp	r2, #0
 80046ae:	d1f5      	bne.n	800469c <read_float+0xe4>
 80046b0:	e7d3      	b.n	800465a <read_float+0xa2>
 80046b2:	bf00      	nop
 80046b4:	f3af 8000 	nop.w
 80046b8:	47ae147b 	.word	0x47ae147b
 80046bc:	3f847ae1 	.word	0x3f847ae1
 80046c0:	9999999a 	.word	0x9999999a
 80046c4:	3fb99999 	.word	0x3fb99999
 80046c8:	41200000 	.word	0x41200000

080046cc <_delay_ms>:
  SysTick->CTRL = 0x00;                                            // Close the counter
  SysTick->VAL = 0X00;                                            // Empty the counter
*/
	//HAL_Delay(x);

	uint32_t mililoop = SystemCoreClock/1000;
 80046cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046d0:	4b05      	ldr	r3, [pc, #20]	; (80046e8 <_delay_ms+0x1c>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	fbb3 f3f2 	udiv	r3, r3, r2
	for (uint32_t i=0; i< mililoop; i++)
 80046d8:	2200      	movs	r2, #0
 80046da:	429a      	cmp	r2, r3
 80046dc:	d100      	bne.n	80046e0 <_delay_ms+0x14>
		__asm__ __volatile__("nop\n\t":::"memory");


}
 80046de:	4770      	bx	lr
		__asm__ __volatile__("nop\n\t":::"memory");
 80046e0:	bf00      	nop
	for (uint32_t i=0; i< mililoop; i++)
 80046e2:	3201      	adds	r2, #1
 80046e4:	e7f9      	b.n	80046da <_delay_ms+0xe>
 80046e6:	bf00      	nop
 80046e8:	20000008 	.word	0x20000008

080046ec <delay_sec>:
#endif

// Non-blocking delay function used for general operation and suspend features.
void delay_sec(float seconds, uint8_t mode)
{
 80046ec:	b570      	push	{r4, r5, r6, lr}
 80046ee:	460d      	mov	r5, r1
 	uint16_t i = ceil(1000/DWELL_TIME_STEP*seconds);
 80046f0:	490e      	ldr	r1, [pc, #56]	; (800472c <delay_sec+0x40>)
 80046f2:	f7fc fb3f 	bl	8000d74 <__aeabi_fmul>
 80046f6:	f7fb fe8f 	bl	8000418 <__aeabi_f2d>
 80046fa:	f003 ff09 	bl	8008510 <ceil>
 80046fe:	f7fc f9bb 	bl	8000a78 <__aeabi_d2uiz>
	while (i-- > 0) {
		if (sys.abort) { return; }
 8004702:	4e0b      	ldr	r6, [pc, #44]	; (8004730 <delay_sec+0x44>)
 	uint16_t i = ceil(1000/DWELL_TIME_STEP*seconds);
 8004704:	b284      	uxth	r4, r0
	while (i-- > 0) {
 8004706:	b17c      	cbz	r4, 8004728 <delay_sec+0x3c>
		if (sys.abort) { return; }
 8004708:	7873      	ldrb	r3, [r6, #1]
 800470a:	b96b      	cbnz	r3, 8004728 <delay_sec+0x3c>
		if (mode == DELAY_MODE_DWELL) {
 800470c:	b93d      	cbnz	r5, 800471e <delay_sec+0x32>
			protocol_execute_realtime();
 800470e:	f000 fef7 	bl	8005500 <protocol_execute_realtime>
		  // Execute rt_system() only to avoid nesting suspend loops.
		  protocol_exec_rt_system();
		  if (sys.suspend & SUSPEND_RESTART_RETRACT) { return; } // Bail, if safety door reopens.
		}
//		_delay_ms(DWELL_TIME_STEP); // Delay DWELL_TIME_STEP increment
		HAL_Delay(DWELL_TIME_STEP);
 8004712:	2032      	movs	r0, #50	; 0x32
 8004714:	3c01      	subs	r4, #1
 8004716:	f7fc fd97 	bl	8001248 <HAL_Delay>
 800471a:	b2a4      	uxth	r4, r4
 800471c:	e7f3      	b.n	8004706 <delay_sec+0x1a>
		  protocol_exec_rt_system();
 800471e:	f000 fd3d 	bl	800519c <protocol_exec_rt_system>
		  if (sys.suspend & SUSPEND_RESTART_RETRACT) { return; } // Bail, if safety door reopens.
 8004722:	78b3      	ldrb	r3, [r6, #2]
 8004724:	079b      	lsls	r3, r3, #30
 8004726:	d5f4      	bpl.n	8004712 <delay_sec+0x26>
	}
}
 8004728:	bd70      	pop	{r4, r5, r6, pc}
 800472a:	bf00      	nop
 800472c:	41a00000 	.word	0x41a00000
 8004730:	20000104 	.word	0x20000104

08004734 <delay_ms>:


// Delays variable defined milliseconds. Compiler compatibility fix for _delay_ms(),
// which only accepts constants in future compiler releases.
void delay_ms(uint16_t ms)
{
 8004734:	4601      	mov	r1, r0
 8004736:	b508      	push	{r3, lr}
  while ( ms-- ) { _delay_ms(1); }
 8004738:	b901      	cbnz	r1, 800473c <delay_ms+0x8>
}
 800473a:	bd08      	pop	{r3, pc}
  while ( ms-- ) { _delay_ms(1); }
 800473c:	2001      	movs	r0, #1
 800473e:	3901      	subs	r1, #1
 8004740:	f7ff ffc4 	bl	80046cc <_delay_ms>
 8004744:	b289      	uxth	r1, r1
 8004746:	e7f7      	b.n	8004738 <delay_ms+0x4>

08004748 <hypot_f>:
  }
}


// Simple hypotenuse computation function.
float hypot_f(float x, float y) { return(sqrtf(x*x + y*y)); }
 8004748:	b538      	push	{r3, r4, r5, lr}
 800474a:	460d      	mov	r5, r1
 800474c:	4601      	mov	r1, r0
 800474e:	f7fc fb11 	bl	8000d74 <__aeabi_fmul>
 8004752:	4629      	mov	r1, r5
 8004754:	4604      	mov	r4, r0
 8004756:	4628      	mov	r0, r5
 8004758:	f7fc fb0c 	bl	8000d74 <__aeabi_fmul>
 800475c:	4601      	mov	r1, r0
 800475e:	4620      	mov	r0, r4
 8004760:	f7fc fa00 	bl	8000b64 <__addsf3>
 8004764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004768:	f004 b968 	b.w	8008a3c <sqrtf>

0800476c <convert_delta_vector_to_unit_vector>:


float convert_delta_vector_to_unit_vector(float *vector)
{
 800476c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint8_t idx;
  float magnitude = 0.0;
 8004770:	2500      	movs	r5, #0
{
 8004772:	4604      	mov	r4, r0
  for (idx=0; idx<N_AXIS; idx++) {
    if (vector[idx] != 0.0) {
 8004774:	46a9      	mov	r9, r5
 8004776:	1f06      	subs	r6, r0, #4
 8004778:	f100 0808 	add.w	r8, r0, #8
 800477c:	f856 7f04 	ldr.w	r7, [r6, #4]!
 8004780:	4649      	mov	r1, r9
 8004782:	4638      	mov	r0, r7
 8004784:	f7fc fc8a 	bl	800109c <__aeabi_fcmpeq>
 8004788:	b940      	cbnz	r0, 800479c <convert_delta_vector_to_unit_vector+0x30>
      magnitude += vector[idx]*vector[idx];
 800478a:	4639      	mov	r1, r7
 800478c:	4638      	mov	r0, r7
 800478e:	f7fc faf1 	bl	8000d74 <__aeabi_fmul>
 8004792:	4601      	mov	r1, r0
 8004794:	4628      	mov	r0, r5
 8004796:	f7fc f9e5 	bl	8000b64 <__addsf3>
 800479a:	4605      	mov	r5, r0
  for (idx=0; idx<N_AXIS; idx++) {
 800479c:	4546      	cmp	r6, r8
 800479e:	d1ed      	bne.n	800477c <convert_delta_vector_to_unit_vector+0x10>
    }
  }
  magnitude = sqrtf(magnitude);
 80047a0:	4628      	mov	r0, r5
 80047a2:	f004 f94b 	bl	8008a3c <sqrtf>
 80047a6:	4606      	mov	r6, r0
  float inv_magnitude = 1.0/magnitude;
 80047a8:	4601      	mov	r1, r0
 80047aa:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80047ae:	f7fc fb95 	bl	8000edc <__aeabi_fdiv>
 80047b2:	4605      	mov	r5, r0
  for (idx=0; idx<N_AXIS; idx++) { vector[idx] *= inv_magnitude; }
 80047b4:	4601      	mov	r1, r0
 80047b6:	6820      	ldr	r0, [r4, #0]
 80047b8:	f7fc fadc 	bl	8000d74 <__aeabi_fmul>
 80047bc:	4629      	mov	r1, r5
 80047be:	6020      	str	r0, [r4, #0]
 80047c0:	6860      	ldr	r0, [r4, #4]
 80047c2:	f7fc fad7 	bl	8000d74 <__aeabi_fmul>
 80047c6:	4629      	mov	r1, r5
 80047c8:	6060      	str	r0, [r4, #4]
 80047ca:	68a0      	ldr	r0, [r4, #8]
 80047cc:	f7fc fad2 	bl	8000d74 <__aeabi_fmul>
 80047d0:	60a0      	str	r0, [r4, #8]
  return(magnitude);
}
 80047d2:	4630      	mov	r0, r6
 80047d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080047d8 <limit_value_by_axis_maximum>:


float limit_value_by_axis_maximum(float *max_value, float *unit_vec)
{
 80047d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047dc:	4607      	mov	r7, r0
 80047de:	4688      	mov	r8, r1
 80047e0:	2400      	movs	r4, #0
  uint8_t idx;
  float limit_value = SOME_LARGE_VALUE;
  for (idx=0; idx<N_AXIS; idx++) {
    if (unit_vec[idx] != 0) {  // Avoid divide by zero.
 80047e2:	f04f 0900 	mov.w	r9, #0
  float limit_value = SOME_LARGE_VALUE;
 80047e6:	4e0d      	ldr	r6, [pc, #52]	; (800481c <limit_value_by_axis_maximum+0x44>)
    if (unit_vec[idx] != 0) {  // Avoid divide by zero.
 80047e8:	f858 5024 	ldr.w	r5, [r8, r4, lsl #2]
 80047ec:	4649      	mov	r1, r9
 80047ee:	4628      	mov	r0, r5
 80047f0:	f7fc fc54 	bl	800109c <__aeabi_fcmpeq>
 80047f4:	b960      	cbnz	r0, 8004810 <limit_value_by_axis_maximum+0x38>
      limit_value = min(limit_value,fabs(max_value[idx]/unit_vec[idx]));
 80047f6:	4629      	mov	r1, r5
 80047f8:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 80047fc:	f7fc fb6e 	bl	8000edc <__aeabi_fdiv>
 8004800:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8004804:	4631      	mov	r1, r6
 8004806:	4628      	mov	r0, r5
 8004808:	f7fc fc70 	bl	80010ec <__aeabi_fcmpgt>
 800480c:	b900      	cbnz	r0, 8004810 <limit_value_by_axis_maximum+0x38>
 800480e:	462e      	mov	r6, r5
  for (idx=0; idx<N_AXIS; idx++) {
 8004810:	3401      	adds	r4, #1
 8004812:	2c03      	cmp	r4, #3
 8004814:	d1e8      	bne.n	80047e8 <limit_value_by_axis_maximum+0x10>
    }
  }
  return(limit_value);
}
 8004816:	4630      	mov	r0, r6
 8004818:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800481c:	7f7fffff 	.word	0x7f7fffff

08004820 <planner_recalculate>:
  to compute an optimal plan, so select carefully. The Arduino 328p memory is already maxed out, but future
  ARM versions should have enough memory and speed for look-ahead blocks numbering up to a hundred or more.

*/
static void planner_recalculate()
{
 8004820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  // Initialize block index to the last block in the planner buffer.
  uint8_t block_index = plan_prev_block_index(block_buffer_head);
 8004824:	4b61      	ldr	r3, [pc, #388]	; (80049ac <planner_recalculate+0x18c>)

  // Bail. Can't do anything with one only one plan-able block.
  if (block_index == block_buffer_planned) { return; }
 8004826:	4f62      	ldr	r7, [pc, #392]	; (80049b0 <planner_recalculate+0x190>)
  uint8_t block_index = plan_prev_block_index(block_buffer_head);
 8004828:	781e      	ldrb	r6, [r3, #0]
  if (block_index == block_buffer_planned) { return; }
 800482a:	f897 9000 	ldrb.w	r9, [r7]
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 800482e:	2e00      	cmp	r6, #0
 8004830:	bf08      	it	eq
 8004832:	26c8      	moveq	r6, #200	; 0xc8
  block_index--;
 8004834:	3e01      	subs	r6, #1
 8004836:	b2f6      	uxtb	r6, r6
  if (block_index == block_buffer_planned) { return; }
 8004838:	45b1      	cmp	r9, r6
{
 800483a:	b085      	sub	sp, #20
  if (block_index == block_buffer_planned) { return; }
 800483c:	d03e      	beq.n	80048bc <planner_recalculate+0x9c>
  float entry_speed_sqr;
  plan_block_t *next;
  plan_block_t *current = &block_buffer[block_index];

  // Calculate maximum entry speed for last block in buffer, where the exit speed is always zero.
  current->entry_speed_sqr = min( current->max_entry_speed_sqr, 2*current->pbacceleration*current->millimeters);
 800483e:	2434      	movs	r4, #52	; 0x34
 8004840:	4d5c      	ldr	r5, [pc, #368]	; (80049b4 <planner_recalculate+0x194>)
 8004842:	fb04 5a06 	mla	sl, r4, r6, r5
 8004846:	f8da 101c 	ldr.w	r1, [sl, #28]
 800484a:	f8da b018 	ldr.w	fp, [sl, #24]
 800484e:	4608      	mov	r0, r1
 8004850:	f7fc f988 	bl	8000b64 <__addsf3>
 8004854:	f8da 1020 	ldr.w	r1, [sl, #32]
 8004858:	f7fc fa8c 	bl	8000d74 <__aeabi_fmul>
 800485c:	4682      	mov	sl, r0
 800485e:	4601      	mov	r1, r0
 8004860:	4658      	mov	r0, fp
 8004862:	f7fc fc25 	bl	80010b0 <__aeabi_fcmplt>
 8004866:	b900      	cbnz	r0, 800486a <planner_recalculate+0x4a>
 8004868:	46d3      	mov	fp, sl
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 800486a:	2e00      	cmp	r6, #0
 800486c:	bf14      	ite	ne
 800486e:	4633      	movne	r3, r6
 8004870:	23c8      	moveq	r3, #200	; 0xc8
  current->entry_speed_sqr = min( current->max_entry_speed_sqr, 2*current->pbacceleration*current->millimeters);
 8004872:	fb04 5406 	mla	r4, r4, r6, r5
  block_index--;
 8004876:	3b01      	subs	r3, #1
 8004878:	fa5f f883 	uxtb.w	r8, r3

  block_index = plan_prev_block_index(block_index);
  if (block_index == block_buffer_planned) { // Only two plannable blocks in buffer. Reverse pass complete.
 800487c:	45c1      	cmp	r9, r8
  current->entry_speed_sqr = min( current->max_entry_speed_sqr, 2*current->pbacceleration*current->millimeters);
 800487e:	f8c4 b014 	str.w	fp, [r4, #20]
  if (block_index == block_buffer_planned) { // Only two plannable blocks in buffer. Reverse pass complete.
 8004882:	d11e      	bne.n	80048c2 <planner_recalculate+0xa2>
    // Check if the first block is the tail. If so, notify stepper to update its current parameters.
    if (block_index == block_buffer_tail) { st_update_plan_block_parameters(); }
 8004884:	4b4c      	ldr	r3, [pc, #304]	; (80049b8 <planner_recalculate+0x198>)
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	454b      	cmp	r3, r9
 800488a:	d101      	bne.n	8004890 <planner_recalculate+0x70>
 800488c:	f002 fa30 	bl	8006cf0 <st_update_plan_block_parameters>
    }
  }

  // Forward Pass: Forward plan the acceleration curve from the planned pointer onward.
  // Also scans for optimal plan breakpoints and appropriately updates the planned pointer.
  next = &block_buffer[block_buffer_planned]; // Begin at buffer planned pointer
 8004890:	783e      	ldrb	r6, [r7, #0]
 8004892:	f04f 0a34 	mov.w	sl, #52	; 0x34
  block_index++;
 8004896:	1c74      	adds	r4, r6, #1
 8004898:	b2e4      	uxtb	r4, r4
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; }
 800489a:	2cc8      	cmp	r4, #200	; 0xc8
 800489c:	bf08      	it	eq
 800489e:	2400      	moveq	r4, #0
  block_index = plan_next_block_index(block_buffer_planned);
  while (block_index != block_buffer_head) {
 80048a0:	f04f 0800 	mov.w	r8, #0
 80048a4:	4b41      	ldr	r3, [pc, #260]	; (80049ac <planner_recalculate+0x18c>)
  next = &block_buffer[block_buffer_planned]; // Begin at buffer planned pointer
 80048a6:	fb0a 5906 	mla	r9, sl, r6, r5
  while (block_index != block_buffer_head) {
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	9301      	str	r3, [sp, #4]
 80048ae:	9b01      	ldr	r3, [sp, #4]
 80048b0:	42a3      	cmp	r3, r4
 80048b2:	d141      	bne.n	8004938 <planner_recalculate+0x118>
 80048b4:	f1b8 0f00 	cmp.w	r8, #0
 80048b8:	d000      	beq.n	80048bc <planner_recalculate+0x9c>
 80048ba:	703e      	strb	r6, [r7, #0]
    // buffer and a maximum entry speed or two maximum entry speeds, every block in between
    // cannot logically be further improved. Hence, we don't have to recompute them anymore.
    if (next->entry_speed_sqr == next->max_entry_speed_sqr) { block_buffer_planned = block_index; }
    block_index = plan_next_block_index( block_index );
  }
}
 80048bc:	b005      	add	sp, #20
 80048be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  plan_block_t *current = &block_buffer[block_index];
 80048c2:	f04f 0934 	mov.w	r9, #52	; 0x34
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 80048c6:	f1b8 0f00 	cmp.w	r8, #0
      current = &block_buffer[block_index];
 80048ca:	46c2      	mov	sl, r8
 80048cc:	46a3      	mov	fp, r4
 80048ce:	fb09 5408 	mla	r4, r9, r8, r5
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 80048d2:	bf08      	it	eq
 80048d4:	f04f 08c8 	moveq.w	r8, #200	; 0xc8
  block_index--;
 80048d8:	f108 33ff 	add.w	r3, r8, #4294967295
 80048dc:	fa5f f883 	uxtb.w	r8, r3
      if (block_index == block_buffer_tail) { st_update_plan_block_parameters(); }
 80048e0:	4b35      	ldr	r3, [pc, #212]	; (80049b8 <planner_recalculate+0x198>)
 80048e2:	781a      	ldrb	r2, [r3, #0]
 80048e4:	4542      	cmp	r2, r8
 80048e6:	d101      	bne.n	80048ec <planner_recalculate+0xcc>
 80048e8:	f002 fa02 	bl	8006cf0 <st_update_plan_block_parameters>
      if (current->entry_speed_sqr != current->max_entry_speed_sqr) {
 80048ec:	fb09 5a0a 	mla	sl, r9, sl, r5
 80048f0:	f8da 6018 	ldr.w	r6, [sl, #24]
 80048f4:	f8da 0014 	ldr.w	r0, [sl, #20]
 80048f8:	4631      	mov	r1, r6
 80048fa:	f7fc fbcf 	bl	800109c <__aeabi_fcmpeq>
 80048fe:	b9a0      	cbnz	r0, 800492a <planner_recalculate+0x10a>
        entry_speed_sqr = next->entry_speed_sqr + 2*current->pbacceleration*current->millimeters;
 8004900:	f8da 101c 	ldr.w	r1, [sl, #28]
 8004904:	4608      	mov	r0, r1
 8004906:	f7fc f92d 	bl	8000b64 <__addsf3>
 800490a:	f8da 1020 	ldr.w	r1, [sl, #32]
 800490e:	f7fc fa31 	bl	8000d74 <__aeabi_fmul>
 8004912:	f8db 1014 	ldr.w	r1, [fp, #20]
 8004916:	f7fc f925 	bl	8000b64 <__addsf3>
 800491a:	4683      	mov	fp, r0
        if (entry_speed_sqr < current->max_entry_speed_sqr) {
 800491c:	4601      	mov	r1, r0
 800491e:	4630      	mov	r0, r6
 8004920:	f7fc fbe4 	bl	80010ec <__aeabi_fcmpgt>
 8004924:	b128      	cbz	r0, 8004932 <planner_recalculate+0x112>
          current->entry_speed_sqr = entry_speed_sqr;
 8004926:	f8ca b014 	str.w	fp, [sl, #20]
    while (block_index != block_buffer_planned) {
 800492a:	783a      	ldrb	r2, [r7, #0]
 800492c:	4542      	cmp	r2, r8
 800492e:	d1ca      	bne.n	80048c6 <planner_recalculate+0xa6>
 8004930:	e7ae      	b.n	8004890 <planner_recalculate+0x70>
          current->entry_speed_sqr = current->max_entry_speed_sqr;
 8004932:	f8ca 6014 	str.w	r6, [sl, #20]
 8004936:	e7f8      	b.n	800492a <planner_recalculate+0x10a>
    next = &block_buffer[block_index];
 8004938:	fb0a 5b04 	mla	fp, sl, r4, r5
    if (current->entry_speed_sqr < next->entry_speed_sqr) {
 800493c:	f8d9 2014 	ldr.w	r2, [r9, #20]
 8004940:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004944:	4610      	mov	r0, r2
 8004946:	4619      	mov	r1, r3
 8004948:	9303      	str	r3, [sp, #12]
 800494a:	9202      	str	r2, [sp, #8]
 800494c:	f7fc fbb0 	bl	80010b0 <__aeabi_fcmplt>
 8004950:	b1c0      	cbz	r0, 8004984 <planner_recalculate+0x164>
      entry_speed_sqr = current->entry_speed_sqr + 2*current->pbacceleration*current->millimeters;
 8004952:	f8d9 101c 	ldr.w	r1, [r9, #28]
 8004956:	4608      	mov	r0, r1
 8004958:	f7fc f904 	bl	8000b64 <__addsf3>
 800495c:	f8d9 1020 	ldr.w	r1, [r9, #32]
 8004960:	f7fc fa08 	bl	8000d74 <__aeabi_fmul>
 8004964:	9a02      	ldr	r2, [sp, #8]
 8004966:	4611      	mov	r1, r2
 8004968:	f7fc f8fc 	bl	8000b64 <__addsf3>
      if (entry_speed_sqr < next->entry_speed_sqr) {
 800496c:	9b03      	ldr	r3, [sp, #12]
      entry_speed_sqr = current->entry_speed_sqr + 2*current->pbacceleration*current->millimeters;
 800496e:	4681      	mov	r9, r0
      if (entry_speed_sqr < next->entry_speed_sqr) {
 8004970:	4601      	mov	r1, r0
 8004972:	4618      	mov	r0, r3
 8004974:	f7fc fbba 	bl	80010ec <__aeabi_fcmpgt>
 8004978:	b120      	cbz	r0, 8004984 <planner_recalculate+0x164>
        next->entry_speed_sqr = entry_speed_sqr; // Always <= max_entry_speed_sqr. Backward pass sets this.
 800497a:	4626      	mov	r6, r4
 800497c:	f04f 0801 	mov.w	r8, #1
 8004980:	f8cb 9014 	str.w	r9, [fp, #20]
    if (next->entry_speed_sqr == next->max_entry_speed_sqr) { block_buffer_planned = block_index; }
 8004984:	fb0a 5304 	mla	r3, sl, r4, r5
 8004988:	6999      	ldr	r1, [r3, #24]
 800498a:	6958      	ldr	r0, [r3, #20]
 800498c:	f7fc fb86 	bl	800109c <__aeabi_fcmpeq>
 8004990:	2800      	cmp	r0, #0
 8004992:	bf18      	it	ne
 8004994:	4626      	movne	r6, r4
  block_index++;
 8004996:	f104 0401 	add.w	r4, r4, #1
 800499a:	b2e4      	uxtb	r4, r4
    if (next->entry_speed_sqr == next->max_entry_speed_sqr) { block_buffer_planned = block_index; }
 800499c:	bf18      	it	ne
 800499e:	f04f 0801 	movne.w	r8, #1
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; }
 80049a2:	2cc8      	cmp	r4, #200	; 0xc8
 80049a4:	bf08      	it	eq
 80049a6:	2400      	moveq	r4, #0
  while (block_index != block_buffer_head) {
 80049a8:	46d9      	mov	r9, fp
 80049aa:	e780      	b.n	80048ae <planner_recalculate+0x8e>
 80049ac:	20002e70 	.word	0x20002e70
 80049b0:	20002e71 	.word	0x20002e71
 80049b4:	200005d0 	.word	0x200005d0
 80049b8:	20002e72 	.word	0x20002e72

080049bc <plan_reset_buffer>:
}


void plan_reset_buffer()
{
  block_buffer_tail = 0;
 80049bc:	2300      	movs	r3, #0
  block_buffer_head = 0; // Empty = tail
  next_buffer_head = 1; // plan_next_block_index(block_buffer_head)
 80049be:	2101      	movs	r1, #1
  block_buffer_tail = 0;
 80049c0:	4a04      	ldr	r2, [pc, #16]	; (80049d4 <plan_reset_buffer+0x18>)
 80049c2:	7013      	strb	r3, [r2, #0]
  block_buffer_head = 0; // Empty = tail
 80049c4:	4a04      	ldr	r2, [pc, #16]	; (80049d8 <plan_reset_buffer+0x1c>)
 80049c6:	7013      	strb	r3, [r2, #0]
  next_buffer_head = 1; // plan_next_block_index(block_buffer_head)
 80049c8:	4a04      	ldr	r2, [pc, #16]	; (80049dc <plan_reset_buffer+0x20>)
 80049ca:	7011      	strb	r1, [r2, #0]
  block_buffer_planned = 0; // = block_buffer_tail;
 80049cc:	4a04      	ldr	r2, [pc, #16]	; (80049e0 <plan_reset_buffer+0x24>)
 80049ce:	7013      	strb	r3, [r2, #0]
}
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	20002e72 	.word	0x20002e72
 80049d8:	20002e70 	.word	0x20002e70
 80049dc:	20002e73 	.word	0x20002e73
 80049e0:	20002e71 	.word	0x20002e71

080049e4 <plan_reset>:
{
 80049e4:	b508      	push	{r3, lr}
  memset(&pl, 0, sizeof(planner_t)); // Clear planner struct
 80049e6:	221c      	movs	r2, #28
 80049e8:	2100      	movs	r1, #0
 80049ea:	4803      	ldr	r0, [pc, #12]	; (80049f8 <plan_reset+0x14>)
 80049ec:	f003 f90e 	bl	8007c0c <memset>
}
 80049f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  plan_reset_buffer();
 80049f4:	f7ff bfe2 	b.w	80049bc <plan_reset_buffer>
 80049f8:	20002e74 	.word	0x20002e74

080049fc <plan_discard_current_block>:


void plan_discard_current_block()
{
 80049fc:	b510      	push	{r4, lr}
  if (block_buffer_head != block_buffer_tail) { // Discard non-empty buffer.
 80049fe:	4909      	ldr	r1, [pc, #36]	; (8004a24 <plan_discard_current_block+0x28>)
 8004a00:	4b09      	ldr	r3, [pc, #36]	; (8004a28 <plan_discard_current_block+0x2c>)
 8004a02:	780a      	ldrb	r2, [r1, #0]
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d00a      	beq.n	8004a20 <plan_discard_current_block+0x24>
  block_index++;
 8004a0a:	1c53      	adds	r3, r2, #1
 8004a0c:	b2db      	uxtb	r3, r3
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; }
 8004a0e:	2bc8      	cmp	r3, #200	; 0xc8
 8004a10:	bf08      	it	eq
 8004a12:	2300      	moveq	r3, #0
    uint8_t block_index = plan_next_block_index( block_buffer_tail );
    // Push block_buffer_planned pointer, if encountered.
    if (block_buffer_tail == block_buffer_planned) { block_buffer_planned = block_index; }
 8004a14:	4805      	ldr	r0, [pc, #20]	; (8004a2c <plan_discard_current_block+0x30>)
    block_buffer_tail = block_index;
 8004a16:	700b      	strb	r3, [r1, #0]
    if (block_buffer_tail == block_buffer_planned) { block_buffer_planned = block_index; }
 8004a18:	7804      	ldrb	r4, [r0, #0]
 8004a1a:	4294      	cmp	r4, r2
 8004a1c:	bf08      	it	eq
 8004a1e:	7003      	strbeq	r3, [r0, #0]
  }
}
 8004a20:	bd10      	pop	{r4, pc}
 8004a22:	bf00      	nop
 8004a24:	20002e72 	.word	0x20002e72
 8004a28:	20002e70 	.word	0x20002e70
 8004a2c:	20002e71 	.word	0x20002e71

08004a30 <plan_get_system_motion_block>:

// Returns address of planner buffer block used by system motions. Called by segment generator.
plan_block_t *plan_get_system_motion_block()
{
  return(&block_buffer[block_buffer_head]);
}
 8004a30:	2034      	movs	r0, #52	; 0x34
  return(&block_buffer[block_buffer_head]);
 8004a32:	4b03      	ldr	r3, [pc, #12]	; (8004a40 <plan_get_system_motion_block+0x10>)
 8004a34:	781a      	ldrb	r2, [r3, #0]
}
 8004a36:	4b03      	ldr	r3, [pc, #12]	; (8004a44 <plan_get_system_motion_block+0x14>)
 8004a38:	fb00 3002 	mla	r0, r0, r2, r3
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	20002e70 	.word	0x20002e70
 8004a44:	200005d0 	.word	0x200005d0

08004a48 <plan_get_current_block>:


// Returns address of first planner block, if available. Called by various main program functions.
plan_block_t *plan_get_current_block()
{
  if (block_buffer_head == block_buffer_tail) { return(NULL); } // Buffer empty
 8004a48:	4b05      	ldr	r3, [pc, #20]	; (8004a60 <plan_get_current_block+0x18>)
 8004a4a:	4a06      	ldr	r2, [pc, #24]	; (8004a64 <plan_get_current_block+0x1c>)
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	7812      	ldrb	r2, [r2, #0]
 8004a50:	429a      	cmp	r2, r3
  return(&block_buffer[block_buffer_tail]);
 8004a52:	bf1d      	ittte	ne
 8004a54:	2234      	movne	r2, #52	; 0x34
 8004a56:	4804      	ldrne	r0, [pc, #16]	; (8004a68 <plan_get_current_block+0x20>)
 8004a58:	fb02 0003 	mlane	r0, r2, r3, r0
  if (block_buffer_head == block_buffer_tail) { return(NULL); } // Buffer empty
 8004a5c:	2000      	moveq	r0, #0
}
 8004a5e:	4770      	bx	lr
 8004a60:	20002e72 	.word	0x20002e72
 8004a64:	20002e70 	.word	0x20002e70
 8004a68:	200005d0 	.word	0x200005d0

08004a6c <plan_get_exec_block_exit_speed_sqr>:


float plan_get_exec_block_exit_speed_sqr()
{
  uint8_t block_index = plan_next_block_index(block_buffer_tail);
 8004a6c:	4b09      	ldr	r3, [pc, #36]	; (8004a94 <plan_get_exec_block_exit_speed_sqr+0x28>)
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8004a6e:	4a0a      	ldr	r2, [pc, #40]	; (8004a98 <plan_get_exec_block_exit_speed_sqr+0x2c>)
  block_index++;
 8004a70:	781b      	ldrb	r3, [r3, #0]
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8004a72:	7812      	ldrb	r2, [r2, #0]
  block_index++;
 8004a74:	3301      	adds	r3, #1
 8004a76:	b2db      	uxtb	r3, r3
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; }
 8004a78:	2bc8      	cmp	r3, #200	; 0xc8
 8004a7a:	bf08      	it	eq
 8004a7c:	2300      	moveq	r3, #0
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8004a7e:	429a      	cmp	r2, r3
  return( block_buffer[block_index].entry_speed_sqr );
 8004a80:	bf1f      	itttt	ne
 8004a82:	2134      	movne	r1, #52	; 0x34
 8004a84:	4a05      	ldrne	r2, [pc, #20]	; (8004a9c <plan_get_exec_block_exit_speed_sqr+0x30>)
 8004a86:	fb01 2303 	mlane	r3, r1, r3, r2
 8004a8a:	6958      	ldrne	r0, [r3, #20]
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8004a8c:	bf08      	it	eq
 8004a8e:	2000      	moveq	r0, #0
}
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	20002e72 	.word	0x20002e72
 8004a98:	20002e70 	.word	0x20002e70
 8004a9c:	200005d0 	.word	0x200005d0

08004aa0 <plan_check_full_buffer>:


// Returns the availability status of the block ring buffer. True, if full.
uint8_t plan_check_full_buffer()
{
  if (block_buffer_tail == next_buffer_head) { return(true); }
 8004aa0:	4b03      	ldr	r3, [pc, #12]	; (8004ab0 <plan_check_full_buffer+0x10>)
 8004aa2:	7818      	ldrb	r0, [r3, #0]
 8004aa4:	4b03      	ldr	r3, [pc, #12]	; (8004ab4 <plan_check_full_buffer+0x14>)
 8004aa6:	781b      	ldrb	r3, [r3, #0]
  return(false);
}
 8004aa8:	1ac3      	subs	r3, r0, r3
 8004aaa:	4258      	negs	r0, r3
 8004aac:	4158      	adcs	r0, r3
 8004aae:	4770      	bx	lr
 8004ab0:	20002e72 	.word	0x20002e72
 8004ab4:	20002e73 	.word	0x20002e73

08004ab8 <plan_compute_profile_nominal_speed>:


// Computes and returns block nominal speed based on running condition and override values.
// NOTE: All system motion commands, such as homing/parking, are not subject to overrides.
float plan_compute_profile_nominal_speed(plan_block_t *block)
{
 8004ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  float nominal_speed = block->programmed_rate;
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) { nominal_speed *= (0.01*sys.r_override); }
 8004aba:	7c43      	ldrb	r3, [r0, #17]
{
 8004abc:	4605      	mov	r5, r0
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) { nominal_speed *= (0.01*sys.r_override); }
 8004abe:	07da      	lsls	r2, r3, #31
  float nominal_speed = block->programmed_rate;
 8004ac0:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) { nominal_speed *= (0.01*sys.r_override); }
 8004ac2:	d520      	bpl.n	8004b06 <plan_compute_profile_nominal_speed+0x4e>
 8004ac4:	4b24      	ldr	r3, [pc, #144]	; (8004b58 <plan_compute_profile_nominal_speed+0xa0>)
 8004ac6:	7a58      	ldrb	r0, [r3, #9]
 8004ac8:	f7fb fc94 	bl	80003f4 <__aeabi_i2d>
 8004acc:	a320      	add	r3, pc, #128	; (adr r3, 8004b50 <plan_compute_profile_nominal_speed+0x98>)
 8004ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad2:	f7fb fcf9 	bl	80004c8 <__aeabi_dmul>
 8004ad6:	4606      	mov	r6, r0
 8004ad8:	4620      	mov	r0, r4
 8004ada:	460f      	mov	r7, r1
 8004adc:	f7fb fc9c 	bl	8000418 <__aeabi_f2d>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4630      	mov	r0, r6
 8004ae6:	4639      	mov	r1, r7
 8004ae8:	f7fb fcee 	bl	80004c8 <__aeabi_dmul>
 8004aec:	f7fb ffe4 	bl	8000ab8 <__aeabi_d2f>
 8004af0:	4604      	mov	r4, r0
  else {
    if (!(block->condition & PL_COND_FLAG_NO_FEED_OVERRIDE)) { nominal_speed *= (0.01*sys.f_override); }
    if (nominal_speed > block->rapid_rate) { nominal_speed = block->rapid_rate; }
  }
  if (nominal_speed > MINIMUM_FEED_RATE) { return(nominal_speed); }
 8004af2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004af6:	4620      	mov	r0, r4
 8004af8:	f7fc faf8 	bl	80010ec <__aeabi_fcmpgt>
 8004afc:	b908      	cbnz	r0, 8004b02 <plan_compute_profile_nominal_speed+0x4a>
  return(MINIMUM_FEED_RATE);
 8004afe:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
}
 8004b02:	4620      	mov	r0, r4
 8004b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (!(block->condition & PL_COND_FLAG_NO_FEED_OVERRIDE)) { nominal_speed *= (0.01*sys.f_override); }
 8004b06:	075b      	lsls	r3, r3, #29
 8004b08:	d416      	bmi.n	8004b38 <plan_compute_profile_nominal_speed+0x80>
 8004b0a:	4b13      	ldr	r3, [pc, #76]	; (8004b58 <plan_compute_profile_nominal_speed+0xa0>)
 8004b0c:	7a18      	ldrb	r0, [r3, #8]
 8004b0e:	f7fb fc71 	bl	80003f4 <__aeabi_i2d>
 8004b12:	a30f      	add	r3, pc, #60	; (adr r3, 8004b50 <plan_compute_profile_nominal_speed+0x98>)
 8004b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b18:	f7fb fcd6 	bl	80004c8 <__aeabi_dmul>
 8004b1c:	4606      	mov	r6, r0
 8004b1e:	4620      	mov	r0, r4
 8004b20:	460f      	mov	r7, r1
 8004b22:	f7fb fc79 	bl	8000418 <__aeabi_f2d>
 8004b26:	4602      	mov	r2, r0
 8004b28:	460b      	mov	r3, r1
 8004b2a:	4630      	mov	r0, r6
 8004b2c:	4639      	mov	r1, r7
 8004b2e:	f7fb fccb 	bl	80004c8 <__aeabi_dmul>
 8004b32:	f7fb ffc1 	bl	8000ab8 <__aeabi_d2f>
 8004b36:	4604      	mov	r4, r0
    if (nominal_speed > block->rapid_rate) { nominal_speed = block->rapid_rate; }
 8004b38:	6aad      	ldr	r5, [r5, #40]	; 0x28
 8004b3a:	4621      	mov	r1, r4
 8004b3c:	4628      	mov	r0, r5
 8004b3e:	f7fc fab7 	bl	80010b0 <__aeabi_fcmplt>
 8004b42:	2800      	cmp	r0, #0
 8004b44:	d0d5      	beq.n	8004af2 <plan_compute_profile_nominal_speed+0x3a>
 8004b46:	462c      	mov	r4, r5
 8004b48:	e7d3      	b.n	8004af2 <plan_compute_profile_nominal_speed+0x3a>
 8004b4a:	bf00      	nop
 8004b4c:	f3af 8000 	nop.w
 8004b50:	47ae147b 	.word	0x47ae147b
 8004b54:	3f847ae1 	.word	0x3f847ae1
 8004b58:	20000104 	.word	0x20000104

08004b5c <plan_update_velocity_profile_parameters>:
}


// Re-calculates buffered motions profile parameters upon a motion-based override change.
void plan_update_velocity_profile_parameters()
{
 8004b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint8_t block_index = block_buffer_tail;
  plan_block_t *block;
  float nominal_speed;
  float prev_nominal_speed = SOME_LARGE_VALUE; // Set high for first block nominal speed calculation.
  while (block_index != block_buffer_head) {
    block = &block_buffer[block_index];
 8004b60:	2634      	movs	r6, #52	; 0x34
  uint8_t block_index = block_buffer_tail;
 8004b62:	4b19      	ldr	r3, [pc, #100]	; (8004bc8 <plan_update_velocity_profile_parameters+0x6c>)
  float prev_nominal_speed = SOME_LARGE_VALUE; // Set high for first block nominal speed calculation.
 8004b64:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8004bcc <plan_update_velocity_profile_parameters+0x70>
  uint8_t block_index = block_buffer_tail;
 8004b68:	781c      	ldrb	r4, [r3, #0]
  while (block_index != block_buffer_head) {
 8004b6a:	4b19      	ldr	r3, [pc, #100]	; (8004bd0 <plan_update_velocity_profile_parameters+0x74>)
    block = &block_buffer[block_index];
 8004b6c:	4f19      	ldr	r7, [pc, #100]	; (8004bd4 <plan_update_velocity_profile_parameters+0x78>)
  while (block_index != block_buffer_head) {
 8004b6e:	f893 8000 	ldrb.w	r8, [r3]
 8004b72:	45a0      	cmp	r8, r4
 8004b74:	d104      	bne.n	8004b80 <plan_update_velocity_profile_parameters+0x24>
    nominal_speed = plan_compute_profile_nominal_speed(block);
    plan_compute_profile_parameters(block, nominal_speed, prev_nominal_speed);
    prev_nominal_speed = nominal_speed;
    block_index = plan_next_block_index(block_index);
  }
  pl.previous_nominal_speed = prev_nominal_speed; // Update prev nominal speed for next incoming block.
 8004b76:	4b18      	ldr	r3, [pc, #96]	; (8004bd8 <plan_update_velocity_profile_parameters+0x7c>)
 8004b78:	f8c3 9018 	str.w	r9, [r3, #24]
}
 8004b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    nominal_speed = plan_compute_profile_nominal_speed(block);
 8004b80:	fb06 7004 	mla	r0, r6, r4, r7
 8004b84:	f7ff ff98 	bl	8004ab8 <plan_compute_profile_nominal_speed>
 8004b88:	4605      	mov	r5, r0
  if (nominal_speed > prev_nominal_speed) { block->max_entry_speed_sqr = prev_nominal_speed*prev_nominal_speed; }
 8004b8a:	4601      	mov	r1, r0
 8004b8c:	4648      	mov	r0, r9
 8004b8e:	f7fc fa8f 	bl	80010b0 <__aeabi_fcmplt>
 8004b92:	b1b0      	cbz	r0, 8004bc2 <plan_update_velocity_profile_parameters+0x66>
 8004b94:	4649      	mov	r1, r9
 8004b96:	4648      	mov	r0, r9
  else { block->max_entry_speed_sqr = nominal_speed*nominal_speed; }
 8004b98:	f7fc f8ec 	bl	8000d74 <__aeabi_fmul>
 8004b9c:	fb06 7904 	mla	r9, r6, r4, r7
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) { block->max_entry_speed_sqr = block->max_junction_speed_sqr; }
 8004ba0:	f8d9 a024 	ldr.w	sl, [r9, #36]	; 0x24
 8004ba4:	f8c9 0018 	str.w	r0, [r9, #24]
 8004ba8:	4651      	mov	r1, sl
 8004baa:	f7fc fa9f 	bl	80010ec <__aeabi_fcmpgt>
 8004bae:	b108      	cbz	r0, 8004bb4 <plan_update_velocity_profile_parameters+0x58>
 8004bb0:	f8c9 a018 	str.w	sl, [r9, #24]
  block_index++;
 8004bb4:	3401      	adds	r4, #1
 8004bb6:	b2e4      	uxtb	r4, r4
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; }
 8004bb8:	2cc8      	cmp	r4, #200	; 0xc8
 8004bba:	bf08      	it	eq
 8004bbc:	2400      	moveq	r4, #0
 8004bbe:	46a9      	mov	r9, r5
 8004bc0:	e7d7      	b.n	8004b72 <plan_update_velocity_profile_parameters+0x16>
  else { block->max_entry_speed_sqr = nominal_speed*nominal_speed; }
 8004bc2:	4629      	mov	r1, r5
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	e7e7      	b.n	8004b98 <plan_update_velocity_profile_parameters+0x3c>
 8004bc8:	20002e72 	.word	0x20002e72
 8004bcc:	7f7fffff 	.word	0x7f7fffff
 8004bd0:	20002e70 	.word	0x20002e70
 8004bd4:	200005d0 	.word	0x200005d0
 8004bd8:	20002e74 	.word	0x20002e74
 8004bdc:	00000000 	.word	0x00000000

08004be0 <plan_buffer_line>:
   motions are still planned correctly, while the stepper module only points to the block buffer head
   to execute the special system motion. */
uint8_t plan_buffer_line(float *target, plan_line_data_t *pl_data)
{
  // Prepare and initialize new block. Copy relevant pl_data for block execution.
  plan_block_t *block = &block_buffer[block_buffer_head];
 8004be0:	2234      	movs	r2, #52	; 0x34
{
 8004be2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be6:	4689      	mov	r9, r1
        delta_mm = (target_steps[idx] - position_steps[idx])/settings.steps_per_mm[idx];
      }
    #else
      target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
      block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
      block->step_event_count = max(block->step_event_count, block->steps[idx]);
 8004be8:	f04f 0834 	mov.w	r8, #52	; 0x34
{
 8004bec:	2700      	movs	r7, #0
  plan_block_t *block = &block_buffer[block_buffer_head];
 8004bee:	4bb2      	ldr	r3, [pc, #712]	; (8004eb8 <plan_buffer_line+0x2d8>)
 8004bf0:	4cb2      	ldr	r4, [pc, #712]	; (8004ebc <plan_buffer_line+0x2dc>)
 8004bf2:	781d      	ldrb	r5, [r3, #0]
{
 8004bf4:	b091      	sub	sp, #68	; 0x44
  plan_block_t *block = &block_buffer[block_buffer_head];
 8004bf6:	fb02 4305 	mla	r3, r2, r5, r4
  memset(block,0,sizeof(plan_block_t)); // Zero all block values.
 8004bfa:	2100      	movs	r1, #0
{
 8004bfc:	9002      	str	r0, [sp, #8]
  memset(block,0,sizeof(plan_block_t)); // Zero all block values.
 8004bfe:	4618      	mov	r0, r3
  plan_block_t *block = &block_buffer[block_buffer_head];
 8004c00:	9300      	str	r3, [sp, #0]
  memset(block,0,sizeof(plan_block_t)); // Zero all block values.
 8004c02:	f003 f803 	bl	8007c0c <memset>
  block->condition = pl_data->condition;
 8004c06:	f899 3008 	ldrb.w	r3, [r9, #8]
 8004c0a:	9a00      	ldr	r2, [sp, #0]
    block->spindle_speed = pl_data->spindle_speed;
 8004c0c:	9900      	ldr	r1, [sp, #0]
  block->condition = pl_data->condition;
 8004c0e:	7453      	strb	r3, [r2, #17]
    block->spindle_speed = pl_data->spindle_speed;
 8004c10:	f8d9 2004 	ldr.w	r2, [r9, #4]
  if (block->condition & PL_COND_FLAG_SYSTEM_MOTION) { 
 8004c14:	f013 0f02 	tst.w	r3, #2
    block->spindle_speed = pl_data->spindle_speed;
 8004c18:	630a      	str	r2, [r1, #48]	; 0x30
      memcpy(position_steps, sys_position, sizeof(sys_position)); 
 8004c1a:	bf14      	ite	ne
 8004c1c:	4aa8      	ldrne	r2, [pc, #672]	; (8004ec0 <plan_buffer_line+0x2e0>)
  } else { memcpy(position_steps, pl.position, sizeof(pl.position)); }
 8004c1e:	4aa9      	ldreq	r2, [pc, #676]	; (8004ec4 <plan_buffer_line+0x2e4>)
 8004c20:	ab07      	add	r3, sp, #28
      block->step_event_count = max(block->step_event_count, block->steps[idx]);
 8004c22:	fb08 4805 	mla	r8, r8, r5, r4
  } else { memcpy(position_steps, pl.position, sizeof(pl.position)); }
 8004c26:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c28:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004c2c:	9b00      	ldr	r3, [sp, #0]
 8004c2e:	f8df a298 	ldr.w	sl, [pc, #664]	; 8004ec8 <plan_buffer_line+0x2e8>
 8004c32:	9301      	str	r3, [sp, #4]
      target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
 8004c34:	9b02      	ldr	r3, [sp, #8]
 8004c36:	f8da 0000 	ldr.w	r0, [sl]
 8004c3a:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 8004c3e:	f7fc f899 	bl	8000d74 <__aeabi_fmul>
 8004c42:	f7fb fbe9 	bl	8000418 <__aeabi_f2d>
 8004c46:	f003 fd63 	bl	8008710 <lround>
      block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
 8004c4a:	aa07      	add	r2, sp, #28
 8004c4c:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
      target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
 8004c50:	ab04      	add	r3, sp, #16
 8004c52:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
      block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
 8004c56:	1a80      	subs	r0, r0, r2
 8004c58:	9b01      	ldr	r3, [sp, #4]
 8004c5a:	ea80 76e0 	eor.w	r6, r0, r0, asr #31
 8004c5e:	eba6 76e0 	sub.w	r6, r6, r0, asr #31
 8004c62:	f843 6b04 	str.w	r6, [r3], #4
      block->step_event_count = max(block->step_event_count, block->steps[idx]);
 8004c66:	f8d8 200c 	ldr.w	r2, [r8, #12]
      block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
 8004c6a:	9301      	str	r3, [sp, #4]
      block->step_event_count = max(block->step_event_count, block->steps[idx]);
 8004c6c:	4296      	cmp	r6, r2
 8004c6e:	bf38      	it	cc
 8004c70:	4616      	movcc	r6, r2
 8004c72:	f8c8 600c 	str.w	r6, [r8, #12]
      delta_mm = (target_steps[idx] - position_steps[idx])/settings.steps_per_mm[idx];
 8004c76:	f7fc f829 	bl	8000ccc <__aeabi_i2f>
 8004c7a:	f85a 1b04 	ldr.w	r1, [sl], #4
 8004c7e:	f7fc f92d 	bl	8000edc <__aeabi_fdiv>
	  #endif
    unit_vec[idx] = delta_mm; // Store unit vector numerator
 8004c82:	f10d 0b28 	add.w	fp, sp, #40	; 0x28

    // Set direction bits. Bit enabled always means direction is negative.
    if (delta_mm < 0.0 )
 8004c86:	2100      	movs	r1, #0
    unit_vec[idx] = delta_mm; // Store unit vector numerator
 8004c88:	f84b 0027 	str.w	r0, [fp, r7, lsl #2]
    if (delta_mm < 0.0 )
 8004c8c:	f7fc fa10 	bl	80010b0 <__aeabi_fcmplt>
 8004c90:	b138      	cbz	r0, 8004ca2 <plan_buffer_line+0xc2>
    {
      #ifdef STM32
        block->direction_bits |= direction_pin_mask[idx];
 8004c92:	4a8e      	ldr	r2, [pc, #568]	; (8004ecc <plan_buffer_line+0x2ec>)
 8004c94:	f832 1017 	ldrh.w	r1, [r2, r7, lsl #1]
 8004c98:	f898 2010 	ldrb.w	r2, [r8, #16]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	f888 2010 	strb.w	r2, [r8, #16]
  for (idx=0; idx<N_AXIS; idx++) {
 8004ca2:	3701      	adds	r7, #1
 8004ca4:	2f03      	cmp	r7, #3
 8004ca6:	d1c5      	bne.n	8004c34 <plan_buffer_line+0x54>
      #endif
    }
  }

  // Bail if this is a zero-length block. Highly unlikely to occur.
  if (block->step_event_count == 0) { return(PLAN_EMPTY_BLOCK); }
 8004ca8:	2e00      	cmp	r6, #0
 8004caa:	f000 80f6 	beq.w	8004e9a <plan_buffer_line+0x2ba>

  // Calculate the unit vector of the line move and the block maximum feed rate and acceleration scaled
  // down such that no individual axes maximum values are exceeded with respect to the line direction.
  // NOTE: This calculation assumes all axes are orthogonal (Cartesian) and works with ABC-axes,
  // if they are also orthogonal/independent. Operates on the absolute value of the unit vector.
  block->millimeters = convert_delta_vector_to_unit_vector(unit_vec);
 8004cae:	2634      	movs	r6, #52	; 0x34
 8004cb0:	4658      	mov	r0, fp
 8004cb2:	f7ff fd5b 	bl	800476c <convert_delta_vector_to_unit_vector>
 8004cb6:	fb06 4605 	mla	r6, r6, r5, r4
#ifdef ENABLE_ACCEL_SCALING
  block->pbacceleration = limit_value_by_axis_maximum(adjustments.accel_adjusted, unit_vec);
 8004cba:	4659      	mov	r1, fp
  block->millimeters = convert_delta_vector_to_unit_vector(unit_vec);
 8004cbc:	6230      	str	r0, [r6, #32]
  block->pbacceleration = limit_value_by_axis_maximum(adjustments.accel_adjusted, unit_vec);
 8004cbe:	4884      	ldr	r0, [pc, #528]	; (8004ed0 <plan_buffer_line+0x2f0>)
 8004cc0:	f7ff fd8a 	bl	80047d8 <limit_value_by_axis_maximum>
#else
  block->pbacceleration = limit_value_by_axis_maximum(settings.eeacceleration, unit_vec);
#endif
  block->rapid_rate = limit_value_by_axis_maximum(settings.max_rate, unit_vec);
 8004cc4:	4659      	mov	r1, fp
  block->pbacceleration = limit_value_by_axis_maximum(adjustments.accel_adjusted, unit_vec);
 8004cc6:	61f0      	str	r0, [r6, #28]
  block->rapid_rate = limit_value_by_axis_maximum(settings.max_rate, unit_vec);
 8004cc8:	4882      	ldr	r0, [pc, #520]	; (8004ed4 <plan_buffer_line+0x2f4>)
 8004cca:	f7ff fd85 	bl	80047d8 <limit_value_by_axis_maximum>

  // Store programmed rate.
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) { block->programmed_rate = block->rapid_rate; }
 8004cce:	7c77      	ldrb	r7, [r6, #17]
  block->rapid_rate = limit_value_by_axis_maximum(settings.max_rate, unit_vec);
 8004cd0:	62b0      	str	r0, [r6, #40]	; 0x28
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) { block->programmed_rate = block->rapid_rate; }
 8004cd2:	07fb      	lsls	r3, r7, #31
 8004cd4:	d550      	bpl.n	8004d78 <plan_buffer_line+0x198>
  else { 
    block->programmed_rate = pl_data->feed_rate;
    if (block->condition & PL_COND_FLAG_INVERSE_TIME) { block->programmed_rate *= block->millimeters; }
 8004cd6:	62f0      	str	r0, [r6, #44]	; 0x2c
  }

  // TODO: Need to check this method handling zero junction speeds when starting from rest.
  if ((block_buffer_head == block_buffer_tail) || (block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 8004cd8:	4b77      	ldr	r3, [pc, #476]	; (8004eb8 <plan_buffer_line+0x2d8>)
 8004cda:	f04f 0800 	mov.w	r8, #0
 8004cde:	781a      	ldrb	r2, [r3, #0]
 8004ce0:	4b7d      	ldr	r3, [pc, #500]	; (8004ed8 <plan_buffer_line+0x2f8>)
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d001      	beq.n	8004cec <plan_buffer_line+0x10c>
 8004ce8:	07ba      	lsls	r2, r7, #30
 8004cea:	d54e      	bpl.n	8004d8a <plan_buffer_line+0x1aa>

    // Initialize block entry speed as zero. Assume it will be starting from rest. Planner will correct this later.
    // If system motion, the system motion block always is assumed to start from rest and end at a complete stop.
    block->entry_speed_sqr = 0.0;
 8004cec:	2334      	movs	r3, #52	; 0x34
 8004cee:	fb03 4305 	mla	r3, r3, r5, r4
 8004cf2:	f8c3 8014 	str.w	r8, [r3, #20]
    }

    // NOTE: Computed without any expensive trig, sin() or acos(), by trig half angle identity of cos(theta).
    if (junction_cos_theta > 0.999999) {
      //  For a 0 degree acute junction, just set minimum junction speed.
      block->max_junction_speed_sqr = MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED;
 8004cf6:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
      }
    }
  }

  // Block system motion from updating this data to ensure next g-code motion is computed correctly.
  if (!(block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 8004cfa:	2334      	movs	r3, #52	; 0x34
 8004cfc:	fb03 4305 	mla	r3, r3, r5, r4
 8004d00:	7c5b      	ldrb	r3, [r3, #17]
 8004d02:	079b      	lsls	r3, r3, #30
 8004d04:	d436      	bmi.n	8004d74 <plan_buffer_line+0x194>
    float nominal_speed = plan_compute_profile_nominal_speed(block);
 8004d06:	9800      	ldr	r0, [sp, #0]
 8004d08:	f7ff fed6 	bl	8004ab8 <plan_compute_profile_nominal_speed>
    plan_compute_profile_parameters(block, nominal_speed, pl.previous_nominal_speed);
 8004d0c:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 8004ec4 <plan_buffer_line+0x2e4>
  if (nominal_speed > prev_nominal_speed) { block->max_entry_speed_sqr = prev_nominal_speed*prev_nominal_speed; }
 8004d10:	4601      	mov	r1, r0
    plan_compute_profile_parameters(block, nominal_speed, pl.previous_nominal_speed);
 8004d12:	f8d8 9018 	ldr.w	r9, [r8, #24]
    float nominal_speed = plan_compute_profile_nominal_speed(block);
 8004d16:	4606      	mov	r6, r0
  if (nominal_speed > prev_nominal_speed) { block->max_entry_speed_sqr = prev_nominal_speed*prev_nominal_speed; }
 8004d18:	4648      	mov	r0, r9
 8004d1a:	f7fc f9c9 	bl	80010b0 <__aeabi_fcmplt>
 8004d1e:	4647      	mov	r7, r8
 8004d20:	2800      	cmp	r0, #0
 8004d22:	f000 80b7 	beq.w	8004e94 <plan_buffer_line+0x2b4>
 8004d26:	4649      	mov	r1, r9
 8004d28:	4648      	mov	r0, r9
  else { block->max_entry_speed_sqr = nominal_speed*nominal_speed; }
 8004d2a:	f7fc f823 	bl	8000d74 <__aeabi_fmul>
 8004d2e:	2334      	movs	r3, #52	; 0x34
 8004d30:	fb03 4405 	mla	r4, r3, r5, r4
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) { block->max_entry_speed_sqr = block->max_junction_speed_sqr; }
 8004d34:	6a65      	ldr	r5, [r4, #36]	; 0x24
  else { block->max_entry_speed_sqr = nominal_speed*nominal_speed; }
 8004d36:	4601      	mov	r1, r0
 8004d38:	61a0      	str	r0, [r4, #24]
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) { block->max_entry_speed_sqr = block->max_junction_speed_sqr; }
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	f7fc f9b8 	bl	80010b0 <__aeabi_fcmplt>
 8004d40:	b100      	cbz	r0, 8004d44 <plan_buffer_line+0x164>
 8004d42:	61a5      	str	r5, [r4, #24]
    pl.previous_nominal_speed = nominal_speed;

    // Update previous path unit_vector and planner position.
    memcpy(pl.previous_unit_vec, unit_vec, sizeof(unit_vec)); // pl.previous_unit_vec[] = unit_vec[]
 8004d44:	4b65      	ldr	r3, [pc, #404]	; (8004edc <plan_buffer_line+0x2fc>)
 8004d46:	aa0a      	add	r2, sp, #40	; 0x28
 8004d48:	ca07      	ldmia	r2, {r0, r1, r2}
    pl.previous_nominal_speed = nominal_speed;
 8004d4a:	f8c8 6018 	str.w	r6, [r8, #24]
    memcpy(pl.previous_unit_vec, unit_vec, sizeof(unit_vec)); // pl.previous_unit_vec[] = unit_vec[]
 8004d4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    memcpy(pl.position, target_steps, sizeof(target_steps)); // pl.position[] = target_steps[]
 8004d52:	ab04      	add	r3, sp, #16
 8004d54:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004d58:	e887 0007 	stmia.w	r7, {r0, r1, r2}

    // New block is all set. Update buffer head and next buffer head indices.
    block_buffer_head = next_buffer_head;
 8004d5c:	4a60      	ldr	r2, [pc, #384]	; (8004ee0 <plan_buffer_line+0x300>)
 8004d5e:	4956      	ldr	r1, [pc, #344]	; (8004eb8 <plan_buffer_line+0x2d8>)
 8004d60:	7813      	ldrb	r3, [r2, #0]
 8004d62:	700b      	strb	r3, [r1, #0]
  block_index++;
 8004d64:	3301      	adds	r3, #1
 8004d66:	b2db      	uxtb	r3, r3
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; }
 8004d68:	2bc8      	cmp	r3, #200	; 0xc8
 8004d6a:	bf08      	it	eq
 8004d6c:	2300      	moveq	r3, #0
    next_buffer_head = plan_next_block_index(block_buffer_head);
 8004d6e:	7013      	strb	r3, [r2, #0]

    // Finish up by recalculating the plan with the new block.
    planner_recalculate();
 8004d70:	f7ff fd56 	bl	8004820 <planner_recalculate>
  }
  return(PLAN_OK);
 8004d74:	2001      	movs	r0, #1
 8004d76:	e091      	b.n	8004e9c <plan_buffer_line+0x2bc>
    block->programmed_rate = pl_data->feed_rate;
 8004d78:	f8d9 1000 	ldr.w	r1, [r9]
    if (block->condition & PL_COND_FLAG_INVERSE_TIME) { block->programmed_rate *= block->millimeters; }
 8004d7c:	0738      	lsls	r0, r7, #28
    block->programmed_rate = pl_data->feed_rate;
 8004d7e:	62f1      	str	r1, [r6, #44]	; 0x2c
    if (block->condition & PL_COND_FLAG_INVERSE_TIME) { block->programmed_rate *= block->millimeters; }
 8004d80:	d5aa      	bpl.n	8004cd8 <plan_buffer_line+0xf8>
 8004d82:	6a30      	ldr	r0, [r6, #32]
 8004d84:	f7fb fff6 	bl	8000d74 <__aeabi_fmul>
 8004d88:	e7a5      	b.n	8004cd6 <plan_buffer_line+0xf6>
  if ((block_buffer_head == block_buffer_tail) || (block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 8004d8a:	2103      	movs	r1, #3
 8004d8c:	af0d      	add	r7, sp, #52	; 0x34
    float junction_cos_theta = 0.0;
 8004d8e:	4646      	mov	r6, r8
 8004d90:	46b9      	mov	r9, r7
 8004d92:	4a52      	ldr	r2, [pc, #328]	; (8004edc <plan_buffer_line+0x2fc>)
 8004d94:	ab0a      	add	r3, sp, #40	; 0x28
  if ((block_buffer_head == block_buffer_tail) || (block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 8004d96:	9101      	str	r1, [sp, #4]
      junction_cos_theta -= pl.previous_unit_vec[idx]*unit_vec[idx];
 8004d98:	f852 bb04 	ldr.w	fp, [r2], #4
 8004d9c:	f853 ab04 	ldr.w	sl, [r3], #4
 8004da0:	4658      	mov	r0, fp
 8004da2:	4651      	mov	r1, sl
 8004da4:	9203      	str	r2, [sp, #12]
 8004da6:	9302      	str	r3, [sp, #8]
 8004da8:	f7fb ffe4 	bl	8000d74 <__aeabi_fmul>
 8004dac:	4601      	mov	r1, r0
 8004dae:	4630      	mov	r0, r6
 8004db0:	f7fb fed6 	bl	8000b60 <__aeabi_fsub>
      junction_unit_vec[idx] = unit_vec[idx]-pl.previous_unit_vec[idx];
 8004db4:	4659      	mov	r1, fp
      junction_cos_theta -= pl.previous_unit_vec[idx]*unit_vec[idx];
 8004db6:	4606      	mov	r6, r0
      junction_unit_vec[idx] = unit_vec[idx]-pl.previous_unit_vec[idx];
 8004db8:	4650      	mov	r0, sl
 8004dba:	f7fb fed1 	bl	8000b60 <__aeabi_fsub>
    for (idx=0; idx<N_AXIS; idx++) {
 8004dbe:	9b01      	ldr	r3, [sp, #4]
      junction_unit_vec[idx] = unit_vec[idx]-pl.previous_unit_vec[idx];
 8004dc0:	f847 0b04 	str.w	r0, [r7], #4
    for (idx=0; idx<N_AXIS; idx++) {
 8004dc4:	1e59      	subs	r1, r3, #1
 8004dc6:	f011 03ff 	ands.w	r3, r1, #255	; 0xff
 8004dca:	9301      	str	r3, [sp, #4]
 8004dcc:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004dd0:	d1e2      	bne.n	8004d98 <plan_buffer_line+0x1b8>
    if (junction_cos_theta > 0.999999) {
 8004dd2:	4630      	mov	r0, r6
 8004dd4:	f7fb fb20 	bl	8000418 <__aeabi_f2d>
 8004dd8:	a333      	add	r3, pc, #204	; (adr r3, 8004ea8 <plan_buffer_line+0x2c8>)
 8004dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dde:	4606      	mov	r6, r0
 8004de0:	460f      	mov	r7, r1
 8004de2:	f7fb fe01 	bl	80009e8 <__aeabi_dcmpgt>
 8004de6:	b118      	cbz	r0, 8004df0 <plan_buffer_line+0x210>
      block->max_junction_speed_sqr = MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED;
 8004de8:	2334      	movs	r3, #52	; 0x34
 8004dea:	fb03 4305 	mla	r3, r3, r5, r4
 8004dee:	e782      	b.n	8004cf6 <plan_buffer_line+0x116>
      if (junction_cos_theta < -0.999999) {
 8004df0:	4630      	mov	r0, r6
 8004df2:	a32f      	add	r3, pc, #188	; (adr r3, 8004eb0 <plan_buffer_line+0x2d0>)
 8004df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df8:	4639      	mov	r1, r7
 8004dfa:	f7fb fdd7 	bl	80009ac <__aeabi_dcmplt>
 8004dfe:	b128      	cbz	r0, 8004e0c <plan_buffer_line+0x22c>
        block->max_junction_speed_sqr = SOME_LARGE_VALUE;
 8004e00:	2334      	movs	r3, #52	; 0x34
 8004e02:	fb03 4305 	mla	r3, r3, r5, r4
 8004e06:	4a37      	ldr	r2, [pc, #220]	; (8004ee4 <plan_buffer_line+0x304>)
 8004e08:	625a      	str	r2, [r3, #36]	; 0x24
 8004e0a:	e776      	b.n	8004cfa <plan_buffer_line+0x11a>
        convert_delta_vector_to_unit_vector(junction_unit_vec);
 8004e0c:	4648      	mov	r0, r9
 8004e0e:	f7ff fcad 	bl	800476c <convert_delta_vector_to_unit_vector>
        	float junction_acceleration = limit_value_by_axis_maximum(adjustments.accel_adjusted, junction_unit_vec);
 8004e12:	4649      	mov	r1, r9
 8004e14:	482e      	ldr	r0, [pc, #184]	; (8004ed0 <plan_buffer_line+0x2f0>)
 8004e16:	f7ff fcdf 	bl	80047d8 <limit_value_by_axis_maximum>
        	float sin_theta_d2 = sqrtf(0.5*(1.0-junction_cos_theta)); // Trig half angle identity. Always positive.
 8004e1a:	4632      	mov	r2, r6
 8004e1c:	463b      	mov	r3, r7
        	float junction_acceleration = limit_value_by_axis_maximum(adjustments.accel_adjusted, junction_unit_vec);
 8004e1e:	4680      	mov	r8, r0
        	float sin_theta_d2 = sqrtf(0.5*(1.0-junction_cos_theta)); // Trig half angle identity. Always positive.
 8004e20:	4931      	ldr	r1, [pc, #196]	; (8004ee8 <plan_buffer_line+0x308>)
 8004e22:	2000      	movs	r0, #0
 8004e24:	f7fb f998 	bl	8000158 <__aeabi_dsub>
 8004e28:	2200      	movs	r2, #0
 8004e2a:	4b30      	ldr	r3, [pc, #192]	; (8004eec <plan_buffer_line+0x30c>)
 8004e2c:	f7fb fb4c 	bl	80004c8 <__aeabi_dmul>
 8004e30:	f7fb fe42 	bl	8000ab8 <__aeabi_d2f>
 8004e34:	f003 fe02 	bl	8008a3c <sqrtf>
 8004e38:	4681      	mov	r9, r0
        block->max_junction_speed_sqr = max( MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED,
 8004e3a:	4b23      	ldr	r3, [pc, #140]	; (8004ec8 <plan_buffer_line+0x2e8>)
 8004e3c:	4640      	mov	r0, r8
 8004e3e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004e40:	f7fb ff98 	bl	8000d74 <__aeabi_fmul>
 8004e44:	4649      	mov	r1, r9
 8004e46:	f7fb ff95 	bl	8000d74 <__aeabi_fmul>
 8004e4a:	f7fb fae5 	bl	8000418 <__aeabi_f2d>
 8004e4e:	4606      	mov	r6, r0
 8004e50:	4648      	mov	r0, r9
 8004e52:	460f      	mov	r7, r1
 8004e54:	f7fb fae0 	bl	8000418 <__aeabi_f2d>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	2000      	movs	r0, #0
 8004e5e:	4922      	ldr	r1, [pc, #136]	; (8004ee8 <plan_buffer_line+0x308>)
 8004e60:	f7fb f97a 	bl	8000158 <__aeabi_dsub>
 8004e64:	4602      	mov	r2, r0
 8004e66:	460b      	mov	r3, r1
 8004e68:	4630      	mov	r0, r6
 8004e6a:	4639      	mov	r1, r7
 8004e6c:	f7fb fc56 	bl	800071c <__aeabi_ddiv>
 8004e70:	2200      	movs	r2, #0
 8004e72:	2300      	movs	r3, #0
 8004e74:	4606      	mov	r6, r0
 8004e76:	460f      	mov	r7, r1
 8004e78:	f7fb fd98 	bl	80009ac <__aeabi_dcmplt>
 8004e7c:	b940      	cbnz	r0, 8004e90 <plan_buffer_line+0x2b0>
 8004e7e:	4630      	mov	r0, r6
 8004e80:	4639      	mov	r1, r7
 8004e82:	f7fb fe19 	bl	8000ab8 <__aeabi_d2f>
 8004e86:	2334      	movs	r3, #52	; 0x34
 8004e88:	fb03 4305 	mla	r3, r3, r5, r4
 8004e8c:	6258      	str	r0, [r3, #36]	; 0x24
 8004e8e:	e734      	b.n	8004cfa <plan_buffer_line+0x11a>
 8004e90:	2000      	movs	r0, #0
 8004e92:	e7f8      	b.n	8004e86 <plan_buffer_line+0x2a6>
  else { block->max_entry_speed_sqr = nominal_speed*nominal_speed; }
 8004e94:	4631      	mov	r1, r6
 8004e96:	4630      	mov	r0, r6
 8004e98:	e747      	b.n	8004d2a <plan_buffer_line+0x14a>
  if (block->step_event_count == 0) { return(PLAN_EMPTY_BLOCK); }
 8004e9a:	4630      	mov	r0, r6
}
 8004e9c:	b011      	add	sp, #68	; 0x44
 8004e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ea2:	bf00      	nop
 8004ea4:	f3af 8000 	nop.w
 8004ea8:	e7210be9 	.word	0xe7210be9
 8004eac:	3feffffd 	.word	0x3feffffd
 8004eb0:	e7210be9 	.word	0xe7210be9
 8004eb4:	bfeffffd 	.word	0xbfeffffd
 8004eb8:	20002e70 	.word	0x20002e70
 8004ebc:	200005d0 	.word	0x200005d0
 8004ec0:	20000118 	.word	0x20000118
 8004ec4:	20002e74 	.word	0x20002e74
 8004ec8:	20002ffc 	.word	0x20002ffc
 8004ecc:	08009cf0 	.word	0x08009cf0
 8004ed0:	20002ff0 	.word	0x20002ff0
 8004ed4:	20003008 	.word	0x20003008
 8004ed8:	20002e72 	.word	0x20002e72
 8004edc:	20002e80 	.word	0x20002e80
 8004ee0:	20002e73 	.word	0x20002e73
 8004ee4:	7f7fffff 	.word	0x7f7fffff
 8004ee8:	3ff00000 	.word	0x3ff00000
 8004eec:	3fe00000 	.word	0x3fe00000

08004ef0 <plan_sync_position>:
        pl.position[Y_AXIS] = system_convert_corexy_to_y_axis_steps(sys_position);
      } else {
        pl.position[idx] = sys_position[idx];
      }
    #else
      pl.position[idx] = sys_position[idx];
 8004ef0:	4a04      	ldr	r2, [pc, #16]	; (8004f04 <plan_sync_position+0x14>)
 8004ef2:	4b05      	ldr	r3, [pc, #20]	; (8004f08 <plan_sync_position+0x18>)
 8004ef4:	6811      	ldr	r1, [r2, #0]
 8004ef6:	6019      	str	r1, [r3, #0]
 8004ef8:	6851      	ldr	r1, [r2, #4]
 8004efa:	6892      	ldr	r2, [r2, #8]
 8004efc:	6059      	str	r1, [r3, #4]
 8004efe:	609a      	str	r2, [r3, #8]
    #endif
  }
}
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	20000118 	.word	0x20000118
 8004f08:	20002e74 	.word	0x20002e74

08004f0c <plan_get_block_buffer_available>:


// Returns the number of available blocks are in the planner buffer.
uint8_t plan_get_block_buffer_available()
{
  if (block_buffer_head >= block_buffer_tail) { return((BLOCK_BUFFER_SIZE-1)-(block_buffer_head-block_buffer_tail)); }
 8004f0c:	4a05      	ldr	r2, [pc, #20]	; (8004f24 <plan_get_block_buffer_available+0x18>)
 8004f0e:	4b06      	ldr	r3, [pc, #24]	; (8004f28 <plan_get_block_buffer_available+0x1c>)
 8004f10:	7810      	ldrb	r0, [r2, #0]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	4283      	cmp	r3, r0
 8004f16:	bf2c      	ite	cs
 8004f18:	3839      	subcs	r0, #57	; 0x39
  return((block_buffer_tail-block_buffer_head-1));
 8004f1a:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8004f1e:	1ac0      	subs	r0, r0, r3
 8004f20:	b2c0      	uxtb	r0, r0
}
 8004f22:	4770      	bx	lr
 8004f24:	20002e72 	.word	0x20002e72
 8004f28:	20002e70 	.word	0x20002e70

08004f2c <plan_cycle_reinitialize>:


// Re-initialize buffer plan with a partially completed block, assumed to exist at the buffer tail.
// Called after a steppers have come to a complete stop for a feed hold and the cycle is stopped.
void plan_cycle_reinitialize()
{
 8004f2c:	b508      	push	{r3, lr}
  // Re-plan from a complete stop. Reset planner entry speeds and buffer planned pointer.
  st_update_plan_block_parameters();
 8004f2e:	f001 fedf 	bl	8006cf0 <st_update_plan_block_parameters>
  block_buffer_planned = block_buffer_tail;
 8004f32:	4b04      	ldr	r3, [pc, #16]	; (8004f44 <plan_cycle_reinitialize+0x18>)
 8004f34:	781a      	ldrb	r2, [r3, #0]
 8004f36:	4b04      	ldr	r3, [pc, #16]	; (8004f48 <plan_cycle_reinitialize+0x1c>)
 8004f38:	701a      	strb	r2, [r3, #0]
  planner_recalculate();
}
 8004f3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  planner_recalculate();
 8004f3e:	f7ff bc6f 	b.w	8004820 <planner_recalculate>
 8004f42:	bf00      	nop
 8004f44:	20002e72 	.word	0x20002e72
 8004f48:	20002e71 	.word	0x20002e71

08004f4c <printString>:

#include "grbl.h"


void printString(const char *s)
{
 8004f4c:	b510      	push	{r4, lr}
 8004f4e:	1e44      	subs	r4, r0, #1
  while (*s)
 8004f50:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8004f54:	b900      	cbnz	r0, 8004f58 <printString+0xc>
    serial_write(*s++);
}
 8004f56:	bd10      	pop	{r4, pc}
    serial_write(*s++);
 8004f58:	f001 f8bb 	bl	80060d2 <serial_write>
 8004f5c:	e7f8      	b.n	8004f50 <printString+0x4>

08004f5e <print_uint8_base10>:
// Prints an uint8 variable in base 10.
void print_uint8_base10(uint8_t n)
{
  uint8_t digit_a = 0;
  uint8_t digit_b = 0;
  if (n >= 100) { // 100-255
 8004f5e:	2863      	cmp	r0, #99	; 0x63
{
 8004f60:	b538      	push	{r3, r4, r5, lr}
  if (n >= 100) { // 100-255
 8004f62:	d91d      	bls.n	8004fa0 <print_uint8_base10+0x42>
    digit_a = '0' + n % 10;
 8004f64:	220a      	movs	r2, #10
 8004f66:	fbb0 f3f2 	udiv	r3, r0, r2
 8004f6a:	fb02 0013 	mls	r0, r2, r3, r0
 8004f6e:	3030      	adds	r0, #48	; 0x30
 8004f70:	b2c4      	uxtb	r4, r0
    n /= 10;
 8004f72:	b2d8      	uxtb	r0, r3
  }
  if (n >= 10) { // 10-99
    digit_b = '0' + n % 10;
 8004f74:	220a      	movs	r2, #10
 8004f76:	fbb0 f3f2 	udiv	r3, r0, r2
 8004f7a:	fb02 0013 	mls	r0, r2, r3, r0
 8004f7e:	3030      	adds	r0, #48	; 0x30
 8004f80:	b2c5      	uxtb	r5, r0
    n /= 10;
 8004f82:	b2d8      	uxtb	r0, r3
  }
  serial_write('0' + n);
 8004f84:	3030      	adds	r0, #48	; 0x30
 8004f86:	b2c0      	uxtb	r0, r0
 8004f88:	f001 f8a3 	bl	80060d2 <serial_write>
  if (digit_b) { serial_write(digit_b); }
 8004f8c:	b115      	cbz	r5, 8004f94 <print_uint8_base10+0x36>
 8004f8e:	4628      	mov	r0, r5
 8004f90:	f001 f89f 	bl	80060d2 <serial_write>
  if (digit_a) { serial_write(digit_a); }
 8004f94:	b154      	cbz	r4, 8004fac <print_uint8_base10+0x4e>
 8004f96:	4620      	mov	r0, r4
}
 8004f98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  if (digit_a) { serial_write(digit_a); }
 8004f9c:	f001 b899 	b.w	80060d2 <serial_write>
  if (n >= 10) { // 10-99
 8004fa0:	2809      	cmp	r0, #9
  uint8_t digit_a = 0;
 8004fa2:	f04f 0400 	mov.w	r4, #0
  if (n >= 10) { // 10-99
 8004fa6:	d8e5      	bhi.n	8004f74 <print_uint8_base10+0x16>
  uint8_t digit_b = 0;
 8004fa8:	4625      	mov	r5, r4
 8004faa:	e7eb      	b.n	8004f84 <print_uint8_base10+0x26>
}
 8004fac:	bd38      	pop	{r3, r4, r5, pc}
	...

08004fb0 <printFloat>:
// more digits than a float. Number of decimal places, which are tracked by a counter,
// may be set by the user. The integer is then efficiently converted to a string.
// NOTE: AVR '%' and '/' integer operations are very efficient. Bitshifting speed-up
// techniques are actually just slightly slower. Found this out the hard way.
void printFloat(float n, uint8_t decimal_places)
{
 8004fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fb2:	460e      	mov	r6, r1
 8004fb4:	b085      	sub	sp, #20
  if (n < 0) {
 8004fb6:	2100      	movs	r1, #0
{
 8004fb8:	4604      	mov	r4, r0
  if (n < 0) {
 8004fba:	f7fc f879 	bl	80010b0 <__aeabi_fcmplt>
 8004fbe:	b120      	cbz	r0, 8004fca <printFloat+0x1a>
    serial_write('-');
 8004fc0:	202d      	movs	r0, #45	; 0x2d
 8004fc2:	f001 f886 	bl	80060d2 <serial_write>
    n = -n;
 8004fc6:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  }

  uint8_t decimals = decimal_places;
  while (decimals >= 2) { // Quickly convert values expected to be E0 to E-4.
 8004fca:	4635      	mov	r5, r6
    n *= 100;
 8004fcc:	4f2b      	ldr	r7, [pc, #172]	; (800507c <printFloat+0xcc>)
  while (decimals >= 2) { // Quickly convert values expected to be E0 to E-4.
 8004fce:	2d01      	cmp	r5, #1
 8004fd0:	d833      	bhi.n	800503a <printFloat+0x8a>
    decimals -= 2;
  }
  if (decimals) { n *= 10; }
 8004fd2:	0873      	lsrs	r3, r6, #1
 8004fd4:	ebc3 13c3 	rsb	r3, r3, r3, lsl #7
 8004fd8:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	b123      	cbz	r3, 8004fea <printFloat+0x3a>
 8004fe0:	4620      	mov	r0, r4
 8004fe2:	4927      	ldr	r1, [pc, #156]	; (8005080 <printFloat+0xd0>)
 8004fe4:	f7fb fec6 	bl	8000d74 <__aeabi_fmul>
 8004fe8:	4604      	mov	r4, r0
  n += 0.5; // Add rounding factor. Ensures carryover through entire value.
 8004fea:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004fee:	4620      	mov	r0, r4
 8004ff0:	f7fb fdb8 	bl	8000b64 <__addsf3>

  // Generate digits backwards and store in string.
  unsigned char buf[13];
  uint8_t i = 0;
  uint32_t a = (long)n;
 8004ff4:	f7fc f89a 	bl	800112c <__aeabi_f2iz>
  while(a > 0) {
 8004ff8:	2300      	movs	r3, #0
    buf[i++] = (a % 10) + '0'; // Get digit
 8004ffa:	220a      	movs	r2, #10
 8004ffc:	b2dd      	uxtb	r5, r3
  while(a > 0) {
 8004ffe:	3301      	adds	r3, #1
 8005000:	bb18      	cbnz	r0, 800504a <printFloat+0x9a>
    a /= 10;
  }
  while (i < decimal_places) {
     buf[i++] = '0'; // Fill in zeros to decimal point for (n < 1)
 8005002:	1b74      	subs	r4, r6, r5
 8005004:	b2e4      	uxtb	r4, r4
 8005006:	42ae      	cmp	r6, r5
 8005008:	bf38      	it	cc
 800500a:	2400      	movcc	r4, #0
 800500c:	4622      	mov	r2, r4
 800500e:	442c      	add	r4, r5
 8005010:	2130      	movs	r1, #48	; 0x30
 8005012:	eb0d 0005 	add.w	r0, sp, r5
 8005016:	b2e4      	uxtb	r4, r4
 8005018:	f002 fdf8 	bl	8007c0c <memset>
  }
  if (i == decimal_places) { // Fill in leading zero, if needed.
 800501c:	42b4      	cmp	r4, r6
 800501e:	d107      	bne.n	8005030 <printFloat+0x80>
    buf[i++] = '0';
 8005020:	2230      	movs	r2, #48	; 0x30
 8005022:	f106 0310 	add.w	r3, r6, #16
 8005026:	1c74      	adds	r4, r6, #1
 8005028:	446b      	add	r3, sp
 800502a:	b2e4      	uxtb	r4, r4
 800502c:	f803 2c10 	strb.w	r2, [r3, #-16]
 8005030:	1e65      	subs	r5, r4, #1
 8005032:	446d      	add	r5, sp
  }

  // Print the generated string.
  for (; i > 0; i--) {
 8005034:	b9b4      	cbnz	r4, 8005064 <printFloat+0xb4>
    if (i == decimal_places) { serial_write('.'); } // Insert decimal point in right place.
    serial_write(buf[i-1]);
  }
}
 8005036:	b005      	add	sp, #20
 8005038:	bdf0      	pop	{r4, r5, r6, r7, pc}
    n *= 100;
 800503a:	4620      	mov	r0, r4
 800503c:	4639      	mov	r1, r7
 800503e:	f7fb fe99 	bl	8000d74 <__aeabi_fmul>
    decimals -= 2;
 8005042:	3d02      	subs	r5, #2
    n *= 100;
 8005044:	4604      	mov	r4, r0
    decimals -= 2;
 8005046:	b2ed      	uxtb	r5, r5
 8005048:	e7c1      	b.n	8004fce <printFloat+0x1e>
    buf[i++] = (a % 10) + '0'; // Get digit
 800504a:	f105 0110 	add.w	r1, r5, #16
 800504e:	eb0d 0501 	add.w	r5, sp, r1
 8005052:	fbb0 f1f2 	udiv	r1, r0, r2
 8005056:	fb02 0011 	mls	r0, r2, r1, r0
 800505a:	3030      	adds	r0, #48	; 0x30
 800505c:	f805 0c10 	strb.w	r0, [r5, #-16]
    a /= 10;
 8005060:	4608      	mov	r0, r1
 8005062:	e7cb      	b.n	8004ffc <printFloat+0x4c>
    if (i == decimal_places) { serial_write('.'); } // Insert decimal point in right place.
 8005064:	42b4      	cmp	r4, r6
 8005066:	d102      	bne.n	800506e <printFloat+0xbe>
 8005068:	202e      	movs	r0, #46	; 0x2e
 800506a:	f001 f832 	bl	80060d2 <serial_write>
    serial_write(buf[i-1]);
 800506e:	f815 0901 	ldrb.w	r0, [r5], #-1
  for (; i > 0; i--) {
 8005072:	3c01      	subs	r4, #1
    serial_write(buf[i-1]);
 8005074:	f001 f82d 	bl	80060d2 <serial_write>
  for (; i > 0; i--) {
 8005078:	b2e4      	uxtb	r4, r4
 800507a:	e7db      	b.n	8005034 <printFloat+0x84>
 800507c:	42c80000 	.word	0x42c80000
 8005080:	41200000 	.word	0x41200000
 8005084:	00000000 	.word	0x00000000

08005088 <printFloat_CoordValue>:

// Floating value printing handlers for special variables types used in Grbl and are defined
// in the config.h.
//  - CoordValue: Handles all position or coordinate values in inches or mm reporting.
//  - RateValue: Handles feed rate and current velocity in inches or mm reporting.
void printFloat_CoordValue(float n) {
 8005088:	b508      	push	{r3, lr}
  if (bit_istrue(settings.flags,BITFLAG_REPORT_INCHES)) {
 800508a:	4b0d      	ldr	r3, [pc, #52]	; (80050c0 <printFloat_CoordValue+0x38>)
 800508c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8005090:	07db      	lsls	r3, r3, #31
 8005092:	d50d      	bpl.n	80050b0 <printFloat_CoordValue+0x28>
    printFloat(n*INCH_PER_MM,N_DECIMAL_COORDVALUE_INCH);
 8005094:	f7fb f9c0 	bl	8000418 <__aeabi_f2d>
 8005098:	a307      	add	r3, pc, #28	; (adr r3, 80050b8 <printFloat_CoordValue+0x30>)
 800509a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509e:	f7fb fa13 	bl	80004c8 <__aeabi_dmul>
 80050a2:	f7fb fd09 	bl	8000ab8 <__aeabi_d2f>
 80050a6:	2104      	movs	r1, #4
  } else {
    printFloat(n,N_DECIMAL_COORDVALUE_MM);
  }
}
 80050a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    printFloat(n,N_DECIMAL_COORDVALUE_MM);
 80050ac:	f7ff bf80 	b.w	8004fb0 <printFloat>
 80050b0:	2103      	movs	r1, #3
 80050b2:	e7f9      	b.n	80050a8 <printFloat_CoordValue+0x20>
 80050b4:	f3af 8000 	nop.w
 80050b8:	57e16865 	.word	0x57e16865
 80050bc:	3fa42851 	.word	0x3fa42851
 80050c0:	20002ffc 	.word	0x20002ffc
 80050c4:	00000000 	.word	0x00000000

080050c8 <printFloat_RateValue>:

void printFloat_RateValue(float n) {
 80050c8:	b508      	push	{r3, lr}
  if (bit_istrue(settings.flags,BITFLAG_REPORT_INCHES)) {
 80050ca:	4b0d      	ldr	r3, [pc, #52]	; (8005100 <printFloat_RateValue+0x38>)
 80050cc:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 80050d0:	f011 0101 	ands.w	r1, r1, #1
 80050d4:	d009      	beq.n	80050ea <printFloat_RateValue+0x22>
    printFloat(n*INCH_PER_MM,N_DECIMAL_RATEVALUE_INCH);
 80050d6:	f7fb f99f 	bl	8000418 <__aeabi_f2d>
 80050da:	a307      	add	r3, pc, #28	; (adr r3, 80050f8 <printFloat_RateValue+0x30>)
 80050dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e0:	f7fb f9f2 	bl	80004c8 <__aeabi_dmul>
 80050e4:	f7fb fce8 	bl	8000ab8 <__aeabi_d2f>
 80050e8:	2101      	movs	r1, #1
  } else {
    printFloat(n,N_DECIMAL_RATEVALUE_MM);
  }
}
 80050ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    printFloat(n,N_DECIMAL_RATEVALUE_MM);
 80050ee:	f7ff bf5f 	b.w	8004fb0 <printFloat>
 80050f2:	bf00      	nop
 80050f4:	f3af 8000 	nop.w
 80050f8:	57e16865 	.word	0x57e16865
 80050fc:	3fa42851 	.word	0x3fa42851
 8005100:	20002ffc 	.word	0x20002ffc

08005104 <probe_configure_invert_mask>:
// Called by probe_init() and the mc_probe() routines. Sets up the probe pin invert mask to
// appropriately set the pin logic according to setting for normal-high/normal-low operation
// and the probing cycle modes for toward-workpiece/away-from-workpiece.
void probe_configure_invert_mask(uint8_t is_probe_away)
{
  probe_invert_mask = 0; // Initialize as zero.
 8005104:	2200      	movs	r2, #0
 8005106:	4b08      	ldr	r3, [pc, #32]	; (8005128 <probe_configure_invert_mask+0x24>)
 8005108:	801a      	strh	r2, [r3, #0]
  if (bit_isfalse(settings.flags,BITFLAG_INVERT_PROBE_PIN)) { probe_invert_mask ^= PROBE_Pin; }
 800510a:	4a08      	ldr	r2, [pc, #32]	; (800512c <probe_configure_invert_mask+0x28>)
 800510c:	f992 2048 	ldrsb.w	r2, [r2, #72]	; 0x48
 8005110:	2a00      	cmp	r2, #0
 8005112:	bfa4      	itt	ge
 8005114:	f44f 4200 	movge.w	r2, #32768	; 0x8000
 8005118:	801a      	strhge	r2, [r3, #0]
  if (is_probe_away) { probe_invert_mask ^= PROBE_Pin; }
 800511a:	b118      	cbz	r0, 8005124 <probe_configure_invert_mask+0x20>
 800511c:	881a      	ldrh	r2, [r3, #0]
 800511e:	f482 4200 	eor.w	r2, r2, #32768	; 0x8000
 8005122:	801a      	strh	r2, [r3, #0]
}
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	20002e90 	.word	0x20002e90
 800512c:	20002ffc 	.word	0x20002ffc

08005130 <probe_init>:
  probe_configure_invert_mask(false); // Initialize invert mask.
 8005130:	2000      	movs	r0, #0
 8005132:	f7ff bfe7 	b.w	8005104 <probe_configure_invert_mask>
	...

08005138 <probe_get_state>:
 8005138:	4b04      	ldr	r3, [pc, #16]	; (800514c <probe_get_state+0x14>)

// Returns the probe pin state. Triggered = true. Called by gcode parser and probe state monitor.
uint8_t probe_get_state()
{
#ifdef STM32
  return !((GPIO_ReadInputData(PROBE_GPIO_Port) & PROBE_Pin) ^ probe_invert_mask);
 800513a:	4a05      	ldr	r2, [pc, #20]	; (8005150 <probe_get_state+0x18>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	8810      	ldrh	r0, [r2, #0]
 8005140:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
#elif ATMEGA328P
  return((PROBE_PIN & PROBE_MASK) ^ probe_invert_mask);
#endif
}
 8005144:	1a1b      	subs	r3, r3, r0
 8005146:	4258      	negs	r0, r3
 8005148:	4158      	adcs	r0, r3
 800514a:	4770      	bx	lr
 800514c:	40010800 	.word	0x40010800
 8005150:	20002e90 	.word	0x20002e90

08005154 <probe_state_monitor>:

// Monitors probe pin state and records the system position when detected. Called by the
// stepper ISR per ISR tick.
// NOTE: This function must be extremely efficient as to not bog down the stepper ISR.
void probe_state_monitor()
{
 8005154:	b508      	push	{r3, lr}
  if (probe_get_state()) {
 8005156:	f7ff ffef 	bl	8005138 <probe_get_state>
 800515a:	b160      	cbz	r0, 8005176 <probe_state_monitor+0x22>
    sys_probe_state = PROBE_OFF;
 800515c:	2200      	movs	r2, #0
 800515e:	4b06      	ldr	r3, [pc, #24]	; (8005178 <probe_state_monitor+0x24>)
 8005160:	701a      	strb	r2, [r3, #0]
    memcpy(sys_probe_position, sys_position, sizeof(sys_position));
 8005162:	4b06      	ldr	r3, [pc, #24]	; (800517c <probe_state_monitor+0x28>)
 8005164:	4a06      	ldr	r2, [pc, #24]	; (8005180 <probe_state_monitor+0x2c>)
 8005166:	ca07      	ldmia	r2, {r0, r1, r2}
 8005168:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    bit_true(sys_rt_exec_state, EXEC_MOTION_CANCEL);
 800516c:	4a05      	ldr	r2, [pc, #20]	; (8005184 <probe_state_monitor+0x30>)
 800516e:	7813      	ldrb	r3, [r2, #0]
 8005170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005174:	7013      	strb	r3, [r2, #0]
  }
}
 8005176:	bd08      	pop	{r3, pc}
 8005178:	20000130 	.word	0x20000130
 800517c:	20000124 	.word	0x20000124
 8005180:	20000118 	.word	0x20000118
 8005184:	20000134 	.word	0x20000134

08005188 <protocol_auto_cycle_start>:
// NOTE: This function is called from the main loop, buffer sync, and mc_line() only and executes
// when one of these conditions exist respectively: There are no more blocks sent (i.e. streaming
// is finished, single commands), a command that needs to wait for the motions in the buffer to
// execute calls a buffer sync, or the planner buffer is full and ready to go.
void protocol_auto_cycle_start()
{
 8005188:	b508      	push	{r3, lr}
  if (plan_get_current_block() != NULL) { // Check if there are any blocks in the buffer.
 800518a:	f7ff fc5d 	bl	8004a48 <plan_get_current_block>
 800518e:	b120      	cbz	r0, 800519a <protocol_auto_cycle_start+0x12>
    system_set_exec_state_flag(EXEC_CYCLE_START); // If so, execute them!
  }
}
 8005190:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    system_set_exec_state_flag(EXEC_CYCLE_START); // If so, execute them!
 8005194:	2002      	movs	r0, #2
 8005196:	f002 ba21 	b.w	80075dc <system_set_exec_state_flag>
}
 800519a:	bd08      	pop	{r3, pc}

0800519c <protocol_exec_rt_system>:

// Executes run-time commands, when required. This function primarily operates as Grbl's state
// machine and controls the various real-time features Grbl has to offer.
// NOTE: Do not alter this unless you know exactly what you are doing!
void protocol_exec_rt_system()
{
 800519c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t rt_exec; // Temp variable to avoid calling volatile multiple times.
  rt_exec = sys_rt_exec_alarm; // Copy volatile sys_rt_exec_alarm.
 800519e:	4b39      	ldr	r3, [pc, #228]	; (8005284 <protocol_exec_rt_system+0xe8>)
 80051a0:	4c39      	ldr	r4, [pc, #228]	; (8005288 <protocol_exec_rt_system+0xec>)
 80051a2:	781b      	ldrb	r3, [r3, #0]
  if (rt_exec) { // Enter only if any bit flag is true
 80051a4:	4e39      	ldr	r6, [pc, #228]	; (800528c <protocol_exec_rt_system+0xf0>)
 80051a6:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 80051aa:	b14b      	cbz	r3, 80051c0 <protocol_exec_rt_system+0x24>
    // System alarm. Everything has shutdown by something that has gone severely wrong. Report
    // the source of the error to the user. If critical, Grbl disables by entering an infinite
    // loop until system reset/abort.
    sys.state = STATE_ALARM; // Set system alarm state
 80051ac:	2701      	movs	r7, #1
    report_alarm_message(rt_exec);
 80051ae:	4628      	mov	r0, r5
    // Halt everything upon a critical event flag. Currently hard and soft limits flag this.
    if ((rt_exec == EXEC_ALARM_HARD_LIMIT) || (rt_exec == EXEC_ALARM_SOFT_LIMIT)) {
 80051b0:	3d01      	subs	r5, #1
    sys.state = STATE_ALARM; // Set system alarm state
 80051b2:	7027      	strb	r7, [r4, #0]
    report_alarm_message(rt_exec);
 80051b4:	f000 fb7a 	bl	80058ac <report_alarm_message>
    if ((rt_exec == EXEC_ALARM_HARD_LIMIT) || (rt_exec == EXEC_ALARM_SOFT_LIMIT)) {
 80051b8:	42bd      	cmp	r5, r7
 80051ba:	d90c      	bls.n	80051d6 <protocol_exec_rt_system+0x3a>
        // the user and a GUI time to do what is needed before resetting, like killing the
        // incoming stream. The same could be said about soft limits. While the position is not
        // lost, continued streaming could cause a serious crash if by chance it gets executed.
      } while (bit_isfalse(sys_rt_exec_state,EXEC_RESET));
    }
    system_clear_exec_alarm(); // Clear alarm
 80051bc:	f002 fbaa 	bl	8007914 <system_clear_exec_alarm>
  }

  rt_exec = sys_rt_exec_state; // Copy volatile sys_rt_exec_state.
 80051c0:	7833      	ldrb	r3, [r6, #0]
  if (rt_exec) {
 80051c2:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f000 80bc 	beq.w	8005344 <protocol_exec_rt_system+0x1a8>

    // Execute system abort.
    if (rt_exec & EXEC_RESET) {
 80051cc:	06ea      	lsls	r2, r5, #27
 80051ce:	d50c      	bpl.n	80051ea <protocol_exec_rt_system+0x4e>
      sys.abort = true;  // Only place this is set true.
 80051d0:	2301      	movs	r3, #1
 80051d2:	7063      	strb	r3, [r4, #1]
  // Reload step segment buffer
  if (sys.state & (STATE_CYCLE | STATE_HOLD | STATE_SAFETY_DOOR | STATE_HOMING | STATE_SLEEP| STATE_JOG)) {
    st_prep_buffer();
  }

}
 80051d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      report_feedback_message(MESSAGE_CRITICAL_EVENT);
 80051d6:	4638      	mov	r0, r7
 80051d8:	f000 fb7a 	bl	80058d0 <report_feedback_message>
      system_clear_exec_state_flag(EXEC_RESET); // Disable any existing reset
 80051dc:	2010      	movs	r0, #16
 80051de:	f002 fb85 	bl	80078ec <system_clear_exec_state_flag>
      } while (bit_isfalse(sys_rt_exec_state,EXEC_RESET));
 80051e2:	7833      	ldrb	r3, [r6, #0]
 80051e4:	06d9      	lsls	r1, r3, #27
 80051e6:	d5fc      	bpl.n	80051e2 <protocol_exec_rt_system+0x46>
 80051e8:	e7e8      	b.n	80051bc <protocol_exec_rt_system+0x20>
    if (rt_exec & EXEC_STATUS_REPORT) {
 80051ea:	07eb      	lsls	r3, r5, #31
 80051ec:	d504      	bpl.n	80051f8 <protocol_exec_rt_system+0x5c>
      report_realtime_status();
 80051ee:	f000 fde7 	bl	8005dc0 <report_realtime_status>
      system_clear_exec_state_flag(EXEC_STATUS_REPORT);
 80051f2:	2001      	movs	r0, #1
 80051f4:	f002 fb7a 	bl	80078ec <system_clear_exec_state_flag>
    if (rt_exec & (EXEC_MOTION_CANCEL | EXEC_FEED_HOLD | EXEC_SAFETY_DOOR | EXEC_SLEEP)) {
 80051f8:	f015 0fe8 	tst.w	r5, #232	; 0xe8
 80051fc:	d05c      	beq.n	80052b8 <protocol_exec_rt_system+0x11c>
      if (!(sys.state & (STATE_ALARM | STATE_CHECK_MODE))) {
 80051fe:	7823      	ldrb	r3, [r4, #0]
              if (!(rt_exec & EXEC_SLEEP)) { sys.suspend |= SUSPEND_JOG_CANCEL; } 
 8005200:	b26e      	sxtb	r6, r5
      if (!(sys.state & (STATE_ALARM | STATE_CHECK_MODE))) {
 8005202:	079f      	lsls	r7, r3, #30
 8005204:	d14a      	bne.n	800529c <protocol_exec_rt_system+0x100>
        if (sys.state & (STATE_CYCLE | STATE_JOG)) {
 8005206:	f013 0f28 	tst.w	r3, #40	; 0x28
 800520a:	d010      	beq.n	800522e <protocol_exec_rt_system+0x92>
          if (!(sys.suspend & (SUSPEND_MOTION_CANCEL | SUSPEND_JOG_CANCEL))) { // Block, if already holding.
 800520c:	78a3      	ldrb	r3, [r4, #2]
 800520e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
 8005212:	d10c      	bne.n	800522e <protocol_exec_rt_system+0x92>
            st_update_plan_block_parameters(); // Notify stepper module to recompute for hold deceleration.
 8005214:	f001 fd6c 	bl	8006cf0 <st_update_plan_block_parameters>
            sys.step_control = STEP_CONTROL_EXECUTE_HOLD; // Initiate suspend state with active flag.
 8005218:	2302      	movs	r3, #2
 800521a:	7123      	strb	r3, [r4, #4]
            if (sys.state == STATE_JOG) { // Jog cancelled upon any hold event, except for sleeping.
 800521c:	7823      	ldrb	r3, [r4, #0]
 800521e:	2b20      	cmp	r3, #32
 8005220:	d105      	bne.n	800522e <protocol_exec_rt_system+0x92>
              if (!(rt_exec & EXEC_SLEEP)) { sys.suspend |= SUSPEND_JOG_CANCEL; } 
 8005222:	2e00      	cmp	r6, #0
 8005224:	bfa2      	ittt	ge
 8005226:	78a3      	ldrbge	r3, [r4, #2]
 8005228:	f063 037f 	ornge	r3, r3, #127	; 0x7f
 800522c:	70a3      	strbge	r3, [r4, #2]
        if (sys.state == STATE_IDLE) { sys.suspend = SUSPEND_HOLD_COMPLETE; }
 800522e:	7823      	ldrb	r3, [r4, #0]
 8005230:	b90b      	cbnz	r3, 8005236 <protocol_exec_rt_system+0x9a>
 8005232:	2201      	movs	r2, #1
 8005234:	70a2      	strb	r2, [r4, #2]
        if (rt_exec & EXEC_MOTION_CANCEL) {
 8005236:	0668      	lsls	r0, r5, #25
 8005238:	d505      	bpl.n	8005246 <protocol_exec_rt_system+0xaa>
          if (!(sys.state & STATE_JOG)) { sys.suspend |= SUSPEND_MOTION_CANCEL; } // NOTE: State is STATE_CYCLE.
 800523a:	0699      	lsls	r1, r3, #26
 800523c:	bf5e      	ittt	pl
 800523e:	78a2      	ldrbpl	r2, [r4, #2]
 8005240:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8005244:	70a2      	strbpl	r2, [r4, #2]
        if (rt_exec & EXEC_FEED_HOLD) {
 8005246:	072a      	lsls	r2, r5, #28
 8005248:	d504      	bpl.n	8005254 <protocol_exec_rt_system+0xb8>
          if (!(sys.state & (STATE_SAFETY_DOOR | STATE_JOG | STATE_SLEEP))) { sys.state = STATE_HOLD; }
 800524a:	f013 0fe0 	tst.w	r3, #224	; 0xe0
 800524e:	bf04      	itt	eq
 8005250:	2310      	moveq	r3, #16
 8005252:	7023      	strbeq	r3, [r4, #0]
        if (rt_exec & EXEC_SAFETY_DOOR) {
 8005254:	06ab      	lsls	r3, r5, #26
 8005256:	d521      	bpl.n	800529c <protocol_exec_rt_system+0x100>
          report_feedback_message(MESSAGE_SAFETY_DOOR_AJAR);
 8005258:	2006      	movs	r0, #6
 800525a:	f000 fb39 	bl	80058d0 <report_feedback_message>
          if (!(sys.suspend & SUSPEND_JOG_CANCEL)) {
 800525e:	f994 2002 	ldrsb.w	r2, [r4, #2]
 8005262:	78a3      	ldrb	r3, [r4, #2]
 8005264:	2a00      	cmp	r2, #0
 8005266:	db15      	blt.n	8005294 <protocol_exec_rt_system+0xf8>
            if (sys.state == STATE_SAFETY_DOOR) {
 8005268:	7822      	ldrb	r2, [r4, #0]
 800526a:	2a40      	cmp	r2, #64	; 0x40
 800526c:	d110      	bne.n	8005290 <protocol_exec_rt_system+0xf4>
              if (sys.suspend & SUSPEND_INITIATE_RESTORE) { // Actively restoring
 800526e:	071f      	lsls	r7, r3, #28
 8005270:	d504      	bpl.n	800527c <protocol_exec_rt_system+0xe0>
                sys.suspend &= ~(SUSPEND_RETRACT_COMPLETE | SUSPEND_INITIATE_RESTORE | SUSPEND_RESTORE_COMPLETE);
 8005272:	f023 031c 	bic.w	r3, r3, #28
                sys.suspend |= SUSPEND_RESTART_RETRACT;
 8005276:	f043 0302 	orr.w	r3, r3, #2
 800527a:	70a3      	strb	r3, [r4, #2]
            if (sys.state != STATE_SLEEP) { sys.state = STATE_SAFETY_DOOR; }
 800527c:	2340      	movs	r3, #64	; 0x40
 800527e:	7023      	strb	r3, [r4, #0]
 8005280:	e008      	b.n	8005294 <protocol_exec_rt_system+0xf8>
 8005282:	bf00      	nop
 8005284:	20000132 	.word	0x20000132
 8005288:	20000104 	.word	0x20000104
 800528c:	20000134 	.word	0x20000134
 8005290:	2a80      	cmp	r2, #128	; 0x80
 8005292:	d1f3      	bne.n	800527c <protocol_exec_rt_system+0xe0>
          sys.suspend |= SUSPEND_SAFETY_DOOR_AJAR;
 8005294:	78a3      	ldrb	r3, [r4, #2]
 8005296:	f043 0320 	orr.w	r3, r3, #32
 800529a:	70a3      	strb	r3, [r4, #2]
      if (rt_exec & EXEC_SLEEP) {
 800529c:	2e00      	cmp	r6, #0
 800529e:	da08      	bge.n	80052b2 <protocol_exec_rt_system+0x116>
        if (sys.state == STATE_ALARM) { sys.suspend |= (SUSPEND_RETRACT_COMPLETE|SUSPEND_HOLD_COMPLETE); }
 80052a0:	7823      	ldrb	r3, [r4, #0]
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	bf02      	ittt	eq
 80052a6:	78a3      	ldrbeq	r3, [r4, #2]
 80052a8:	f043 0305 	orreq.w	r3, r3, #5
 80052ac:	70a3      	strbeq	r3, [r4, #2]
        sys.state = STATE_SLEEP; 
 80052ae:	2380      	movs	r3, #128	; 0x80
 80052b0:	7023      	strb	r3, [r4, #0]
      system_clear_exec_state_flag((EXEC_MOTION_CANCEL | EXEC_FEED_HOLD | EXEC_SAFETY_DOOR | EXEC_SLEEP));
 80052b2:	20e8      	movs	r0, #232	; 0xe8
 80052b4:	f002 fb1a 	bl	80078ec <system_clear_exec_state_flag>
    if (rt_exec & EXEC_CYCLE_START) {
 80052b8:	07a8      	lsls	r0, r5, #30
 80052ba:	d523      	bpl.n	8005304 <protocol_exec_rt_system+0x168>
      if (!(rt_exec & (EXEC_FEED_HOLD | EXEC_MOTION_CANCEL | EXEC_SAFETY_DOOR))) {
 80052bc:	f015 0f68 	tst.w	r5, #104	; 0x68
 80052c0:	d11d      	bne.n	80052fe <protocol_exec_rt_system+0x162>
        if ((sys.state == STATE_SAFETY_DOOR) && !(sys.suspend & SUSPEND_SAFETY_DOOR_AJAR)) {
 80052c2:	7823      	ldrb	r3, [r4, #0]
 80052c4:	2b40      	cmp	r3, #64	; 0x40
 80052c6:	d107      	bne.n	80052d8 <protocol_exec_rt_system+0x13c>
 80052c8:	78a3      	ldrb	r3, [r4, #2]
 80052ca:	f013 0220 	ands.w	r2, r3, #32
 80052ce:	d103      	bne.n	80052d8 <protocol_exec_rt_system+0x13c>
          if (sys.suspend & SUSPEND_RESTORE_COMPLETE) {
 80052d0:	06d9      	lsls	r1, r3, #27
 80052d2:	f140 80d4 	bpl.w	800547e <protocol_exec_rt_system+0x2e2>
            sys.state = STATE_IDLE; // Set to IDLE to immediately resume the cycle.
 80052d6:	7022      	strb	r2, [r4, #0]
        if ((sys.state == STATE_IDLE) || ((sys.state & STATE_HOLD) && (sys.suspend & SUSPEND_HOLD_COMPLETE))) {
 80052d8:	7823      	ldrb	r3, [r4, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 80d5 	beq.w	800548a <protocol_exec_rt_system+0x2ee>
 80052e0:	06df      	lsls	r7, r3, #27
 80052e2:	d50c      	bpl.n	80052fe <protocol_exec_rt_system+0x162>
 80052e4:	78a2      	ldrb	r2, [r4, #2]
 80052e6:	07d6      	lsls	r6, r2, #31
 80052e8:	d509      	bpl.n	80052fe <protocol_exec_rt_system+0x162>
          if (sys.state == STATE_HOLD && sys.spindle_stop_ovr) {
 80052ea:	2b10      	cmp	r3, #16
 80052ec:	f040 80cd 	bne.w	800548a <protocol_exec_rt_system+0x2ee>
 80052f0:	7ae3      	ldrb	r3, [r4, #11]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f000 80c9 	beq.w	800548a <protocol_exec_rt_system+0x2ee>
            sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE_CYCLE; // Set to restore in suspend routine and cycle start after.
 80052f8:	f043 0308 	orr.w	r3, r3, #8
 80052fc:	72e3      	strb	r3, [r4, #11]
      system_clear_exec_state_flag(EXEC_CYCLE_START);
 80052fe:	2002      	movs	r0, #2
 8005300:	f002 faf4 	bl	80078ec <system_clear_exec_state_flag>
    if (rt_exec & EXEC_CYCLE_STOP) {
 8005304:	0768      	lsls	r0, r5, #29
 8005306:	d51d      	bpl.n	8005344 <protocol_exec_rt_system+0x1a8>
      if ((sys.state & (STATE_HOLD|STATE_SAFETY_DOOR|STATE_SLEEP)) && !(sys.soft_limit) && !(sys.suspend & SUSPEND_JOG_CANCEL)) {
 8005308:	7822      	ldrb	r2, [r4, #0]
 800530a:	f994 3002 	ldrsb.w	r3, [r4, #2]
 800530e:	f012 0fd0 	tst.w	r2, #208	; 0xd0
 8005312:	f000 80cf 	beq.w	80054b4 <protocol_exec_rt_system+0x318>
 8005316:	78e2      	ldrb	r2, [r4, #3]
 8005318:	2a00      	cmp	r2, #0
 800531a:	f040 80cb 	bne.w	80054b4 <protocol_exec_rt_system+0x318>
 800531e:	2b00      	cmp	r3, #0
 8005320:	f2c0 80ca 	blt.w	80054b8 <protocol_exec_rt_system+0x31c>
        plan_cycle_reinitialize();
 8005324:	f7ff fe02 	bl	8004f2c <plan_cycle_reinitialize>
        if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) { sys.suspend |= SUSPEND_HOLD_COMPLETE; }
 8005328:	7923      	ldrb	r3, [r4, #4]
 800532a:	0799      	lsls	r1, r3, #30
 800532c:	bf48      	it	mi
 800532e:	78a2      	ldrbmi	r2, [r4, #2]
        bit_false(sys.step_control,(STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION));
 8005330:	f023 0306 	bic.w	r3, r3, #6
        if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) { sys.suspend |= SUSPEND_HOLD_COMPLETE; }
 8005334:	bf44      	itt	mi
 8005336:	f042 0201 	orrmi.w	r2, r2, #1
 800533a:	70a2      	strbmi	r2, [r4, #2]
        bit_false(sys.step_control,(STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION));
 800533c:	7123      	strb	r3, [r4, #4]
      system_clear_exec_state_flag(EXEC_CYCLE_STOP);
 800533e:	2004      	movs	r0, #4
 8005340:	f002 fad4 	bl	80078ec <system_clear_exec_state_flag>
  rt_exec = sys_rt_exec_motion_override; // Copy volatile sys_rt_exec_motion_override
 8005344:	4b6b      	ldr	r3, [pc, #428]	; (80054f4 <protocol_exec_rt_system+0x358>)
 8005346:	781b      	ldrb	r3, [r3, #0]
  if (rt_exec) {
 8005348:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 800534c:	2b00      	cmp	r3, #0
 800534e:	d038      	beq.n	80053c2 <protocol_exec_rt_system+0x226>
    system_clear_exec_motion_overrides(); // Clear all motion override flags.
 8005350:	f002 fafc 	bl	800794c <system_clear_exec_motion_overrides>
    uint8_t new_f_override =  sys.f_override;
 8005354:	7a20      	ldrb	r0, [r4, #8]
    if (rt_exec & EXEC_FEED_OVR_RESET) { new_f_override = DEFAULT_FEED_OVERRIDE; }
 8005356:	f015 0f01 	tst.w	r5, #1
 800535a:	bf0c      	ite	eq
 800535c:	4603      	moveq	r3, r0
 800535e:	2364      	movne	r3, #100	; 0x64
    if (rt_exec & EXEC_FEED_OVR_COARSE_PLUS) { new_f_override += FEED_OVERRIDE_COARSE_INCREMENT; }
 8005360:	07aa      	lsls	r2, r5, #30
 8005362:	bf44      	itt	mi
 8005364:	330a      	addmi	r3, #10
 8005366:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_FEED_OVR_COARSE_MINUS) { new_f_override -= FEED_OVERRIDE_COARSE_INCREMENT; }
 8005368:	076f      	lsls	r7, r5, #29
 800536a:	bf44      	itt	mi
 800536c:	3b0a      	submi	r3, #10
 800536e:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_FEED_OVR_FINE_PLUS) { new_f_override += FEED_OVERRIDE_FINE_INCREMENT; }
 8005370:	072e      	lsls	r6, r5, #28
 8005372:	bf44      	itt	mi
 8005374:	3301      	addmi	r3, #1
 8005376:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_FEED_OVR_FINE_MINUS) { new_f_override -= FEED_OVERRIDE_FINE_INCREMENT; }
 8005378:	06e9      	lsls	r1, r5, #27
 800537a:	bf44      	itt	mi
 800537c:	f103 33ff 	addmi.w	r3, r3, #4294967295
 8005380:	b2db      	uxtbmi	r3, r3
    new_f_override = max(new_f_override,MIN_FEED_RATE_OVERRIDE);
 8005382:	2bc8      	cmp	r3, #200	; 0xc8
 8005384:	bf28      	it	cs
 8005386:	23c8      	movcs	r3, #200	; 0xc8
 8005388:	2b0a      	cmp	r3, #10
 800538a:	bf38      	it	cc
 800538c:	230a      	movcc	r3, #10
    uint8_t new_r_override = sys.r_override;
 800538e:	7a61      	ldrb	r1, [r4, #9]
    if (rt_exec & EXEC_RAPID_OVR_RESET) { new_r_override = DEFAULT_RAPID_OVERRIDE; }
 8005390:	f015 0f20 	tst.w	r5, #32
 8005394:	bf14      	ite	ne
 8005396:	2264      	movne	r2, #100	; 0x64
 8005398:	460a      	moveq	r2, r1
    if (rt_exec & EXEC_RAPID_OVR_MEDIUM) { new_r_override = RAPID_OVERRIDE_MEDIUM; }
 800539a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800539e:	bf18      	it	ne
 80053a0:	2232      	movne	r2, #50	; 0x32
    if (rt_exec & EXEC_RAPID_OVR_LOW) { new_r_override = RAPID_OVERRIDE_LOW; }
 80053a2:	f015 0f80 	tst.w	r5, #128	; 0x80
 80053a6:	bf18      	it	ne
 80053a8:	2219      	movne	r2, #25
    if ((new_f_override != sys.f_override) || (new_r_override != sys.r_override)) {
 80053aa:	4298      	cmp	r0, r3
 80053ac:	d101      	bne.n	80053b2 <protocol_exec_rt_system+0x216>
 80053ae:	428a      	cmp	r2, r1
 80053b0:	d007      	beq.n	80053c2 <protocol_exec_rt_system+0x226>
      sys.f_override = new_f_override;
 80053b2:	7223      	strb	r3, [r4, #8]
      sys.report_ovr_counter = 0; // Set to report change immediately
 80053b4:	2300      	movs	r3, #0
      sys.r_override = new_r_override;
 80053b6:	7262      	strb	r2, [r4, #9]
      sys.report_ovr_counter = 0; // Set to report change immediately
 80053b8:	7323      	strb	r3, [r4, #12]
      plan_update_velocity_profile_parameters();
 80053ba:	f7ff fbcf 	bl	8004b5c <plan_update_velocity_profile_parameters>
      plan_cycle_reinitialize();
 80053be:	f7ff fdb5 	bl	8004f2c <plan_cycle_reinitialize>
  rt_exec = sys_rt_exec_accessory_override;
 80053c2:	4b4d      	ldr	r3, [pc, #308]	; (80054f8 <protocol_exec_rt_system+0x35c>)
 80053c4:	781b      	ldrb	r3, [r3, #0]
  if (rt_exec) {
 80053c6:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d04e      	beq.n	800546c <protocol_exec_rt_system+0x2d0>
    system_clear_exec_accessory_overrides(); // Clear all accessory override flags.
 80053ce:	f002 fac5 	bl	800795c <system_clear_exec_accessory_overrides>
    uint8_t last_s_override =  sys.spindle_speed_ovr;
 80053d2:	7aa2      	ldrb	r2, [r4, #10]
    if (rt_exec & EXEC_SPINDLE_OVR_RESET) { last_s_override = DEFAULT_SPINDLE_SPEED_OVERRIDE; }
 80053d4:	f016 0f01 	tst.w	r6, #1
 80053d8:	bf0c      	ite	eq
 80053da:	4613      	moveq	r3, r2
 80053dc:	2364      	movne	r3, #100	; 0x64
    if (rt_exec & EXEC_SPINDLE_OVR_COARSE_PLUS) { last_s_override += SPINDLE_OVERRIDE_COARSE_INCREMENT; }
 80053de:	07b7      	lsls	r7, r6, #30
 80053e0:	bf44      	itt	mi
 80053e2:	330a      	addmi	r3, #10
 80053e4:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_SPINDLE_OVR_COARSE_MINUS) { last_s_override -= SPINDLE_OVERRIDE_COARSE_INCREMENT; }
 80053e6:	0775      	lsls	r5, r6, #29
 80053e8:	bf44      	itt	mi
 80053ea:	3b0a      	submi	r3, #10
 80053ec:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_SPINDLE_OVR_FINE_PLUS) { last_s_override += SPINDLE_OVERRIDE_FINE_INCREMENT; }
 80053ee:	0730      	lsls	r0, r6, #28
 80053f0:	bf44      	itt	mi
 80053f2:	3301      	addmi	r3, #1
 80053f4:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_SPINDLE_OVR_FINE_MINUS) { last_s_override -= SPINDLE_OVERRIDE_FINE_INCREMENT; }
 80053f6:	06f1      	lsls	r1, r6, #27
 80053f8:	bf44      	itt	mi
 80053fa:	f103 33ff 	addmi.w	r3, r3, #4294967295
 80053fe:	b2db      	uxtbmi	r3, r3
    last_s_override = max(last_s_override,MIN_SPINDLE_SPEED_OVERRIDE);
 8005400:	2bc8      	cmp	r3, #200	; 0xc8
 8005402:	bf28      	it	cs
 8005404:	23c8      	movcs	r3, #200	; 0xc8
 8005406:	2b0a      	cmp	r3, #10
 8005408:	bf38      	it	cc
 800540a:	230a      	movcc	r3, #10
    if (last_s_override != sys.spindle_speed_ovr) {
 800540c:	429a      	cmp	r2, r3
 800540e:	d006      	beq.n	800541e <protocol_exec_rt_system+0x282>
      sys.spindle_speed_ovr = last_s_override;
 8005410:	72a3      	strb	r3, [r4, #10]
      sys.report_ovr_counter = 0; // Set to report change immediately
 8005412:	2300      	movs	r3, #0
      bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 8005414:	7922      	ldrb	r2, [r4, #4]
      sys.report_ovr_counter = 0; // Set to report change immediately
 8005416:	7323      	strb	r3, [r4, #12]
      bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 8005418:	f042 0208 	orr.w	r2, r2, #8
 800541c:	7122      	strb	r2, [r4, #4]
    if (rt_exec & EXEC_SPINDLE_OVR_STOP) {
 800541e:	06b7      	lsls	r7, r6, #26
      if (sys.state == STATE_HOLD) {
 8005420:	7822      	ldrb	r2, [r4, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_STOP) {
 8005422:	d506      	bpl.n	8005432 <protocol_exec_rt_system+0x296>
      if (sys.state == STATE_HOLD) {
 8005424:	2a10      	cmp	r2, #16
 8005426:	d104      	bne.n	8005432 <protocol_exec_rt_system+0x296>
        if (!(sys.spindle_stop_ovr)) { sys.spindle_stop_ovr = SPINDLE_STOP_OVR_INITIATE; }
 8005428:	7ae3      	ldrb	r3, [r4, #11]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d15d      	bne.n	80054ea <protocol_exec_rt_system+0x34e>
 800542e:	2302      	movs	r3, #2
        else if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_ENABLED) { sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE; }
 8005430:	72e3      	strb	r3, [r4, #11]
    if (rt_exec & (EXEC_COOLANT_FLOOD_OVR_TOGGLE | EXEC_COOLANT_MIST_OVR_TOGGLE)) {
 8005432:	f016 0fc0 	tst.w	r6, #192	; 0xc0
 8005436:	d019      	beq.n	800546c <protocol_exec_rt_system+0x2d0>
      if ((sys.state == STATE_IDLE) || (sys.state & (STATE_CYCLE | STATE_HOLD))) {
 8005438:	b112      	cbz	r2, 8005440 <protocol_exec_rt_system+0x2a4>
 800543a:	f012 0f18 	tst.w	r2, #24
 800543e:	d015      	beq.n	800546c <protocol_exec_rt_system+0x2d0>
        uint8_t coolant_state = gc_state.modal.coolant;
 8005440:	4f2e      	ldr	r7, [pc, #184]	; (80054fc <protocol_exec_rt_system+0x360>)
          if (rt_exec & EXEC_COOLANT_MIST_OVR_TOGGLE) {
 8005442:	0630      	lsls	r0, r6, #24
        uint8_t coolant_state = gc_state.modal.coolant;
 8005444:	7a3d      	ldrb	r5, [r7, #8]
          if (rt_exec & EXEC_COOLANT_MIST_OVR_TOGGLE) {
 8005446:	d505      	bpl.n	8005454 <protocol_exec_rt_system+0x2b8>
            if (coolant_state & COOLANT_MIST_ENABLE) { bit_false(coolant_state,COOLANT_MIST_ENABLE); }
 8005448:	0629      	lsls	r1, r5, #24
 800544a:	bf4c      	ite	mi
 800544c:	f005 057f 	andmi.w	r5, r5, #127	; 0x7f
            else { coolant_state |= COOLANT_MIST_ENABLE; }
 8005450:	f045 0580 	orrpl.w	r5, r5, #128	; 0x80
          if (rt_exec & EXEC_COOLANT_FLOOD_OVR_TOGGLE) {
 8005454:	0672      	lsls	r2, r6, #25
 8005456:	d505      	bpl.n	8005464 <protocol_exec_rt_system+0x2c8>
            if (coolant_state & COOLANT_FLOOD_ENABLE) { bit_false(coolant_state,COOLANT_FLOOD_ENABLE); }
 8005458:	066b      	lsls	r3, r5, #25
 800545a:	bf4c      	ite	mi
 800545c:	f005 05bf 	andmi.w	r5, r5, #191	; 0xbf
            else { coolant_state |= COOLANT_FLOOD_ENABLE; }
 8005460:	f045 0540 	orrpl.w	r5, r5, #64	; 0x40
        coolant_set_state(coolant_state); // Report counter set in coolant_set_state().
 8005464:	4628      	mov	r0, r5
 8005466:	f7fd fae9 	bl	8002a3c <coolant_set_state>
        gc_state.modal.coolant = coolant_state;
 800546a:	723d      	strb	r5, [r7, #8]
  if (sys.state & (STATE_CYCLE | STATE_HOLD | STATE_SAFETY_DOOR | STATE_HOMING | STATE_SLEEP| STATE_JOG)) {
 800546c:	7823      	ldrb	r3, [r4, #0]
 800546e:	f013 0ffc 	tst.w	r3, #252	; 0xfc
 8005472:	f43f aeaf 	beq.w	80051d4 <protocol_exec_rt_system+0x38>
}
 8005476:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    st_prep_buffer();
 800547a:	f001 bc51 	b.w	8006d20 <st_prep_buffer>
          } else if (sys.suspend & SUSPEND_RETRACT_COMPLETE) {
 800547e:	075a      	lsls	r2, r3, #29
            sys.suspend |= SUSPEND_INITIATE_RESTORE;
 8005480:	bf44      	itt	mi
 8005482:	f043 0308 	orrmi.w	r3, r3, #8
 8005486:	70a3      	strbmi	r3, [r4, #2]
 8005488:	e726      	b.n	80052d8 <protocol_exec_rt_system+0x13c>
            sys.step_control = STEP_CONTROL_NORMAL_OP; // Restore step control to normal operation
 800548a:	2300      	movs	r3, #0
 800548c:	7123      	strb	r3, [r4, #4]
            if (plan_get_current_block() && bit_isfalse(sys.suspend,SUSPEND_MOTION_CANCEL)) {
 800548e:	f7ff fadb 	bl	8004a48 <plan_get_current_block>
 8005492:	b158      	cbz	r0, 80054ac <protocol_exec_rt_system+0x310>
 8005494:	78a3      	ldrb	r3, [r4, #2]
 8005496:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800549a:	d107      	bne.n	80054ac <protocol_exec_rt_system+0x310>
              sys.suspend = SUSPEND_DISABLE; // Break suspend state.
 800549c:	70a3      	strb	r3, [r4, #2]
              sys.state = STATE_CYCLE;
 800549e:	2308      	movs	r3, #8
 80054a0:	7023      	strb	r3, [r4, #0]
              st_prep_buffer(); // Initialize step segment buffer before beginning cycle.
 80054a2:	f001 fc3d 	bl	8006d20 <st_prep_buffer>
              st_wake_up();
 80054a6:	f001 f9f3 	bl	8006890 <st_wake_up>
 80054aa:	e728      	b.n	80052fe <protocol_exec_rt_system+0x162>
              sys.suspend = SUSPEND_DISABLE; // Break suspend state.
 80054ac:	2300      	movs	r3, #0
 80054ae:	70a3      	strb	r3, [r4, #2]
              sys.state = STATE_IDLE;
 80054b0:	7023      	strb	r3, [r4, #0]
 80054b2:	e724      	b.n	80052fe <protocol_exec_rt_system+0x162>
        if (sys.suspend & SUSPEND_JOG_CANCEL) {   // For jog cancel, flush buffers and sync positions.
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	da09      	bge.n	80054cc <protocol_exec_rt_system+0x330>
          sys.step_control = STEP_CONTROL_NORMAL_OP;
 80054b8:	2300      	movs	r3, #0
 80054ba:	7123      	strb	r3, [r4, #4]
          plan_reset();
 80054bc:	f7ff fa92 	bl	80049e4 <plan_reset>
          st_reset();
 80054c0:	f001 fba6 	bl	8006c10 <st_reset>
          gc_sync_position();
 80054c4:	f7fd fb92 	bl	8002bec <gc_sync_position>
          plan_sync_position();
 80054c8:	f7ff fd12 	bl	8004ef0 <plan_sync_position>
        if (sys.suspend & SUSPEND_SAFETY_DOOR_AJAR) { // Only occurs when safety door opens during jog.
 80054cc:	78a3      	ldrb	r3, [r4, #2]
 80054ce:	f013 0220 	ands.w	r2, r3, #32
          sys.suspend &= ~(SUSPEND_JOG_CANCEL);
 80054d2:	bf1f      	itttt	ne
 80054d4:	f003 037f 	andne.w	r3, r3, #127	; 0x7f
          sys.suspend |= SUSPEND_HOLD_COMPLETE;
 80054d8:	f043 0301 	orrne.w	r3, r3, #1
 80054dc:	70a3      	strbne	r3, [r4, #2]
          sys.state = STATE_SAFETY_DOOR;
 80054de:	2340      	movne	r3, #64	; 0x40
          sys.suspend = SUSPEND_DISABLE;
 80054e0:	bf0a      	itet	eq
 80054e2:	70a2      	strbeq	r2, [r4, #2]
          sys.state = STATE_SAFETY_DOOR;
 80054e4:	7023      	strbne	r3, [r4, #0]
          sys.state = STATE_IDLE;
 80054e6:	7022      	strbeq	r2, [r4, #0]
 80054e8:	e729      	b.n	800533e <protocol_exec_rt_system+0x1a2>
        else if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_ENABLED) { sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE; }
 80054ea:	07dd      	lsls	r5, r3, #31
 80054ec:	d5a1      	bpl.n	8005432 <protocol_exec_rt_system+0x296>
 80054ee:	f043 0304 	orr.w	r3, r3, #4
 80054f2:	e79d      	b.n	8005430 <protocol_exec_rt_system+0x294>
 80054f4:	20000133 	.word	0x20000133
 80054f8:	20000131 	.word	0x20000131
 80054fc:	20000588 	.word	0x20000588

08005500 <protocol_execute_realtime>:
{
 8005500:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (sys.suspend) { protocol_exec_rt_suspend(); }
 8005504:	4c65      	ldr	r4, [pc, #404]	; (800569c <protocol_execute_realtime+0x19c>)
  protocol_exec_rt_system();
 8005506:	f7ff fe49 	bl	800519c <protocol_exec_rt_system>
  if (sys.suspend) { protocol_exec_rt_suspend(); }
 800550a:	78a3      	ldrb	r3, [r4, #2]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d048      	beq.n	80055a2 <protocol_execute_realtime+0xa2>
    #ifdef USE_LINE_NUMBERS
      pl_data->line_number = PARKING_MOTION_LINE_NUMBER;
    #endif
  #endif

  plan_block_t *block = plan_get_current_block();
 8005510:	f7ff fa9a 	bl	8004a48 <plan_get_current_block>
  uint8_t restore_condition;
  #ifdef VARIABLE_SPINDLE
    float restore_spindle_speed;
    if (block == NULL) {
 8005514:	bb90      	cbnz	r0, 800557c <protocol_execute_realtime+0x7c>
      restore_condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 8005516:	4b62      	ldr	r3, [pc, #392]	; (80056a0 <protocol_execute_realtime+0x1a0>)
 8005518:	7a5d      	ldrb	r5, [r3, #9]
 800551a:	7a1a      	ldrb	r2, [r3, #8]
      restore_spindle_speed = gc_state.spindle_speed;
 800551c:	691e      	ldr	r6, [r3, #16]
      restore_condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 800551e:	4315      	orrs	r5, r2
    } else {
      restore_condition = block->condition;
      restore_spindle_speed = block->spindle_speed;
    }
    #ifdef DISABLE_LASER_DURING_HOLD
      if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) { 
 8005520:	4f60      	ldr	r7, [pc, #384]	; (80056a4 <protocol_execute_realtime+0x1a4>)
 8005522:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8005526:	079b      	lsls	r3, r3, #30
 8005528:	d502      	bpl.n	8005530 <protocol_execute_realtime+0x30>
        system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_STOP);
 800552a:	2020      	movs	r0, #32
 800552c:	f002 fa04 	bl	8007938 <system_set_exec_accessory_override_flag>
        // NOTE: Hold ensured as completed by condition check at the beginning of suspend routine.
        if (sys.spindle_stop_ovr) {
          // Handles beginning of spindle stop
          if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_INITIATE) {
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
              spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 8005530:	f04f 0800 	mov.w	r8, #0
                  delay_sec(SAFETY_DOOR_SPINDLE_DELAY, DELAY_MODE_SYS_SUSPEND);
 8005534:	f04f 4a81 	mov.w	sl, #1082130432	; 0x40800000
  while (sys.suspend) {
 8005538:	78a3      	ldrb	r3, [r4, #2]
 800553a:	b393      	cbz	r3, 80055a2 <protocol_execute_realtime+0xa2>
    if (sys.abort) { return; }
 800553c:	f894 9001 	ldrb.w	r9, [r4, #1]
 8005540:	f1b9 0f00 	cmp.w	r9, #0
 8005544:	d12d      	bne.n	80055a2 <protocol_execute_realtime+0xa2>
    if (sys.suspend & SUSPEND_HOLD_COMPLETE) {
 8005546:	07d8      	lsls	r0, r3, #31
 8005548:	d515      	bpl.n	8005576 <protocol_execute_realtime+0x76>
      if (sys.state & (STATE_SAFETY_DOOR | STATE_SLEEP)) {
 800554a:	7821      	ldrb	r1, [r4, #0]
 800554c:	f011 00c0 	ands.w	r0, r1, #192	; 0xc0
 8005550:	d06a      	beq.n	8005628 <protocol_execute_realtime+0x128>
        if (bit_isfalse(sys.suspend,SUSPEND_RETRACT_COMPLETE)) {
 8005552:	f013 0b04 	ands.w	fp, r3, #4
 8005556:	d114      	bne.n	8005582 <protocol_execute_realtime+0x82>
            spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 8005558:	4641      	mov	r1, r8
 800555a:	4658      	mov	r0, fp
          sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED;
 800555c:	f884 b00b 	strb.w	fp, [r4, #11]
            spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 8005560:	f001 f958 	bl	8006814 <spindle_set_state>
            coolant_set_state(COOLANT_DISABLE);     // De-energize
 8005564:	4658      	mov	r0, fp
 8005566:	f7fd fa69 	bl	8002a3c <coolant_set_state>
          sys.suspend &= ~(SUSPEND_RESTART_RETRACT);
 800556a:	78a3      	ldrb	r3, [r4, #2]
 800556c:	f023 0302 	bic.w	r3, r3, #2
          sys.suspend |= SUSPEND_RETRACT_COMPLETE;
 8005570:	f043 0304 	orr.w	r3, r3, #4
 8005574:	70a3      	strb	r3, [r4, #2]
        }

      }
    }

    protocol_exec_rt_system();
 8005576:	f7ff fe11 	bl	800519c <protocol_exec_rt_system>
 800557a:	e7dd      	b.n	8005538 <protocol_execute_realtime+0x38>
      restore_condition = block->condition;
 800557c:	7c45      	ldrb	r5, [r0, #17]
      restore_spindle_speed = block->spindle_speed;
 800557e:	6b06      	ldr	r6, [r0, #48]	; 0x30
 8005580:	e7ce      	b.n	8005520 <protocol_execute_realtime+0x20>
          if (sys.state == STATE_SLEEP) {
 8005582:	2980      	cmp	r1, #128	; 0x80
 8005584:	d112      	bne.n	80055ac <protocol_execute_realtime+0xac>
            report_feedback_message(MESSAGE_SLEEP_MODE);
 8005586:	200b      	movs	r0, #11
 8005588:	f000 f9a2 	bl	80058d0 <report_feedback_message>
            spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 800558c:	2100      	movs	r1, #0
 800558e:	4648      	mov	r0, r9
 8005590:	f001 f940 	bl	8006814 <spindle_set_state>
            coolant_set_state(COOLANT_DISABLE); // De-energize
 8005594:	4648      	mov	r0, r9
 8005596:	f7fd fa51 	bl	8002a3c <coolant_set_state>
            st_go_idle(); // Disable steppers
 800559a:	f001 f9bd 	bl	8006918 <st_go_idle>
            while (!(sys.abort)) { protocol_exec_rt_system(); } // Do nothing until reset.
 800559e:	7863      	ldrb	r3, [r4, #1]
 80055a0:	b10b      	cbz	r3, 80055a6 <protocol_execute_realtime+0xa6>
}
 80055a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            while (!(sys.abort)) { protocol_exec_rt_system(); } // Do nothing until reset.
 80055a6:	f7ff fdf9 	bl	800519c <protocol_exec_rt_system>
 80055aa:	e7f8      	b.n	800559e <protocol_execute_realtime+0x9e>
          if (sys.state == STATE_SAFETY_DOOR) {
 80055ac:	2940      	cmp	r1, #64	; 0x40
 80055ae:	d106      	bne.n	80055be <protocol_execute_realtime+0xbe>
            if (!(system_check_safety_door_ajar())) {
 80055b0:	f001 ffb0 	bl	8007514 <system_check_safety_door_ajar>
 80055b4:	b918      	cbnz	r0, 80055be <protocol_execute_realtime+0xbe>
              sys.suspend &= ~(SUSPEND_SAFETY_DOOR_AJAR); // Reset door ajar flag to denote ready to resume.
 80055b6:	78a3      	ldrb	r3, [r4, #2]
 80055b8:	f023 0320 	bic.w	r3, r3, #32
 80055bc:	70a3      	strb	r3, [r4, #2]
          if (sys.suspend & SUSPEND_INITIATE_RESTORE) {
 80055be:	78a3      	ldrb	r3, [r4, #2]
 80055c0:	0719      	lsls	r1, r3, #28
 80055c2:	d5d8      	bpl.n	8005576 <protocol_execute_realtime+0x76>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 80055c4:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 80056a0 <protocol_execute_realtime+0x1a0>
 80055c8:	f89b 2009 	ldrb.w	r2, [fp, #9]
 80055cc:	b14a      	cbz	r2, 80055e2 <protocol_execute_realtime+0xe2>
              if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 80055ce:	079a      	lsls	r2, r3, #30
 80055d0:	d407      	bmi.n	80055e2 <protocol_execute_realtime+0xe2>
                if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 80055d2:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80055d6:	079b      	lsls	r3, r3, #30
 80055d8:	d51c      	bpl.n	8005614 <protocol_execute_realtime+0x114>
                  bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 80055da:	7923      	ldrb	r3, [r4, #4]
 80055dc:	f043 0308 	orr.w	r3, r3, #8
 80055e0:	7123      	strb	r3, [r4, #4]
            if (gc_state.modal.coolant != COOLANT_DISABLE) {
 80055e2:	f89b 3008 	ldrb.w	r3, [fp, #8]
 80055e6:	b15b      	cbz	r3, 8005600 <protocol_execute_realtime+0x100>
              if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 80055e8:	78a3      	ldrb	r3, [r4, #2]
 80055ea:	0798      	lsls	r0, r3, #30
 80055ec:	d408      	bmi.n	8005600 <protocol_execute_realtime+0x100>
                coolant_set_state((restore_condition & (PL_COND_FLAG_COOLANT_FLOOD | PL_COND_FLAG_COOLANT_FLOOD)));
 80055ee:	f005 0040 	and.w	r0, r5, #64	; 0x40
 80055f2:	f7fd fa23 	bl	8002a3c <coolant_set_state>
                delay_sec(SAFETY_DOOR_COOLANT_DELAY, DELAY_MODE_SYS_SUSPEND);
 80055f6:	2101      	movs	r1, #1
 80055f8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80055fc:	f7ff f876 	bl	80046ec <delay_sec>
            if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 8005600:	78a3      	ldrb	r3, [r4, #2]
 8005602:	0799      	lsls	r1, r3, #30
 8005604:	d4b7      	bmi.n	8005576 <protocol_execute_realtime+0x76>
              sys.suspend |= SUSPEND_RESTORE_COMPLETE;
 8005606:	f043 0310 	orr.w	r3, r3, #16
              system_set_exec_state_flag(EXEC_CYCLE_START); // Set to resume program.
 800560a:	2002      	movs	r0, #2
              sys.suspend |= SUSPEND_RESTORE_COMPLETE;
 800560c:	70a3      	strb	r3, [r4, #2]
              system_set_exec_state_flag(EXEC_CYCLE_START); // Set to resume program.
 800560e:	f001 ffe5 	bl	80075dc <system_set_exec_state_flag>
 8005612:	e7b0      	b.n	8005576 <protocol_execute_realtime+0x76>
                  spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8005614:	4631      	mov	r1, r6
 8005616:	f005 0030 	and.w	r0, r5, #48	; 0x30
 800561a:	f001 f8fb 	bl	8006814 <spindle_set_state>
                  delay_sec(SAFETY_DOOR_SPINDLE_DELAY, DELAY_MODE_SYS_SUSPEND);
 800561e:	2101      	movs	r1, #1
 8005620:	4650      	mov	r0, sl
 8005622:	f7ff f863 	bl	80046ec <delay_sec>
 8005626:	e7dc      	b.n	80055e2 <protocol_execute_realtime+0xe2>
        if (sys.spindle_stop_ovr) {
 8005628:	7ae3      	ldrb	r3, [r4, #11]
 800562a:	b34b      	cbz	r3, 8005680 <protocol_execute_realtime+0x180>
          if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_INITIATE) {
 800562c:	079a      	lsls	r2, r3, #30
 800562e:	d508      	bpl.n	8005642 <protocol_execute_realtime+0x142>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 8005630:	4b1b      	ldr	r3, [pc, #108]	; (80056a0 <protocol_execute_realtime+0x1a0>)
 8005632:	7a5b      	ldrb	r3, [r3, #9]
 8005634:	b1e3      	cbz	r3, 8005670 <protocol_execute_realtime+0x170>
              spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 8005636:	4641      	mov	r1, r8
 8005638:	f001 f8ec 	bl	8006814 <spindle_set_state>
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_ENABLED; // Set stop override state to enabled, if de-energized.
 800563c:	2301      	movs	r3, #1
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED; // Clear stop override state
 800563e:	72e3      	strb	r3, [r4, #11]
 8005640:	e799      	b.n	8005576 <protocol_execute_realtime+0x76>
          } else if (sys.spindle_stop_ovr & (SPINDLE_STOP_OVR_RESTORE | SPINDLE_STOP_OVR_RESTORE_CYCLE)) {
 8005642:	f013 0f0c 	tst.w	r3, #12
 8005646:	d096      	beq.n	8005576 <protocol_execute_realtime+0x76>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 8005648:	4b15      	ldr	r3, [pc, #84]	; (80056a0 <protocol_execute_realtime+0x1a0>)
 800564a:	7a5b      	ldrb	r3, [r3, #9]
 800564c:	b153      	cbz	r3, 8005664 <protocol_execute_realtime+0x164>
              report_feedback_message(MESSAGE_SPINDLE_RESTORE);
 800564e:	200a      	movs	r0, #10
 8005650:	f000 f93e 	bl	80058d0 <report_feedback_message>
              if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 8005654:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8005658:	0799      	lsls	r1, r3, #30
 800565a:	d50b      	bpl.n	8005674 <protocol_execute_realtime+0x174>
                bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 800565c:	7923      	ldrb	r3, [r4, #4]
 800565e:	f043 0308 	orr.w	r3, r3, #8
 8005662:	7123      	strb	r3, [r4, #4]
            if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_RESTORE_CYCLE) {
 8005664:	7ae3      	ldrb	r3, [r4, #11]
 8005666:	071a      	lsls	r2, r3, #28
 8005668:	d502      	bpl.n	8005670 <protocol_execute_realtime+0x170>
              system_set_exec_state_flag(EXEC_CYCLE_START);  // Set to resume program.
 800566a:	2002      	movs	r0, #2
 800566c:	f001 ffb6 	bl	80075dc <system_set_exec_state_flag>
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED; // Clear stop override state
 8005670:	2300      	movs	r3, #0
 8005672:	e7e4      	b.n	800563e <protocol_execute_realtime+0x13e>
                spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8005674:	4631      	mov	r1, r6
 8005676:	f005 0030 	and.w	r0, r5, #48	; 0x30
 800567a:	f001 f8cb 	bl	8006814 <spindle_set_state>
 800567e:	e7f1      	b.n	8005664 <protocol_execute_realtime+0x164>
          if (bit_istrue(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM)) {
 8005680:	7923      	ldrb	r3, [r4, #4]
 8005682:	071b      	lsls	r3, r3, #28
 8005684:	f57f af77 	bpl.w	8005576 <protocol_execute_realtime+0x76>
            spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8005688:	4631      	mov	r1, r6
 800568a:	f005 0030 	and.w	r0, r5, #48	; 0x30
 800568e:	f001 f8c1 	bl	8006814 <spindle_set_state>
            bit_false(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 8005692:	7923      	ldrb	r3, [r4, #4]
 8005694:	f023 0308 	bic.w	r3, r3, #8
 8005698:	7123      	strb	r3, [r4, #4]
 800569a:	e76c      	b.n	8005576 <protocol_execute_realtime+0x76>
 800569c:	20000104 	.word	0x20000104
 80056a0:	20000588 	.word	0x20000588
 80056a4:	20002ffc 	.word	0x20002ffc

080056a8 <protocol_main_loop>:
{
 80056a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (bit_istrue(settings.flags, BITFLAG_HARD_LIMIT_ENABLE)) {
 80056ac:	4b44      	ldr	r3, [pc, #272]	; (80057c0 <protocol_main_loop+0x118>)
 80056ae:	4e45      	ldr	r6, [pc, #276]	; (80057c4 <protocol_main_loop+0x11c>)
 80056b0:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80056b4:	f013 0f08 	tst.w	r3, #8
 80056b8:	d007      	beq.n	80056ca <protocol_main_loop+0x22>
      if (limits_get_state()) {
 80056ba:	f7fe fb41 	bl	8003d40 <limits_get_state>
 80056be:	b120      	cbz	r0, 80056ca <protocol_main_loop+0x22>
        sys.state = STATE_ALARM; // Ensure alarm state is active.
 80056c0:	2301      	movs	r3, #1
        report_feedback_message(MESSAGE_CHECK_LIMITS);
 80056c2:	2007      	movs	r0, #7
        sys.state = STATE_ALARM; // Ensure alarm state is active.
 80056c4:	7033      	strb	r3, [r6, #0]
        report_feedback_message(MESSAGE_CHECK_LIMITS);
 80056c6:	f000 f903 	bl	80058d0 <report_feedback_message>
  if (sys.state & (STATE_ALARM | STATE_SLEEP)) {
 80056ca:	7833      	ldrb	r3, [r6, #0]
 80056cc:	f013 0381 	ands.w	r3, r3, #129	; 0x81
 80056d0:	d014      	beq.n	80056fc <protocol_main_loop+0x54>
    report_feedback_message(MESSAGE_ALARM_LOCK);
 80056d2:	2002      	movs	r0, #2
 80056d4:	f000 f8fc 	bl	80058d0 <report_feedback_message>
    sys.state = STATE_ALARM; // Ensure alarm state is set.
 80056d8:	2301      	movs	r3, #1
 80056da:	7033      	strb	r3, [r6, #0]
        line_flags = 0;
 80056dc:	2400      	movs	r4, #0
 80056de:	4625      	mov	r5, r4
        line[char_counter] = 0; // Set string termination character.
 80056e0:	4f39      	ldr	r7, [pc, #228]	; (80057c8 <protocol_main_loop+0x120>)
    while((c = serial_read()) != SERIAL_NO_DATA) {
 80056e2:	f000 fcf9 	bl	80060d8 <serial_read>
 80056e6:	28ff      	cmp	r0, #255	; 0xff
 80056e8:	d117      	bne.n	800571a <protocol_main_loop+0x72>
    protocol_auto_cycle_start();
 80056ea:	f7ff fd4d 	bl	8005188 <protocol_auto_cycle_start>
    protocol_execute_realtime();  // Runtime command check point.
 80056ee:	f7ff ff07 	bl	8005500 <protocol_execute_realtime>
    if (sys.abort) { return; } // Bail to main() program loop to reset system.
 80056f2:	7873      	ldrb	r3, [r6, #1]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d0f4      	beq.n	80056e2 <protocol_main_loop+0x3a>
}
 80056f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    sys.state = STATE_IDLE;
 80056fc:	7033      	strb	r3, [r6, #0]
    if (system_check_safety_door_ajar()) {
 80056fe:	f001 ff09 	bl	8007514 <system_check_safety_door_ajar>
 8005702:	b130      	cbz	r0, 8005712 <protocol_main_loop+0x6a>
      bit_true(sys_rt_exec_state, EXEC_SAFETY_DOOR);
 8005704:	4a31      	ldr	r2, [pc, #196]	; (80057cc <protocol_main_loop+0x124>)
 8005706:	7813      	ldrb	r3, [r2, #0]
 8005708:	f043 0320 	orr.w	r3, r3, #32
 800570c:	7013      	strb	r3, [r2, #0]
      protocol_execute_realtime(); // Enter safety door mode. Should return as IDLE state.
 800570e:	f7ff fef7 	bl	8005500 <protocol_execute_realtime>
    system_execute_startup(line); // Execute startup script.
 8005712:	482d      	ldr	r0, [pc, #180]	; (80057c8 <protocol_main_loop+0x120>)
 8005714:	f001 ff04 	bl	8007520 <system_execute_startup>
 8005718:	e7e0      	b.n	80056dc <protocol_main_loop+0x34>
      if ((c == '\n') || (c == '\r')) { // End of line reached
 800571a:	280a      	cmp	r0, #10
 800571c:	d001      	beq.n	8005722 <protocol_main_loop+0x7a>
 800571e:	280d      	cmp	r0, #13
 8005720:	d12a      	bne.n	8005778 <protocol_main_loop+0xd0>
        protocol_execute_realtime(); // Runtime command check point.
 8005722:	f7ff feed 	bl	8005500 <protocol_execute_realtime>
        if (sys.abort) { return; } // Bail to calling function upon system abort
 8005726:	f896 8001 	ldrb.w	r8, [r6, #1]
 800572a:	f1b8 0f00 	cmp.w	r8, #0
 800572e:	d1e3      	bne.n	80056f8 <protocol_main_loop+0x50>
        if (line_flags & LINE_FLAG_OVERFLOW) {
 8005730:	f015 0501 	ands.w	r5, r5, #1
        line[char_counter] = 0; // Set string termination character.
 8005734:	f807 8004 	strb.w	r8, [r7, r4]
        if (line_flags & LINE_FLAG_OVERFLOW) {
 8005738:	d005      	beq.n	8005746 <protocol_main_loop+0x9e>
          report_status_message(STATUS_OVERFLOW);
 800573a:	200b      	movs	r0, #11
 800573c:	f000 f8a0 	bl	8005880 <report_status_message>
        char_counter = 0;
 8005740:	4644      	mov	r4, r8
        line_flags = 0;
 8005742:	4645      	mov	r5, r8
 8005744:	e7cd      	b.n	80056e2 <protocol_main_loop+0x3a>
        } else if (line[0] == 0) {
 8005746:	783c      	ldrb	r4, [r7, #0]
 8005748:	b91c      	cbnz	r4, 8005752 <protocol_main_loop+0xaa>
          report_status_message(STATUS_OK);
 800574a:	4620      	mov	r0, r4
          report_status_message(gc_execute_line(line));
 800574c:	f000 f898 	bl	8005880 <report_status_message>
 8005750:	e7c7      	b.n	80056e2 <protocol_main_loop+0x3a>
        } else if (line[0] == '$') {
 8005752:	2c24      	cmp	r4, #36	; 0x24
 8005754:	d106      	bne.n	8005764 <protocol_main_loop+0xbc>
          report_status_message(system_execute_line(line));
 8005756:	4638      	mov	r0, r7
 8005758:	f001 ff4a 	bl	80075f0 <system_execute_line>
          report_status_message(STATUS_SYSTEM_GC_LOCK);
 800575c:	f000 f890 	bl	8005880 <report_status_message>
        char_counter = 0;
 8005760:	462c      	mov	r4, r5
 8005762:	e7be      	b.n	80056e2 <protocol_main_loop+0x3a>
        } else if (sys.state & (STATE_ALARM | STATE_JOG)) {
 8005764:	7834      	ldrb	r4, [r6, #0]
 8005766:	f014 0421 	ands.w	r4, r4, #33	; 0x21
 800576a:	d001      	beq.n	8005770 <protocol_main_loop+0xc8>
          report_status_message(STATUS_SYSTEM_GC_LOCK);
 800576c:	2009      	movs	r0, #9
 800576e:	e7f5      	b.n	800575c <protocol_main_loop+0xb4>
          report_status_message(gc_execute_line(line));
 8005770:	4638      	mov	r0, r7
 8005772:	f7fd fa45 	bl	8002c00 <gc_execute_line>
 8005776:	e7e9      	b.n	800574c <protocol_main_loop+0xa4>
        if (line_flags) {
 8005778:	b135      	cbz	r5, 8005788 <protocol_main_loop+0xe0>
          if (c == ')') {
 800577a:	2829      	cmp	r0, #41	; 0x29
 800577c:	d1b1      	bne.n	80056e2 <protocol_main_loop+0x3a>
            if (line_flags & LINE_FLAG_COMMENT_PARENTHESES) { line_flags &= ~(LINE_FLAG_COMMENT_PARENTHESES); }
 800577e:	07ab      	lsls	r3, r5, #30
 8005780:	d5af      	bpl.n	80056e2 <protocol_main_loop+0x3a>
 8005782:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
 8005786:	e7ac      	b.n	80056e2 <protocol_main_loop+0x3a>
          if (c <= ' ') {
 8005788:	2820      	cmp	r0, #32
 800578a:	d9aa      	bls.n	80056e2 <protocol_main_loop+0x3a>
          } else if (c == '/') {
 800578c:	282f      	cmp	r0, #47	; 0x2f
 800578e:	d0a8      	beq.n	80056e2 <protocol_main_loop+0x3a>
          } else if (c == '(') {
 8005790:	2828      	cmp	r0, #40	; 0x28
 8005792:	d00f      	beq.n	80057b4 <protocol_main_loop+0x10c>
          } else if (c == ';') {
 8005794:	283b      	cmp	r0, #59	; 0x3b
 8005796:	d00f      	beq.n	80057b8 <protocol_main_loop+0x110>
          } else if (char_counter >= (LINE_BUFFER_SIZE-1)) {
 8005798:	2c4e      	cmp	r4, #78	; 0x4e
 800579a:	d80f      	bhi.n	80057bc <protocol_main_loop+0x114>
            line[char_counter++] = c-'a'+'A';
 800579c:	4623      	mov	r3, r4
          } else if (c >= 'a' && c <= 'z') { // Upcase lowercase
 800579e:	f1a0 0261 	sub.w	r2, r0, #97	; 0x61
 80057a2:	b2d2      	uxtb	r2, r2
 80057a4:	2a19      	cmp	r2, #25
            line[char_counter++] = c-'a'+'A';
 80057a6:	f104 0401 	add.w	r4, r4, #1
 80057aa:	bf98      	it	ls
 80057ac:	3820      	subls	r0, #32
 80057ae:	b2e4      	uxtb	r4, r4
            line[char_counter++] = c;
 80057b0:	54f8      	strb	r0, [r7, r3]
 80057b2:	e796      	b.n	80056e2 <protocol_main_loop+0x3a>
            line_flags |= LINE_FLAG_COMMENT_PARENTHESES;
 80057b4:	2502      	movs	r5, #2
 80057b6:	e794      	b.n	80056e2 <protocol_main_loop+0x3a>
            line_flags |= LINE_FLAG_COMMENT_SEMICOLON;
 80057b8:	2504      	movs	r5, #4
 80057ba:	e792      	b.n	80056e2 <protocol_main_loop+0x3a>
            line_flags |= LINE_FLAG_OVERFLOW;
 80057bc:	2501      	movs	r5, #1
 80057be:	e790      	b.n	80056e2 <protocol_main_loop+0x3a>
 80057c0:	20002ffc 	.word	0x20002ffc
 80057c4:	20000104 	.word	0x20000104
 80057c8:	20002e92 	.word	0x20002e92
 80057cc:	20000134 	.word	0x20000134

080057d0 <protocol_buffer_synchronize>:
{
 80057d0:	b510      	push	{r4, lr}
  protocol_auto_cycle_start();
 80057d2:	f7ff fcd9 	bl	8005188 <protocol_auto_cycle_start>
    if (sys.abort) { return; } // Check for system abort
 80057d6:	4c06      	ldr	r4, [pc, #24]	; (80057f0 <protocol_buffer_synchronize+0x20>)
    protocol_execute_realtime();   // Check and execute run-time commands
 80057d8:	f7ff fe92 	bl	8005500 <protocol_execute_realtime>
    if (sys.abort) { return; } // Check for system abort
 80057dc:	7863      	ldrb	r3, [r4, #1]
 80057de:	b933      	cbnz	r3, 80057ee <protocol_buffer_synchronize+0x1e>
  } while (plan_get_current_block() || (sys.state == STATE_CYCLE));
 80057e0:	f7ff f932 	bl	8004a48 <plan_get_current_block>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	d1f7      	bne.n	80057d8 <protocol_buffer_synchronize+0x8>
 80057e8:	7823      	ldrb	r3, [r4, #0]
 80057ea:	2b08      	cmp	r3, #8
 80057ec:	d0f4      	beq.n	80057d8 <protocol_buffer_synchronize+0x8>
}
 80057ee:	bd10      	pop	{r4, pc}
 80057f0:	20000104 	.word	0x20000104

080057f4 <report_util_line_feed>:

#include "grbl.h"

// Internal report utilities to reduce flash with repetitive tasks turned into functions.
void report_util_setting_prefix(uint8_t n) { serial_write('$'); print_uint8_base10(n); serial_write('='); }
static void report_util_line_feed() { printPgmString(PSTR("\r\n")); }
 80057f4:	4801      	ldr	r0, [pc, #4]	; (80057fc <report_util_line_feed+0x8>)
 80057f6:	f7ff bba9 	b.w	8004f4c <printString>
 80057fa:	bf00      	nop
 80057fc:	08009bd8 	.word	0x08009bd8

08005800 <report_util_feedback_line_feed>:
static void report_util_feedback_line_feed() { serial_write(']'); report_util_line_feed(); }
 8005800:	b508      	push	{r3, lr}
 8005802:	205d      	movs	r0, #93	; 0x5d
 8005804:	f000 fc65 	bl	80060d2 <serial_write>
 8005808:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800580c:	f7ff bff2 	b.w	80057f4 <report_util_line_feed>

08005810 <report_util_axis_values>:
static void report_util_gcode_modes_G() { printPgmString(PSTR(" G")); }
static void report_util_gcode_modes_M() { printPgmString(PSTR(" M")); }
// static void report_util_comment_line_feed() { serial_write(')'); report_util_line_feed(); }
static void report_util_axis_values(float *axis_value) {
 8005810:	b510      	push	{r4, lr}
 8005812:	4604      	mov	r4, r0
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
    printFloat_CoordValue(axis_value[idx]);
 8005814:	6800      	ldr	r0, [r0, #0]
 8005816:	f7ff fc37 	bl	8005088 <printFloat_CoordValue>
    if (idx < (N_AXIS-1)) { serial_write(','); }
 800581a:	202c      	movs	r0, #44	; 0x2c
 800581c:	f000 fc59 	bl	80060d2 <serial_write>
    printFloat_CoordValue(axis_value[idx]);
 8005820:	6860      	ldr	r0, [r4, #4]
 8005822:	f7ff fc31 	bl	8005088 <printFloat_CoordValue>
    if (idx < (N_AXIS-1)) { serial_write(','); }
 8005826:	202c      	movs	r0, #44	; 0x2c
 8005828:	f000 fc53 	bl	80060d2 <serial_write>
    printFloat_CoordValue(axis_value[idx]);
 800582c:	68a0      	ldr	r0, [r4, #8]
  }
}
 800582e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    printFloat_CoordValue(axis_value[idx]);
 8005832:	f7ff bc29 	b.w	8005088 <printFloat_CoordValue>

08005836 <report_util_setting_prefix>:
void report_util_setting_prefix(uint8_t n) { serial_write('$'); print_uint8_base10(n); serial_write('='); }
 8005836:	b510      	push	{r4, lr}
 8005838:	4604      	mov	r4, r0
 800583a:	2024      	movs	r0, #36	; 0x24
 800583c:	f000 fc49 	bl	80060d2 <serial_write>
 8005840:	4620      	mov	r0, r4
 8005842:	f7ff fb8c 	bl	8004f5e <print_uint8_base10>
 8005846:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800584a:	203d      	movs	r0, #61	; 0x3d
 800584c:	f000 bc41 	b.w	80060d2 <serial_write>

08005850 <report_util_uint8_setting>:
  }
  report_util_comment_line_feed();
}
*/

static void report_util_uint8_setting(uint8_t n, int val) { 
 8005850:	b510      	push	{r4, lr}
 8005852:	460c      	mov	r4, r1
  report_util_setting_prefix(n); 
 8005854:	f7ff ffef 	bl	8005836 <report_util_setting_prefix>
  print_uint8_base10(val); 
 8005858:	b2e0      	uxtb	r0, r4
 800585a:	f7ff fb80 	bl	8004f5e <print_uint8_base10>
  report_util_line_feed(); // report_util_setting_string(n); 
}
 800585e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  report_util_line_feed(); // report_util_setting_string(n); 
 8005862:	f7ff bfc7 	b.w	80057f4 <report_util_line_feed>

08005866 <report_util_float_setting>:
static void report_util_float_setting(uint8_t n, float val, uint8_t n_decimal) { 
 8005866:	b538      	push	{r3, r4, r5, lr}
 8005868:	460c      	mov	r4, r1
 800586a:	4615      	mov	r5, r2
  report_util_setting_prefix(n); 
 800586c:	f7ff ffe3 	bl	8005836 <report_util_setting_prefix>
  printFloat(val,n_decimal);
 8005870:	4629      	mov	r1, r5
 8005872:	4620      	mov	r0, r4
 8005874:	f7ff fb9c 	bl	8004fb0 <printFloat>
  report_util_line_feed(); // report_util_setting_string(n);
}
 8005878:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  report_util_line_feed(); // report_util_setting_string(n);
 800587c:	f7ff bfba 	b.w	80057f4 <report_util_line_feed>

08005880 <report_status_message>:
// 'error:'  to indicate some error event with the line or some critical system error during
// operation. Errors events can originate from the g-code parser, settings module, or asynchronously
// from a critical error, such as a triggered hard limit. Interface should always monitor for these
// responses.
void report_status_message(uint8_t status_code)
{
 8005880:	b510      	push	{r4, lr}
  switch(status_code) {
 8005882:	4604      	mov	r4, r0
 8005884:	b920      	cbnz	r0, 8005890 <report_status_message+0x10>
    default:
      printPgmString(PSTR("error:"));
      print_uint8_base10(status_code);
      report_util_line_feed();
  }
}
 8005886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      printPgmString(PSTR("ok\r\n")); break;
 800588a:	4806      	ldr	r0, [pc, #24]	; (80058a4 <report_status_message+0x24>)
 800588c:	f7ff bb5e 	b.w	8004f4c <printString>
      printPgmString(PSTR("error:"));
 8005890:	4805      	ldr	r0, [pc, #20]	; (80058a8 <report_status_message+0x28>)
 8005892:	f7ff fb5b 	bl	8004f4c <printString>
      print_uint8_base10(status_code);
 8005896:	4620      	mov	r0, r4
 8005898:	f7ff fb61 	bl	8004f5e <print_uint8_base10>
}
 800589c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      report_util_line_feed();
 80058a0:	f7ff bfa8 	b.w	80057f4 <report_util_line_feed>
 80058a4:	08009b09 	.word	0x08009b09
 80058a8:	08009b0e 	.word	0x08009b0e

080058ac <report_alarm_message>:

// Prints alarm messages.
void report_alarm_message(uint8_t alarm_code)
{
 80058ac:	b510      	push	{r4, lr}
 80058ae:	4604      	mov	r4, r0
  printPgmString(PSTR("ALARM:"));
 80058b0:	4806      	ldr	r0, [pc, #24]	; (80058cc <report_alarm_message+0x20>)
 80058b2:	f7ff fb4b 	bl	8004f4c <printString>
  print_uint8_base10(alarm_code);
 80058b6:	4620      	mov	r0, r4
 80058b8:	f7ff fb51 	bl	8004f5e <print_uint8_base10>
  report_util_line_feed();
 80058bc:	f7ff ff9a 	bl	80057f4 <report_util_line_feed>
  delay_ms(500); // Force delay to ensure message clears serial write buffer.
}
 80058c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  delay_ms(500); // Force delay to ensure message clears serial write buffer.
 80058c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80058c8:	f7fe bf34 	b.w	8004734 <delay_ms>
 80058cc:	08009b15 	.word	0x08009b15

080058d0 <report_feedback_message>:
// user feedback for things that are not of the status/alarm message protocol. These are
// messages such as setup warnings, switch toggling, and how to exit alarms.
// NOTE: For interfaces, messages are always placed within brackets. And if silent mode
// is installed, the message number codes are less than zero.
void report_feedback_message(uint8_t message_code)
{
 80058d0:	b510      	push	{r4, lr}
 80058d2:	4604      	mov	r4, r0
  printPgmString(PSTR("[MSG:"));
 80058d4:	4814      	ldr	r0, [pc, #80]	; (8005928 <report_feedback_message+0x58>)
 80058d6:	f7ff fb39 	bl	8004f4c <printString>
  switch(message_code) {
 80058da:	1e60      	subs	r0, r4, #1
 80058dc:	280a      	cmp	r0, #10
 80058de:	d80a      	bhi.n	80058f6 <report_feedback_message+0x26>
 80058e0:	e8df f000 	tbb	[pc, r0]
 80058e4:	110f0d06 	.word	0x110f0d06
 80058e8:	19171513 	.word	0x19171513
 80058ec:	1d1b      	.short	0x1d1b
 80058ee:	1f          	.byte	0x1f
 80058ef:	00          	.byte	0x00
    case MESSAGE_CRITICAL_EVENT:
      printPgmString(PSTR("Reset to continue")); break;
 80058f0:	480e      	ldr	r0, [pc, #56]	; (800592c <report_feedback_message+0x5c>)
    case MESSAGE_RESTORE_DEFAULTS:
      printPgmString(PSTR("Restoring defaults")); break;
    case MESSAGE_SPINDLE_RESTORE:
      printPgmString(PSTR("Restoring spindle")); break;
    case MESSAGE_SLEEP_MODE:
      printPgmString(PSTR("Sleeping")); break;
 80058f2:	f7ff fb2b 	bl	8004f4c <printString>
  }
  report_util_feedback_line_feed();
}
 80058f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  report_util_feedback_line_feed();
 80058fa:	f7ff bf81 	b.w	8005800 <report_util_feedback_line_feed>
      printPgmString(PSTR("'$H'|'$X' to unlock")); break;
 80058fe:	480c      	ldr	r0, [pc, #48]	; (8005930 <report_feedback_message+0x60>)
 8005900:	e7f7      	b.n	80058f2 <report_feedback_message+0x22>
      printPgmString(PSTR("Caution: Unlocked")); break;
 8005902:	480c      	ldr	r0, [pc, #48]	; (8005934 <report_feedback_message+0x64>)
 8005904:	e7f5      	b.n	80058f2 <report_feedback_message+0x22>
      printPgmString(PSTR("Enabled")); break;
 8005906:	480c      	ldr	r0, [pc, #48]	; (8005938 <report_feedback_message+0x68>)
 8005908:	e7f3      	b.n	80058f2 <report_feedback_message+0x22>
      printPgmString(PSTR("Disabled")); break;
 800590a:	480c      	ldr	r0, [pc, #48]	; (800593c <report_feedback_message+0x6c>)
 800590c:	e7f1      	b.n	80058f2 <report_feedback_message+0x22>
      printPgmString(PSTR("Check Door")); break;
 800590e:	480c      	ldr	r0, [pc, #48]	; (8005940 <report_feedback_message+0x70>)
 8005910:	e7ef      	b.n	80058f2 <report_feedback_message+0x22>
      printPgmString(PSTR("Check Limits")); break;
 8005912:	480c      	ldr	r0, [pc, #48]	; (8005944 <report_feedback_message+0x74>)
 8005914:	e7ed      	b.n	80058f2 <report_feedback_message+0x22>
      printPgmString(PSTR("Pgm End")); break;
 8005916:	480c      	ldr	r0, [pc, #48]	; (8005948 <report_feedback_message+0x78>)
 8005918:	e7eb      	b.n	80058f2 <report_feedback_message+0x22>
      printPgmString(PSTR("Restoring defaults")); break;
 800591a:	480c      	ldr	r0, [pc, #48]	; (800594c <report_feedback_message+0x7c>)
 800591c:	e7e9      	b.n	80058f2 <report_feedback_message+0x22>
      printPgmString(PSTR("Restoring spindle")); break;
 800591e:	480c      	ldr	r0, [pc, #48]	; (8005950 <report_feedback_message+0x80>)
 8005920:	e7e7      	b.n	80058f2 <report_feedback_message+0x22>
      printPgmString(PSTR("Sleeping")); break;
 8005922:	480c      	ldr	r0, [pc, #48]	; (8005954 <report_feedback_message+0x84>)
 8005924:	e7e5      	b.n	80058f2 <report_feedback_message+0x22>
 8005926:	bf00      	nop
 8005928:	08009b1c 	.word	0x08009b1c
 800592c:	08009b22 	.word	0x08009b22
 8005930:	08009b34 	.word	0x08009b34
 8005934:	08009b48 	.word	0x08009b48
 8005938:	08009b5a 	.word	0x08009b5a
 800593c:	08009b62 	.word	0x08009b62
 8005940:	08009b6b 	.word	0x08009b6b
 8005944:	08009b76 	.word	0x08009b76
 8005948:	08009b83 	.word	0x08009b83
 800594c:	08009b8b 	.word	0x08009b8b
 8005950:	08009b9e 	.word	0x08009b9e
 8005954:	08009bb0 	.word	0x08009bb0

08005958 <report_init_message>:


// Welcome message
void report_init_message()
{
  printPgmString(PSTR("\r\nGrbl " GRBL_VERSION " ['$' for help]\r\n"));
 8005958:	4801      	ldr	r0, [pc, #4]	; (8005960 <report_init_message+0x8>)
 800595a:	f7ff baf7 	b.w	8004f4c <printString>
 800595e:	bf00      	nop
 8005960:	08009bb9 	.word	0x08009bb9

08005964 <report_grbl_help>:
}

// Grbl help message
void report_grbl_help() {
  printPgmString(PSTR("[HLP:$$ $# $G $I $N $x=val $Nx=line $J=line $SLP $C $X $H ~ ! ? ctrl-x]\r\n"));    
 8005964:	4801      	ldr	r0, [pc, #4]	; (800596c <report_grbl_help+0x8>)
 8005966:	f7ff baf1 	b.w	8004f4c <printString>
 800596a:	bf00      	nop
 800596c:	08009bdb 	.word	0x08009bdb

08005970 <report_grbl_settings>:
}


// Grbl global settings print out.
// NOTE: The numbering scheme here must correlate to storing in settings.c
void report_grbl_settings() {
 8005970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  // Print Grbl settings.
//  report_util_uint8_setting(0,settings.pulse_microseconds);
	report_util_float_setting(0,settings.fpulse_microseconds,N_DECIMAL_SETTINGVALUE);
 8005974:	4c5d      	ldr	r4, [pc, #372]	; (8005aec <report_grbl_settings+0x17c>)
 8005976:	2203      	movs	r2, #3
 8005978:	2000      	movs	r0, #0
 800597a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800597c:	f7ff ff73 	bl	8005866 <report_util_float_setting>
  report_util_uint8_setting(1,settings.stepper_idle_lock_time);
 8005980:	2001      	movs	r0, #1
 8005982:	f894 1036 	ldrb.w	r1, [r4, #54]	; 0x36
 8005986:	f7ff ff63 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(2,settings.step_invert_mask);
 800598a:	2002      	movs	r0, #2
 800598c:	f894 1034 	ldrb.w	r1, [r4, #52]	; 0x34
 8005990:	f7ff ff5e 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(3,settings.dir_invert_mask);
 8005994:	2003      	movs	r0, #3
 8005996:	f894 1035 	ldrb.w	r1, [r4, #53]	; 0x35
 800599a:	f7ff ff59 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(4,bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE));
 800599e:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 80059a2:	2004      	movs	r0, #4
 80059a4:	f3c1 0180 	ubfx	r1, r1, #2, #1
 80059a8:	f7ff ff52 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(5,bit_istrue(settings.flags,BITFLAG_INVERT_LIMIT_PINS));
 80059ac:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 80059b0:	2005      	movs	r0, #5
 80059b2:	f3c1 1180 	ubfx	r1, r1, #6, #1
 80059b6:	f7ff ff4b 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(6,bit_istrue(settings.flags,BITFLAG_INVERT_PROBE_PIN));
 80059ba:	f994 1048 	ldrsb.w	r1, [r4, #72]	; 0x48
 80059be:	2006      	movs	r0, #6
 80059c0:	0fc9      	lsrs	r1, r1, #31
 80059c2:	f7ff ff45 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(10,settings.status_report_mask);
 80059c6:	200a      	movs	r0, #10
 80059c8:	f894 1037 	ldrb.w	r1, [r4, #55]	; 0x37
 80059cc:	f7ff ff40 	bl	8005850 <report_util_uint8_setting>
  report_util_float_setting(11,settings.junction_deviation,N_DECIMAL_SETTINGVALUE);
 80059d0:	2203      	movs	r2, #3
 80059d2:	200b      	movs	r0, #11
 80059d4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80059d6:	f7ff ff46 	bl	8005866 <report_util_float_setting>
  report_util_float_setting(12,settings.arc_tolerance,N_DECIMAL_SETTINGVALUE);
 80059da:	2203      	movs	r2, #3
 80059dc:	200c      	movs	r0, #12
 80059de:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80059e0:	f7ff ff41 	bl	8005866 <report_util_float_setting>
  report_util_uint8_setting(13,bit_istrue(settings.flags,BITFLAG_REPORT_INCHES));
 80059e4:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 80059e8:	200d      	movs	r0, #13
 80059ea:	f001 0101 	and.w	r1, r1, #1
 80059ee:	f7ff ff2f 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(20,bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE));
 80059f2:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 80059f6:	2014      	movs	r0, #20
 80059f8:	f3c1 1140 	ubfx	r1, r1, #5, #1
 80059fc:	f7ff ff28 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(21,bit_istrue(settings.flags,BITFLAG_HARD_LIMIT_ENABLE));
 8005a00:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 8005a04:	2015      	movs	r0, #21
 8005a06:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 8005a0a:	f7ff ff21 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(22,bit_istrue(settings.flags,BITFLAG_HOMING_ENABLE));
 8005a0e:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 8005a12:	2016      	movs	r0, #22
 8005a14:	f3c1 1100 	ubfx	r1, r1, #4, #1
 8005a18:	f7ff ff1a 	bl	8005850 <report_util_uint8_setting>
  report_util_uint8_setting(23,settings.homing_dir_mask);
 8005a1c:	2017      	movs	r0, #23
 8005a1e:	f894 1049 	ldrb.w	r1, [r4, #73]	; 0x49
 8005a22:	f7ff ff15 	bl	8005850 <report_util_uint8_setting>
  report_util_float_setting(24,settings.homing_feed_rate,N_DECIMAL_SETTINGVALUE);
 8005a26:	2203      	movs	r2, #3
 8005a28:	2018      	movs	r0, #24
 8005a2a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005a2c:	f7ff ff1b 	bl	8005866 <report_util_float_setting>
  report_util_float_setting(25,settings.homing_seek_rate,N_DECIMAL_SETTINGVALUE);
 8005a30:	2203      	movs	r2, #3
 8005a32:	2019      	movs	r0, #25
 8005a34:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8005a36:	f7ff ff16 	bl	8005866 <report_util_float_setting>
  report_util_uint8_setting(26,settings.homing_debounce_delay);
 8005a3a:	201a      	movs	r0, #26
 8005a3c:	f8b4 1054 	ldrh.w	r1, [r4, #84]	; 0x54
 8005a40:	f7ff ff06 	bl	8005850 <report_util_uint8_setting>
  report_util_float_setting(27,settings.homing_pulloff,N_DECIMAL_SETTINGVALUE);
 8005a44:	2203      	movs	r2, #3
 8005a46:	201b      	movs	r0, #27
 8005a48:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005a4a:	f7ff ff0c 	bl	8005866 <report_util_float_setting>
  report_util_float_setting(30,settings.rpm_max,N_DECIMAL_RPMVALUE);
 8005a4e:	2200      	movs	r2, #0
 8005a50:	201e      	movs	r0, #30
 8005a52:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005a54:	f7ff ff07 	bl	8005866 <report_util_float_setting>
  report_util_float_setting(31,settings.rpm_min,N_DECIMAL_RPMVALUE);
 8005a58:	2200      	movs	r2, #0
 8005a5a:	201f      	movs	r0, #31
 8005a5c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005a5e:	f7ff ff02 	bl	8005866 <report_util_float_setting>
  #ifdef VARIABLE_SPINDLE
    report_util_uint8_setting(32,bit_istrue(settings.flags,BITFLAG_LASER_MODE));
 8005a62:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 8005a66:	2020      	movs	r0, #32
 8005a68:	f3c1 0140 	ubfx	r1, r1, #1, #1
 8005a6c:	f7ff fef0 	bl	8005850 <report_util_uint8_setting>
  #else
    report_util_uint8_setting(32,0);
  #endif

  #ifdef ENABLE_ANALOG_OUTPUT
    report_util_float_setting(40,settings.analog_max,N_DECIMAL_SETTINGVALUE);
 8005a70:	2203      	movs	r2, #3
 8005a72:	2028      	movs	r0, #40	; 0x28
 8005a74:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005a76:	f7ff fef6 	bl	8005866 <report_util_float_setting>
  #endif

  #ifdef VARIABLE_SPINDLE_ENABLE_PIN
    report_util_uint8_setting(50,settings.spindle_enable_pin_mode);
 8005a7a:	2032      	movs	r0, #50	; 0x32
 8005a7c:	f894 1060 	ldrb.w	r1, [r4, #96]	; 0x60
 8005a80:	f7ff fee6 	bl	8005850 <report_util_uint8_setting>
 8005a84:	2700      	movs	r7, #0



  // Print axis settings
  uint8_t idx, set_idx;
  uint8_t val = AXIS_SETTINGS_START_VAL;
 8005a86:	2564      	movs	r5, #100	; 0x64
  for (set_idx=0; set_idx<AXIS_N_SETTINGS; set_idx++) {
    for (idx=0; idx<N_AXIS; idx++) {
      switch (set_idx) {
        case 0: report_util_float_setting(val+idx,settings.steps_per_mm[idx],N_DECIMAL_SETTINGVALUE); break;
        case 1: report_util_float_setting(val+idx,settings.max_rate[idx],N_DECIMAL_SETTINGVALUE); break;
        case 2: report_util_float_setting(val+idx,settings.eeacceleration[idx]/(60*60),N_DECIMAL_SETTINGVALUE); break;
 8005a88:	f8df a064 	ldr.w	sl, [pc, #100]	; 8005af0 <report_grbl_settings+0x180>
void report_grbl_settings() {
 8005a8c:	462c      	mov	r4, r5
    for (idx=0; idx<N_AXIS; idx++) {
 8005a8e:	f105 0803 	add.w	r8, r5, #3
 8005a92:	4e16      	ldr	r6, [pc, #88]	; (8005aec <report_grbl_settings+0x17c>)
 8005a94:	fa5f f987 	uxtb.w	r9, r7
 8005a98:	fa5f f888 	uxtb.w	r8, r8
      switch (set_idx) {
 8005a9c:	2f02      	cmp	r7, #2
 8005a9e:	d019      	beq.n	8005ad4 <report_grbl_settings+0x164>
 8005aa0:	f1b9 0f03 	cmp.w	r9, #3
 8005aa4:	d01d      	beq.n	8005ae2 <report_grbl_settings+0x172>
        case 0: report_util_float_setting(val+idx,settings.steps_per_mm[idx],N_DECIMAL_SETTINGVALUE); break;
 8005aa6:	2203      	movs	r2, #3
      switch (set_idx) {
 8005aa8:	f1b9 0f01 	cmp.w	r9, #1
        case 0: report_util_float_setting(val+idx,settings.steps_per_mm[idx],N_DECIMAL_SETTINGVALUE); break;
 8005aac:	bf14      	ite	ne
 8005aae:	6831      	ldrne	r1, [r6, #0]
        case 1: report_util_float_setting(val+idx,settings.max_rate[idx],N_DECIMAL_SETTINGVALUE); break;
 8005ab0:	68f1      	ldreq	r1, [r6, #12]
        case 3: report_util_float_setting(val+idx,-settings.max_travel[idx],N_DECIMAL_SETTINGVALUE); break;
 8005ab2:	4620      	mov	r0, r4
    for (idx=0; idx<N_AXIS; idx++) {
 8005ab4:	3401      	adds	r4, #1
 8005ab6:	b2e4      	uxtb	r4, r4
        case 3: report_util_float_setting(val+idx,-settings.max_travel[idx],N_DECIMAL_SETTINGVALUE); break;
 8005ab8:	f7ff fed5 	bl	8005866 <report_util_float_setting>
    for (idx=0; idx<N_AXIS; idx++) {
 8005abc:	4544      	cmp	r4, r8
 8005abe:	f106 0604 	add.w	r6, r6, #4
 8005ac2:	d1eb      	bne.n	8005a9c <report_grbl_settings+0x12c>
      }
    }
    val += AXIS_SETTINGS_INCREMENT;
 8005ac4:	350a      	adds	r5, #10
 8005ac6:	b2ed      	uxtb	r5, r5
  for (set_idx=0; set_idx<AXIS_N_SETTINGS; set_idx++) {
 8005ac8:	2d8c      	cmp	r5, #140	; 0x8c
 8005aca:	f107 0701 	add.w	r7, r7, #1
 8005ace:	d1dd      	bne.n	8005a8c <report_grbl_settings+0x11c>
  }
}
 8005ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        case 2: report_util_float_setting(val+idx,settings.eeacceleration[idx]/(60*60),N_DECIMAL_SETTINGVALUE); break;
 8005ad4:	4651      	mov	r1, sl
 8005ad6:	69b0      	ldr	r0, [r6, #24]
 8005ad8:	f7fb fa00 	bl	8000edc <__aeabi_fdiv>
 8005adc:	2203      	movs	r2, #3
 8005ade:	4601      	mov	r1, r0
 8005ae0:	e7e7      	b.n	8005ab2 <report_grbl_settings+0x142>
        case 3: report_util_float_setting(val+idx,-settings.max_travel[idx],N_DECIMAL_SETTINGVALUE); break;
 8005ae2:	6a71      	ldr	r1, [r6, #36]	; 0x24
 8005ae4:	464a      	mov	r2, r9
 8005ae6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8005aea:	e7e2      	b.n	8005ab2 <report_grbl_settings+0x142>
 8005aec:	20002ffc 	.word	0x20002ffc
 8005af0:	45610000 	.word	0x45610000

08005af4 <report_probe_parameters>:

// Prints current probe parameters. Upon a probe command, these parameters are updated upon a
// successful probe or upon a failed probe with the G38.3 without errors command (if supported).
// These values are retained until Grbl is power-cycled, whereby they will be re-zeroed.
void report_probe_parameters()
{
 8005af4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  // Report in terms of machine position.
  printPgmString(PSTR("[PRB:"));
 8005af6:	480b      	ldr	r0, [pc, #44]	; (8005b24 <report_probe_parameters+0x30>)
 8005af8:	f7ff fa28 	bl	8004f4c <printString>
  float print_position[N_AXIS];
  system_convert_array_steps_to_mpos(print_position,sys_probe_position);
 8005afc:	490a      	ldr	r1, [pc, #40]	; (8005b28 <report_probe_parameters+0x34>)
 8005afe:	a801      	add	r0, sp, #4
 8005b00:	f001 fd40 	bl	8007584 <system_convert_array_steps_to_mpos>
  report_util_axis_values(print_position);
 8005b04:	a801      	add	r0, sp, #4
 8005b06:	f7ff fe83 	bl	8005810 <report_util_axis_values>
  serial_write(':');
 8005b0a:	203a      	movs	r0, #58	; 0x3a
 8005b0c:	f000 fae1 	bl	80060d2 <serial_write>
  print_uint8_base10(sys.probe_succeeded);
 8005b10:	4b06      	ldr	r3, [pc, #24]	; (8005b2c <report_probe_parameters+0x38>)
 8005b12:	7958      	ldrb	r0, [r3, #5]
 8005b14:	f7ff fa23 	bl	8004f5e <print_uint8_base10>
  report_util_feedback_line_feed();
 8005b18:	f7ff fe72 	bl	8005800 <report_util_feedback_line_feed>
}
 8005b1c:	b005      	add	sp, #20
 8005b1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b22:	bf00      	nop
 8005b24:	08009c25 	.word	0x08009c25
 8005b28:	20000124 	.word	0x20000124
 8005b2c:	20000104 	.word	0x20000104

08005b30 <report_ngc_parameters>:


// Prints Grbl NGC parameters (coordinate offsets, probing)
void report_ngc_parameters()
{
 8005b30:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8005b34:	2400      	movs	r4, #0
  for (coord_select = 0; coord_select <= SETTING_INDEX_NCOORD; coord_select++) {
    if (!(settings_read_coord_data(coord_select,coord_data))) {
      report_status_message(STATUS_SETTING_READ_FAIL);
      return;
    }
    printPgmString(PSTR("[G"));
 8005b36:	4e23      	ldr	r6, [pc, #140]	; (8005bc4 <report_ngc_parameters+0x94>)
    switch (coord_select) {
      case 6: printPgmString(PSTR("28")); break;
 8005b38:	4f23      	ldr	r7, [pc, #140]	; (8005bc8 <report_ngc_parameters+0x98>)
      case 7: printPgmString(PSTR("30")); break;
 8005b3a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8005bcc <report_ngc_parameters+0x9c>
 8005b3e:	b2e5      	uxtb	r5, r4
    if (!(settings_read_coord_data(coord_select,coord_data))) {
 8005b40:	4628      	mov	r0, r5
 8005b42:	a901      	add	r1, sp, #4
 8005b44:	f000 fc35 	bl	80063b2 <settings_read_coord_data>
 8005b48:	b950      	cbnz	r0, 8005b60 <report_ngc_parameters+0x30>
      printPgmString(PSTR("error:"));
 8005b4a:	4821      	ldr	r0, [pc, #132]	; (8005bd0 <report_ngc_parameters+0xa0>)
 8005b4c:	f7ff f9fe 	bl	8004f4c <printString>
      print_uint8_base10(status_code);
 8005b50:	2007      	movs	r0, #7
 8005b52:	f7ff fa04 	bl	8004f5e <print_uint8_base10>
      report_util_line_feed();
 8005b56:	f7ff fe4d 	bl	80057f4 <report_util_line_feed>
  report_util_feedback_line_feed();
  printPgmString(PSTR("[TLO:")); // Print tool length offset value
  printFloat_CoordValue(gc_state.tool_length_offset);
  report_util_feedback_line_feed();
  report_probe_parameters(); // Print probe parameters. Not persistent in memory.
}
 8005b5a:	b004      	add	sp, #16
 8005b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    printPgmString(PSTR("[G"));
 8005b60:	4630      	mov	r0, r6
 8005b62:	f7ff f9f3 	bl	8004f4c <printString>
    switch (coord_select) {
 8005b66:	2c06      	cmp	r4, #6
 8005b68:	d007      	beq.n	8005b7a <report_ngc_parameters+0x4a>
 8005b6a:	2d07      	cmp	r5, #7
 8005b6c:	d027      	beq.n	8005bbe <report_ngc_parameters+0x8e>
      default: print_uint8_base10(coord_select+54); break; // G54-G59
 8005b6e:	f105 0036 	add.w	r0, r5, #54	; 0x36
 8005b72:	b2c0      	uxtb	r0, r0
 8005b74:	f7ff f9f3 	bl	8004f5e <print_uint8_base10>
 8005b78:	e002      	b.n	8005b80 <report_ngc_parameters+0x50>
      case 6: printPgmString(PSTR("28")); break;
 8005b7a:	4638      	mov	r0, r7
      case 7: printPgmString(PSTR("30")); break;
 8005b7c:	f7ff f9e6 	bl	8004f4c <printString>
    serial_write(':');
 8005b80:	203a      	movs	r0, #58	; 0x3a
 8005b82:	f000 faa6 	bl	80060d2 <serial_write>
  for (coord_select = 0; coord_select <= SETTING_INDEX_NCOORD; coord_select++) {
 8005b86:	3401      	adds	r4, #1
    report_util_axis_values(coord_data);
 8005b88:	a801      	add	r0, sp, #4
 8005b8a:	f7ff fe41 	bl	8005810 <report_util_axis_values>
    report_util_feedback_line_feed();
 8005b8e:	f7ff fe37 	bl	8005800 <report_util_feedback_line_feed>
  for (coord_select = 0; coord_select <= SETTING_INDEX_NCOORD; coord_select++) {
 8005b92:	2c08      	cmp	r4, #8
 8005b94:	d1d3      	bne.n	8005b3e <report_ngc_parameters+0xe>
  printPgmString(PSTR("[G92:")); // Print G92,G92.1 which are not persistent in memory
 8005b96:	480f      	ldr	r0, [pc, #60]	; (8005bd4 <report_ngc_parameters+0xa4>)
 8005b98:	f7ff f9d8 	bl	8004f4c <printString>
  report_util_axis_values(gc_state.coord_offset);
 8005b9c:	480e      	ldr	r0, [pc, #56]	; (8005bd8 <report_ngc_parameters+0xa8>)
 8005b9e:	f7ff fe37 	bl	8005810 <report_util_axis_values>
  report_util_feedback_line_feed();
 8005ba2:	f7ff fe2d 	bl	8005800 <report_util_feedback_line_feed>
  printPgmString(PSTR("[TLO:")); // Print tool length offset value
 8005ba6:	480d      	ldr	r0, [pc, #52]	; (8005bdc <report_ngc_parameters+0xac>)
 8005ba8:	f7ff f9d0 	bl	8004f4c <printString>
  printFloat_CoordValue(gc_state.tool_length_offset);
 8005bac:	4b0c      	ldr	r3, [pc, #48]	; (8005be0 <report_ngc_parameters+0xb0>)
 8005bae:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8005bb0:	f7ff fa6a 	bl	8005088 <printFloat_CoordValue>
  report_util_feedback_line_feed();
 8005bb4:	f7ff fe24 	bl	8005800 <report_util_feedback_line_feed>
  report_probe_parameters(); // Print probe parameters. Not persistent in memory.
 8005bb8:	f7ff ff9c 	bl	8005af4 <report_probe_parameters>
 8005bbc:	e7cd      	b.n	8005b5a <report_ngc_parameters+0x2a>
      case 7: printPgmString(PSTR("30")); break;
 8005bbe:	4640      	mov	r0, r8
 8005bc0:	e7dc      	b.n	8005b7c <report_ngc_parameters+0x4c>
 8005bc2:	bf00      	nop
 8005bc4:	08009c2b 	.word	0x08009c2b
 8005bc8:	08009c2e 	.word	0x08009c2e
 8005bcc:	08009c31 	.word	0x08009c31
 8005bd0:	08009b0e 	.word	0x08009b0e
 8005bd4:	08009c34 	.word	0x08009c34
 8005bd8:	200005c0 	.word	0x200005c0
 8005bdc:	08009c3a 	.word	0x08009c3a
 8005be0:	20000588 	.word	0x20000588

08005be4 <report_gcode_modes>:


// Print current gcode parser mode state
void report_gcode_modes()
{
 8005be4:	b510      	push	{r4, lr}
  printPgmString(PSTR("[GC:G"));
  if (gc_state.modal.motion >= MOTION_MODE_PROBE_TOWARD) {
 8005be6:	4c45      	ldr	r4, [pc, #276]	; (8005cfc <report_gcode_modes+0x118>)
  printPgmString(PSTR("[GC:G"));
 8005be8:	4845      	ldr	r0, [pc, #276]	; (8005d00 <report_gcode_modes+0x11c>)
 8005bea:	f7ff f9af 	bl	8004f4c <printString>
  if (gc_state.modal.motion >= MOTION_MODE_PROBE_TOWARD) {
 8005bee:	7820      	ldrb	r0, [r4, #0]
 8005bf0:	288b      	cmp	r0, #139	; 0x8b
 8005bf2:	d905      	bls.n	8005c00 <report_gcode_modes+0x1c>
    printPgmString(PSTR("38."));
 8005bf4:	4843      	ldr	r0, [pc, #268]	; (8005d04 <report_gcode_modes+0x120>)
 8005bf6:	f7ff f9a9 	bl	8004f4c <printString>
    print_uint8_base10(gc_state.modal.motion - (MOTION_MODE_PROBE_TOWARD-2));
 8005bfa:	7820      	ldrb	r0, [r4, #0]
 8005bfc:	3076      	adds	r0, #118	; 0x76
 8005bfe:	b2c0      	uxtb	r0, r0
  } else {
    print_uint8_base10(gc_state.modal.motion);
 8005c00:	f7ff f9ad 	bl	8004f5e <print_uint8_base10>
static void report_util_gcode_modes_G() { printPgmString(PSTR(" G")); }
 8005c04:	4840      	ldr	r0, [pc, #256]	; (8005d08 <report_gcode_modes+0x124>)
 8005c06:	f7ff f9a1 	bl	8004f4c <printString>
  }

  report_util_gcode_modes_G();
  print_uint8_base10(gc_state.modal.coord_select+54);
 8005c0a:	79a0      	ldrb	r0, [r4, #6]
 8005c0c:	3036      	adds	r0, #54	; 0x36
 8005c0e:	b2c0      	uxtb	r0, r0
 8005c10:	f7ff f9a5 	bl	8004f5e <print_uint8_base10>
static void report_util_gcode_modes_G() { printPgmString(PSTR(" G")); }
 8005c14:	483c      	ldr	r0, [pc, #240]	; (8005d08 <report_gcode_modes+0x124>)
 8005c16:	f7ff f999 	bl	8004f4c <printString>

  report_util_gcode_modes_G();
  print_uint8_base10(gc_state.modal.plane_select+17);
 8005c1a:	7920      	ldrb	r0, [r4, #4]
 8005c1c:	3011      	adds	r0, #17
 8005c1e:	b2c0      	uxtb	r0, r0
 8005c20:	f7ff f99d 	bl	8004f5e <print_uint8_base10>
static void report_util_gcode_modes_G() { printPgmString(PSTR(" G")); }
 8005c24:	4838      	ldr	r0, [pc, #224]	; (8005d08 <report_gcode_modes+0x124>)
 8005c26:	f7ff f991 	bl	8004f4c <printString>

  report_util_gcode_modes_G();
  print_uint8_base10(21-gc_state.modal.units);
 8005c2a:	78a0      	ldrb	r0, [r4, #2]
 8005c2c:	f1c0 0015 	rsb	r0, r0, #21
 8005c30:	b2c0      	uxtb	r0, r0
 8005c32:	f7ff f994 	bl	8004f5e <print_uint8_base10>
static void report_util_gcode_modes_G() { printPgmString(PSTR(" G")); }
 8005c36:	4834      	ldr	r0, [pc, #208]	; (8005d08 <report_gcode_modes+0x124>)
 8005c38:	f7ff f988 	bl	8004f4c <printString>

  report_util_gcode_modes_G();
  print_uint8_base10(gc_state.modal.distance+90);
 8005c3c:	78e0      	ldrb	r0, [r4, #3]
 8005c3e:	305a      	adds	r0, #90	; 0x5a
 8005c40:	b2c0      	uxtb	r0, r0
 8005c42:	f7ff f98c 	bl	8004f5e <print_uint8_base10>
static void report_util_gcode_modes_G() { printPgmString(PSTR(" G")); }
 8005c46:	4830      	ldr	r0, [pc, #192]	; (8005d08 <report_gcode_modes+0x124>)
 8005c48:	f7ff f980 	bl	8004f4c <printString>

  report_util_gcode_modes_G();
  print_uint8_base10(94-gc_state.modal.feed_rate);
 8005c4c:	7860      	ldrb	r0, [r4, #1]
 8005c4e:	f1c0 005e 	rsb	r0, r0, #94	; 0x5e
 8005c52:	b2c0      	uxtb	r0, r0
 8005c54:	f7ff f983 	bl	8004f5e <print_uint8_base10>

  if (gc_state.modal.program_flow) {
 8005c58:	79e3      	ldrb	r3, [r4, #7]
 8005c5a:	b17b      	cbz	r3, 8005c7c <report_gcode_modes+0x98>
static void report_util_gcode_modes_M() { printPgmString(PSTR(" M")); }
 8005c5c:	482b      	ldr	r0, [pc, #172]	; (8005d0c <report_gcode_modes+0x128>)
 8005c5e:	f7ff f975 	bl	8004f4c <printString>
    report_util_gcode_modes_M();
    switch (gc_state.modal.program_flow) {
 8005c62:	79e0      	ldrb	r0, [r4, #7]
 8005c64:	2803      	cmp	r0, #3
 8005c66:	d006      	beq.n	8005c76 <report_gcode_modes+0x92>
 8005c68:	281e      	cmp	r0, #30
 8005c6a:	d001      	beq.n	8005c70 <report_gcode_modes+0x8c>
 8005c6c:	2802      	cmp	r0, #2
 8005c6e:	d105      	bne.n	8005c7c <report_gcode_modes+0x98>
      case PROGRAM_FLOW_PAUSED : serial_write('0'); break;
      // case PROGRAM_FLOW_OPTIONAL_STOP : serial_write('1'); break; // M1 is ignored and not supported.
      case PROGRAM_FLOW_COMPLETED_M2 : 
      case PROGRAM_FLOW_COMPLETED_M30 : 
        print_uint8_base10(gc_state.modal.program_flow);
 8005c70:	f7ff f975 	bl	8004f5e <print_uint8_base10>
        break;
 8005c74:	e002      	b.n	8005c7c <report_gcode_modes+0x98>
      case PROGRAM_FLOW_PAUSED : serial_write('0'); break;
 8005c76:	2030      	movs	r0, #48	; 0x30
 8005c78:	f000 fa2b 	bl	80060d2 <serial_write>
static void report_util_gcode_modes_M() { printPgmString(PSTR(" M")); }
 8005c7c:	4823      	ldr	r0, [pc, #140]	; (8005d0c <report_gcode_modes+0x128>)
 8005c7e:	f7ff f965 	bl	8004f4c <printString>
    }
  }

  report_util_gcode_modes_M();
  switch (gc_state.modal.spindle) {
 8005c82:	7a63      	ldrb	r3, [r4, #9]
 8005c84:	2b10      	cmp	r3, #16
 8005c86:	d004      	beq.n	8005c92 <report_gcode_modes+0xae>
 8005c88:	2b20      	cmp	r3, #32
 8005c8a:	d02f      	beq.n	8005cec <report_gcode_modes+0x108>
 8005c8c:	b923      	cbnz	r3, 8005c98 <report_gcode_modes+0xb4>
    case SPINDLE_ENABLE_CW : serial_write('3'); break;
    case SPINDLE_ENABLE_CCW : serial_write('4'); break;
    case SPINDLE_DISABLE : serial_write('5'); break;
 8005c8e:	2035      	movs	r0, #53	; 0x35
 8005c90:	e000      	b.n	8005c94 <report_gcode_modes+0xb0>
    case SPINDLE_ENABLE_CW : serial_write('3'); break;
 8005c92:	2033      	movs	r0, #51	; 0x33
    case SPINDLE_DISABLE : serial_write('5'); break;
 8005c94:	f000 fa1d 	bl	80060d2 <serial_write>
  }

  #ifdef ENABLE_M7
    if (gc_state.modal.coolant) { // Note: Multiple coolant states may be active at the same time.
 8005c98:	7a23      	ldrb	r3, [r4, #8]
 8005c9a:	b34b      	cbz	r3, 8005cf0 <report_gcode_modes+0x10c>
      if (gc_state.modal.coolant & PL_COND_FLAG_COOLANT_MIST) { report_util_gcode_modes_M(); serial_write('7'); }
 8005c9c:	061a      	lsls	r2, r3, #24
 8005c9e:	d505      	bpl.n	8005cac <report_gcode_modes+0xc8>
static void report_util_gcode_modes_M() { printPgmString(PSTR(" M")); }
 8005ca0:	481a      	ldr	r0, [pc, #104]	; (8005d0c <report_gcode_modes+0x128>)
 8005ca2:	f7ff f953 	bl	8004f4c <printString>
      if (gc_state.modal.coolant & PL_COND_FLAG_COOLANT_MIST) { report_util_gcode_modes_M(); serial_write('7'); }
 8005ca6:	2037      	movs	r0, #55	; 0x37
 8005ca8:	f000 fa13 	bl	80060d2 <serial_write>
      if (gc_state.modal.coolant & PL_COND_FLAG_COOLANT_FLOOD) { report_util_gcode_modes_M(); serial_write('8'); }
 8005cac:	7a23      	ldrb	r3, [r4, #8]
 8005cae:	065b      	lsls	r3, r3, #25
 8005cb0:	d505      	bpl.n	8005cbe <report_gcode_modes+0xda>
static void report_util_gcode_modes_M() { printPgmString(PSTR(" M")); }
 8005cb2:	4816      	ldr	r0, [pc, #88]	; (8005d0c <report_gcode_modes+0x128>)
 8005cb4:	f7ff f94a 	bl	8004f4c <printString>
      if (gc_state.modal.coolant & PL_COND_FLAG_COOLANT_FLOOD) { report_util_gcode_modes_M(); serial_write('8'); }
 8005cb8:	2038      	movs	r0, #56	; 0x38
    } else { report_util_gcode_modes_M(); serial_write('9'); }
 8005cba:	f000 fa0a 	bl	80060d2 <serial_write>
      report_util_gcode_modes_M();
      print_uint8_base10(56);
    }
  #endif
  
  printPgmString(PSTR(" T"));
 8005cbe:	4814      	ldr	r0, [pc, #80]	; (8005d10 <report_gcode_modes+0x12c>)
 8005cc0:	f7ff f944 	bl	8004f4c <printString>
  print_uint8_base10(gc_state.tool);
 8005cc4:	7e20      	ldrb	r0, [r4, #24]
 8005cc6:	f7ff f94a 	bl	8004f5e <print_uint8_base10>

  printPgmString(PSTR(" F"));
 8005cca:	4812      	ldr	r0, [pc, #72]	; (8005d14 <report_gcode_modes+0x130>)
 8005ccc:	f7ff f93e 	bl	8004f4c <printString>
  printFloat_RateValue(gc_state.feed_rate);
 8005cd0:	6960      	ldr	r0, [r4, #20]
 8005cd2:	f7ff f9f9 	bl	80050c8 <printFloat_RateValue>

  #ifdef VARIABLE_SPINDLE
    printPgmString(PSTR(" S"));
 8005cd6:	4810      	ldr	r0, [pc, #64]	; (8005d18 <report_gcode_modes+0x134>)
 8005cd8:	f7ff f938 	bl	8004f4c <printString>
    printFloat(gc_state.spindle_speed,N_DECIMAL_RPMVALUE);
 8005cdc:	6920      	ldr	r0, [r4, #16]
 8005cde:	2100      	movs	r1, #0
 8005ce0:	f7ff f966 	bl	8004fb0 <printFloat>
  #endif

  report_util_feedback_line_feed();
}
 8005ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  report_util_feedback_line_feed();
 8005ce8:	f7ff bd8a 	b.w	8005800 <report_util_feedback_line_feed>
    case SPINDLE_ENABLE_CCW : serial_write('4'); break;
 8005cec:	2034      	movs	r0, #52	; 0x34
 8005cee:	e7d1      	b.n	8005c94 <report_gcode_modes+0xb0>
static void report_util_gcode_modes_M() { printPgmString(PSTR(" M")); }
 8005cf0:	4806      	ldr	r0, [pc, #24]	; (8005d0c <report_gcode_modes+0x128>)
 8005cf2:	f7ff f92b 	bl	8004f4c <printString>
    } else { report_util_gcode_modes_M(); serial_write('9'); }
 8005cf6:	2039      	movs	r0, #57	; 0x39
 8005cf8:	e7df      	b.n	8005cba <report_gcode_modes+0xd6>
 8005cfa:	bf00      	nop
 8005cfc:	20000588 	.word	0x20000588
 8005d00:	08009c40 	.word	0x08009c40
 8005d04:	08009c46 	.word	0x08009c46
 8005d08:	08009c4a 	.word	0x08009c4a
 8005d0c:	08009c4d 	.word	0x08009c4d
 8005d10:	08009c50 	.word	0x08009c50
 8005d14:	08009c53 	.word	0x08009c53
 8005d18:	08009c56 	.word	0x08009c56

08005d1c <report_startup_line>:

// Prints specified startup line
void report_startup_line(uint8_t n, char *line)
{
 8005d1c:	b538      	push	{r3, r4, r5, lr}
 8005d1e:	4605      	mov	r5, r0
 8005d20:	460c      	mov	r4, r1
  printPgmString(PSTR("$N"));
 8005d22:	4808      	ldr	r0, [pc, #32]	; (8005d44 <report_startup_line+0x28>)
 8005d24:	f7ff f912 	bl	8004f4c <printString>
  print_uint8_base10(n);
 8005d28:	4628      	mov	r0, r5
 8005d2a:	f7ff f918 	bl	8004f5e <print_uint8_base10>
  serial_write('=');
 8005d2e:	203d      	movs	r0, #61	; 0x3d
 8005d30:	f000 f9cf 	bl	80060d2 <serial_write>
  printString(line);
 8005d34:	4620      	mov	r0, r4
 8005d36:	f7ff f909 	bl	8004f4c <printString>
  report_util_line_feed();
}
 8005d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  report_util_line_feed();
 8005d3e:	f7ff bd59 	b.w	80057f4 <report_util_line_feed>
 8005d42:	bf00      	nop
 8005d44:	08009c59 	.word	0x08009c59

08005d48 <report_execute_startup_message>:

void report_execute_startup_message(char *line, uint8_t status_code)
{
 8005d48:	b538      	push	{r3, r4, r5, lr}
 8005d4a:	4605      	mov	r5, r0
 8005d4c:	460c      	mov	r4, r1
  serial_write('>');
 8005d4e:	203e      	movs	r0, #62	; 0x3e
 8005d50:	f000 f9bf 	bl	80060d2 <serial_write>
  printString(line);
 8005d54:	4628      	mov	r0, r5
 8005d56:	f7ff f8f9 	bl	8004f4c <printString>
  serial_write(':');
 8005d5a:	203a      	movs	r0, #58	; 0x3a
 8005d5c:	f000 f9b9 	bl	80060d2 <serial_write>
  report_status_message(status_code);
 8005d60:	4620      	mov	r0, r4
}
 8005d62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  report_status_message(status_code);
 8005d66:	f7ff bd8b 	b.w	8005880 <report_status_message>
	...

08005d6c <report_build_info>:

// Prints build info line
void report_build_info(char *line)
{
 8005d6c:	b510      	push	{r4, lr}
 8005d6e:	4604      	mov	r4, r0
  printPgmString(PSTR("[VER:" GRBL_VERSION "." GRBL_VERSION_BUILD ":"));
 8005d70:	4811      	ldr	r0, [pc, #68]	; (8005db8 <report_build_info+0x4c>)
 8005d72:	f7ff f8eb 	bl	8004f4c <printString>
  printString(line);
 8005d76:	4620      	mov	r0, r4
 8005d78:	f7ff f8e8 	bl	8004f4c <printString>
  report_util_feedback_line_feed();
 8005d7c:	f7ff fd40 	bl	8005800 <report_util_feedback_line_feed>
  printPgmString(PSTR("[OPT:")); // Generate compile-time build option list
 8005d80:	480e      	ldr	r0, [pc, #56]	; (8005dbc <report_build_info+0x50>)
 8005d82:	f7ff f8e3 	bl	8004f4c <printString>
  #ifdef VARIABLE_SPINDLE
    serial_write('V');
 8005d86:	2056      	movs	r0, #86	; 0x56
 8005d88:	f000 f9a3 	bl	80060d2 <serial_write>
  #endif
  #ifdef USE_LINE_NUMBERS
    serial_write('N');
  #endif
  #ifdef ENABLE_M7
    serial_write('M');
 8005d8c:	204d      	movs	r0, #77	; 0x4d
 8005d8e:	f000 f9a0 	bl	80060d2 <serial_write>
  #endif
  #ifdef HOMING_FORCE_SET_ORIGIN
    serial_write('Z');
  #endif
  #ifdef HOMING_SINGLE_AXIS_COMMANDS
    serial_write('H');
 8005d92:	2048      	movs	r0, #72	; 0x48
 8005d94:	f000 f99d 	bl	80060d2 <serial_write>
  #ifndef HOMING_INIT_LOCK
    serial_write('L');
  #endif

  // NOTE: Compiled values, like override increments/max/min values, may be added at some point later.
  serial_write(',');
 8005d98:	202c      	movs	r0, #44	; 0x2c
 8005d9a:	f000 f99a 	bl	80060d2 <serial_write>
  print_uint8_base10(BLOCK_BUFFER_SIZE-1);
 8005d9e:	20c7      	movs	r0, #199	; 0xc7
 8005da0:	f7ff f8dd 	bl	8004f5e <print_uint8_base10>
  serial_write(',');
 8005da4:	202c      	movs	r0, #44	; 0x2c
 8005da6:	f000 f994 	bl	80060d2 <serial_write>
  print_uint8_base10(RX_BUFFER_SIZE);
 8005daa:	20fe      	movs	r0, #254	; 0xfe
 8005dac:	f7ff f8d7 	bl	8004f5e <print_uint8_base10>

  report_util_feedback_line_feed();
}
 8005db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  report_util_feedback_line_feed();
 8005db4:	f7ff bd24 	b.w	8005800 <report_util_feedback_line_feed>
 8005db8:	08009c5c 	.word	0x08009c5c
 8005dbc:	08009c75 	.word	0x08009c75

08005dc0 <report_realtime_status>:
 // and the actual location of the CNC machine. Users may change the following function to their
 // specific needs, but the desired real-time data report must be as short as possible. This is
 // requires as it minimizes the computational overhead and allows grbl to keep running smoothly,
 // especially during g-code programs with fast, short line segments and high frequency reports (5-20Hz).
void report_realtime_status()
{
 8005dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t idx;
  int32_t current_position[N_AXIS]; // Copy current state of the system position variable
  memcpy(current_position,sys_position,sizeof(sys_position));
 8005dc4:	4aa4      	ldr	r2, [pc, #656]	; (8006058 <report_realtime_status+0x298>)
{
 8005dc6:	b08b      	sub	sp, #44	; 0x2c
  memcpy(current_position,sys_position,sizeof(sys_position));
 8005dc8:	ab01      	add	r3, sp, #4
 8005dca:	ca07      	ldmia	r2, {r0, r1, r2}
  float print_position[N_AXIS];
  system_convert_array_steps_to_mpos(print_position,current_position);

  // Report current machine state and sub-states
  serial_write('<');
  switch (sys.state) {
 8005dcc:	4ca3      	ldr	r4, [pc, #652]	; (800605c <report_realtime_status+0x29c>)
  memcpy(current_position,sys_position,sizeof(sys_position));
 8005dce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  system_convert_array_steps_to_mpos(print_position,current_position);
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	a804      	add	r0, sp, #16
 8005dd6:	f001 fbd5 	bl	8007584 <system_convert_array_steps_to_mpos>
  serial_write('<');
 8005dda:	203c      	movs	r0, #60	; 0x3c
 8005ddc:	f000 f979 	bl	80060d2 <serial_write>
  switch (sys.state) {
 8005de0:	7823      	ldrb	r3, [r4, #0]
 8005de2:	2b10      	cmp	r3, #16
 8005de4:	d80c      	bhi.n	8005e00 <report_realtime_status+0x40>
 8005de6:	2b10      	cmp	r3, #16
 8005de8:	d813      	bhi.n	8005e12 <report_realtime_status+0x52>
 8005dea:	e8df f003 	tbb	[pc, r3]
 8005dee:	a990      	.short	0xa990
 8005df0:	12a712ab 	.word	0x12a712ab
 8005df4:	12941212 	.word	0x12941212
 8005df8:	12121212 	.word	0x12121212
 8005dfc:	1212      	.short	0x1212
 8005dfe:	96          	.byte	0x96
 8005dff:	00          	.byte	0x00
 8005e00:	2b40      	cmp	r3, #64	; 0x40
 8005e02:	f000 80a1 	beq.w	8005f48 <report_realtime_status+0x188>
 8005e06:	2b80      	cmp	r3, #128	; 0x80
 8005e08:	f000 80ae 	beq.w	8005f68 <report_realtime_status+0x1a8>
 8005e0c:	2b20      	cmp	r3, #32
 8005e0e:	f000 8093 	beq.w	8005f38 <report_realtime_status+0x178>
      break;
    case STATE_SLEEP: printPgmString(PSTR("Sleep")); break;
  }

  float wco[N_AXIS];
  if (bit_isfalse(settings.status_report_mask,BITFLAG_RT_STATUS_POSITION_TYPE) ||
 8005e12:	f8df a24c 	ldr.w	sl, [pc, #588]	; 8006060 <report_realtime_status+0x2a0>
 8005e16:	f89a 6037 	ldrb.w	r6, [sl, #55]	; 0x37
 8005e1a:	f016 0601 	ands.w	r6, r6, #1
 8005e1e:	f000 80a5 	beq.w	8005f6c <report_realtime_status+0x1ac>
 8005e22:	7b63      	ldrb	r3, [r4, #13]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f000 80a1 	beq.w	8005f6c <report_realtime_status+0x1ac>
    }
  }

  // Report machine position
  if (bit_istrue(settings.status_report_mask,BITFLAG_RT_STATUS_POSITION_TYPE)) {
    printPgmString(PSTR("|MPos:"));
 8005e2a:	488e      	ldr	r0, [pc, #568]	; (8006064 <report_realtime_status+0x2a4>)
  } else {
    printPgmString(PSTR("|WPos:"));
 8005e2c:	f7ff f88e 	bl	8004f4c <printString>
  }
  report_util_axis_values(print_position);
 8005e30:	a804      	add	r0, sp, #16
 8005e32:	f7ff fced 	bl	8005810 <report_util_axis_values>

  // Returns planner and serial read buffer states.
  #ifdef REPORT_FIELD_BUFFER_STATE
    if (bit_istrue(settings.status_report_mask,BITFLAG_RT_STATUS_BUFFER_STATE)) {
 8005e36:	f89a 3037 	ldrb.w	r3, [sl, #55]	; 0x37
 8005e3a:	0798      	lsls	r0, r3, #30
 8005e3c:	d50d      	bpl.n	8005e5a <report_realtime_status+0x9a>
      printPgmString(PSTR("|Bf:"));
 8005e3e:	488a      	ldr	r0, [pc, #552]	; (8006068 <report_realtime_status+0x2a8>)
 8005e40:	f7ff f884 	bl	8004f4c <printString>
      print_uint8_base10(plan_get_block_buffer_available());
 8005e44:	f7ff f862 	bl	8004f0c <plan_get_block_buffer_available>
 8005e48:	f7ff f889 	bl	8004f5e <print_uint8_base10>
      serial_write(',');
 8005e4c:	202c      	movs	r0, #44	; 0x2c
 8005e4e:	f000 f940 	bl	80060d2 <serial_write>
      print_uint8_base10(serial_get_rx_buffer_available());
 8005e52:	f000 f92b 	bl	80060ac <serial_get_rx_buffer_available>
 8005e56:	f7ff f882 	bl	8004f5e <print_uint8_base10>
  #endif

  // Report realtime feed speed
  #ifdef REPORT_FIELD_CURRENT_FEED_SPEED
    #ifdef VARIABLE_SPINDLE
      printPgmString(PSTR("|FS:"));
 8005e5a:	4884      	ldr	r0, [pc, #528]	; (800606c <report_realtime_status+0x2ac>)
 8005e5c:	f7ff f876 	bl	8004f4c <printString>
      printFloat_RateValue(st_get_realtime_rate());
 8005e60:	f001 fb04 	bl	800746c <st_get_realtime_rate>
 8005e64:	f7ff f930 	bl	80050c8 <printFloat_RateValue>
      serial_write(',');
 8005e68:	202c      	movs	r0, #44	; 0x2c
 8005e6a:	f000 f932 	bl	80060d2 <serial_write>
      printFloat(sys.spindle_speed,N_DECIMAL_RPMVALUE);
 8005e6e:	2100      	movs	r1, #0
 8005e70:	6920      	ldr	r0, [r4, #16]
 8005e72:	f7ff f89d 	bl	8004fb0 <printFloat>
      printFloat_RateValue(st_get_realtime_rate());
    #endif      
  #endif

  #ifdef REPORT_FIELD_PIN_STATE
    uint8_t lim_pin_state = limits_get_state();
 8005e76:	f7fd ff63 	bl	8003d40 <limits_get_state>
 8005e7a:	4606      	mov	r6, r0
    uint8_t ctrl_pin_state = system_control_get_state();
 8005e7c:	f001 fb06 	bl	800748c <system_control_get_state>
 8005e80:	4605      	mov	r5, r0
    uint8_t prb_pin_state = probe_get_state();
 8005e82:	f7ff f959 	bl	8005138 <probe_get_state>
    if (lim_pin_state | ctrl_pin_state | prb_pin_state) {
 8005e86:	ea46 0305 	orr.w	r3, r6, r5
 8005e8a:	4303      	orrs	r3, r0
 8005e8c:	b2db      	uxtb	r3, r3
    uint8_t prb_pin_state = probe_get_state();
 8005e8e:	4607      	mov	r7, r0
    if (lim_pin_state | ctrl_pin_state | prb_pin_state) {
 8005e90:	b35b      	cbz	r3, 8005eea <report_realtime_status+0x12a>
      printPgmString(PSTR("|Pn:"));
 8005e92:	4877      	ldr	r0, [pc, #476]	; (8006070 <report_realtime_status+0x2b0>)
 8005e94:	f7ff f85a 	bl	8004f4c <printString>
      if (prb_pin_state) { serial_write('P'); }
 8005e98:	b117      	cbz	r7, 8005ea0 <report_realtime_status+0xe0>
 8005e9a:	2050      	movs	r0, #80	; 0x50
 8005e9c:	f000 f919 	bl	80060d2 <serial_write>
      if (lim_pin_state) {
 8005ea0:	b176      	cbz	r6, 8005ec0 <report_realtime_status+0x100>
        if (bit_istrue(lim_pin_state,bit(X_AXIS))) { serial_write('X'); }
 8005ea2:	07f1      	lsls	r1, r6, #31
 8005ea4:	d502      	bpl.n	8005eac <report_realtime_status+0xec>
 8005ea6:	2058      	movs	r0, #88	; 0x58
 8005ea8:	f000 f913 	bl	80060d2 <serial_write>
        if (bit_istrue(lim_pin_state,bit(Y_AXIS))) { serial_write('Y'); }
 8005eac:	07b2      	lsls	r2, r6, #30
 8005eae:	d502      	bpl.n	8005eb6 <report_realtime_status+0xf6>
 8005eb0:	2059      	movs	r0, #89	; 0x59
 8005eb2:	f000 f90e 	bl	80060d2 <serial_write>
        if (bit_istrue(lim_pin_state,bit(Z_AXIS))) { serial_write('Z'); }
 8005eb6:	0773      	lsls	r3, r6, #29
 8005eb8:	d502      	bpl.n	8005ec0 <report_realtime_status+0x100>
 8005eba:	205a      	movs	r0, #90	; 0x5a
 8005ebc:	f000 f909 	bl	80060d2 <serial_write>
          if (bit_istrue(lim_pin_state, bit(A_AXIS))) { serial_write('A'); }
          if (bit_istrue(lim_pin_state, bit(B_AXIS))) { serial_write('B'); }
          if (bit_istrue(lim_pin_state, bit(C_AXIS))) { serial_write('C'); }
        #endif
      }
      if (ctrl_pin_state) {
 8005ec0:	b19d      	cbz	r5, 8005eea <report_realtime_status+0x12a>
        #ifdef ENABLE_SAFETY_DOOR_INPUT_PIN
          if (bit_istrue(ctrl_pin_state,CONTROL_PIN_INDEX_SAFETY_DOOR)) { serial_write('D'); }
 8005ec2:	07ef      	lsls	r7, r5, #31
 8005ec4:	d502      	bpl.n	8005ecc <report_realtime_status+0x10c>
 8005ec6:	2044      	movs	r0, #68	; 0x44
 8005ec8:	f000 f903 	bl	80060d2 <serial_write>
        #endif
        if (bit_istrue(ctrl_pin_state,CONTROL_PIN_INDEX_RESET)) { serial_write('R'); }
 8005ecc:	07ae      	lsls	r6, r5, #30
 8005ece:	d502      	bpl.n	8005ed6 <report_realtime_status+0x116>
 8005ed0:	2052      	movs	r0, #82	; 0x52
 8005ed2:	f000 f8fe 	bl	80060d2 <serial_write>
        if (bit_istrue(ctrl_pin_state,CONTROL_PIN_INDEX_FEED_HOLD)) { serial_write('H'); }
 8005ed6:	0768      	lsls	r0, r5, #29
 8005ed8:	d502      	bpl.n	8005ee0 <report_realtime_status+0x120>
 8005eda:	2048      	movs	r0, #72	; 0x48
 8005edc:	f000 f8f9 	bl	80060d2 <serial_write>
        if (bit_istrue(ctrl_pin_state,CONTROL_PIN_INDEX_CYCLE_START)) { serial_write('S'); }
 8005ee0:	0729      	lsls	r1, r5, #28
 8005ee2:	d502      	bpl.n	8005eea <report_realtime_status+0x12a>
 8005ee4:	2053      	movs	r0, #83	; 0x53
 8005ee6:	f000 f8f4 	bl	80060d2 <serial_write>
      }
    }
  #endif

  #ifdef REPORT_FIELD_WORK_COORD_OFFSET
    if (sys.report_wco_counter > 0) { sys.report_wco_counter--; }
 8005eea:	7b63      	ldrb	r3, [r4, #13]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d066      	beq.n	8005fbe <report_realtime_status+0x1fe>
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	7363      	strb	r3, [r4, #13]
      report_util_axis_values(wco);
    }
  #endif

  #ifdef REPORT_FIELD_OVERRIDES
    if (sys.report_ovr_counter > 0) { sys.report_ovr_counter--; }
 8005ef4:	7b23      	ldrb	r3, [r4, #12]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d073      	beq.n	8005fe2 <report_realtime_status+0x222>
 8005efa:	3b01      	subs	r3, #1
 8005efc:	7323      	strb	r3, [r4, #12]
        #endif
      }  
    }
  #endif

  serial_write('>');
 8005efe:	203e      	movs	r0, #62	; 0x3e
 8005f00:	f000 f8e7 	bl	80060d2 <serial_write>
  report_util_line_feed();
 8005f04:	f7ff fc76 	bl	80057f4 <report_util_line_feed>
}
 8005f08:	b00b      	add	sp, #44	; 0x2c
 8005f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    case STATE_IDLE: printPgmString(PSTR("Idle")); break;
 8005f0e:	4859      	ldr	r0, [pc, #356]	; (8006074 <report_realtime_status+0x2b4>)
    case STATE_SLEEP: printPgmString(PSTR("Sleep")); break;
 8005f10:	f7ff f81c 	bl	8004f4c <printString>
 8005f14:	e77d      	b.n	8005e12 <report_realtime_status+0x52>
    case STATE_CYCLE: printPgmString(PSTR("Run")); break;
 8005f16:	4858      	ldr	r0, [pc, #352]	; (8006078 <report_realtime_status+0x2b8>)
 8005f18:	e7fa      	b.n	8005f10 <report_realtime_status+0x150>
      if (!(sys.suspend & SUSPEND_JOG_CANCEL))
 8005f1a:	f994 3002 	ldrsb.w	r3, [r4, #2]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f6ff af77 	blt.w	8005e12 <report_realtime_status+0x52>
        printPgmString(PSTR("Hold:"));
 8005f24:	4855      	ldr	r0, [pc, #340]	; (800607c <report_realtime_status+0x2bc>)
 8005f26:	f7ff f811 	bl	8004f4c <printString>
        if (sys.suspend & SUSPEND_HOLD_COMPLETE) { serial_write('0'); } // Ready to resume
 8005f2a:	78a3      	ldrb	r3, [r4, #2]
 8005f2c:	07db      	lsls	r3, r3, #31
 8005f2e:	d517      	bpl.n	8005f60 <report_realtime_status+0x1a0>
 8005f30:	2030      	movs	r0, #48	; 0x30
          serial_write('2'); // Retracting
 8005f32:	f000 f8ce 	bl	80060d2 <serial_write>
 8005f36:	e76c      	b.n	8005e12 <report_realtime_status+0x52>
    case STATE_JOG: printPgmString(PSTR("Jog")); break;
 8005f38:	4851      	ldr	r0, [pc, #324]	; (8006080 <report_realtime_status+0x2c0>)
 8005f3a:	e7e9      	b.n	8005f10 <report_realtime_status+0x150>
    case STATE_HOMING: printPgmString(PSTR("Home")); break;
 8005f3c:	4851      	ldr	r0, [pc, #324]	; (8006084 <report_realtime_status+0x2c4>)
 8005f3e:	e7e7      	b.n	8005f10 <report_realtime_status+0x150>
    case STATE_ALARM: printPgmString(PSTR("Alarm")); break;
 8005f40:	4851      	ldr	r0, [pc, #324]	; (8006088 <report_realtime_status+0x2c8>)
 8005f42:	e7e5      	b.n	8005f10 <report_realtime_status+0x150>
    case STATE_CHECK_MODE: printPgmString(PSTR("Check")); break;
 8005f44:	4851      	ldr	r0, [pc, #324]	; (800608c <report_realtime_status+0x2cc>)
 8005f46:	e7e3      	b.n	8005f10 <report_realtime_status+0x150>
      printPgmString(PSTR("Door:"));
 8005f48:	4851      	ldr	r0, [pc, #324]	; (8006090 <report_realtime_status+0x2d0>)
 8005f4a:	f7fe ffff 	bl	8004f4c <printString>
      if (sys.suspend & SUSPEND_INITIATE_RESTORE) {
 8005f4e:	78a3      	ldrb	r3, [r4, #2]
 8005f50:	071f      	lsls	r7, r3, #28
 8005f52:	d501      	bpl.n	8005f58 <report_realtime_status+0x198>
        serial_write('3'); // Restoring
 8005f54:	2033      	movs	r0, #51	; 0x33
 8005f56:	e7ec      	b.n	8005f32 <report_realtime_status+0x172>
        if (sys.suspend & SUSPEND_RETRACT_COMPLETE) {
 8005f58:	075e      	lsls	r6, r3, #29
 8005f5a:	d503      	bpl.n	8005f64 <report_realtime_status+0x1a4>
          if (sys.suspend & SUSPEND_SAFETY_DOOR_AJAR) {
 8005f5c:	069d      	lsls	r5, r3, #26
 8005f5e:	d5e7      	bpl.n	8005f30 <report_realtime_status+0x170>
        else { serial_write('1'); } // Actively holding
 8005f60:	2031      	movs	r0, #49	; 0x31
 8005f62:	e7e6      	b.n	8005f32 <report_realtime_status+0x172>
          serial_write('2'); // Retracting
 8005f64:	2032      	movs	r0, #50	; 0x32
 8005f66:	e7e4      	b.n	8005f32 <report_realtime_status+0x172>
    case STATE_SLEEP: printPgmString(PSTR("Sleep")); break;
 8005f68:	484a      	ldr	r0, [pc, #296]	; (8006094 <report_realtime_status+0x2d4>)
 8005f6a:	e7d1      	b.n	8005f10 <report_realtime_status+0x150>
      if (idx == TOOL_LENGTH_OFFSET_AXIS) { wco[idx] += gc_state.tool_length_offset; }
 8005f6c:	2700      	movs	r7, #0
 8005f6e:	4d4a      	ldr	r5, [pc, #296]	; (8006098 <report_realtime_status+0x2d8>)
 8005f70:	f10d 091c 	add.w	r9, sp, #28
 8005f74:	f8d5 b044 	ldr.w	fp, [r5, #68]	; 0x44
 8005f78:	f10d 0810 	add.w	r8, sp, #16
 8005f7c:	352c      	adds	r5, #44	; 0x2c
      wco[idx] = gc_state.coord_system[idx]+gc_state.coord_offset[idx];
 8005f7e:	f855 0b04 	ldr.w	r0, [r5], #4
 8005f82:	68a9      	ldr	r1, [r5, #8]
 8005f84:	f7fa fdee 	bl	8000b64 <__addsf3>
      if (idx == TOOL_LENGTH_OFFSET_AXIS) { wco[idx] += gc_state.tool_length_offset; }
 8005f88:	2f02      	cmp	r7, #2
      wco[idx] = gc_state.coord_system[idx]+gc_state.coord_offset[idx];
 8005f8a:	f849 0b04 	str.w	r0, [r9], #4
      if (idx == TOOL_LENGTH_OFFSET_AXIS) { wco[idx] += gc_state.tool_length_offset; }
 8005f8e:	d103      	bne.n	8005f98 <report_realtime_status+0x1d8>
 8005f90:	4659      	mov	r1, fp
 8005f92:	f7fa fde7 	bl	8000b64 <__addsf3>
 8005f96:	9009      	str	r0, [sp, #36]	; 0x24
      if (bit_isfalse(settings.status_report_mask,BITFLAG_RT_STATUS_POSITION_TYPE)) {
 8005f98:	b93e      	cbnz	r6, 8005faa <report_realtime_status+0x1ea>
        print_position[idx] -= wco[idx];
 8005f9a:	f8d8 0000 	ldr.w	r0, [r8]
 8005f9e:	f859 1c04 	ldr.w	r1, [r9, #-4]
 8005fa2:	f7fa fddd 	bl	8000b60 <__aeabi_fsub>
 8005fa6:	f8c8 0000 	str.w	r0, [r8]
    for (idx=0; idx< N_AXIS; idx++) {
 8005faa:	3701      	adds	r7, #1
 8005fac:	2f03      	cmp	r7, #3
 8005fae:	f108 0804 	add.w	r8, r8, #4
 8005fb2:	d1e4      	bne.n	8005f7e <report_realtime_status+0x1be>
  if (bit_istrue(settings.status_report_mask,BITFLAG_RT_STATUS_POSITION_TYPE)) {
 8005fb4:	2e00      	cmp	r6, #0
 8005fb6:	f47f af38 	bne.w	8005e2a <report_realtime_status+0x6a>
    printPgmString(PSTR("|WPos:"));
 8005fba:	4838      	ldr	r0, [pc, #224]	; (800609c <report_realtime_status+0x2dc>)
 8005fbc:	e736      	b.n	8005e2c <report_realtime_status+0x6c>
      if (sys.state & (STATE_HOMING | STATE_CYCLE | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)) {
 8005fbe:	7823      	ldrb	r3, [r4, #0]
      } else { sys.report_wco_counter = (REPORT_WCO_REFRESH_IDLE_COUNT-1); }
 8005fc0:	f013 0f7c 	tst.w	r3, #124	; 0x7c
 8005fc4:	bf14      	ite	ne
 8005fc6:	231d      	movne	r3, #29
 8005fc8:	2309      	moveq	r3, #9
 8005fca:	7363      	strb	r3, [r4, #13]
      if (sys.report_ovr_counter == 0) { sys.report_ovr_counter = 1; } // Set override on next report.
 8005fcc:	7b23      	ldrb	r3, [r4, #12]
 8005fce:	b90b      	cbnz	r3, 8005fd4 <report_realtime_status+0x214>
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	7323      	strb	r3, [r4, #12]
      printPgmString(PSTR("|WCO:"));
 8005fd4:	4832      	ldr	r0, [pc, #200]	; (80060a0 <report_realtime_status+0x2e0>)
 8005fd6:	f7fe ffb9 	bl	8004f4c <printString>
      report_util_axis_values(wco);
 8005fda:	a807      	add	r0, sp, #28
 8005fdc:	f7ff fc18 	bl	8005810 <report_util_axis_values>
 8005fe0:	e788      	b.n	8005ef4 <report_realtime_status+0x134>
      if (sys.state & (STATE_HOMING | STATE_CYCLE | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)) {
 8005fe2:	7823      	ldrb	r3, [r4, #0]
      printPgmString(PSTR("|Ov:"));
 8005fe4:	482f      	ldr	r0, [pc, #188]	; (80060a4 <report_realtime_status+0x2e4>)
      } else { sys.report_ovr_counter = (REPORT_OVR_REFRESH_IDLE_COUNT-1); }
 8005fe6:	f013 0f7c 	tst.w	r3, #124	; 0x7c
 8005fea:	bf14      	ite	ne
 8005fec:	2313      	movne	r3, #19
 8005fee:	2309      	moveq	r3, #9
 8005ff0:	7323      	strb	r3, [r4, #12]
      printPgmString(PSTR("|Ov:"));
 8005ff2:	f7fe ffab 	bl	8004f4c <printString>
      print_uint8_base10(sys.f_override);
 8005ff6:	7a20      	ldrb	r0, [r4, #8]
 8005ff8:	f7fe ffb1 	bl	8004f5e <print_uint8_base10>
      serial_write(',');
 8005ffc:	202c      	movs	r0, #44	; 0x2c
 8005ffe:	f000 f868 	bl	80060d2 <serial_write>
      print_uint8_base10(sys.r_override);
 8006002:	7a60      	ldrb	r0, [r4, #9]
 8006004:	f7fe ffab 	bl	8004f5e <print_uint8_base10>
      serial_write(',');
 8006008:	202c      	movs	r0, #44	; 0x2c
 800600a:	f000 f862 	bl	80060d2 <serial_write>
      print_uint8_base10(sys.spindle_speed_ovr);
 800600e:	7aa0      	ldrb	r0, [r4, #10]
 8006010:	f7fe ffa5 	bl	8004f5e <print_uint8_base10>
      uint8_t sp_state = spindle_get_state();
 8006014:	f000 fb92 	bl	800673c <spindle_get_state>
 8006018:	4605      	mov	r5, r0
      uint8_t cl_state = coolant_get_state();
 800601a:	f7fc fcf1 	bl	8002a00 <coolant_get_state>
      if (sp_state || cl_state) {
 800601e:	ea45 0300 	orr.w	r3, r5, r0
 8006022:	b2db      	uxtb	r3, r3
      uint8_t cl_state = coolant_get_state();
 8006024:	4604      	mov	r4, r0
      if (sp_state || cl_state) {
 8006026:	2b00      	cmp	r3, #0
 8006028:	f43f af69 	beq.w	8005efe <report_realtime_status+0x13e>
        printPgmString(PSTR("|A:"));
 800602c:	481e      	ldr	r0, [pc, #120]	; (80060a8 <report_realtime_status+0x2e8>)
 800602e:	f7fe ff8d 	bl	8004f4c <printString>
        if (sp_state) { // != SPINDLE_STATE_DISABLE
 8006032:	b12d      	cbz	r5, 8006040 <report_realtime_status+0x280>
              if (sp_state == SPINDLE_STATE_CW) { serial_write('S'); } // CW
 8006034:	2d01      	cmp	r5, #1
 8006036:	bf0c      	ite	eq
 8006038:	2053      	moveq	r0, #83	; 0x53
              else { serial_write('C'); } // CCW
 800603a:	2043      	movne	r0, #67	; 0x43
 800603c:	f000 f849 	bl	80060d2 <serial_write>
        if (cl_state & COOLANT_STATE_FLOOD) { serial_write('F'); }
 8006040:	07e2      	lsls	r2, r4, #31
 8006042:	d502      	bpl.n	800604a <report_realtime_status+0x28a>
 8006044:	2046      	movs	r0, #70	; 0x46
 8006046:	f000 f844 	bl	80060d2 <serial_write>
          if (cl_state & COOLANT_STATE_MIST) { serial_write('M'); }
 800604a:	07a3      	lsls	r3, r4, #30
 800604c:	f57f af57 	bpl.w	8005efe <report_realtime_status+0x13e>
 8006050:	204d      	movs	r0, #77	; 0x4d
 8006052:	f000 f83e 	bl	80060d2 <serial_write>
 8006056:	e752      	b.n	8005efe <report_realtime_status+0x13e>
 8006058:	20000118 	.word	0x20000118
 800605c:	20000104 	.word	0x20000104
 8006060:	20002ffc 	.word	0x20002ffc
 8006064:	08009cab 	.word	0x08009cab
 8006068:	08009cb9 	.word	0x08009cb9
 800606c:	08009cbe 	.word	0x08009cbe
 8006070:	08009cc3 	.word	0x08009cc3
 8006074:	08009c7b 	.word	0x08009c7b
 8006078:	08009c80 	.word	0x08009c80
 800607c:	08009c84 	.word	0x08009c84
 8006080:	08009c8a 	.word	0x08009c8a
 8006084:	08009c8e 	.word	0x08009c8e
 8006088:	08009c93 	.word	0x08009c93
 800608c:	08009c99 	.word	0x08009c99
 8006090:	08009c9f 	.word	0x08009c9f
 8006094:	08009ca5 	.word	0x08009ca5
 8006098:	20000588 	.word	0x20000588
 800609c:	08009cb2 	.word	0x08009cb2
 80060a0:	08009cc8 	.word	0x08009cc8
 80060a4:	08009cce 	.word	0x08009cce
 80060a8:	08009cd3 	.word	0x08009cd3

080060ac <serial_get_rx_buffer_available>:


// Returns the number of bytes available in the RX serial buffer.
uint8_t serial_get_rx_buffer_available()
{
  uint8_t rtail = serial_rx_buffer_tail; // Copy to limit multiple calls to volatile
 80060ac:	4b06      	ldr	r3, [pc, #24]	; (80060c8 <serial_get_rx_buffer_available+0x1c>)
 80060ae:	781a      	ldrb	r2, [r3, #0]
  if (serial_rx_buffer_head >= rtail) { return(RX_BUFFER_SIZE - (serial_rx_buffer_head-rtail)); }
 80060b0:	4b06      	ldr	r3, [pc, #24]	; (80060cc <serial_get_rx_buffer_available+0x20>)
  uint8_t rtail = serial_rx_buffer_tail; // Copy to limit multiple calls to volatile
 80060b2:	b2d0      	uxtb	r0, r2
  if (serial_rx_buffer_head >= rtail) { return(RX_BUFFER_SIZE - (serial_rx_buffer_head-rtail)); }
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	4293      	cmp	r3, r2
 80060b8:	bf2c      	ite	cs
 80060ba:	3802      	subcs	r0, #2
  return((rtail-serial_rx_buffer_head-1));
 80060bc:	f100 30ff 	addcc.w	r0, r0, #4294967295
 80060c0:	1ac0      	subs	r0, r0, r3
 80060c2:	b2c0      	uxtb	r0, r0
}
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	20002fe1 	.word	0x20002fe1
 80060cc:	20002fe0 	.word	0x20002fe0

080060d0 <serial_init>:
  // enable rx, tx, and interrupt on complete reception of a byte
  UCSR0B |= (1<<RXEN0 | 1<<TXEN0 | 1<<RXCIE0);

  // defaults to 8-bit, no parity, 1 stop bit
#endif
}
 80060d0:	4770      	bx	lr

080060d2 <serial_write>:

// Writes one byte to the TX serial buffer. Called by main program.
void serial_write(uint8_t data)
{
#ifdef STM32
	uart_sendch(data);
 80060d2:	f001 bccf 	b.w	8007a74 <uart_sendch>
	...

080060d8 <serial_read>:
#endif

// Fetches the first byte in the serial read buffer. Called by main program.
uint8_t serial_read()
{
  uint8_t tail = serial_rx_buffer_tail; // Temporary serial_rx_buffer_tail (to optimize for volatile)
 80060d8:	4a08      	ldr	r2, [pc, #32]	; (80060fc <serial_read+0x24>)
  if (serial_rx_buffer_head == tail) {
 80060da:	4809      	ldr	r0, [pc, #36]	; (8006100 <serial_read+0x28>)
  uint8_t tail = serial_rx_buffer_tail; // Temporary serial_rx_buffer_tail (to optimize for volatile)
 80060dc:	7811      	ldrb	r1, [r2, #0]
  if (serial_rx_buffer_head == tail) {
 80060de:	7800      	ldrb	r0, [r0, #0]
  uint8_t tail = serial_rx_buffer_tail; // Temporary serial_rx_buffer_tail (to optimize for volatile)
 80060e0:	b2cb      	uxtb	r3, r1
  if (serial_rx_buffer_head == tail) {
 80060e2:	4288      	cmp	r0, r1
 80060e4:	d008      	beq.n	80060f8 <serial_read+0x20>
    return SERIAL_NO_DATA;
  } else {
    uint8_t data = serial_rx_buffer[tail];
 80060e6:	4907      	ldr	r1, [pc, #28]	; (8006104 <serial_read+0x2c>)
 80060e8:	5cc8      	ldrb	r0, [r1, r3]

    tail++;
 80060ea:	3301      	adds	r3, #1
 80060ec:	b2db      	uxtb	r3, r3
    if (tail == RX_RING_BUFFER) { tail = 0; }
 80060ee:	2bfe      	cmp	r3, #254	; 0xfe
 80060f0:	bf08      	it	eq
 80060f2:	2300      	moveq	r3, #0
    serial_rx_buffer_tail = tail;
 80060f4:	7013      	strb	r3, [r2, #0]

    return data;
 80060f6:	4770      	bx	lr
    return SERIAL_NO_DATA;
 80060f8:	20ff      	movs	r0, #255	; 0xff
  }
}
 80060fa:	4770      	bx	lr
 80060fc:	20002fe1 	.word	0x20002fe1
 8006100:	20002fe0 	.word	0x20002fe0
 8006104:	20002ee2 	.word	0x20002ee2

08006108 <HandleUartIT>:
void HandleUartIT(uint8_t data)
{
	uint8_t next_head;
  // Pick off realtime command characters directly from the serial stream. These characters are
  // not passed into the main buffer, but these set system state flag bits for realtime execution.
	switch (data) {
 8006108:	283f      	cmp	r0, #63	; 0x3f
{
 800610a:	b410      	push	{r4}
	switch (data) {
 800610c:	d021      	beq.n	8006152 <HandleUartIT+0x4a>
 800610e:	d819      	bhi.n	8006144 <HandleUartIT+0x3c>
 8006110:	2818      	cmp	r0, #24
 8006112:	d01b      	beq.n	800614c <HandleUartIT+0x44>
 8006114:	2821      	cmp	r0, #33	; 0x21
 8006116:	d020      	beq.n	800615a <HandleUartIT+0x52>
    case CMD_RESET:         mc_reset(); break; // Call motion control reset routine.
    case CMD_STATUS_REPORT: system_set_exec_state_flag(EXEC_STATUS_REPORT); break; // Set as true
    case CMD_CYCLE_START:   system_set_exec_state_flag(EXEC_CYCLE_START); break; // Set as true
    case CMD_FEED_HOLD:     system_set_exec_state_flag(EXEC_FEED_HOLD); break; // Set as true
    default :
      if (data > 0x7F) { // Real-time control characters are extended ACSII only.
 8006118:	0602      	lsls	r2, r0, #24
 800611a:	d54c      	bpl.n	80061b6 <HandleUartIT+0xae>
        switch(data) {
 800611c:	3884      	subs	r0, #132	; 0x84
 800611e:	281d      	cmp	r0, #29
 8006120:	d857      	bhi.n	80061d2 <HandleUartIT+0xca>
 8006122:	e8df f000 	tbb	[pc, r0]
 8006126:	1e1c      	.short	0x1e1c
 8006128:	56565656 	.word	0x56565656
 800612c:	56565656 	.word	0x56565656
 8006130:	28245656 	.word	0x28245656
 8006134:	302e2c2a 	.word	0x302e2c2a
 8006138:	36563432 	.word	0x36563432
 800613c:	403e3c3a 	.word	0x403e3c3a
 8006140:	46445642 	.word	0x46445642
	switch (data) {
 8006144:	287e      	cmp	r0, #126	; 0x7e
 8006146:	d1e7      	bne.n	8006118 <HandleUartIT+0x10>
    case CMD_CYCLE_START:   system_set_exec_state_flag(EXEC_CYCLE_START); break; // Set as true
 8006148:	2002      	movs	r0, #2
 800614a:	e003      	b.n	8006154 <HandleUartIT+0x4c>
          serial_rx_buffer[serial_rx_buffer_head] = data;
          serial_rx_buffer_head = next_head;
        }
      }
  }
}
 800614c:	bc10      	pop	{r4}
    case CMD_RESET:         mc_reset(); break; // Call motion control reset routine.
 800614e:	f7fe ba07 	b.w	8004560 <mc_reset>
    case CMD_STATUS_REPORT: system_set_exec_state_flag(EXEC_STATUS_REPORT); break; // Set as true
 8006152:	2001      	movs	r0, #1
}
 8006154:	bc10      	pop	{r4}
    case CMD_CYCLE_START:   system_set_exec_state_flag(EXEC_CYCLE_START); break; // Set as true
 8006156:	f001 ba41 	b.w	80075dc <system_set_exec_state_flag>
    case CMD_FEED_HOLD:     system_set_exec_state_flag(EXEC_FEED_HOLD); break; // Set as true
 800615a:	2008      	movs	r0, #8
 800615c:	e7fa      	b.n	8006154 <HandleUartIT+0x4c>
          case CMD_SAFETY_DOOR:   system_set_exec_state_flag(EXEC_SAFETY_DOOR); break; // Set as true
 800615e:	2020      	movs	r0, #32
 8006160:	e7f8      	b.n	8006154 <HandleUartIT+0x4c>
            if (sys.state & STATE_JOG) { // Block all other states from invoking motion cancel.
 8006162:	4b1d      	ldr	r3, [pc, #116]	; (80061d8 <HandleUartIT+0xd0>)
 8006164:	781b      	ldrb	r3, [r3, #0]
 8006166:	069b      	lsls	r3, r3, #26
 8006168:	d533      	bpl.n	80061d2 <HandleUartIT+0xca>
              system_set_exec_state_flag(EXEC_MOTION_CANCEL);
 800616a:	2040      	movs	r0, #64	; 0x40
 800616c:	e7f2      	b.n	8006154 <HandleUartIT+0x4c>
          case CMD_FEED_OVR_RESET: system_set_exec_motion_override_flag(EXEC_FEED_OVR_RESET); break;
 800616e:	2001      	movs	r0, #1
}
 8006170:	bc10      	pop	{r4}
          case CMD_RAPID_OVR_LOW: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_LOW); break;
 8006172:	f001 bbd7 	b.w	8007924 <system_set_exec_motion_override_flag>
          case CMD_FEED_OVR_COARSE_PLUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_COARSE_PLUS); break;
 8006176:	2002      	movs	r0, #2
 8006178:	e7fa      	b.n	8006170 <HandleUartIT+0x68>
          case CMD_FEED_OVR_COARSE_MINUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_COARSE_MINUS); break;
 800617a:	2004      	movs	r0, #4
 800617c:	e7f8      	b.n	8006170 <HandleUartIT+0x68>
          case CMD_FEED_OVR_FINE_PLUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_FINE_PLUS); break;
 800617e:	2008      	movs	r0, #8
 8006180:	e7f6      	b.n	8006170 <HandleUartIT+0x68>
          case CMD_FEED_OVR_FINE_MINUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_FINE_MINUS); break;
 8006182:	2010      	movs	r0, #16
 8006184:	e7f4      	b.n	8006170 <HandleUartIT+0x68>
          case CMD_RAPID_OVR_RESET: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_RESET); break;
 8006186:	2020      	movs	r0, #32
 8006188:	e7f2      	b.n	8006170 <HandleUartIT+0x68>
          case CMD_RAPID_OVR_MEDIUM: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_MEDIUM); break;
 800618a:	2040      	movs	r0, #64	; 0x40
 800618c:	e7f0      	b.n	8006170 <HandleUartIT+0x68>
          case CMD_RAPID_OVR_LOW: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_LOW); break;
 800618e:	2080      	movs	r0, #128	; 0x80
 8006190:	e7ee      	b.n	8006170 <HandleUartIT+0x68>
          case CMD_SPINDLE_OVR_RESET: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_RESET); break;
 8006192:	2001      	movs	r0, #1
}
 8006194:	bc10      	pop	{r4}
            case CMD_COOLANT_MIST_OVR_TOGGLE: system_set_exec_accessory_override_flag(EXEC_COOLANT_MIST_OVR_TOGGLE); break;
 8006196:	f001 bbcf 	b.w	8007938 <system_set_exec_accessory_override_flag>
          case CMD_SPINDLE_OVR_COARSE_PLUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_COARSE_PLUS); break;
 800619a:	2002      	movs	r0, #2
 800619c:	e7fa      	b.n	8006194 <HandleUartIT+0x8c>
          case CMD_SPINDLE_OVR_COARSE_MINUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_COARSE_MINUS); break;
 800619e:	2004      	movs	r0, #4
 80061a0:	e7f8      	b.n	8006194 <HandleUartIT+0x8c>
          case CMD_SPINDLE_OVR_FINE_PLUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_FINE_PLUS); break;
 80061a2:	2008      	movs	r0, #8
 80061a4:	e7f6      	b.n	8006194 <HandleUartIT+0x8c>
          case CMD_SPINDLE_OVR_FINE_MINUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_FINE_MINUS); break;
 80061a6:	2010      	movs	r0, #16
 80061a8:	e7f4      	b.n	8006194 <HandleUartIT+0x8c>
          case CMD_SPINDLE_OVR_STOP: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_STOP); break;
 80061aa:	2020      	movs	r0, #32
 80061ac:	e7f2      	b.n	8006194 <HandleUartIT+0x8c>
          case CMD_COOLANT_FLOOD_OVR_TOGGLE: system_set_exec_accessory_override_flag(EXEC_COOLANT_FLOOD_OVR_TOGGLE); break;
 80061ae:	2040      	movs	r0, #64	; 0x40
 80061b0:	e7f0      	b.n	8006194 <HandleUartIT+0x8c>
            case CMD_COOLANT_MIST_OVR_TOGGLE: system_set_exec_accessory_override_flag(EXEC_COOLANT_MIST_OVR_TOGGLE); break;
 80061b2:	2080      	movs	r0, #128	; 0x80
 80061b4:	e7ee      	b.n	8006194 <HandleUartIT+0x8c>
        next_head = serial_rx_buffer_head + 1;
 80061b6:	4a09      	ldr	r2, [pc, #36]	; (80061dc <HandleUartIT+0xd4>)
        if (next_head != serial_rx_buffer_tail) {
 80061b8:	4c09      	ldr	r4, [pc, #36]	; (80061e0 <HandleUartIT+0xd8>)
        next_head = serial_rx_buffer_head + 1;
 80061ba:	7811      	ldrb	r1, [r2, #0]
        if (next_head != serial_rx_buffer_tail) {
 80061bc:	7824      	ldrb	r4, [r4, #0]
        next_head = serial_rx_buffer_head + 1;
 80061be:	1c4b      	adds	r3, r1, #1
 80061c0:	b2db      	uxtb	r3, r3
        if (next_head == RX_RING_BUFFER) { next_head = 0; }
 80061c2:	2bfe      	cmp	r3, #254	; 0xfe
 80061c4:	bf08      	it	eq
 80061c6:	2300      	moveq	r3, #0
        if (next_head != serial_rx_buffer_tail) {
 80061c8:	429c      	cmp	r4, r3
          serial_rx_buffer[serial_rx_buffer_head] = data;
 80061ca:	bf1e      	ittt	ne
 80061cc:	4c05      	ldrne	r4, [pc, #20]	; (80061e4 <HandleUartIT+0xdc>)
          serial_rx_buffer_head = next_head;
 80061ce:	7013      	strbne	r3, [r2, #0]
          serial_rx_buffer[serial_rx_buffer_head] = data;
 80061d0:	5460      	strbne	r0, [r4, r1]
}
 80061d2:	bc10      	pop	{r4}
 80061d4:	4770      	bx	lr
 80061d6:	bf00      	nop
 80061d8:	20000104 	.word	0x20000104
 80061dc:	20002fe0 	.word	0x20002fe0
 80061e0:	20002fe1 	.word	0x20002fe1
 80061e4:	20002ee2 	.word	0x20002ee2

080061e8 <serial_reset_read_buffer>:
}
#endif

void serial_reset_read_buffer()
{
  serial_rx_buffer_tail = serial_rx_buffer_head;
 80061e8:	4b02      	ldr	r3, [pc, #8]	; (80061f4 <serial_reset_read_buffer+0xc>)
 80061ea:	781a      	ldrb	r2, [r3, #0]
 80061ec:	4b02      	ldr	r3, [pc, #8]	; (80061f8 <serial_reset_read_buffer+0x10>)
 80061ee:	701a      	strb	r2, [r3, #0]
}
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	20002fe0 	.word	0x20002fe0
 80061f8:	20002fe1 	.word	0x20002fe1

080061fc <settings_store_startup_line>:



// Method to store startup lines into EEPROM
void settings_store_startup_line(uint8_t n, char *line)
{
 80061fc:	b538      	push	{r3, r4, r5, lr}
 80061fe:	4604      	mov	r4, r0
 8006200:	460d      	mov	r5, r1
  #ifdef FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE
    protocol_buffer_synchronize(); // A startup line may contain a motion and be executing. 
 8006202:	f7ff fae5 	bl	80057d0 <protocol_buffer_synchronize>
  #endif
  uint32_t addr = n*(LINE_BUFFER_SIZE+1)+EEPROM_ADDR_STARTUP_BLOCK;
 8006206:	2051      	movs	r0, #81	; 0x51
 8006208:	4360      	muls	r0, r4
  memcpy_to_eeprom_with_checksum(addr,(char*)line, LINE_BUFFER_SIZE);
 800620a:	4629      	mov	r1, r5
}
 800620c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memcpy_to_eeprom_with_checksum(addr,(char*)line, LINE_BUFFER_SIZE);
 8006210:	2250      	movs	r2, #80	; 0x50
 8006212:	f500 7040 	add.w	r0, r0, #768	; 0x300
 8006216:	f7fc bca1 	b.w	8002b5c <memcpy_to_eeprom_with_checksum>

0800621a <settings_store_build_info>:


// Method to store build info into EEPROM
// NOTE: This function can only be called in IDLE state.
void settings_store_build_info(char *line)
{
 800621a:	4601      	mov	r1, r0
  // Build info can only be stored when state is IDLE.
  memcpy_to_eeprom_with_checksum(EEPROM_ADDR_BUILD_INFO,(char*)line, LINE_BUFFER_SIZE);
 800621c:	2250      	movs	r2, #80	; 0x50
 800621e:	f240 30ae 	movw	r0, #942	; 0x3ae
 8006222:	f7fc bc9b 	b.w	8002b5c <memcpy_to_eeprom_with_checksum>

08006226 <settings_write_coord_data>:
}


// Method to store coord data parameters into EEPROM
void settings_write_coord_data(uint8_t coord_select, float *coord_data)
{
 8006226:	b538      	push	{r3, r4, r5, lr}
 8006228:	4604      	mov	r4, r0
 800622a:	460d      	mov	r5, r1
  #ifdef FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE
    protocol_buffer_synchronize();
 800622c:	f7ff fad0 	bl	80057d0 <protocol_buffer_synchronize>
  #endif
  uint32_t addr = coord_select*(sizeof(float)*N_AXIS+1) + EEPROM_ADDR_PARAMETERS;
 8006230:	200d      	movs	r0, #13
 8006232:	4360      	muls	r0, r4
  memcpy_to_eeprom_with_checksum(addr,(char*)coord_data, sizeof(float)*N_AXIS);
 8006234:	4629      	mov	r1, r5
}
 8006236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memcpy_to_eeprom_with_checksum(addr,(char*)coord_data, sizeof(float)*N_AXIS);
 800623a:	220c      	movs	r2, #12
 800623c:	f500 7000 	add.w	r0, r0, #512	; 0x200
 8006240:	f7fc bc8c 	b.w	8002b5c <memcpy_to_eeprom_with_checksum>

08006244 <write_global_settings>:


// Method to store Grbl global settings struct and version number into EEPROM
// NOTE: This function can only be called in IDLE state.
void write_global_settings()
{
 8006244:	b508      	push	{r3, lr}
  eeprom_put_char(0, SETTINGS_VERSION);
 8006246:	210d      	movs	r1, #13
 8006248:	2000      	movs	r0, #0
 800624a:	f7fc fc81 	bl	8002b50 <eeprom_put_char>
  memcpy_to_eeprom_with_checksum(EEPROM_ADDR_GLOBAL, (char*)&settings, sizeof(settings_t));
}
 800624e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memcpy_to_eeprom_with_checksum(EEPROM_ADDR_GLOBAL, (char*)&settings, sizeof(settings_t));
 8006252:	2264      	movs	r2, #100	; 0x64
 8006254:	2001      	movs	r0, #1
 8006256:	4901      	ldr	r1, [pc, #4]	; (800625c <write_global_settings+0x18>)
 8006258:	f7fc bc80 	b.w	8002b5c <memcpy_to_eeprom_with_checksum>
 800625c:	20002ffc 	.word	0x20002ffc

08006260 <settings_restore>:


// Method to restore EEPROM-saved Grbl global settings back to defaults.
void settings_restore(uint8_t restore_flag) {
 8006260:	b530      	push	{r4, r5, lr}
 8006262:	4605      	mov	r5, r0
  if (restore_flag & SETTINGS_RESTORE_DEFAULTS) {
 8006264:	07e8      	lsls	r0, r5, #31
void settings_restore(uint8_t restore_flag) {
 8006266:	b085      	sub	sp, #20
  if (restore_flag & SETTINGS_RESTORE_DEFAULTS) {
 8006268:	d530      	bpl.n	80062cc <settings_restore+0x6c>

    settings.rpm_max = DEFAULT_SPINDLE_RPM_MAX;
    settings.rpm_min = DEFAULT_SPINDLE_RPM_MIN;

    settings.homing_dir_mask = DEFAULT_HOMING_DIR_MASK;
    settings.homing_feed_rate = DEFAULT_HOMING_FEED_RATE;
 800626a:	4b32      	ldr	r3, [pc, #200]	; (8006334 <settings_restore+0xd4>)
 800626c:	4a32      	ldr	r2, [pc, #200]	; (8006338 <settings_restore+0xd8>)
    if (DEFAULT_INVERT_PROBE_PIN) { settings.flags |= BITFLAG_INVERT_PROBE_PIN; }

    settings.steps_per_mm[X_AXIS] = DEFAULT_X_STEPS_PER_MM;
    settings.steps_per_mm[Y_AXIS] = DEFAULT_Y_STEPS_PER_MM;
    settings.steps_per_mm[Z_AXIS] = DEFAULT_Z_STEPS_PER_MM;
    settings.max_rate[X_AXIS] = DEFAULT_X_MAX_RATE;
 800626e:	4933      	ldr	r1, [pc, #204]	; (800633c <settings_restore+0xdc>)
    settings.homing_feed_rate = DEFAULT_HOMING_FEED_RATE;
 8006270:	64da      	str	r2, [r3, #76]	; 0x4c
    settings.homing_seek_rate = DEFAULT_HOMING_SEEK_RATE;
 8006272:	4a33      	ldr	r2, [pc, #204]	; (8006340 <settings_restore+0xe0>)
    settings.max_rate[X_AXIS] = DEFAULT_X_MAX_RATE;
 8006274:	60d9      	str	r1, [r3, #12]
    settings.homing_seek_rate = DEFAULT_HOMING_SEEK_RATE;
 8006276:	651a      	str	r2, [r3, #80]	; 0x50
    settings.homing_debounce_delay = DEFAULT_HOMING_DEBOUNCE_DELAY;
 8006278:	22fa      	movs	r2, #250	; 0xfa
 800627a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    settings.homing_pulloff = DEFAULT_HOMING_PULLOFF;
 800627e:	4a31      	ldr	r2, [pc, #196]	; (8006344 <settings_restore+0xe4>)
    settings.max_rate[Y_AXIS] = DEFAULT_Y_MAX_RATE;
 8006280:	6119      	str	r1, [r3, #16]
    settings.homing_pulloff = DEFAULT_HOMING_PULLOFF;
 8006282:	659a      	str	r2, [r3, #88]	; 0x58
    settings.analog_max = DEFAULT_ANALOG_MAX;
 8006284:	4a30      	ldr	r2, [pc, #192]	; (8006348 <settings_restore+0xe8>)
    settings.max_rate[Z_AXIS] = DEFAULT_Z_MAX_RATE;
 8006286:	6159      	str	r1, [r3, #20]
    settings.analog_max = DEFAULT_ANALOG_MAX;
 8006288:	65da      	str	r2, [r3, #92]	; 0x5c
    settings.spindle_enable_pin_mode = DEFAULT_VARIABLE_SPINDLE_ENABLE_PIN;
 800628a:	2200      	movs	r2, #0
 800628c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    settings.steps_per_mm[X_AXIS] = DEFAULT_X_STEPS_PER_MM;
 8006290:	4a2e      	ldr	r2, [pc, #184]	; (800634c <settings_restore+0xec>)
    settings.eeacceleration[X_AXIS] = DEFAULT_X_ACCELERATION;
 8006292:	492f      	ldr	r1, [pc, #188]	; (8006350 <settings_restore+0xf0>)
    settings.steps_per_mm[X_AXIS] = DEFAULT_X_STEPS_PER_MM;
 8006294:	601a      	str	r2, [r3, #0]
    settings.steps_per_mm[Y_AXIS] = DEFAULT_Y_STEPS_PER_MM;
 8006296:	605a      	str	r2, [r3, #4]
    settings.steps_per_mm[Z_AXIS] = DEFAULT_Z_STEPS_PER_MM;
 8006298:	609a      	str	r2, [r3, #8]
    settings.rpm_max = DEFAULT_SPINDLE_RPM_MAX;
 800629a:	641a      	str	r2, [r3, #64]	; 0x40
    settings.rpm_min = DEFAULT_SPINDLE_RPM_MIN;
 800629c:	2200      	movs	r2, #0
    settings.eeacceleration[X_AXIS] = DEFAULT_X_ACCELERATION;
 800629e:	6199      	str	r1, [r3, #24]
    settings.eeacceleration[Y_AXIS] = DEFAULT_Y_ACCELERATION;
 80062a0:	61d9      	str	r1, [r3, #28]
    settings.eeacceleration[Z_AXIS] = DEFAULT_Z_ACCELERATION;
 80062a2:	6219      	str	r1, [r3, #32]
    settings.max_travel[X_AXIS] = (-DEFAULT_X_MAX_TRAVEL);
 80062a4:	492b      	ldr	r1, [pc, #172]	; (8006354 <settings_restore+0xf4>)
    settings.rpm_min = DEFAULT_SPINDLE_RPM_MIN;
 80062a6:	645a      	str	r2, [r3, #68]	; 0x44
    settings.max_travel[X_AXIS] = (-DEFAULT_X_MAX_TRAVEL);
 80062a8:	6259      	str	r1, [r3, #36]	; 0x24
    settings.max_travel[Y_AXIS] = (-DEFAULT_Y_MAX_TRAVEL);
 80062aa:	6299      	str	r1, [r3, #40]	; 0x28
    settings.max_travel[Z_AXIS] = (-DEFAULT_Z_MAX_TRAVEL);
 80062ac:	62d9      	str	r1, [r3, #44]	; 0x2c
    settings.fpulse_microseconds = DEFAULT_STEP_PULSE_MICROSECONDS;
 80062ae:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    if (DEFAULT_INVERT_PROBE_PIN) { settings.flags |= BITFLAG_INVERT_PROBE_PIN; }
 80062b2:	f44f 7266 	mov.w	r2, #920	; 0x398
    settings.fpulse_microseconds = DEFAULT_STEP_PULSE_MICROSECONDS;
 80062b6:	6319      	str	r1, [r3, #48]	; 0x30
    settings.step_invert_mask = DEFAULT_STEPPING_INVERT_MASK;
 80062b8:	4927      	ldr	r1, [pc, #156]	; (8006358 <settings_restore+0xf8>)
    if (DEFAULT_INVERT_PROBE_PIN) { settings.flags |= BITFLAG_INVERT_PROBE_PIN; }
 80062ba:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    settings.step_invert_mask = DEFAULT_STEPPING_INVERT_MASK;
 80062be:	6359      	str	r1, [r3, #52]	; 0x34
    settings.junction_deviation = DEFAULT_JUNCTION_DEVIATION;
 80062c0:	4926      	ldr	r1, [pc, #152]	; (800635c <settings_restore+0xfc>)
 80062c2:	6399      	str	r1, [r3, #56]	; 0x38
    settings.arc_tolerance = DEFAULT_ARC_TOLERANCE;
 80062c4:	4926      	ldr	r1, [pc, #152]	; (8006360 <settings_restore+0x100>)
 80062c6:	63d9      	str	r1, [r3, #60]	; 0x3c
      settings.max_travel[A_AXIS] = (-DEFAULT_A_MAX_TRAVEL);
      settings.max_travel[B_AXIS] = (-DEFAULT_B_MAX_TRAVEL);
      settings.max_travel[C_AXIS] = (-DEFAULT_C_MAX_TRAVEL);
    #endif

    write_global_settings();
 80062c8:	f7ff ffbc 	bl	8006244 <write_global_settings>
  }

  if (restore_flag & SETTINGS_RESTORE_PARAMETERS) {
 80062cc:	07a9      	lsls	r1, r5, #30
 80062ce:	d50a      	bpl.n	80062e6 <settings_restore+0x86>
    uint8_t idx;
    float coord_data[N_AXIS];
    memset(&coord_data, 0, sizeof(coord_data));
 80062d0:	2400      	movs	r4, #0
 80062d2:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80062d6:	9403      	str	r4, [sp, #12]
    for (idx=0; idx <= SETTING_INDEX_NCOORD; idx++) { settings_write_coord_data(idx, coord_data); }
 80062d8:	b2e0      	uxtb	r0, r4
 80062da:	a901      	add	r1, sp, #4
 80062dc:	3401      	adds	r4, #1
 80062de:	f7ff ffa2 	bl	8006226 <settings_write_coord_data>
 80062e2:	2c08      	cmp	r4, #8
 80062e4:	d1f8      	bne.n	80062d8 <settings_restore+0x78>
  }

  if (restore_flag & SETTINGS_RESTORE_STARTUP_LINES) {
 80062e6:	076a      	lsls	r2, r5, #29
 80062e8:	d513      	bpl.n	8006312 <settings_restore+0xb2>
    #if N_STARTUP_LINE > 0
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK, 0);
 80062ea:	2100      	movs	r1, #0
 80062ec:	f44f 7040 	mov.w	r0, #768	; 0x300
 80062f0:	f7fc fc2e 	bl	8002b50 <eeprom_put_char>
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK+1, 0); // Checksum
 80062f4:	2100      	movs	r1, #0
 80062f6:	f240 3001 	movw	r0, #769	; 0x301
 80062fa:	f7fc fc29 	bl	8002b50 <eeprom_put_char>
    #endif
    #if N_STARTUP_LINE > 1
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK+(LINE_BUFFER_SIZE+1), 0);
 80062fe:	2100      	movs	r1, #0
 8006300:	f240 3051 	movw	r0, #849	; 0x351
 8006304:	f7fc fc24 	bl	8002b50 <eeprom_put_char>
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK+(LINE_BUFFER_SIZE+2), 0); // Checksum
 8006308:	2100      	movs	r1, #0
 800630a:	f240 3052 	movw	r0, #850	; 0x352
 800630e:	f7fc fc1f 	bl	8002b50 <eeprom_put_char>
    #endif
  }

  if (restore_flag & SETTINGS_RESTORE_BUILD_INFO) {
 8006312:	072b      	lsls	r3, r5, #28
 8006314:	d50c      	bpl.n	8006330 <settings_restore+0xd0>
    eeprom_put_char(EEPROM_ADDR_BUILD_INFO , 0);
 8006316:	2100      	movs	r1, #0
 8006318:	f240 30ae 	movw	r0, #942	; 0x3ae
 800631c:	f7fc fc18 	bl	8002b50 <eeprom_put_char>
    eeprom_put_char(EEPROM_ADDR_BUILD_INFO+1 , 0); // Checksum
 8006320:	2100      	movs	r1, #0
 8006322:	f240 30af 	movw	r0, #943	; 0x3af
  }
}
 8006326:	b005      	add	sp, #20
 8006328:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    eeprom_put_char(EEPROM_ADDR_BUILD_INFO+1 , 0); // Checksum
 800632c:	f7fc bc10 	b.w	8002b50 <eeprom_put_char>
}
 8006330:	b005      	add	sp, #20
 8006332:	bd30      	pop	{r4, r5, pc}
 8006334:	20002ffc 	.word	0x20002ffc
 8006338:	42c80000 	.word	0x42c80000
 800633c:	457a0000 	.word	0x457a0000
 8006340:	447a0000 	.word	0x447a0000
 8006344:	40a00000 	.word	0x40a00000
 8006348:	461c4000 	.word	0x461c4000
 800634c:	459c4000 	.word	0x459c4000
 8006350:	49afc800 	.word	0x49afc800
 8006354:	c3160000 	.word	0xc3160000
 8006358:	01010100 	.word	0x01010100
 800635c:	3c23d70a 	.word	0x3c23d70a
 8006360:	3b03126f 	.word	0x3b03126f

08006364 <settings_read_startup_line>:


// Reads startup line from EEPROM. Updated pointed line string data.
uint8_t settings_read_startup_line(uint8_t n, char *line)
{
 8006364:	b570      	push	{r4, r5, r6, lr}
 8006366:	460d      	mov	r5, r1
  uint32_t addr = n*(LINE_BUFFER_SIZE+1)+EEPROM_ADDR_STARTUP_BLOCK;
 8006368:	2151      	movs	r1, #81	; 0x51
 800636a:	4341      	muls	r1, r0
{
 800636c:	4606      	mov	r6, r0
  if (!(memcpy_from_eeprom_with_checksum((char*)line, addr, LINE_BUFFER_SIZE))) {
 800636e:	2250      	movs	r2, #80	; 0x50
 8006370:	4628      	mov	r0, r5
 8006372:	f501 7140 	add.w	r1, r1, #768	; 0x300
 8006376:	f7fc fc0b 	bl	8002b90 <memcpy_from_eeprom_with_checksum>
 800637a:	4604      	mov	r4, r0
 800637c:	b930      	cbnz	r0, 800638c <settings_read_startup_line+0x28>
    // Reset line with default value
    line[0] = 0; // Empty line
 800637e:	7028      	strb	r0, [r5, #0]
    settings_store_startup_line(n, line);
 8006380:	4629      	mov	r1, r5
 8006382:	4630      	mov	r0, r6
 8006384:	f7ff ff3a 	bl	80061fc <settings_store_startup_line>
    return(false);
 8006388:	4620      	mov	r0, r4
  }
  return(true);
}
 800638a:	bd70      	pop	{r4, r5, r6, pc}
  return(true);
 800638c:	2001      	movs	r0, #1
 800638e:	e7fc      	b.n	800638a <settings_read_startup_line+0x26>

08006390 <settings_read_build_info>:


// Reads startup line from EEPROM. Updated pointed line string data.
uint8_t settings_read_build_info(char *line)
{
 8006390:	b538      	push	{r3, r4, r5, lr}
  if (!(memcpy_from_eeprom_with_checksum((char*)line, EEPROM_ADDR_BUILD_INFO, LINE_BUFFER_SIZE))) {
 8006392:	2250      	movs	r2, #80	; 0x50
 8006394:	f240 31ae 	movw	r1, #942	; 0x3ae
{
 8006398:	4605      	mov	r5, r0
  if (!(memcpy_from_eeprom_with_checksum((char*)line, EEPROM_ADDR_BUILD_INFO, LINE_BUFFER_SIZE))) {
 800639a:	f7fc fbf9 	bl	8002b90 <memcpy_from_eeprom_with_checksum>
 800639e:	4604      	mov	r4, r0
 80063a0:	b928      	cbnz	r0, 80063ae <settings_read_build_info+0x1e>
    // Reset line with default value
    line[0] = 0; // Empty line
 80063a2:	7028      	strb	r0, [r5, #0]
    settings_store_build_info(line);
 80063a4:	4628      	mov	r0, r5
 80063a6:	f7ff ff38 	bl	800621a <settings_store_build_info>
    return(false);
 80063aa:	4620      	mov	r0, r4
  }
  return(true);
}
 80063ac:	bd38      	pop	{r3, r4, r5, pc}
  return(true);
 80063ae:	2001      	movs	r0, #1
 80063b0:	e7fc      	b.n	80063ac <settings_read_build_info+0x1c>

080063b2 <settings_read_coord_data>:


// Read selected coordinate data from EEPROM. Updates pointed coord_data value.
uint8_t settings_read_coord_data(uint8_t coord_select, float *coord_data)
{
 80063b2:	b570      	push	{r4, r5, r6, lr}
 80063b4:	460d      	mov	r5, r1
  uint32_t addr = coord_select*(sizeof(float)*N_AXIS+1) + EEPROM_ADDR_PARAMETERS;
 80063b6:	210d      	movs	r1, #13
 80063b8:	4341      	muls	r1, r0
{
 80063ba:	4606      	mov	r6, r0
  if (!(memcpy_from_eeprom_with_checksum((char*)coord_data, addr, sizeof(float)*N_AXIS))) {
 80063bc:	220c      	movs	r2, #12
 80063be:	4628      	mov	r0, r5
 80063c0:	f501 7100 	add.w	r1, r1, #512	; 0x200
 80063c4:	f7fc fbe4 	bl	8002b90 <memcpy_from_eeprom_with_checksum>
 80063c8:	4604      	mov	r4, r0
 80063ca:	b948      	cbnz	r0, 80063e0 <settings_read_coord_data+0x2e>
    // Reset with default zero vector
    //clear_vector_float(coord_data);
		coord_data[X_AXIS] = 0.0f;
 80063cc:	2300      	movs	r3, #0
    #if ( defined(STM32F1_6) || defined(STM32F4_6) )
      coord_data[A_AXIS] = 0.0f;
      coord_data[B_AXIS] = 0.0f;
      coord_data[C_AXIS] = 0.0f;
    #endif
    settings_write_coord_data(coord_select,coord_data);
 80063ce:	4630      	mov	r0, r6
 80063d0:	4629      	mov	r1, r5
		coord_data[X_AXIS] = 0.0f;
 80063d2:	602b      	str	r3, [r5, #0]
		coord_data[Y_AXIS] = 0.0f;
 80063d4:	606b      	str	r3, [r5, #4]
		coord_data[Z_AXIS] = 0.0f;
 80063d6:	60ab      	str	r3, [r5, #8]
    settings_write_coord_data(coord_select,coord_data);
 80063d8:	f7ff ff25 	bl	8006226 <settings_write_coord_data>
    return(false);
 80063dc:	4620      	mov	r0, r4
  }
  return(true);
}
 80063de:	bd70      	pop	{r4, r5, r6, pc}
  return(true);
 80063e0:	2001      	movs	r0, #1
 80063e2:	e7fc      	b.n	80063de <settings_read_coord_data+0x2c>

080063e4 <read_global_settings>:


// Reads Grbl global settings struct from EEPROM.
uint8_t read_global_settings() {
  // Check version-byte of eeprom
  uint8_t version = eeprom_get_char(0);
 80063e4:	2000      	movs	r0, #0
uint8_t read_global_settings() {
 80063e6:	b508      	push	{r3, lr}
  uint8_t version = eeprom_get_char(0);
 80063e8:	f7fc fbac 	bl	8002b44 <eeprom_get_char>
  if (version == SETTINGS_VERSION) {
 80063ec:	280d      	cmp	r0, #13
 80063ee:	d108      	bne.n	8006402 <read_global_settings+0x1e>
    // Read settings-record and check checksum
    if (!(memcpy_from_eeprom_with_checksum((char*)&settings, EEPROM_ADDR_GLOBAL, sizeof(settings_t)))) {
 80063f0:	2264      	movs	r2, #100	; 0x64
 80063f2:	2101      	movs	r1, #1
 80063f4:	4804      	ldr	r0, [pc, #16]	; (8006408 <read_global_settings+0x24>)
 80063f6:	f7fc fbcb 	bl	8002b90 <memcpy_from_eeprom_with_checksum>
      return(false);
 80063fa:	3800      	subs	r0, #0
 80063fc:	bf18      	it	ne
 80063fe:	2001      	movne	r0, #1
    }
  } else {
    return(false);
  }
  return(true);
}
 8006400:	bd08      	pop	{r3, pc}
    return(false);
 8006402:	2000      	movs	r0, #0
 8006404:	e7fc      	b.n	8006400 <read_global_settings+0x1c>
 8006406:	bf00      	nop
 8006408:	20002ffc 	.word	0x20002ffc

0800640c <settings_store_global_setting>:


// A helper method to set settings from command line
uint8_t settings_store_global_setting(uint8_t parameter, float value) {
 800640c:	b570      	push	{r4, r5, r6, lr}
 800640e:	460d      	mov	r5, r1
 8006410:	4604      	mov	r4, r0
  if (value < 0.0) { return(STATUS_NEGATIVE_VALUE); }
 8006412:	2100      	movs	r1, #0
 8006414:	4628      	mov	r0, r5
 8006416:	f7fa fe4b 	bl	80010b0 <__aeabi_fcmplt>
 800641a:	2800      	cmp	r0, #0
 800641c:	f040 80fe 	bne.w	800661c <settings_store_global_setting+0x210>
  if (parameter >= AXIS_SETTINGS_START_VAL) {
 8006420:	2c63      	cmp	r4, #99	; 0x63
 8006422:	d92f      	bls.n	8006484 <settings_store_global_setting+0x78>
    // Store axis configuration. Axis numbering sequence set by AXIS_SETTING defines.
    // NOTE: Ensure the setting index corresponds to the report.c settings printout.
    parameter -= AXIS_SETTINGS_START_VAL;
 8006424:	f1a4 0364 	sub.w	r3, r4, #100	; 0x64
        break; // Exit while-loop after setting has been configured and proceed to the EEPROM write call.
      } else {
        set_idx++;
        // If axis index greater than N_AXIS or setting index greater than number of axis settings, error out.
        if ((parameter < AXIS_SETTINGS_INCREMENT) || (set_idx == AXIS_N_SETTINGS)) { return(STATUS_INVALID_STATEMENT); }
        parameter -= AXIS_SETTINGS_INCREMENT;
 8006428:	b2db      	uxtb	r3, r3
      if (parameter < N_AXIS) {
 800642a:	2b02      	cmp	r3, #2
 800642c:	b2c2      	uxtb	r2, r0
 800642e:	d820      	bhi.n	8006472 <settings_store_global_setting+0x66>
        switch (set_idx) {
 8006430:	2a02      	cmp	r2, #2
 8006432:	4e7e      	ldr	r6, [pc, #504]	; (800662c <settings_store_global_setting+0x220>)
 8006434:	d00c      	beq.n	8006450 <settings_store_global_setting+0x44>
 8006436:	2a03      	cmp	r2, #3
 8006438:	d015      	beq.n	8006466 <settings_store_global_setting+0x5a>
 800643a:	2a01      	cmp	r2, #1
            settings.max_rate[parameter] = value;
 800643c:	bf0a      	itet	eq
 800643e:	eb06 0383 	addeq.w	r3, r6, r3, lsl #2
            settings.steps_per_mm[parameter] = value;
 8006442:	f846 5023 	strne.w	r5, [r6, r3, lsl #2]
            settings.max_rate[parameter] = value;
 8006446:	60dd      	streq	r5, [r3, #12]

      default:
        return(STATUS_INVALID_STATEMENT);
    }
  }
  write_global_settings();
 8006448:	f7ff fefc 	bl	8006244 <write_global_settings>
  return(STATUS_OK);
 800644c:	2000      	movs	r0, #0
}
 800644e:	bd70      	pop	{r4, r5, r6, pc}
          case 2: settings.eeacceleration[parameter] = value*60*60; break; // Convert to mm/min^2 for grbl internal use.
 8006450:	4977      	ldr	r1, [pc, #476]	; (8006630 <settings_store_global_setting+0x224>)
 8006452:	4628      	mov	r0, r5
 8006454:	1d9c      	adds	r4, r3, #6
 8006456:	f7fa fc8d 	bl	8000d74 <__aeabi_fmul>
 800645a:	4975      	ldr	r1, [pc, #468]	; (8006630 <settings_store_global_setting+0x224>)
 800645c:	f7fa fc8a 	bl	8000d74 <__aeabi_fmul>
 8006460:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
 8006464:	e7f0      	b.n	8006448 <settings_store_global_setting+0x3c>
          case 3: settings.max_travel[parameter] = -value; break;  // Store as negative for grbl internal use.
 8006466:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800646a:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800646e:	625d      	str	r5, [r3, #36]	; 0x24
 8006470:	e7ea      	b.n	8006448 <settings_store_global_setting+0x3c>
        if ((parameter < AXIS_SETTINGS_INCREMENT) || (set_idx == AXIS_N_SETTINGS)) { return(STATUS_INVALID_STATEMENT); }
 8006472:	2b09      	cmp	r3, #9
 8006474:	f240 80d4 	bls.w	8006620 <settings_store_global_setting+0x214>
 8006478:	3001      	adds	r0, #1
 800647a:	2804      	cmp	r0, #4
 800647c:	f000 80d0 	beq.w	8006620 <settings_store_global_setting+0x214>
        parameter -= AXIS_SETTINGS_INCREMENT;
 8006480:	3b0a      	subs	r3, #10
 8006482:	e7d1      	b.n	8006428 <settings_store_global_setting+0x1c>
    uint8_t int_value = trunc(value);
 8006484:	4628      	mov	r0, r5
 8006486:	f7f9 ffc7 	bl	8000418 <__aeabi_f2d>
 800648a:	f002 f9cf 	bl	800882c <trunc>
 800648e:	f7fa faf3 	bl	8000a78 <__aeabi_d2uiz>
 8006492:	b2c0      	uxtb	r0, r0
    switch(parameter) {
 8006494:	2c32      	cmp	r4, #50	; 0x32
 8006496:	f200 80c3 	bhi.w	8006620 <settings_store_global_setting+0x214>
 800649a:	e8df f004 	tbb	[pc, r4]
 800649e:	241a      	.short	0x241a
 80064a0:	3e322e28 	.word	0x3e322e28
 80064a4:	c1c1c148 	.word	0xc1c1c148
 80064a8:	615e5b57 	.word	0x615e5b57
 80064ac:	c1c1c1c1 	.word	0xc1c1c1c1
 80064b0:	7b6fc1c1 	.word	0x7b6fc1c1
 80064b4:	9a979389 	.word	0x9a979389
 80064b8:	c1c1a19d 	.word	0xc1c1a19d
 80064bc:	c1aca9a4 	.word	0xc1aca9a4
 80064c0:	c1c1c1c1 	.word	0xc1c1c1c1
 80064c4:	c1b6c1c1 	.word	0xc1b6c1c1
 80064c8:	c1c1c1c1 	.word	0xc1c1c1c1
 80064cc:	c1c1c1c1 	.word	0xc1c1c1c1
 80064d0:	bb          	.byte	0xbb
 80064d1:	00          	.byte	0x00
        if (value < STATUS_SETTING_STEP_PULSE_MIN_LIMIT) { return(STATUS_SETTING_STEP_PULSE_MIN); }
 80064d2:	4628      	mov	r0, r5
 80064d4:	4957      	ldr	r1, [pc, #348]	; (8006634 <settings_store_global_setting+0x228>)
 80064d6:	f7fa fdeb 	bl	80010b0 <__aeabi_fcmplt>
 80064da:	2800      	cmp	r0, #0
 80064dc:	f040 80a2 	bne.w	8006624 <settings_store_global_setting+0x218>
        settings.fpulse_microseconds = value; break;
 80064e0:	4b52      	ldr	r3, [pc, #328]	; (800662c <settings_store_global_setting+0x220>)
 80064e2:	631d      	str	r5, [r3, #48]	; 0x30
 80064e4:	e7b0      	b.n	8006448 <settings_store_global_setting+0x3c>
      case 1: settings.stepper_idle_lock_time = int_value; break;
 80064e6:	4b51      	ldr	r3, [pc, #324]	; (800662c <settings_store_global_setting+0x220>)
 80064e8:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
 80064ec:	e7ac      	b.n	8006448 <settings_store_global_setting+0x3c>
        settings.step_invert_mask = int_value;
 80064ee:	4b4f      	ldr	r3, [pc, #316]	; (800662c <settings_store_global_setting+0x220>)
 80064f0:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34
        st_generate_step_dir_invert_masks(); // Regenerate step and direction port invert masks.
 80064f4:	f000 fb50 	bl	8006b98 <st_generate_step_dir_invert_masks>
        break;
 80064f8:	e7a6      	b.n	8006448 <settings_store_global_setting+0x3c>
        settings.dir_invert_mask = int_value;
 80064fa:	4b4c      	ldr	r3, [pc, #304]	; (800662c <settings_store_global_setting+0x220>)
 80064fc:	f883 0035 	strb.w	r0, [r3, #53]	; 0x35
 8006500:	e7f8      	b.n	80064f4 <settings_store_global_setting+0xe8>
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 8006502:	4a4a      	ldr	r2, [pc, #296]	; (800662c <settings_store_global_setting+0x220>)
 8006504:	f892 3048 	ldrb.w	r3, [r2, #72]	; 0x48
 8006508:	b120      	cbz	r0, 8006514 <settings_store_global_setting+0x108>
 800650a:	f043 0304 	orr.w	r3, r3, #4
        if (int_value) { settings.flags |= BITFLAG_INVERT_LIMIT_PINS; }
 800650e:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
 8006512:	e799      	b.n	8006448 <settings_store_global_setting+0x3c>
        else { settings.flags &= ~BITFLAG_INVERT_ST_ENABLE; }
 8006514:	f023 0304 	bic.w	r3, r3, #4
 8006518:	e7f9      	b.n	800650e <settings_store_global_setting+0x102>
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 800651a:	4a44      	ldr	r2, [pc, #272]	; (800662c <settings_store_global_setting+0x220>)
 800651c:	f892 3048 	ldrb.w	r3, [r2, #72]	; 0x48
        if (int_value) { settings.flags |= BITFLAG_INVERT_LIMIT_PINS; }
 8006520:	b110      	cbz	r0, 8006528 <settings_store_global_setting+0x11c>
 8006522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006526:	e7f2      	b.n	800650e <settings_store_global_setting+0x102>
        else { settings.flags &= ~BITFLAG_INVERT_LIMIT_PINS; }
 8006528:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800652c:	e7ef      	b.n	800650e <settings_store_global_setting+0x102>
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 800652e:	4a3f      	ldr	r2, [pc, #252]	; (800662c <settings_store_global_setting+0x220>)
 8006530:	f892 3048 	ldrb.w	r3, [r2, #72]	; 0x48
        if (int_value) { settings.flags |= BITFLAG_INVERT_PROBE_PIN; }
 8006534:	b138      	cbz	r0, 8006546 <settings_store_global_setting+0x13a>
 8006536:	f043 0380 	orr.w	r3, r3, #128	; 0x80
        probe_configure_invert_mask(false);
 800653a:	2000      	movs	r0, #0
 800653c:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
 8006540:	f7fe fde0 	bl	8005104 <probe_configure_invert_mask>
        break;
 8006544:	e780      	b.n	8006448 <settings_store_global_setting+0x3c>
        else { settings.flags &= ~BITFLAG_INVERT_PROBE_PIN; }
 8006546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800654a:	e7f6      	b.n	800653a <settings_store_global_setting+0x12e>
      case 10: settings.status_report_mask = int_value; break;
 800654c:	4b37      	ldr	r3, [pc, #220]	; (800662c <settings_store_global_setting+0x220>)
 800654e:	f883 0037 	strb.w	r0, [r3, #55]	; 0x37
 8006552:	e779      	b.n	8006448 <settings_store_global_setting+0x3c>
      case 11: settings.junction_deviation = value; break;
 8006554:	4b35      	ldr	r3, [pc, #212]	; (800662c <settings_store_global_setting+0x220>)
 8006556:	639d      	str	r5, [r3, #56]	; 0x38
 8006558:	e776      	b.n	8006448 <settings_store_global_setting+0x3c>
      case 12: settings.arc_tolerance = value; break;
 800655a:	4b34      	ldr	r3, [pc, #208]	; (800662c <settings_store_global_setting+0x220>)
 800655c:	63dd      	str	r5, [r3, #60]	; 0x3c
 800655e:	e773      	b.n	8006448 <settings_store_global_setting+0x3c>
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 8006560:	4a32      	ldr	r2, [pc, #200]	; (800662c <settings_store_global_setting+0x220>)
 8006562:	f892 3048 	ldrb.w	r3, [r2, #72]	; 0x48
        if (int_value) { settings.flags |= BITFLAG_REPORT_INCHES; }
 8006566:	b130      	cbz	r0, 8006576 <settings_store_global_setting+0x16a>
 8006568:	f043 0301 	orr.w	r3, r3, #1
 800656c:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
        system_flag_wco_change(); // Make sure WCO is immediately updated.
 8006570:	f000 fff0 	bl	8007554 <system_flag_wco_change>
        break;
 8006574:	e768      	b.n	8006448 <settings_store_global_setting+0x3c>
        else { settings.flags &= ~BITFLAG_REPORT_INCHES; }
 8006576:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800657a:	e7f7      	b.n	800656c <settings_store_global_setting+0x160>
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 800657c:	4a2b      	ldr	r2, [pc, #172]	; (800662c <settings_store_global_setting+0x220>)
 800657e:	f892 3048 	ldrb.w	r3, [r2, #72]	; 0x48
        if (int_value) {
 8006582:	b120      	cbz	r0, 800658e <settings_store_global_setting+0x182>
          if (bit_isfalse(settings.flags, BITFLAG_HOMING_ENABLE)) { return(STATUS_SOFT_LIMIT_ERROR); }
 8006584:	06d9      	lsls	r1, r3, #27
 8006586:	d54f      	bpl.n	8006628 <settings_store_global_setting+0x21c>
          settings.flags |= BITFLAG_SOFT_LIMIT_ENABLE;
 8006588:	f043 0320 	orr.w	r3, r3, #32
 800658c:	e7bf      	b.n	800650e <settings_store_global_setting+0x102>
        } else { settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; }
 800658e:	f023 0320 	bic.w	r3, r3, #32
 8006592:	e7bc      	b.n	800650e <settings_store_global_setting+0x102>
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 8006594:	4a25      	ldr	r2, [pc, #148]	; (800662c <settings_store_global_setting+0x220>)
 8006596:	f892 3048 	ldrb.w	r3, [r2, #72]	; 0x48
        if (int_value) { settings.flags |= BITFLAG_HARD_LIMIT_ENABLE; }
 800659a:	b130      	cbz	r0, 80065aa <settings_store_global_setting+0x19e>
 800659c:	f043 0308 	orr.w	r3, r3, #8
 80065a0:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
        limits_init(); // Re-init to immediately change. NOTE: Nice to have but could be problematic later.
 80065a4:	f7fd fbc2 	bl	8003d2c <limits_init>
        break;
 80065a8:	e74e      	b.n	8006448 <settings_store_global_setting+0x3c>
        else { settings.flags &= ~BITFLAG_HARD_LIMIT_ENABLE; }
 80065aa:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 80065ae:	e7f7      	b.n	80065a0 <settings_store_global_setting+0x194>
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 80065b0:	4a1e      	ldr	r2, [pc, #120]	; (800662c <settings_store_global_setting+0x220>)
 80065b2:	f892 3048 	ldrb.w	r3, [r2, #72]	; 0x48
        if (int_value) { settings.flags |= BITFLAG_HOMING_ENABLE; }
 80065b6:	b110      	cbz	r0, 80065be <settings_store_global_setting+0x1b2>
 80065b8:	f043 0310 	orr.w	r3, r3, #16
 80065bc:	e7a7      	b.n	800650e <settings_store_global_setting+0x102>
          settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; // Force disable soft-limits.
 80065be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80065c2:	e7a4      	b.n	800650e <settings_store_global_setting+0x102>
      case 23: settings.homing_dir_mask = int_value; break;
 80065c4:	4b19      	ldr	r3, [pc, #100]	; (800662c <settings_store_global_setting+0x220>)
 80065c6:	f883 0049 	strb.w	r0, [r3, #73]	; 0x49
 80065ca:	e73d      	b.n	8006448 <settings_store_global_setting+0x3c>
      case 24: settings.homing_feed_rate = value; break;
 80065cc:	4b17      	ldr	r3, [pc, #92]	; (800662c <settings_store_global_setting+0x220>)
 80065ce:	64dd      	str	r5, [r3, #76]	; 0x4c
 80065d0:	e73a      	b.n	8006448 <settings_store_global_setting+0x3c>
      case 25: settings.homing_seek_rate = value; break;
 80065d2:	4b16      	ldr	r3, [pc, #88]	; (800662c <settings_store_global_setting+0x220>)
 80065d4:	651d      	str	r5, [r3, #80]	; 0x50
 80065d6:	e737      	b.n	8006448 <settings_store_global_setting+0x3c>
      case 26: settings.homing_debounce_delay = int_value; break;
 80065d8:	4b14      	ldr	r3, [pc, #80]	; (800662c <settings_store_global_setting+0x220>)
 80065da:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
 80065de:	e733      	b.n	8006448 <settings_store_global_setting+0x3c>
      case 27: settings.homing_pulloff = value; break;
 80065e0:	4b12      	ldr	r3, [pc, #72]	; (800662c <settings_store_global_setting+0x220>)
 80065e2:	659d      	str	r5, [r3, #88]	; 0x58
 80065e4:	e730      	b.n	8006448 <settings_store_global_setting+0x3c>
      case 30: settings.rpm_max = value; spindle_init(); break; // Re-initialize spindle rpm calibration
 80065e6:	4b11      	ldr	r3, [pc, #68]	; (800662c <settings_store_global_setting+0x220>)
 80065e8:	641d      	str	r5, [r3, #64]	; 0x40
      case 31: settings.rpm_min = value; spindle_init(); break; // Re-initialize spindle rpm calibration
 80065ea:	f000 f881 	bl	80066f0 <spindle_init>
 80065ee:	e72b      	b.n	8006448 <settings_store_global_setting+0x3c>
 80065f0:	4b0e      	ldr	r3, [pc, #56]	; (800662c <settings_store_global_setting+0x220>)
 80065f2:	645d      	str	r5, [r3, #68]	; 0x44
 80065f4:	e7f9      	b.n	80065ea <settings_store_global_setting+0x1de>
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 80065f6:	4a0d      	ldr	r2, [pc, #52]	; (800662c <settings_store_global_setting+0x220>)
 80065f8:	f892 3048 	ldrb.w	r3, [r2, #72]	; 0x48
          if (int_value) { settings.flags |= BITFLAG_LASER_MODE; }
 80065fc:	b110      	cbz	r0, 8006604 <settings_store_global_setting+0x1f8>
 80065fe:	f043 0302 	orr.w	r3, r3, #2
 8006602:	e784      	b.n	800650e <settings_store_global_setting+0x102>
          else { settings.flags &= ~BITFLAG_LASER_MODE; }
 8006604:	f023 0302 	bic.w	r3, r3, #2
 8006608:	e781      	b.n	800650e <settings_store_global_setting+0x102>
        settings.analog_max = value;
 800660a:	4b08      	ldr	r3, [pc, #32]	; (800662c <settings_store_global_setting+0x220>)
 800660c:	65dd      	str	r5, [r3, #92]	; 0x5c
        outputs_analog_init(); // Re-initialize analog outputs calibration
 800660e:	f001 fa13 	bl	8007a38 <outputs_analog_init>
        break;
 8006612:	e719      	b.n	8006448 <settings_store_global_setting+0x3c>
        settings.spindle_enable_pin_mode = int_value;
 8006614:	4b05      	ldr	r3, [pc, #20]	; (800662c <settings_store_global_setting+0x220>)
 8006616:	f883 0060 	strb.w	r0, [r3, #96]	; 0x60
        break;
 800661a:	e715      	b.n	8006448 <settings_store_global_setting+0x3c>
  if (value < 0.0) { return(STATUS_NEGATIVE_VALUE); }
 800661c:	2004      	movs	r0, #4
 800661e:	e716      	b.n	800644e <settings_store_global_setting+0x42>
    switch(parameter) {
 8006620:	2003      	movs	r0, #3
 8006622:	e714      	b.n	800644e <settings_store_global_setting+0x42>
        if (value < STATUS_SETTING_STEP_PULSE_MIN_LIMIT) { return(STATUS_SETTING_STEP_PULSE_MIN); }
 8006624:	2006      	movs	r0, #6
 8006626:	e712      	b.n	800644e <settings_store_global_setting+0x42>
          if (bit_isfalse(settings.flags, BITFLAG_HOMING_ENABLE)) { return(STATUS_SOFT_LIMIT_ERROR); }
 8006628:	200a      	movs	r0, #10
 800662a:	e710      	b.n	800644e <settings_store_global_setting+0x42>
 800662c:	20002ffc 	.word	0x20002ffc
 8006630:	42700000 	.word	0x42700000
 8006634:	3c23d70a 	.word	0x3c23d70a

08006638 <acceleration_scaling>:


#ifdef ENABLE_ACCEL_SCALING
void acceleration_scaling(uint8_t axis_index, float *pQscale)
{
 8006638:	b570      	push	{r4, r5, r6, lr}
  uint8_t i;
	float scale = *pQscale;
 800663a:	680c      	ldr	r4, [r1, #0]
{
 800663c:	4605      	mov	r5, r0

	protocol_buffer_synchronize();
 800663e:	f7ff f8c7 	bl	80057d0 <protocol_buffer_synchronize>

	if (scale <= 0.0f) return;
 8006642:	2100      	movs	r1, #0
 8006644:	4620      	mov	r0, r4
 8006646:	f7fa fd3d 	bl	80010c4 <__aeabi_fcmple>
 800664a:	b9e8      	cbnz	r0, 8006688 <acceleration_scaling+0x50>
	if (scale > 1.0f) scale = 1.0f;
 800664c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8006650:	4620      	mov	r0, r4
 8006652:	f7fa fd4b 	bl	80010ec <__aeabi_fcmpgt>
 8006656:	b108      	cbz	r0, 800665c <acceleration_scaling+0x24>
 8006658:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000

	if (axis_index == 0xFF) //all axis
 800665c:	2dff      	cmp	r5, #255	; 0xff
 800665e:	d114      	bne.n	800668a <acceleration_scaling+0x52>
	{
	  for (i=0; i<N_AXIS; i++)
	  {
	  	adjustments.accel_scaling[i] = scale;
 8006660:	4d12      	ldr	r5, [pc, #72]	; (80066ac <acceleration_scaling+0x74>)
	  	adjustments.accel_adjusted[i] = settings.eeacceleration[i] * scale;
 8006662:	4e13      	ldr	r6, [pc, #76]	; (80066b0 <acceleration_scaling+0x78>)
 8006664:	4621      	mov	r1, r4
 8006666:	69b0      	ldr	r0, [r6, #24]
	  	adjustments.accel_scaling[i] = scale;
 8006668:	602c      	str	r4, [r5, #0]
	  	adjustments.accel_adjusted[i] = settings.eeacceleration[i] * scale;
 800666a:	f7fa fb83 	bl	8000d74 <__aeabi_fmul>
 800666e:	4621      	mov	r1, r4
 8006670:	60e8      	str	r0, [r5, #12]
	  	adjustments.accel_scaling[i] = scale;
 8006672:	606c      	str	r4, [r5, #4]
	  	adjustments.accel_adjusted[i] = settings.eeacceleration[i] * scale;
 8006674:	69f0      	ldr	r0, [r6, #28]
 8006676:	f7fa fb7d 	bl	8000d74 <__aeabi_fmul>
 800667a:	4621      	mov	r1, r4
 800667c:	6128      	str	r0, [r5, #16]
	  	adjustments.accel_scaling[i] = scale;
 800667e:	60ac      	str	r4, [r5, #8]
	  	adjustments.accel_adjusted[i] = settings.eeacceleration[i] * scale;
 8006680:	6a30      	ldr	r0, [r6, #32]
 8006682:	f7fa fb77 	bl	8000d74 <__aeabi_fmul>
 8006686:	6168      	str	r0, [r5, #20]
	else if (axis_index < N_AXIS)
	{
  	adjustments.accel_scaling[axis_index] = scale;
  	adjustments.accel_adjusted[axis_index] = settings.eeacceleration[axis_index] * scale;
	}
}
 8006688:	bd70      	pop	{r4, r5, r6, pc}
	else if (axis_index < N_AXIS)
 800668a:	2d02      	cmp	r5, #2
 800668c:	d8fc      	bhi.n	8006688 <acceleration_scaling+0x50>
  	adjustments.accel_scaling[axis_index] = scale;
 800668e:	4b07      	ldr	r3, [pc, #28]	; (80066ac <acceleration_scaling+0x74>)
  	adjustments.accel_adjusted[axis_index] = settings.eeacceleration[axis_index] * scale;
 8006690:	1cae      	adds	r6, r5, #2
  	adjustments.accel_scaling[axis_index] = scale;
 8006692:	f843 4025 	str.w	r4, [r3, r5, lsl #2]
  	adjustments.accel_adjusted[axis_index] = settings.eeacceleration[axis_index] * scale;
 8006696:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 800669a:	4b05      	ldr	r3, [pc, #20]	; (80066b0 <acceleration_scaling+0x78>)
 800669c:	3506      	adds	r5, #6
 800669e:	4621      	mov	r1, r4
 80066a0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80066a4:	f7fa fb66 	bl	8000d74 <__aeabi_fmul>
 80066a8:	6070      	str	r0, [r6, #4]
 80066aa:	e7ed      	b.n	8006688 <acceleration_scaling+0x50>
 80066ac:	20002fe4 	.word	0x20002fe4
 80066b0:	20002ffc 	.word	0x20002ffc

080066b4 <settings_init>:
#endif



// Initialize the config subsystem
void settings_init() {
 80066b4:	b508      	push	{r3, lr}
  if(!read_global_settings()) {
 80066b6:	f7ff fe95 	bl	80063e4 <read_global_settings>
 80066ba:	b938      	cbnz	r0, 80066cc <settings_init+0x18>
    report_status_message(STATUS_SETTING_READ_FAIL);
 80066bc:	2007      	movs	r0, #7
 80066be:	f7ff f8df 	bl	8005880 <report_status_message>
    settings_restore(SETTINGS_RESTORE_ALL); // Force restore all EEPROM data.
 80066c2:	20ff      	movs	r0, #255	; 0xff
 80066c4:	f7ff fdcc 	bl	8006260 <settings_restore>
    report_grbl_settings();
 80066c8:	f7ff f952 	bl	8005970 <report_grbl_settings>
  }
#ifdef ENABLE_ACCEL_SCALING
  uint8_t i;
  for (i=0; i<N_AXIS; i++)
  {
  	adjustments.accel_scaling[i] = 1.0f;
 80066cc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  	adjustments.accel_adjusted[i] = settings.eeacceleration[i];
 80066d0:	4a05      	ldr	r2, [pc, #20]	; (80066e8 <settings_init+0x34>)
  	adjustments.accel_scaling[i] = 1.0f;
 80066d2:	4b06      	ldr	r3, [pc, #24]	; (80066ec <settings_init+0x38>)
  	adjustments.accel_adjusted[i] = settings.eeacceleration[i];
 80066d4:	6990      	ldr	r0, [r2, #24]
  	adjustments.accel_scaling[i] = 1.0f;
 80066d6:	6019      	str	r1, [r3, #0]
  	adjustments.accel_adjusted[i] = settings.eeacceleration[i];
 80066d8:	60d8      	str	r0, [r3, #12]
 80066da:	69d0      	ldr	r0, [r2, #28]
 80066dc:	6a12      	ldr	r2, [r2, #32]
  	adjustments.accel_scaling[i] = 1.0f;
 80066de:	6059      	str	r1, [r3, #4]
  	adjustments.accel_adjusted[i] = settings.eeacceleration[i];
 80066e0:	6118      	str	r0, [r3, #16]
  	adjustments.accel_scaling[i] = 1.0f;
 80066e2:	6099      	str	r1, [r3, #8]
  	adjustments.accel_adjusted[i] = settings.eeacceleration[i];
 80066e4:	615a      	str	r2, [r3, #20]
  }
#endif
}
 80066e6:	bd08      	pop	{r3, pc}
 80066e8:	20002ffc 	.word	0x20002ffc
 80066ec:	20002fe4 	.word	0x20002fe4

080066f0 <spindle_init>:
#ifdef VARIABLE_SPINDLE
  static float pwm_gradient; // Precalulated value to speed up rpm to PWM conversions.
#endif

void spindle_init()
{
 80066f0:	b508      	push	{r3, lr}
#ifdef STM32
  pwm_gradient = SPINDLE_PWM_RANGE / (settings.rpm_max - settings.rpm_min);
 80066f2:	4b0e      	ldr	r3, [pc, #56]	; (800672c <spindle_init+0x3c>)
 80066f4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80066f6:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80066f8:	f7fa fa32 	bl	8000b60 <__aeabi_fsub>
 80066fc:	4601      	mov	r1, r0
 80066fe:	480c      	ldr	r0, [pc, #48]	; (8006730 <spindle_init+0x40>)
 8006700:	f7fa fbec 	bl	8000edc <__aeabi_fdiv>
 8006704:	4b0b      	ldr	r3, [pc, #44]	; (8006734 <spindle_init+0x44>)
 8006706:	6018      	str	r0, [r3, #0]
  SET_BIT(TIMx->CCER, Channels);
 8006708:	4b0b      	ldr	r3, [pc, #44]	; (8006738 <spindle_init+0x48>)
 800670a:	6a1a      	ldr	r2, [r3, #32]
 800670c:	f042 0201 	orr.w	r2, r2, #1
 8006710:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006712:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006714:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006718:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	f042 0201 	orr.w	r2, r2, #1
 8006720:	601a      	str	r2, [r3, #0]

  #endif
#endif

  spindle_stop();
}
 8006722:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
// Called by spindle_init(), spindle_set_speed(), spindle_set_state(), and mc_reset().
void spindle_stop()
{
#ifdef STM32
  #ifdef VARIABLE_SPINDLE
      Spindle_Disable();
 8006726:	f001 b9dd 	b.w	8007ae4 <Spindle_Disable>
 800672a:	bf00      	nop
 800672c:	20002ffc 	.word	0x20002ffc
 8006730:	45e0f000 	.word	0x45e0f000
 8006734:	20003060 	.word	0x20003060
 8006738:	40012c00 	.word	0x40012c00

0800673c <spindle_get_state>:
 800673c:	4b01      	ldr	r3, [pc, #4]	; (8006744 <spindle_get_state+0x8>)
}
 800673e:	2001      	movs	r0, #1
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	4770      	bx	lr
 8006744:	40010800 	.word	0x40010800

08006748 <spindle_stop>:
      Spindle_Disable();
 8006748:	f001 b9cc 	b.w	8007ae4 <Spindle_Disable>

0800674c <spindle_set_speed>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 800674c:	4b03      	ldr	r3, [pc, #12]	; (800675c <spindle_set_speed+0x10>)
 800674e:	6358      	str	r0, [r3, #52]	; 0x34
        #else
          SetSpindleEnablebit();
        #endif
      }
    #else
      if (pwm_value == SPINDLE_PWM_OFF_VALUE)
 8006750:	b908      	cbnz	r0, 8006756 <spindle_set_speed+0xa>
      {
      	Spindle_Disable();
 8006752:	f001 b9c7 	b.w	8007ae4 <Spindle_Disable>
      }
      else
      {
      	Spindle_Enable();
 8006756:	f001 b9df 	b.w	8007b18 <Spindle_Enable>
 800675a:	bf00      	nop
 800675c:	40012c00 	.word	0x40012c00

08006760 <spindle_compute_pwm_value>:
    
  #else 
  
    // Called by spindle_set_state() and step segment generator. Keep routine small and efficient.
    SPINDLE_PWM_TYPE spindle_compute_pwm_value(float rpm)
    {
 8006760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    	SPINDLE_PWM_TYPE pwm_value;
      rpm *= (0.010*sys.spindle_speed_ovr); // Scale by spindle speed override value.
      // Calculate PWM register value based on rpm max/min settings and programmed rpm.
      if ((settings.rpm_min >= settings.rpm_max) || (rpm >= settings.rpm_max)) {
 8006764:	4b28      	ldr	r3, [pc, #160]	; (8006808 <spindle_compute_pwm_value+0xa8>)
    {
 8006766:	4604      	mov	r4, r0
      if ((settings.rpm_min >= settings.rpm_max) || (rpm >= settings.rpm_max)) {
 8006768:	6c5e      	ldr	r6, [r3, #68]	; 0x44
 800676a:	6c1f      	ldr	r7, [r3, #64]	; 0x40
 800676c:	4630      	mov	r0, r6
 800676e:	4639      	mov	r1, r7
 8006770:	f7fa fcb2 	bl	80010d8 <__aeabi_fcmpge>
 8006774:	4d25      	ldr	r5, [pc, #148]	; (800680c <spindle_compute_pwm_value+0xac>)
 8006776:	b9d0      	cbnz	r0, 80067ae <spindle_compute_pwm_value+0x4e>
      rpm *= (0.010*sys.spindle_speed_ovr); // Scale by spindle speed override value.
 8006778:	7aa8      	ldrb	r0, [r5, #10]
 800677a:	f7f9 fe3b 	bl	80003f4 <__aeabi_i2d>
 800677e:	a320      	add	r3, pc, #128	; (adr r3, 8006800 <spindle_compute_pwm_value+0xa0>)
 8006780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006784:	f7f9 fea0 	bl	80004c8 <__aeabi_dmul>
 8006788:	4680      	mov	r8, r0
 800678a:	4620      	mov	r0, r4
 800678c:	4689      	mov	r9, r1
 800678e:	f7f9 fe43 	bl	8000418 <__aeabi_f2d>
 8006792:	4602      	mov	r2, r0
 8006794:	460b      	mov	r3, r1
 8006796:	4640      	mov	r0, r8
 8006798:	4649      	mov	r1, r9
 800679a:	f7f9 fe95 	bl	80004c8 <__aeabi_dmul>
 800679e:	f7fa f98b 	bl	8000ab8 <__aeabi_d2f>
 80067a2:	4604      	mov	r4, r0
      if ((settings.rpm_min >= settings.rpm_max) || (rpm >= settings.rpm_max)) {
 80067a4:	4601      	mov	r1, r0
 80067a6:	4638      	mov	r0, r7
 80067a8:	f7fa fc8c 	bl	80010c4 <__aeabi_fcmple>
 80067ac:	b120      	cbz	r0, 80067b8 <spindle_compute_pwm_value+0x58>
        // No PWM range possible. Set simple on/off spindle control pin state.
        sys.spindle_speed = settings.rpm_max;
        pwm_value = SPINDLE_PWM_MAX_VALUE;
 80067ae:	f641 401f 	movw	r0, #7199	; 0x1c1f
        sys.spindle_speed = settings.rpm_max;
 80067b2:	612f      	str	r7, [r5, #16]
        // NOTE: A nonlinear model could be installed here, if required, but keep it VERY light-weight.
        sys.spindle_speed = rpm;
        pwm_value = (SPINDLE_PWM_TYPE)floor((rpm-settings.rpm_min)*pwm_gradient) + SPINDLE_PWM_MIN_VALUE;
      }
      return(pwm_value);
    }
 80067b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      } else if (rpm <= settings.rpm_min) {
 80067b8:	4621      	mov	r1, r4
 80067ba:	4630      	mov	r0, r6
 80067bc:	f7fa fc8c 	bl	80010d8 <__aeabi_fcmpge>
 80067c0:	b158      	cbz	r0, 80067da <spindle_compute_pwm_value+0x7a>
        if (rpm == 0.0) { // S0 disables spindle
 80067c2:	2700      	movs	r7, #0
 80067c4:	4620      	mov	r0, r4
 80067c6:	4639      	mov	r1, r7
 80067c8:	f7fa fc68 	bl	800109c <__aeabi_fcmpeq>
 80067cc:	b110      	cbz	r0, 80067d4 <spindle_compute_pwm_value+0x74>
          pwm_value = SPINDLE_PWM_OFF_VALUE;
 80067ce:	2000      	movs	r0, #0
          sys.spindle_speed = 0.0;
 80067d0:	612f      	str	r7, [r5, #16]
          pwm_value = SPINDLE_PWM_OFF_VALUE;
 80067d2:	e7ef      	b.n	80067b4 <spindle_compute_pwm_value+0x54>
          pwm_value = SPINDLE_PWM_MIN_VALUE;
 80067d4:	2001      	movs	r0, #1
          sys.spindle_speed = settings.rpm_min;
 80067d6:	612e      	str	r6, [r5, #16]
          pwm_value = SPINDLE_PWM_MIN_VALUE;
 80067d8:	e7ec      	b.n	80067b4 <spindle_compute_pwm_value+0x54>
        pwm_value = (SPINDLE_PWM_TYPE)floor((rpm-settings.rpm_min)*pwm_gradient) + SPINDLE_PWM_MIN_VALUE;
 80067da:	4631      	mov	r1, r6
 80067dc:	4620      	mov	r0, r4
        sys.spindle_speed = rpm;
 80067de:	612c      	str	r4, [r5, #16]
        pwm_value = (SPINDLE_PWM_TYPE)floor((rpm-settings.rpm_min)*pwm_gradient) + SPINDLE_PWM_MIN_VALUE;
 80067e0:	f7fa f9be 	bl	8000b60 <__aeabi_fsub>
 80067e4:	4b0a      	ldr	r3, [pc, #40]	; (8006810 <spindle_compute_pwm_value+0xb0>)
 80067e6:	6819      	ldr	r1, [r3, #0]
 80067e8:	f7fa fac4 	bl	8000d74 <__aeabi_fmul>
 80067ec:	f7f9 fe14 	bl	8000418 <__aeabi_f2d>
 80067f0:	f001 ff0e 	bl	8008610 <floor>
 80067f4:	f7fa f940 	bl	8000a78 <__aeabi_d2uiz>
 80067f8:	3001      	adds	r0, #1
 80067fa:	b280      	uxth	r0, r0
 80067fc:	e7da      	b.n	80067b4 <spindle_compute_pwm_value+0x54>
 80067fe:	bf00      	nop
 8006800:	47ae147b 	.word	0x47ae147b
 8006804:	3f847ae1 	.word	0x3f847ae1
 8006808:	20002ffc 	.word	0x20002ffc
 800680c:	20000104 	.word	0x20000104
 8006810:	20003060 	.word	0x20003060

08006814 <spindle_set_state>:
#ifdef VARIABLE_SPINDLE
  void spindle_set_state(uint8_t state, float rpm)
#else
  void _spindle_set_state(uint8_t state)
#endif
{
 8006814:	b570      	push	{r4, r5, r6, lr}
  if (sys.abort) { return; } // Block during abort.
 8006816:	4e12      	ldr	r6, [pc, #72]	; (8006860 <spindle_set_state+0x4c>)
{
 8006818:	4604      	mov	r4, r0
  if (sys.abort) { return; } // Block during abort.
 800681a:	7873      	ldrb	r3, [r6, #1]
{
 800681c:	460d      	mov	r5, r1
  if (sys.abort) { return; } // Block during abort.
 800681e:	b933      	cbnz	r3, 800682e <spindle_set_state+0x1a>
  if (state == SPINDLE_DISABLE) { // Halt or set spindle direction and rpm.
 8006820:	b930      	cbnz	r0, 8006830 <spindle_set_state+0x1c>
  
    #ifdef VARIABLE_SPINDLE
      sys.spindle_speed = 0.0;
 8006822:	2300      	movs	r3, #0
 8006824:	6133      	str	r3, [r6, #16]
      Spindle_Disable();
 8006826:	f001 f95d 	bl	8007ae4 <Spindle_Disable>
      #endif    
    #endif
  
  }
  
  sys.report_ovr_counter = 0; // Set to report change immediately
 800682a:	2300      	movs	r3, #0
 800682c:	7333      	strb	r3, [r6, #12]
}
 800682e:	bd70      	pop	{r4, r5, r6, pc}
      if (state == SPINDLE_ENABLE_CW) {
 8006830:	2c10      	cmp	r4, #16
        ResetSpindleDirectionBit();
 8006832:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006836:	480b      	ldr	r0, [pc, #44]	; (8006864 <spindle_set_state+0x50>)
      if (state == SPINDLE_ENABLE_CW) {
 8006838:	d10f      	bne.n	800685a <spindle_set_state+0x46>
        ResetSpindleDirectionBit();
 800683a:	f001 f94d 	bl	8007ad8 <GPIO_ResetBits>
      if (settings.flags & BITFLAG_LASER_MODE) { 
 800683e:	4b0a      	ldr	r3, [pc, #40]	; (8006868 <spindle_set_state+0x54>)
 8006840:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8006844:	079b      	lsls	r3, r3, #30
 8006846:	d502      	bpl.n	800684e <spindle_set_state+0x3a>
        if (state == SPINDLE_ENABLE_CCW) { rpm = 0.0; } // TODO: May need to be rpm_min*(100/MAX_SPINDLE_SPEED_OVERRIDE);
 8006848:	2c20      	cmp	r4, #32
 800684a:	bf08      	it	eq
 800684c:	2500      	moveq	r5, #0
      spindle_set_speed(spindle_compute_pwm_value(rpm));
 800684e:	4628      	mov	r0, r5
 8006850:	f7ff ff86 	bl	8006760 <spindle_compute_pwm_value>
 8006854:	f7ff ff7a 	bl	800674c <spindle_set_speed>
 8006858:	e7e7      	b.n	800682a <spindle_set_state+0x16>
        SetSpindleDirectionBit();
 800685a:	f001 f940 	bl	8007ade <GPIO_SetBits>
 800685e:	e7ee      	b.n	800683e <spindle_set_state+0x2a>
 8006860:	20000104 	.word	0x20000104
 8006864:	40010800 	.word	0x40010800
 8006868:	20002ffc 	.word	0x20002ffc

0800686c <spindle_sync>:

// G-code parser entry-point for setting spindle state. Forces a planner buffer sync and bails 
// if an abort or check-mode is active.
#ifdef VARIABLE_SPINDLE
  void spindle_sync(uint8_t state, float rpm)
  {
 800686c:	b538      	push	{r3, r4, r5, lr}
    if (sys.state == STATE_CHECK_MODE) { return; }
 800686e:	4b07      	ldr	r3, [pc, #28]	; (800688c <spindle_sync+0x20>)
  {
 8006870:	4604      	mov	r4, r0
    if (sys.state == STATE_CHECK_MODE) { return; }
 8006872:	781b      	ldrb	r3, [r3, #0]
  {
 8006874:	460d      	mov	r5, r1
    if (sys.state == STATE_CHECK_MODE) { return; }
 8006876:	2b02      	cmp	r3, #2
 8006878:	d007      	beq.n	800688a <spindle_sync+0x1e>
    protocol_buffer_synchronize(); // Empty planner buffer to ensure spindle is set when programmed.
 800687a:	f7fe ffa9 	bl	80057d0 <protocol_buffer_synchronize>
    spindle_set_state(state,rpm);
 800687e:	4629      	mov	r1, r5
 8006880:	4620      	mov	r0, r4
  }
 8006882:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    spindle_set_state(state,rpm);
 8006886:	f7ff bfc5 	b.w	8006814 <spindle_set_state>
  }
 800688a:	bd38      	pop	{r3, r4, r5, pc}
 800688c:	20000104 	.word	0x20000104

08006890 <st_wake_up>:


// Stepper state initialization. Cycle should only start if the st.cycle_start flag is
// enabled. Startup init and limits call this function but shouldn't start the cycle.
void st_wake_up()
{
 8006890:	b538      	push	{r3, r4, r5, lr}
  // Enable stepper drivers.
  if (bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE))
 8006892:	4d1a      	ldr	r5, [pc, #104]	; (80068fc <st_wake_up+0x6c>)
  {
    SetStepperDisableBit();
 8006894:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  if (bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE))
 8006898:	f895 3048 	ldrb.w	r3, [r5, #72]	; 0x48
    SetStepperDisableBit();
 800689c:	4818      	ldr	r0, [pc, #96]	; (8006900 <st_wake_up+0x70>)
  if (bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE))
 800689e:	075b      	lsls	r3, r3, #29
 80068a0:	d529      	bpl.n	80068f6 <st_wake_up+0x66>
    SetStepperDisableBit();
 80068a2:	f001 f91c 	bl	8007ade <GPIO_SetBits>
  {
    ResetStepperDisableBit();
  }

  // Initialize stepper output bits to ensure first ISR call does not step.
  st.step_outbits = step_port_invert_mask;
 80068a6:	4b17      	ldr	r3, [pc, #92]	; (8006904 <st_wake_up+0x74>)
 80068a8:	4c17      	ldr	r4, [pc, #92]	; (8006908 <st_wake_up+0x78>)
 80068aa:	881b      	ldrh	r3, [r3, #0]
 80068ac:	8363      	strh	r3, [r4, #26]
    // Set delay between direction pin write and step command.
    OCR0A = -(((settings.pulse_microseconds)*TICKS_PER_MICROSECOND) >> 3);
  #else // Normal operation
    #ifdef STM32
			#ifdef STM32F1
    		st.step_pulse_time = (settings.fpulse_microseconds)*uTICKS_PER_MICROSECOND;
 80068ae:	4b17      	ldr	r3, [pc, #92]	; (800690c <st_wake_up+0x7c>)
 80068b0:	6818      	ldr	r0, [r3, #0]
 80068b2:	f7fa fa07 	bl	8000cc4 <__aeabi_ui2f>
 80068b6:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80068b8:	f7fa fa5c 	bl	8000d74 <__aeabi_fmul>
 80068bc:	f7fa fc5c 	bl	8001178 <__aeabi_f2uiz>
  WRITE_REG(TIMx->ARR, AutoReload);
 80068c0:	4b13      	ldr	r3, [pc, #76]	; (8006910 <st_wake_up+0x80>)
 80068c2:	b2c0      	uxtb	r0, r0
 80068c4:	7660      	strb	r0, [r4, #25]
    #endif
  #endif

  // Enable Stepper Driver Interrupt
  #ifdef STM32
		LL_TIM_SetAutoReload(STEP_RESET_TIMER, st.step_pulse_time - 1);
 80068c6:	3801      	subs	r0, #1
 80068c8:	62d8      	str	r0, [r3, #44]	; 0x2c
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80068ca:	695a      	ldr	r2, [r3, #20]
 80068cc:	f042 0201 	orr.w	r2, r2, #1
 80068d0:	615a      	str	r2, [r3, #20]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80068d2:	f06f 0201 	mvn.w	r2, #1
 80068d6:	611a      	str	r2, [r3, #16]
		LL_TIM_GenerateEvent_UPDATE(STEP_RESET_TIMER);
		LL_TIM_ClearFlag_UPDATE(STEP_RESET_TIMER);

		//TIM4->ARR = st.exec_segment->cycles_per_tick - 1;
		LL_TIM_SetAutoReload(STEP_SET_TIMER,st.exec_segment->cycles_per_tick - 1);
 80068d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80068da:	885a      	ldrh	r2, [r3, #2]
  WRITE_REG(TIMx->ARR, AutoReload);
 80068dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068e0:	3a01      	subs	r2, #1
 80068e2:	62da      	str	r2, [r3, #44]	; 0x2c
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80068e4:	695a      	ldr	r2, [r3, #20]
 80068e6:	f042 0201 	orr.w	r2, r2, #1
 80068ea:	615a      	str	r2, [r3, #20]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80068ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068f0:	4b08      	ldr	r3, [pc, #32]	; (8006914 <st_wake_up+0x84>)
 80068f2:	601a      	str	r2, [r3, #0]


  #elif ATMEGA328P
    TIMSK1 |= (1<<OCIE1A);
  #endif
}
 80068f4:	bd38      	pop	{r3, r4, r5, pc}
    ResetStepperDisableBit();
 80068f6:	f001 f8ef 	bl	8007ad8 <GPIO_ResetBits>
 80068fa:	e7d4      	b.n	80068a6 <st_wake_up+0x16>
 80068fc:	20002ffc 	.word	0x20002ffc
 8006900:	40011000 	.word	0x40011000
 8006904:	20003450 	.word	0x20003450
 8006908:	200031a8 	.word	0x200031a8
 800690c:	200034a8 	.word	0x200034a8
 8006910:	40000400 	.word	0x40000400
 8006914:	e000e100 	.word	0xe000e100

08006918 <st_go_idle>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006918:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800691c:	4b19      	ldr	r3, [pc, #100]	; (8006984 <st_go_idle+0x6c>)


// Stepper shutdown
void st_go_idle()
{
 800691e:	b510      	push	{r4, lr}
 8006920:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
 8006924:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006928:	f3bf 8f6f 	isb	sy
	Step_Set_DisableIRQ();
#elif ATMEGA328P
  TIMSK1 &= ~(1<<OCIE1A); // Disable Timer1 interrupt
  TCCR1B = (TCCR1B & ~((1<<CS12) | (1<<CS11))) | (1<<CS10); // Reset clock to no prescaling.
#endif
  busy = false;
 800692c:	2200      	movs	r2, #0

  // Set stepper driver idle state, disabled or enabled, depending on settings and circumstances.
  bool pin_state = false; // Keep enabled.
  if (((settings.stepper_idle_lock_time != 0xff) || sys_rt_exec_alarm || sys.state == STATE_SLEEP) && sys.state != STATE_HOMING) {
 800692e:	4c16      	ldr	r4, [pc, #88]	; (8006988 <st_go_idle+0x70>)
  busy = false;
 8006930:	4b16      	ldr	r3, [pc, #88]	; (800698c <st_go_idle+0x74>)
  if (((settings.stepper_idle_lock_time != 0xff) || sys_rt_exec_alarm || sys.state == STATE_SLEEP) && sys.state != STATE_HOMING) {
 8006932:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
  busy = false;
 8006936:	701a      	strb	r2, [r3, #0]
  if (((settings.stepper_idle_lock_time != 0xff) || sys_rt_exec_alarm || sys.state == STATE_SLEEP) && sys.state != STATE_HOMING) {
 8006938:	28ff      	cmp	r0, #255	; 0xff
 800693a:	4a15      	ldr	r2, [pc, #84]	; (8006990 <st_go_idle+0x78>)
 800693c:	d115      	bne.n	800696a <st_go_idle+0x52>
 800693e:	4b15      	ldr	r3, [pc, #84]	; (8006994 <st_go_idle+0x7c>)
 8006940:	7819      	ldrb	r1, [r3, #0]
 8006942:	f001 03ff 	and.w	r3, r1, #255	; 0xff
 8006946:	b981      	cbnz	r1, 800696a <st_go_idle+0x52>
 8006948:	7812      	ldrb	r2, [r2, #0]
 800694a:	2a80      	cmp	r2, #128	; 0x80
 800694c:	d010      	beq.n	8006970 <st_go_idle+0x58>
    // Force stepper dwell to lock axes for a defined amount of time to ensure the axes come to a complete
    // stop and not drift from residual inertial forces at the end of the last movement.
    delay_ms(settings.stepper_idle_lock_time);
    pin_state = true; // Override. Disable steppers.
  }
  if (bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE)) { pin_state = !pin_state; } // Apply pin invert.
 800694e:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
  if (pin_state)
  {
    SetStepperDisableBit();
 8006952:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  if (bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE)) { pin_state = !pin_state; } // Apply pin invert.
 8006956:	0752      	lsls	r2, r2, #29
 8006958:	bf48      	it	mi
 800695a:	f083 0301 	eormi.w	r3, r3, #1
    SetStepperDisableBit();
 800695e:	480e      	ldr	r0, [pc, #56]	; (8006998 <st_go_idle+0x80>)
  if (pin_state)
 8006960:	b163      	cbz	r3, 800697c <st_go_idle+0x64>
  }
  else
  {
    ResetStepperDisableBit();
  }
}
 8006962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SetStepperDisableBit();
 8006966:	f001 b8ba 	b.w	8007ade <GPIO_SetBits>
  if (((settings.stepper_idle_lock_time != 0xff) || sys_rt_exec_alarm || sys.state == STATE_SLEEP) && sys.state != STATE_HOMING) {
 800696a:	7813      	ldrb	r3, [r2, #0]
 800696c:	2b04      	cmp	r3, #4
 800696e:	d003      	beq.n	8006978 <st_go_idle+0x60>
    delay_ms(settings.stepper_idle_lock_time);
 8006970:	f7fd fee0 	bl	8004734 <delay_ms>
    pin_state = true; // Override. Disable steppers.
 8006974:	2301      	movs	r3, #1
 8006976:	e7ea      	b.n	800694e <st_go_idle+0x36>
  bool pin_state = false; // Keep enabled.
 8006978:	2300      	movs	r3, #0
 800697a:	e7e8      	b.n	800694e <st_go_idle+0x36>
}
 800697c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ResetStepperDisableBit();
 8006980:	f001 b8aa 	b.w	8007ad8 <GPIO_ResetBits>
 8006984:	e000e100 	.word	0xe000e100
 8006988:	20002ffc 	.word	0x20002ffc
 800698c:	20003064 	.word	0x20003064
 8006990:	20000104 	.word	0x20000104
 8006994:	20000132 	.word	0x20000132
 8006998:	40011000 	.word	0x40011000

0800699c <HandleStepSetIT>:
// int8 variables and update position counters only when a segment completes. This can get complicated
// with probing and homing cycles that require true real-time positions.

#ifdef STM32
void HandleStepSetIT(void)
{
 800699c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (busy) { return; } // The busy-flag is used to avoid reentering this interrupt
 800699e:	4d68      	ldr	r5, [pc, #416]	; (8006b40 <HandleStepSetIT+0x1a4>)
 80069a0:	782b      	ldrb	r3, [r5, #0]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	f040 80be 	bne.w	8006b24 <HandleStepSetIT+0x188>
  return (uint32_t)(READ_REG(GPIOx->ODR));
 80069a8:	4a66      	ldr	r2, [pc, #408]	; (8006b44 <HandleStepSetIT+0x1a8>)

  // Set the direction pins a couple of nanoseconds before we step the steppers
  GPIO_Write(DIR_GPIO_Port, (GPIO_ReadOutputData(DIR_GPIO_Port) & ~DIR_MASK) | (st.dir_outbits & DIR_MASK));
 80069aa:	4c67      	ldr	r4, [pc, #412]	; (8006b48 <HandleStepSetIT+0x1ac>)
 80069ac:	68d1      	ldr	r1, [r2, #12]
 80069ae:	8ba3      	ldrh	r3, [r4, #28]
 80069b0:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 80069b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80069b8:	430b      	orrs	r3, r1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80069ba:	f06f 0101 	mvn.w	r1, #1
  WRITE_REG(GPIOx->ODR, PortValue);
 80069be:	60d3      	str	r3, [r2, #12]
 80069c0:	4b62      	ldr	r3, [pc, #392]	; (8006b4c <HandleStepSetIT+0x1b0>)
  NVIC_EnableIRQ(STEP_RESET_IRQ);

  busy = true;

  // If there is no step segment, attempt to pop one from the stepper buffer
  if (st.exec_segment == NULL) {
 80069c2:	6b66      	ldr	r6, [r4, #52]	; 0x34
 80069c4:	6119      	str	r1, [r3, #16]
  return (uint32_t)(READ_REG(GPIOx->ODR));
 80069c6:	68d3      	ldr	r3, [r2, #12]
    GPIO_Write(STEP_GPIO_Port, (GPIO_ReadOutputData(STEP_GPIO_Port) & ~STEP_MASK) | st.step_outbits);
 80069c8:	8b61      	ldrh	r1, [r4, #26]
 80069ca:	f023 0307 	bic.w	r3, r3, #7
 80069ce:	430b      	orrs	r3, r1
  WRITE_REG(GPIOx->ODR, PortValue);
 80069d0:	60d3      	str	r3, [r2, #12]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80069d2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80069d6:	4b5e      	ldr	r3, [pc, #376]	; (8006b50 <HandleStepSetIT+0x1b4>)
 80069d8:	601a      	str	r2, [r3, #0]
  busy = true;
 80069da:	2301      	movs	r3, #1
 80069dc:	702b      	strb	r3, [r5, #0]
  if (st.exec_segment == NULL) {
 80069de:	2e00      	cmp	r6, #0
 80069e0:	d13c      	bne.n	8006a5c <HandleStepSetIT+0xc0>
    // Anything in the buffer? If so, load and initialize next step segment.
    if (segment_buffer_head != segment_buffer_tail) {
 80069e2:	4b5c      	ldr	r3, [pc, #368]	; (8006b54 <HandleStepSetIT+0x1b8>)
 80069e4:	495c      	ldr	r1, [pc, #368]	; (8006b58 <HandleStepSetIT+0x1bc>)
 80069e6:	781a      	ldrb	r2, [r3, #0]
 80069e8:	7809      	ldrb	r1, [r1, #0]
 80069ea:	4291      	cmp	r1, r2
 80069ec:	f000 809b 	beq.w	8006b26 <HandleStepSetIT+0x18a>
      // Initialize new step segment and load number of steps to execute
      st.exec_segment = &segment_buffer[segment_buffer_tail];

      // Initialize step segment timing per step and load number of steps to execute.
      STEP_SET_TIMER->ARR = st.exec_segment->cycles_per_tick - 1;
 80069f0:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
      st.exec_segment = &segment_buffer[segment_buffer_tail];
 80069f4:	7819      	ldrb	r1, [r3, #0]
 80069f6:	4a59      	ldr	r2, [pc, #356]	; (8006b5c <HandleStepSetIT+0x1c0>)
 80069f8:	00c8      	lsls	r0, r1, #3
 80069fa:	eb02 03c1 	add.w	r3, r2, r1, lsl #3
      STEP_SET_TIMER->ARR = st.exec_segment->cycles_per_tick - 1;
 80069fe:	885e      	ldrh	r6, [r3, #2]
        //TIM4->PSC = st.exec_segment->prescaler;
      	STEP_SET_TIMER->PSC = st.exec_segment->prescaler;
      #endif


      st.step_count = st.exec_segment->n_step; // NOTE: Can sometimes be zero when moving slow.
 8006a00:	f832 1031 	ldrh.w	r1, [r2, r1, lsl #3]
      STEP_SET_TIMER->ARR = st.exec_segment->cycles_per_tick - 1;
 8006a04:	3e01      	subs	r6, #1
      st.exec_segment = &segment_buffer[segment_buffer_tail];
 8006a06:	6363      	str	r3, [r4, #52]	; 0x34
      STEP_SET_TIMER->ARR = st.exec_segment->cycles_per_tick - 1;
 8006a08:	62fe      	str	r6, [r7, #44]	; 0x2c
      st.step_count = st.exec_segment->n_step; // NOTE: Can sometimes be zero when moving slow.
 8006a0a:	85a1      	strh	r1, [r4, #44]	; 0x2c
      // If the new segment starts a new planner block, initialize stepper variables and counters.
      // NOTE: When the segment data index changes, this indicates a new planner block.
      if ( st.exec_block_index != st.exec_segment->st_block_index ) {
 8006a0c:	7919      	ldrb	r1, [r3, #4]
 8006a0e:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8006a12:	428b      	cmp	r3, r1
 8006a14:	d00e      	beq.n	8006a34 <HandleStepSetIT+0x98>
        st.exec_block_index = st.exec_segment->st_block_index;
        st.exec_block = &st_block_buffer[st.exec_block_index];
 8006a16:	2614      	movs	r6, #20
 8006a18:	4b51      	ldr	r3, [pc, #324]	; (8006b60 <HandleStepSetIT+0x1c4>)
        st.exec_block_index = st.exec_segment->st_block_index;
 8006a1a:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
        st.exec_block = &st_block_buffer[st.exec_block_index];
 8006a1e:	fb06 3301 	mla	r3, r6, r1, r3
 8006a22:	6323      	str	r3, [r4, #48]	; 0x30

        // Initialize Bresenham line and distance counters
        st.counter_x = st.counter_y = st.counter_z = st.counter_a = st.counter_b = st.counter_c = (st.exec_block->step_event_count >> 1);
 8006a24:	68db      	ldr	r3, [r3, #12]
 8006a26:	085b      	lsrs	r3, r3, #1
 8006a28:	e9c4 3304 	strd	r3, r3, [r4, #16]
 8006a2c:	e9c4 3302 	strd	r3, r3, [r4, #8]
 8006a30:	e9c4 3300 	strd	r3, r3, [r4]
      }
      st.dir_outbits = st.exec_block->direction_bits ^ dir_port_invert_mask;
 8006a34:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006a36:	4e4b      	ldr	r6, [pc, #300]	; (8006b64 <HandleStepSetIT+0x1c8>)
 8006a38:	7c19      	ldrb	r1, [r3, #16]
 8006a3a:	8836      	ldrh	r6, [r6, #0]

      #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
        // With AMASS enabled, adjust Bresenham axis increment counters according to AMASS level.
        st.steps[X_AXIS] = st.exec_block->steps[X_AXIS] >> st.exec_segment->amass_level;
 8006a3c:	4402      	add	r2, r0
      st.dir_outbits = st.exec_block->direction_bits ^ dir_port_invert_mask;
 8006a3e:	4071      	eors	r1, r6
        st.steps[X_AXIS] = st.exec_block->steps[X_AXIS] >> st.exec_segment->amass_level;
 8006a40:	6818      	ldr	r0, [r3, #0]
      st.dir_outbits = st.exec_block->direction_bits ^ dir_port_invert_mask;
 8006a42:	83a1      	strh	r1, [r4, #28]
        st.steps[X_AXIS] = st.exec_block->steps[X_AXIS] >> st.exec_segment->amass_level;
 8006a44:	7951      	ldrb	r1, [r2, #5]
 8006a46:	40c8      	lsrs	r0, r1
 8006a48:	6220      	str	r0, [r4, #32]
        st.steps[Y_AXIS] = st.exec_block->steps[Y_AXIS] >> st.exec_segment->amass_level;
 8006a4a:	6858      	ldr	r0, [r3, #4]
        st.steps[Z_AXIS] = st.exec_block->steps[Z_AXIS] >> st.exec_segment->amass_level;
 8006a4c:	689b      	ldr	r3, [r3, #8]
        st.steps[Y_AXIS] = st.exec_block->steps[Y_AXIS] >> st.exec_segment->amass_level;
 8006a4e:	40c8      	lsrs	r0, r1
 8006a50:	6260      	str	r0, [r4, #36]	; 0x24
        st.steps[Z_AXIS] = st.exec_block->steps[Z_AXIS] >> st.exec_segment->amass_level;
 8006a52:	40cb      	lsrs	r3, r1
        #endif
      #endif

      #ifdef VARIABLE_SPINDLE
        // Set real-time spindle output as segment is loaded, just prior to the first step.
        spindle_set_speed(st.exec_segment->spindle_pwm);
 8006a54:	88d0      	ldrh	r0, [r2, #6]
        st.steps[Z_AXIS] = st.exec_block->steps[Z_AXIS] >> st.exec_segment->amass_level;
 8006a56:	62a3      	str	r3, [r4, #40]	; 0x28
        spindle_set_speed(st.exec_segment->spindle_pwm);
 8006a58:	f7ff fe78 	bl	800674c <spindle_set_speed>
    }
  }


  // Check probing state.
  if (sys_probe_state == PROBE_ACTIVE) { probe_state_monitor(); }
 8006a5c:	4b42      	ldr	r3, [pc, #264]	; (8006b68 <HandleStepSetIT+0x1cc>)
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d101      	bne.n	8006a68 <HandleStepSetIT+0xcc>
 8006a64:	f7fe fb76 	bl	8005154 <probe_state_monitor>

  // Reset step out bits.
  st.step_outbits = 0;
 8006a68:	2300      	movs	r3, #0
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_x += st.steps[X_AXIS];
  #else
    st.counter_x += st.exec_block->steps[X_AXIS];
  #endif
  if (st.counter_x > st.exec_block->step_event_count) {
 8006a6a:	6b20      	ldr	r0, [r4, #48]	; 0x30
    st.counter_x += st.steps[X_AXIS];
 8006a6c:	6822      	ldr	r2, [r4, #0]
  st.step_outbits = 0;
 8006a6e:	8363      	strh	r3, [r4, #26]
    st.counter_x += st.steps[X_AXIS];
 8006a70:	6a23      	ldr	r3, [r4, #32]
  if (st.counter_x > st.exec_block->step_event_count) {
 8006a72:	68c1      	ldr	r1, [r0, #12]
    st.counter_x += st.steps[X_AXIS];
 8006a74:	441a      	add	r2, r3
  if (st.counter_x > st.exec_block->step_event_count) {
 8006a76:	428a      	cmp	r2, r1
    st.counter_x += st.steps[X_AXIS];
 8006a78:	6022      	str	r2, [r4, #0]
  if (st.counter_x > st.exec_block->step_event_count) {
 8006a7a:	d90c      	bls.n	8006a96 <HandleStepSetIT+0xfa>
    st.step_outbits |= STEP_X_Pin;
 8006a7c:	2301      	movs	r3, #1
    st.counter_x -= st.exec_block->step_event_count;
 8006a7e:	1a52      	subs	r2, r2, r1
    st.step_outbits |= STEP_X_Pin;
 8006a80:	8363      	strh	r3, [r4, #26]
    st.counter_x -= st.exec_block->step_event_count;
 8006a82:	6022      	str	r2, [r4, #0]
    if (st.exec_block->direction_bits & DIR_X_Pin) { sys_position[X_AXIS]--; }
 8006a84:	4a39      	ldr	r2, [pc, #228]	; (8006b6c <HandleStepSetIT+0x1d0>)
 8006a86:	7c06      	ldrb	r6, [r0, #16]
 8006a88:	6813      	ldr	r3, [r2, #0]
 8006a8a:	0737      	lsls	r7, r6, #28
 8006a8c:	bf4c      	ite	mi
 8006a8e:	f103 33ff 	addmi.w	r3, r3, #4294967295
    else { sys_position[X_AXIS]++; }
 8006a92:	3301      	addpl	r3, #1
 8006a94:	6013      	str	r3, [r2, #0]
  }
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_y += st.steps[Y_AXIS];
 8006a96:	6862      	ldr	r2, [r4, #4]
 8006a98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a9a:	441a      	add	r2, r3
  #else
    st.counter_y += st.exec_block->steps[Y_AXIS];
  #endif
  if (st.counter_y > st.exec_block->step_event_count) {
 8006a9c:	4291      	cmp	r1, r2
    st.counter_y += st.steps[Y_AXIS];
 8006a9e:	6062      	str	r2, [r4, #4]
  if (st.counter_y > st.exec_block->step_event_count) {
 8006aa0:	d20e      	bcs.n	8006ac0 <HandleStepSetIT+0x124>
    st.step_outbits |= STEP_Y_Pin;
 8006aa2:	8b63      	ldrh	r3, [r4, #26]
    st.counter_y -= st.exec_block->step_event_count;
 8006aa4:	1a52      	subs	r2, r2, r1
    st.step_outbits |= STEP_Y_Pin;
 8006aa6:	f043 0302 	orr.w	r3, r3, #2
 8006aaa:	8363      	strh	r3, [r4, #26]
    st.counter_y -= st.exec_block->step_event_count;
 8006aac:	6062      	str	r2, [r4, #4]
    if (st.exec_block->direction_bits & DIR_Y_Pin) { sys_position[Y_AXIS]--; }
 8006aae:	4a2f      	ldr	r2, [pc, #188]	; (8006b6c <HandleStepSetIT+0x1d0>)
 8006ab0:	7c06      	ldrb	r6, [r0, #16]
 8006ab2:	6853      	ldr	r3, [r2, #4]
 8006ab4:	06f6      	lsls	r6, r6, #27
 8006ab6:	bf4c      	ite	mi
 8006ab8:	f103 33ff 	addmi.w	r3, r3, #4294967295
    else { sys_position[Y_AXIS]++; }
 8006abc:	3301      	addpl	r3, #1
 8006abe:	6053      	str	r3, [r2, #4]
  }
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_z += st.steps[Z_AXIS];
 8006ac0:	68a3      	ldr	r3, [r4, #8]
 8006ac2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006ac4:	4413      	add	r3, r2
  #else
    st.counter_z += st.exec_block->steps[Z_AXIS];
  #endif
  if (st.counter_z > st.exec_block->step_event_count) {
 8006ac6:	4299      	cmp	r1, r3
    st.counter_z += st.steps[Z_AXIS];
 8006ac8:	60a3      	str	r3, [r4, #8]
  if (st.counter_z > st.exec_block->step_event_count) {
 8006aca:	d20e      	bcs.n	8006aea <HandleStepSetIT+0x14e>
    st.step_outbits |= STEP_Z_Pin;
 8006acc:	8b62      	ldrh	r2, [r4, #26]
    st.counter_z -= st.exec_block->step_event_count;
 8006ace:	1a5b      	subs	r3, r3, r1
    st.step_outbits |= STEP_Z_Pin;
 8006ad0:	f042 0204 	orr.w	r2, r2, #4
 8006ad4:	8362      	strh	r2, [r4, #26]
    if (st.exec_block->direction_bits & DIR_Z_Pin) { sys_position[Z_AXIS]--; }
 8006ad6:	4a25      	ldr	r2, [pc, #148]	; (8006b6c <HandleStepSetIT+0x1d0>)
 8006ad8:	7c01      	ldrb	r1, [r0, #16]
    st.counter_z -= st.exec_block->step_event_count;
 8006ada:	60a3      	str	r3, [r4, #8]
    if (st.exec_block->direction_bits & DIR_Z_Pin) { sys_position[Z_AXIS]--; }
 8006adc:	6893      	ldr	r3, [r2, #8]
 8006ade:	0689      	lsls	r1, r1, #26
 8006ae0:	bf4c      	ite	mi
 8006ae2:	f103 33ff 	addmi.w	r3, r3, #4294967295
    else { sys_position[Z_AXIS]++; }
 8006ae6:	3301      	addpl	r3, #1
 8006ae8:	6093      	str	r3, [r2, #8]
    else { sys_position[C_AXIS]++; }
  }
#endif

  // During a homing cycle, lock out and prevent desired axes from moving.
  if (sys.state == STATE_HOMING) { st.step_outbits &= sys.homing_axis_lock; }
 8006aea:	4b21      	ldr	r3, [pc, #132]	; (8006b70 <HandleStepSetIT+0x1d4>)
 8006aec:	781a      	ldrb	r2, [r3, #0]
 8006aee:	2a04      	cmp	r2, #4
 8006af0:	bf01      	itttt	eq
 8006af2:	88db      	ldrheq	r3, [r3, #6]
 8006af4:	8b62      	ldrheq	r2, [r4, #26]
 8006af6:	4013      	andeq	r3, r2
 8006af8:	8363      	strheq	r3, [r4, #26]

  st.step_count--; // Decrement step events count
 8006afa:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 8006afc:	3b01      	subs	r3, #1
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	85a3      	strh	r3, [r4, #44]	; 0x2c
  if (st.step_count == 0) {
 8006b02:	b943      	cbnz	r3, 8006b16 <HandleStepSetIT+0x17a>
    // Segment is complete. Discard current segment and advance segment indexing.
    st.exec_segment = NULL;

    //if ( ++segment_buffer_tail == SEGMENT_BUFFER_SIZE) { segment_buffer_tail = 0; }
  	uint8_t segment_tail_next = segment_buffer_tail + 1;
 8006b04:	4a13      	ldr	r2, [pc, #76]	; (8006b54 <HandleStepSetIT+0x1b8>)
    st.exec_segment = NULL;
 8006b06:	6363      	str	r3, [r4, #52]	; 0x34
  	uint8_t segment_tail_next = segment_buffer_tail + 1;
 8006b08:	7813      	ldrb	r3, [r2, #0]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	b2db      	uxtb	r3, r3
  	if (segment_tail_next == SEGMENT_BUFFER_SIZE)
  		segment_tail_next = 0;
 8006b0e:	2b20      	cmp	r3, #32
 8006b10:	bf08      	it	eq
 8006b12:	2300      	moveq	r3, #0
  	segment_buffer_tail = segment_tail_next;
 8006b14:	7013      	strb	r3, [r2, #0]
  }




  st.step_outbits ^= step_port_invert_mask;  // Apply step port invert mask
 8006b16:	4a17      	ldr	r2, [pc, #92]	; (8006b74 <HandleStepSetIT+0x1d8>)
 8006b18:	8b63      	ldrh	r3, [r4, #26]
 8006b1a:	8812      	ldrh	r2, [r2, #0]
 8006b1c:	4053      	eors	r3, r2
 8006b1e:	8363      	strh	r3, [r4, #26]
  busy = false;
 8006b20:	2300      	movs	r3, #0
 8006b22:	702b      	strb	r3, [r5, #0]


}
 8006b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      st_go_idle();
 8006b26:	f7ff fef7 	bl	8006918 <st_go_idle>
        if (st.exec_block->is_pwm_rate_adjusted) { spindle_set_speed(SPINDLE_PWM_OFF_VALUE); }
 8006b2a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006b2c:	7c5b      	ldrb	r3, [r3, #17]
 8006b2e:	b113      	cbz	r3, 8006b36 <HandleStepSetIT+0x19a>
 8006b30:	4630      	mov	r0, r6
 8006b32:	f7ff fe0b 	bl	800674c <spindle_set_speed>
}
 8006b36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      system_set_exec_state_flag(EXEC_CYCLE_STOP); // Flag main program for cycle end
 8006b3a:	2004      	movs	r0, #4
 8006b3c:	f000 bd4e 	b.w	80075dc <system_set_exec_state_flag>
 8006b40:	20003064 	.word	0x20003064
 8006b44:	40010800 	.word	0x40010800
 8006b48:	200031a8 	.word	0x200031a8
 8006b4c:	40000400 	.word	0x40000400
 8006b50:	e000e100 	.word	0xe000e100
 8006b54:	200031a5 	.word	0x200031a5
 8006b58:	200031a4 	.word	0x200031a4
 8006b5c:	200030a4 	.word	0x200030a4
 8006b60:	200031e0 	.word	0x200031e0
 8006b64:	20003066 	.word	0x20003066
 8006b68:	20000130 	.word	0x20000130
 8006b6c:	20000118 	.word	0x20000118
 8006b70:	20000104 	.word	0x20000104
 8006b74:	20003450 	.word	0x20003450

08006b78 <HandleStepResetIT>:
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8006b78:	4905      	ldr	r1, [pc, #20]	; (8006b90 <HandleStepResetIT+0x18>)
// a step. This ISR resets the motor port after a short period (settings.pulse_microseconds)
// completing one step cycle.

void HandleStepResetIT()
{
  GPIO_Write(STEP_GPIO_Port, (GPIO_ReadOutputData(STEP_GPIO_Port) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 8006b7a:	4b06      	ldr	r3, [pc, #24]	; (8006b94 <HandleStepResetIT+0x1c>)
 8006b7c:	68ca      	ldr	r2, [r1, #12]
 8006b7e:	881b      	ldrh	r3, [r3, #0]
 8006b80:	f022 0207 	bic.w	r2, r2, #7
 8006b84:	f003 0307 	and.w	r3, r3, #7
 8006b88:	4313      	orrs	r3, r2
  WRITE_REG(GPIOx->ODR, PortValue);
 8006b8a:	60cb      	str	r3, [r1, #12]
}
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	40010800 	.word	0x40010800
 8006b94:	20003450 	.word	0x20003450

08006b98 <st_generate_step_dir_invert_masks>:

// Generates the step and direction port invert masks used in the Stepper Interrupt Driver.
void st_generate_step_dir_invert_masks()
{
  uint8_t idx;
  step_port_invert_mask = 0;
 8006b98:	2300      	movs	r3, #0
{
 8006b9a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  dir_port_invert_mask = 0;
  for (idx=0; idx<N_AXIS; idx++) {
    #ifdef STM32
      if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8006b9e:	4a17      	ldr	r2, [pc, #92]	; (8006bfc <st_generate_step_dir_invert_masks+0x64>)
      if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 8006ba0:	461c      	mov	r4, r3
      if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8006ba2:	f892 7034 	ldrb.w	r7, [r2, #52]	; 0x34
      if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 8006ba6:	f892 c035 	ldrb.w	ip, [r2, #53]	; 0x35
 8006baa:	461e      	mov	r6, r3
 8006bac:	461a      	mov	r2, r3
 8006bae:	4619      	mov	r1, r3
  step_port_invert_mask = 0;
 8006bb0:	4d13      	ldr	r5, [pc, #76]	; (8006c00 <st_generate_step_dir_invert_masks+0x68>)
  dir_port_invert_mask = 0;
 8006bb2:	4814      	ldr	r0, [pc, #80]	; (8006c04 <st_generate_step_dir_invert_masks+0x6c>)
      if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8006bb4:	f8df e050 	ldr.w	lr, [pc, #80]	; 8006c08 <st_generate_step_dir_invert_masks+0x70>
      if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 8006bb8:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8006c0c <st_generate_step_dir_invert_masks+0x74>
  step_port_invert_mask = 0;
 8006bbc:	802b      	strh	r3, [r5, #0]
  dir_port_invert_mask = 0;
 8006bbe:	8003      	strh	r3, [r0, #0]
      if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8006bc0:	fa47 f903 	asr.w	r9, r7, r3
 8006bc4:	f019 0f01 	tst.w	r9, #1
 8006bc8:	bf18      	it	ne
 8006bca:	f83e 6013 	ldrhne.w	r6, [lr, r3, lsl #1]
      if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 8006bce:	fa4c f903 	asr.w	r9, ip, r3
      if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8006bd2:	bf1c      	itt	ne
 8006bd4:	4331      	orrne	r1, r6
 8006bd6:	2601      	movne	r6, #1
      if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 8006bd8:	f019 0f01 	tst.w	r9, #1
 8006bdc:	bf18      	it	ne
 8006bde:	f838 4013 	ldrhne.w	r4, [r8, r3, lsl #1]
  for (idx=0; idx<N_AXIS; idx++) {
 8006be2:	f103 0301 	add.w	r3, r3, #1
      if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 8006be6:	bf1c      	itt	ne
 8006be8:	4322      	orrne	r2, r4
 8006bea:	2401      	movne	r4, #1
  for (idx=0; idx<N_AXIS; idx++) {
 8006bec:	2b03      	cmp	r3, #3
 8006bee:	d1e7      	bne.n	8006bc0 <st_generate_step_dir_invert_masks+0x28>
 8006bf0:	b106      	cbz	r6, 8006bf4 <st_generate_step_dir_invert_masks+0x5c>
 8006bf2:	8029      	strh	r1, [r5, #0]
 8006bf4:	b104      	cbz	r4, 8006bf8 <st_generate_step_dir_invert_masks+0x60>
 8006bf6:	8002      	strh	r2, [r0, #0]
    #elif ATMEGA328P
      if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= get_step_pin_mask(idx); }
      if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= get_direction_pin_mask(idx); }
    #endif
  }
}
 8006bf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bfc:	20002ffc 	.word	0x20002ffc
 8006c00:	20003450 	.word	0x20003450
 8006c04:	20003066 	.word	0x20003066
 8006c08:	08009cfc 	.word	0x08009cfc
 8006c0c:	08009cf0 	.word	0x08009cf0

08006c10 <st_reset>:


// Reset and clear stepper subsystem variables
void st_reset()
{
 8006c10:	b538      	push	{r3, r4, r5, lr}
  // Initialize stepper driver idle state.
  st_go_idle();

  // Initialize stepper algorithm variables.
  memset(&prep, 0, sizeof(st_prep_t));
 8006c12:	2538      	movs	r5, #56	; 0x38
  memset(&st, 0, sizeof(stepper_t));
 8006c14:	4c17      	ldr	r4, [pc, #92]	; (8006c74 <st_reset+0x64>)
  st_go_idle();
 8006c16:	f7ff fe7f 	bl	8006918 <st_go_idle>
  memset(&prep, 0, sizeof(st_prep_t));
 8006c1a:	462a      	mov	r2, r5
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	4816      	ldr	r0, [pc, #88]	; (8006c78 <st_reset+0x68>)
 8006c20:	f000 fff4 	bl	8007c0c <memset>
  memset(&st, 0, sizeof(stepper_t));
 8006c24:	462a      	mov	r2, r5
 8006c26:	2100      	movs	r1, #0
 8006c28:	4620      	mov	r0, r4
 8006c2a:	f000 ffef 	bl	8007c0c <memset>
  st.exec_segment = NULL;
  pl_block = NULL;  // Planner block pointer used by segment buffer
 8006c2e:	2300      	movs	r3, #0
  segment_buffer_tail = 0;
  segment_buffer_head = 0; // empty = tail
  segment_next_head = 1;
 8006c30:	2101      	movs	r1, #1
  pl_block = NULL;  // Planner block pointer used by segment buffer
 8006c32:	4a12      	ldr	r2, [pc, #72]	; (8006c7c <st_reset+0x6c>)
 8006c34:	6013      	str	r3, [r2, #0]
  segment_buffer_tail = 0;
 8006c36:	4a12      	ldr	r2, [pc, #72]	; (8006c80 <st_reset+0x70>)
 8006c38:	7013      	strb	r3, [r2, #0]
  segment_buffer_head = 0; // empty = tail
 8006c3a:	4a12      	ldr	r2, [pc, #72]	; (8006c84 <st_reset+0x74>)
 8006c3c:	7013      	strb	r3, [r2, #0]
  segment_next_head = 1;
 8006c3e:	4a12      	ldr	r2, [pc, #72]	; (8006c88 <st_reset+0x78>)
 8006c40:	7011      	strb	r1, [r2, #0]
  busy = false;
 8006c42:	4a12      	ldr	r2, [pc, #72]	; (8006c8c <st_reset+0x7c>)
 8006c44:	7013      	strb	r3, [r2, #0]

  st_generate_step_dir_invert_masks();
 8006c46:	f7ff ffa7 	bl	8006b98 <st_generate_step_dir_invert_masks>
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8006c4a:	4911      	ldr	r1, [pc, #68]	; (8006c90 <st_reset+0x80>)
  st.dir_outbits = dir_port_invert_mask; // Initialize direction bits to default.
 8006c4c:	4b11      	ldr	r3, [pc, #68]	; (8006c94 <st_reset+0x84>)

  // Initialize step and direction port pins.
#ifdef STM32
  GPIO_Write(STEP_GPIO_Port, (GPIO_ReadOutputData(STEP_GPIO_Port) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 8006c4e:	4a12      	ldr	r2, [pc, #72]	; (8006c98 <st_reset+0x88>)
  st.dir_outbits = dir_port_invert_mask; // Initialize direction bits to default.
 8006c50:	8818      	ldrh	r0, [r3, #0]
  GPIO_Write(STEP_GPIO_Port, (GPIO_ReadOutputData(STEP_GPIO_Port) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 8006c52:	8812      	ldrh	r2, [r2, #0]
 8006c54:	68cb      	ldr	r3, [r1, #12]
 8006c56:	f002 0207 	and.w	r2, r2, #7
 8006c5a:	f023 0307 	bic.w	r3, r3, #7
 8006c5e:	431a      	orrs	r2, r3
  st.dir_outbits = dir_port_invert_mask; // Initialize direction bits to default.
 8006c60:	83a0      	strh	r0, [r4, #28]
  WRITE_REG(GPIOx->ODR, PortValue);
 8006c62:	60ca      	str	r2, [r1, #12]
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8006c64:	68cb      	ldr	r3, [r1, #12]
  GPIO_Write(DIR_GPIO_Port, (GPIO_ReadOutputData(DIR_GPIO_Port) & ~DIR_MASK) | (dir_port_invert_mask & DIR_MASK));
 8006c66:	4028      	ands	r0, r5
 8006c68:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8006c6c:	4303      	orrs	r3, r0
  WRITE_REG(GPIOx->ODR, PortValue);
 8006c6e:	60cb      	str	r3, [r1, #12]
#elif ATMEGA328P
  STEP_PORT = (STEP_PORT & ~STEP_MASK) | step_port_invert_mask;
  DIRECTION_PORT = (DIRECTION_PORT & ~DIRECTION_MASK) | dir_port_invert_mask;
#endif
}
 8006c70:	bd38      	pop	{r3, r4, r5, pc}
 8006c72:	bf00      	nop
 8006c74:	200031a8 	.word	0x200031a8
 8006c78:	2000306c 	.word	0x2000306c
 8006c7c:	20003068 	.word	0x20003068
 8006c80:	200031a5 	.word	0x200031a5
 8006c84:	200031a4 	.word	0x200031a4
 8006c88:	200031a6 	.word	0x200031a6
 8006c8c:	20003064 	.word	0x20003064
 8006c90:	40010800 	.word	0x40010800
 8006c94:	20003066 	.word	0x20003066
 8006c98:	20003450 	.word	0x20003450

08006c9c <stepper_init>:
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006c9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	f042 0201 	orr.w	r2, r2, #1
 8006ca6:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	f042 0201 	orr.w	r2, r2, #1
 8006cae:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006cb0:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8006cb4:	f042 0201 	orr.w	r2, r2, #1
 8006cb8:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006cbc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8006cc0:	f042 0201 	orr.w	r2, r2, #1
 8006cc4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006cc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ccc:	4b07      	ldr	r3, [pc, #28]	; (8006cec <stepper_init+0x50>)
 8006cce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
 8006cd2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006cd6:	f3bf 8f6f 	isb	sy
 8006cda:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006cde:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
 8006ce2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006ce6:	f3bf 8f6f 	isb	sy
  TIMSK0 |= (1<<TOIE0); // Enable Timer0 overflow interrupt
  #ifdef STEP_PULSE_DELAY
    TIMSK0 |= (1<<OCIE0A); // Enable Timer0 Compare Match A interrupt
  #endif
#endif
}
 8006cea:	4770      	bx	lr
 8006cec:	e000e100 	.word	0xe000e100

08006cf0 <st_update_plan_block_parameters>:


// Called by planner_recalculate() when the executing block is updated by the new plan.
void st_update_plan_block_parameters()
{
 8006cf0:	b538      	push	{r3, r4, r5, lr}
  if (pl_block != NULL) { // Ignore if at start of a new block.
 8006cf2:	4c08      	ldr	r4, [pc, #32]	; (8006d14 <st_update_plan_block_parameters+0x24>)
 8006cf4:	6825      	ldr	r5, [r4, #0]
 8006cf6:	b15d      	cbz	r5, 8006d10 <st_update_plan_block_parameters+0x20>
    prep.recalculate_flag |= PREP_FLAG_RECALCULATE;
 8006cf8:	4b07      	ldr	r3, [pc, #28]	; (8006d18 <st_update_plan_block_parameters+0x28>)
 8006cfa:	785a      	ldrb	r2, [r3, #1]
    pl_block->entry_speed_sqr = prep.current_speed*prep.current_speed; // Update entry speed.
 8006cfc:	69d9      	ldr	r1, [r3, #28]
    prep.recalculate_flag |= PREP_FLAG_RECALCULATE;
 8006cfe:	f042 0201 	orr.w	r2, r2, #1
 8006d02:	705a      	strb	r2, [r3, #1]
    pl_block->entry_speed_sqr = prep.current_speed*prep.current_speed; // Update entry speed.
 8006d04:	4608      	mov	r0, r1
 8006d06:	f7fa f835 	bl	8000d74 <__aeabi_fmul>
    pl_block = NULL; // Flag st_prep_segment() to load and check active velocity profile.
 8006d0a:	2300      	movs	r3, #0
    pl_block->entry_speed_sqr = prep.current_speed*prep.current_speed; // Update entry speed.
 8006d0c:	6168      	str	r0, [r5, #20]
    pl_block = NULL; // Flag st_prep_segment() to load and check active velocity profile.
 8006d0e:	6023      	str	r3, [r4, #0]
  }
}
 8006d10:	bd38      	pop	{r3, r4, r5, pc}
 8006d12:	bf00      	nop
 8006d14:	20003068 	.word	0x20003068
 8006d18:	2000306c 	.word	0x2000306c
 8006d1c:	00000000 	.word	0x00000000

08006d20 <st_prep_buffer>:
   longer than the time it takes the stepper algorithm to empty it before refilling it.
   Currently, the segment buffer conservatively holds roughly up to 40-50 msec of steps.
   NOTE: Computation units are in steps, millimeters, and minutes.
*/
void st_prep_buffer()
{
 8006d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	// Block step prep buffer, while in a suspend state and there is no suspend motion to execute.
	if (bit_istrue(sys.step_control,STEP_CONTROL_END_MOTION)) { return; }
 8006d24:	4b9b      	ldr	r3, [pc, #620]	; (8006f94 <st_prep_buffer+0x274>)
{
 8006d26:	b08d      	sub	sp, #52	; 0x34
	if (bit_istrue(sys.step_control,STEP_CONTROL_END_MOTION)) { return; }
 8006d28:	791b      	ldrb	r3, [r3, #4]
 8006d2a:	07d8      	lsls	r0, r3, #31
 8006d2c:	f100 82fe 	bmi.w	800732c <st_prep_buffer+0x60c>

	while (segment_buffer_tail != segment_next_head) { // Check if we need to fill the buffer.
 8006d30:	4b99      	ldr	r3, [pc, #612]	; (8006f98 <st_prep_buffer+0x278>)
 8006d32:	4a9a      	ldr	r2, [pc, #616]	; (8006f9c <st_prep_buffer+0x27c>)
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	7812      	ldrb	r2, [r2, #0]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	f000 82f7 	beq.w	800732c <st_prep_buffer+0x60c>

		// Determine if we need to load a new planner block or if the block needs to be recomputed.
		if (pl_block == NULL) {
 8006d3e:	4f98      	ldr	r7, [pc, #608]	; (8006fa0 <st_prep_buffer+0x280>)
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d14b      	bne.n	8006dde <st_prep_buffer+0xbe>

			// Query planner for a queued block
			if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) { pl_block = plan_get_system_motion_block(); }
 8006d46:	4b93      	ldr	r3, [pc, #588]	; (8006f94 <st_prep_buffer+0x274>)
 8006d48:	791b      	ldrb	r3, [r3, #4]
 8006d4a:	0759      	lsls	r1, r3, #29
 8006d4c:	f140 80c0 	bpl.w	8006ed0 <st_prep_buffer+0x1b0>
 8006d50:	f7fd fe6e 	bl	8004a30 <plan_get_system_motion_block>
			else { pl_block = plan_get_current_block(); }
 8006d54:	6038      	str	r0, [r7, #0]
			if (pl_block == NULL) { return; } // No planner blocks. Exit.
 8006d56:	683e      	ldr	r6, [r7, #0]
 8006d58:	2e00      	cmp	r6, #0
 8006d5a:	f000 82e7 	beq.w	800732c <st_prep_buffer+0x60c>

			// Check if we need to only recompute the velocity profile or load a new block.
			if (prep.recalculate_flag & PREP_FLAG_RECALCULATE) {
 8006d5e:	4c91      	ldr	r4, [pc, #580]	; (8006fa4 <st_prep_buffer+0x284>)
 8006d60:	f894 9001 	ldrb.w	r9, [r4, #1]
 8006d64:	f019 0f01 	tst.w	r9, #1
 8006d68:	f000 80b5 	beq.w	8006ed6 <st_prep_buffer+0x1b6>

				#ifdef PARKING_ENABLE
					if (prep.recalculate_flag & PREP_FLAG_PARKING) { prep.recalculate_flag &= ~(PREP_FLAG_RECALCULATE); }
					else { prep.recalculate_flag = false; }
				#else
					prep.recalculate_flag = false;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	7063      	strb	r3, [r4, #1]
			 Compute the velocity profile of a new planner block based on its entry and exit
			 speeds, or recompute the profile of a partially-completed planner block if the
			 planner has updated it. For a commanded forced-deceleration, such as from a feed
			 hold, override the planner velocities and decelerate to the target exit speed.
			*/
			prep.mm_complete = 0.0f; // Default velocity profile complete at 0.0mm from end of block.
 8006d70:	2300      	movs	r3, #0
			float inv_2_accel = 0.5f/pl_block->pbacceleration;
 8006d72:	f8d6 901c 	ldr.w	r9, [r6, #28]
			prep.mm_complete = 0.0f; // Default velocity profile complete at 0.0mm from end of block.
 8006d76:	61a3      	str	r3, [r4, #24]
			float inv_2_accel = 0.5f/pl_block->pbacceleration;
 8006d78:	4649      	mov	r1, r9
 8006d7a:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8006d7e:	f7fa f8ad 	bl	8000edc <__aeabi_fdiv>
			if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) { // [Forced Deceleration to Zero Velocity]
 8006d82:	4b84      	ldr	r3, [pc, #528]	; (8006f94 <st_prep_buffer+0x274>)
			float inv_2_accel = 0.5f/pl_block->pbacceleration;
 8006d84:	4605      	mov	r5, r0
			if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) { // [Forced Deceleration to Zero Velocity]
 8006d86:	791b      	ldrb	r3, [r3, #4]
				// Compute velocity profile parameters for a feed hold in-progress. This profile overrides
				// the planner block profile, enforcing a deceleration to zero speed.
				prep.ramp_type = RAMP_DECEL;
				// Compute decelerate distance relative to end of block.
				float decel_dist = pl_block->millimeters - inv_2_accel*pl_block->entry_speed_sqr;
 8006d88:	f8d6 8020 	ldr.w	r8, [r6, #32]
			if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) { // [Forced Deceleration to Zero Velocity]
 8006d8c:	f013 0202 	ands.w	r2, r3, #2
 8006d90:	f000 8118 	beq.w	8006fc4 <st_prep_buffer+0x2a4>
				prep.ramp_type = RAMP_DECEL;
 8006d94:	2302      	movs	r3, #2
 8006d96:	7523      	strb	r3, [r4, #20]
				float decel_dist = pl_block->millimeters - inv_2_accel*pl_block->entry_speed_sqr;
 8006d98:	6976      	ldr	r6, [r6, #20]
 8006d9a:	4601      	mov	r1, r0
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	f7f9 ffe9 	bl	8000d74 <__aeabi_fmul>
 8006da2:	4601      	mov	r1, r0
 8006da4:	4640      	mov	r0, r8
 8006da6:	f7f9 fedb 	bl	8000b60 <__aeabi_fsub>
				if (decel_dist < 0.0f) {
 8006daa:	2100      	movs	r1, #0
				float decel_dist = pl_block->millimeters - inv_2_accel*pl_block->entry_speed_sqr;
 8006dac:	4605      	mov	r5, r0
				if (decel_dist < 0.0f) {
 8006dae:	f7fa f97f 	bl	80010b0 <__aeabi_fcmplt>
 8006db2:	2800      	cmp	r0, #0
 8006db4:	f000 80ea 	beq.w	8006f8c <st_prep_buffer+0x26c>
					// Deceleration through entire planner block. End of feed hold is not in this block.
					prep.exit_speed = sqrtf(pl_block->entry_speed_sqr-2*pl_block->pbacceleration*pl_block->millimeters);
 8006db8:	4649      	mov	r1, r9
 8006dba:	4648      	mov	r0, r9
 8006dbc:	f7f9 fed2 	bl	8000b64 <__addsf3>
 8006dc0:	4641      	mov	r1, r8
 8006dc2:	f7f9 ffd7 	bl	8000d74 <__aeabi_fmul>
 8006dc6:	4601      	mov	r1, r0
 8006dc8:	4630      	mov	r0, r6
 8006dca:	f7f9 fec9 	bl	8000b60 <__aeabi_fsub>
 8006dce:	f001 fe35 	bl	8008a3c <sqrtf>
 8006dd2:	6260      	str	r0, [r4, #36]	; 0x24
					prep.maximum_speed = prep.exit_speed;
				}
			}

			#ifdef VARIABLE_SPINDLE
				bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM); // Force update whenever updating block.
 8006dd4:	4a6f      	ldr	r2, [pc, #444]	; (8006f94 <st_prep_buffer+0x274>)
 8006dd6:	7913      	ldrb	r3, [r2, #4]
 8006dd8:	f043 0308 	orr.w	r3, r3, #8
 8006ddc:	7113      	strb	r3, [r2, #4]
			#endif
		}

		// Initialize new segment
		segment_t *prep_segment = &segment_buffer[segment_buffer_head];
 8006dde:	4b72      	ldr	r3, [pc, #456]	; (8006fa8 <st_prep_buffer+0x288>)

		// Set new segment to point to the current segment data block.
		prep_segment->st_block_index = prep.st_block_index;
 8006de0:	4c70      	ldr	r4, [pc, #448]	; (8006fa4 <st_prep_buffer+0x284>)
		segment_t *prep_segment = &segment_buffer[segment_buffer_head];
 8006de2:	781b      	ldrb	r3, [r3, #0]
		float dt = 0.0f; // Initialize segment time
		float time_var = dt_max; // Time worker variable
		float mm_var; // mm-Distance worker variable
		float speed_var; // Speed worker variable
		float mm_remaining = pl_block->millimeters; // New segment distance from end of block.
		float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 8006de4:	6921      	ldr	r1, [r4, #16]
		segment_t *prep_segment = &segment_buffer[segment_buffer_head];
 8006de6:	9303      	str	r3, [sp, #12]
		prep_segment->st_block_index = prep.st_block_index;
 8006de8:	9a03      	ldr	r2, [sp, #12]
 8006dea:	4b70      	ldr	r3, [pc, #448]	; (8006fac <st_prep_buffer+0x28c>)
 8006dec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006df0:	7822      	ldrb	r2, [r4, #0]
 8006df2:	711a      	strb	r2, [r3, #4]
		float mm_remaining = pl_block->millimeters; // New segment distance from end of block.
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	9301      	str	r3, [sp, #4]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
		float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 8006dfa:	4618      	mov	r0, r3
		float mm_remaining = pl_block->millimeters; // New segment distance from end of block.
 8006dfc:	9308      	str	r3, [sp, #32]
		float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 8006dfe:	f7f9 feaf 	bl	8000b60 <__aeabi_fsub>
		if (minimum_mm < 0.0f) { minimum_mm = 0.0f; }
 8006e02:	2100      	movs	r1, #0
		float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 8006e04:	900a      	str	r0, [sp, #40]	; 0x28
		if (minimum_mm < 0.0f) { minimum_mm = 0.0f; }
 8006e06:	f7fa f953 	bl	80010b0 <__aeabi_fcmplt>
 8006e0a:	b108      	cbz	r0, 8006e10 <st_prep_buffer+0xf0>
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	930a      	str	r3, [sp, #40]	; 0x28
				case RAMP_CRUISE:
					// NOTE: mm_var used to retain the last mm_remaining for incomplete segment time_var calculations.
					// NOTE: If maximum_speed*time_var value is too low, round-off can cause mm_var to not change. To
					//   prevent this, simply enforce a minimum speed threshold in the planner.
					mm_var = mm_remaining - prep.maximum_speed*time_var;
					if (mm_var < prep.decelerate_after) { // End of cruise.
 8006e10:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
						mm_remaining = prep.accelerate_until;
 8006e12:	f8d4 b028 	ldr.w	fp, [r4, #40]	; 0x28
 8006e16:	4618      	mov	r0, r3
 8006e18:	4659      	mov	r1, fp
					if (prep.current_speed-prep.maximum_speed <= speed_var) {
 8006e1a:	f8d4 8020 	ldr.w	r8, [r4, #32]
 8006e1e:	f894 a014 	ldrb.w	sl, [r4, #20]
 8006e22:	69e6      	ldr	r6, [r4, #28]
					if (mm_var < prep.decelerate_after) { // End of cruise.
 8006e24:	9305      	str	r3, [sp, #20]
 8006e26:	f7fa f939 	bl	800109c <__aeabi_fcmpeq>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	f000 8176 	beq.w	800711c <st_prep_buffer+0x3fc>
 8006e30:	f04f 0302 	mov.w	r3, #2
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	930b      	str	r3, [sp, #44]	; 0x2c
					// NOTE: mm_var used as a misc worker variable to prevent errors when near zero speed.
					speed_var = pl_block->pbacceleration*time_var; // Used as delta speed (mm/min)
					if (prep.current_speed > speed_var) { // Check if at or below zero speed.
						// Compute distance from end of segment to end of block.
						mm_var = mm_remaining - time_var*(prep.current_speed - 0.5f*speed_var); // (mm)
						if (mm_var > prep.mm_complete) { // Typical case. In deceleration ramp.
 8006e38:	69a3      	ldr	r3, [r4, #24]
							prep.current_speed -= speed_var;
							break; // Segment complete. Exit switch-case statement. Continue do-while loop.
						}
					}
					// Otherwise, at end of block or end of forced-deceleration.
					time_var = 2.0f*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 8006e3a:	2700      	movs	r7, #0
						if (mm_var > prep.mm_complete) { // Typical case. In deceleration ramp.
 8006e3c:	9306      	str	r3, [sp, #24]
					time_var = 2.0f*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 8006e3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e40:	4d5b      	ldr	r5, [pc, #364]	; (8006fb0 <st_prep_buffer+0x290>)
 8006e42:	9309      	str	r3, [sp, #36]	; 0x24
 8006e44:	2300      	movs	r3, #0
 8006e46:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e4a:	9704      	str	r7, [sp, #16]
 8006e4c:	9302      	str	r3, [sp, #8]
 8006e4e:	9507      	str	r5, [sp, #28]
			switch (prep.ramp_type) {
 8006e50:	f1ba 0f01 	cmp.w	sl, #1
 8006e54:	f000 81bf 	beq.w	80071d6 <st_prep_buffer+0x4b6>
 8006e58:	f1ba 0f03 	cmp.w	sl, #3
 8006e5c:	f000 8161 	beq.w	8007122 <st_prep_buffer+0x402>
 8006e60:	f1ba 0f00 	cmp.w	sl, #0
 8006e64:	f040 81d4 	bne.w	8007210 <st_prep_buffer+0x4f0>
					speed_var = pl_block->pbacceleration*time_var;
 8006e68:	9b01      	ldr	r3, [sp, #4]
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	69d9      	ldr	r1, [r3, #28]
 8006e6e:	f7f9 ff81 	bl	8000d74 <__aeabi_fmul>
					mm_remaining -= time_var*(prep.current_speed + 0.5f*speed_var);
 8006e72:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
					speed_var = pl_block->pbacceleration*time_var;
 8006e76:	4607      	mov	r7, r0
					mm_remaining -= time_var*(prep.current_speed + 0.5f*speed_var);
 8006e78:	f7f9 ff7c 	bl	8000d74 <__aeabi_fmul>
 8006e7c:	4631      	mov	r1, r6
 8006e7e:	f7f9 fe71 	bl	8000b64 <__addsf3>
 8006e82:	4629      	mov	r1, r5
 8006e84:	f7f9 ff76 	bl	8000d74 <__aeabi_fmul>
 8006e88:	4601      	mov	r1, r0
 8006e8a:	4648      	mov	r0, r9
 8006e8c:	f7f9 fe68 	bl	8000b60 <__aeabi_fsub>
 8006e90:	4604      	mov	r4, r0
					if (mm_remaining < prep.accelerate_until) { // End of acceleration ramp.
 8006e92:	4601      	mov	r1, r0
 8006e94:	4658      	mov	r0, fp
 8006e96:	f7fa f929 	bl	80010ec <__aeabi_fcmpgt>
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	f000 8194 	beq.w	80071c8 <st_prep_buffer+0x4a8>
						time_var = 2.0f*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 8006ea0:	4659      	mov	r1, fp
 8006ea2:	9808      	ldr	r0, [sp, #32]
 8006ea4:	f7f9 fe5c 	bl	8000b60 <__aeabi_fsub>
 8006ea8:	4601      	mov	r1, r0
 8006eaa:	f7f9 fe5b 	bl	8000b64 <__addsf3>
 8006eae:	4631      	mov	r1, r6
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	f7f9 fe56 	bl	8000b64 <__addsf3>
 8006eb8:	4601      	mov	r1, r0
 8006eba:	4620      	mov	r0, r4
 8006ebc:	f7fa f80e 	bl	8000edc <__aeabi_fdiv>
 8006ec0:	2701      	movs	r7, #1
 8006ec2:	4605      	mov	r5, r0
						prep.current_speed = prep.maximum_speed;
 8006ec4:	4646      	mov	r6, r8
						mm_remaining = prep.accelerate_until; // NOTE: 0.0 at EOB
 8006ec6:	465c      	mov	r4, fp
 8006ec8:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8006ecc:	9704      	str	r7, [sp, #16]
 8006ece:	e14d      	b.n	800716c <st_prep_buffer+0x44c>
			else { pl_block = plan_get_current_block(); }
 8006ed0:	f7fd fdba 	bl	8004a48 <plan_get_current_block>
 8006ed4:	e73e      	b.n	8006d54 <st_prep_buffer+0x34>
  block_index++;
 8006ed6:	7825      	ldrb	r5, [r4, #0]
				st_prep_block = &st_block_buffer[prep.st_block_index];
 8006ed8:	2114      	movs	r1, #20
  block_index++;
 8006eda:	3501      	adds	r5, #1
 8006edc:	b2ed      	uxtb	r5, r5
  if ( block_index == (SEGMENT_BUFFER_SIZE-1) ) { return(0); }
 8006ede:	2d1f      	cmp	r5, #31
 8006ee0:	bf08      	it	eq
 8006ee2:	2500      	moveq	r5, #0
				st_prep_block = &st_block_buffer[prep.st_block_index];
 8006ee4:	4369      	muls	r1, r5
 8006ee6:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8006fb4 <st_prep_buffer+0x294>
 8006eea:	4a33      	ldr	r2, [pc, #204]	; (8006fb8 <st_prep_buffer+0x298>)
 8006eec:	eb08 0301 	add.w	r3, r8, r1
 8006ef0:	6013      	str	r3, [r2, #0]
				st_prep_block->direction_bits = pl_block->direction_bits;
 8006ef2:	7c32      	ldrb	r2, [r6, #16]
				prep.st_block_index = st_next_block_index(prep.st_block_index);
 8006ef4:	7025      	strb	r5, [r4, #0]
				st_prep_block->direction_bits = pl_block->direction_bits;
 8006ef6:	741a      	strb	r2, [r3, #16]
					for (idx=0; idx<N_AXIS; idx++) { st_prep_block->steps[idx] = pl_block->steps[idx] << MAX_AMASS_LEVEL; }
 8006ef8:	6832      	ldr	r2, [r6, #0]
					st_prep_block->step_event_count = pl_block->step_event_count << MAX_AMASS_LEVEL;
 8006efa:	68f0      	ldr	r0, [r6, #12]
					for (idx=0; idx<N_AXIS; idx++) { st_prep_block->steps[idx] = pl_block->steps[idx] << MAX_AMASS_LEVEL; }
 8006efc:	00d2      	lsls	r2, r2, #3
 8006efe:	f848 2001 	str.w	r2, [r8, r1]
 8006f02:	6872      	ldr	r2, [r6, #4]
 8006f04:	00d2      	lsls	r2, r2, #3
 8006f06:	605a      	str	r2, [r3, #4]
 8006f08:	68b2      	ldr	r2, [r6, #8]
 8006f0a:	00d2      	lsls	r2, r2, #3
 8006f0c:	609a      	str	r2, [r3, #8]
					st_prep_block->step_event_count = pl_block->step_event_count << MAX_AMASS_LEVEL;
 8006f0e:	00c2      	lsls	r2, r0, #3
 8006f10:	60da      	str	r2, [r3, #12]
				prep.steps_remaining = (float)pl_block->step_event_count;
 8006f12:	f7f9 fed7 	bl	8000cc4 <__aeabi_ui2f>
				prep.step_per_mm = prep.steps_remaining/pl_block->millimeters;
 8006f16:	6a31      	ldr	r1, [r6, #32]
				prep.steps_remaining = (float)pl_block->step_event_count;
 8006f18:	60a0      	str	r0, [r4, #8]
				prep.step_per_mm = prep.steps_remaining/pl_block->millimeters;
 8006f1a:	f7f9 ffdf 	bl	8000edc <__aeabi_fdiv>
 8006f1e:	4601      	mov	r1, r0
 8006f20:	60e0      	str	r0, [r4, #12]
				prep.req_mm_increment = REQ_MM_INCREMENT_SCALAR/prep.step_per_mm;
 8006f22:	4826      	ldr	r0, [pc, #152]	; (8006fbc <st_prep_buffer+0x29c>)
 8006f24:	f7f9 ffda 	bl	8000edc <__aeabi_fdiv>
				prep.dt_remainder = 0.0f; // Reset for new segment block
 8006f28:	2300      	movs	r3, #0
 8006f2a:	6063      	str	r3, [r4, #4]
				if ((sys.step_control & STEP_CONTROL_EXECUTE_HOLD) || (prep.recalculate_flag & PREP_FLAG_DECEL_OVERRIDE)) {
 8006f2c:	4b19      	ldr	r3, [pc, #100]	; (8006f94 <st_prep_buffer+0x274>)
 8006f2e:	f009 0208 	and.w	r2, r9, #8
 8006f32:	791b      	ldrb	r3, [r3, #4]
				prep.req_mm_increment = REQ_MM_INCREMENT_SCALAR/prep.step_per_mm;
 8006f34:	6120      	str	r0, [r4, #16]
				if ((sys.step_control & STEP_CONTROL_EXECUTE_HOLD) || (prep.recalculate_flag & PREP_FLAG_DECEL_OVERRIDE)) {
 8006f36:	f003 0302 	and.w	r3, r3, #2
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	d021      	beq.n	8006f82 <st_prep_buffer+0x262>
					prep.current_speed = prep.exit_speed;
 8006f3e:	6a61      	ldr	r1, [r4, #36]	; 0x24
					prep.recalculate_flag &= ~(PREP_FLAG_DECEL_OVERRIDE);
 8006f40:	f029 0908 	bic.w	r9, r9, #8
					pl_block->entry_speed_sqr = prep.exit_speed*prep.exit_speed;
 8006f44:	4608      	mov	r0, r1
					prep.current_speed = prep.exit_speed;
 8006f46:	61e1      	str	r1, [r4, #28]
					pl_block->entry_speed_sqr = prep.exit_speed*prep.exit_speed;
 8006f48:	f7f9 ff14 	bl	8000d74 <__aeabi_fmul>
					prep.recalculate_flag &= ~(PREP_FLAG_DECEL_OVERRIDE);
 8006f4c:	f884 9001 	strb.w	r9, [r4, #1]
					pl_block->entry_speed_sqr = prep.exit_speed*prep.exit_speed;
 8006f50:	6170      	str	r0, [r6, #20]
					st_prep_block->is_pwm_rate_adjusted = false;
 8006f52:	2314      	movs	r3, #20
 8006f54:	fb03 8505 	mla	r5, r3, r5, r8
 8006f58:	2300      	movs	r3, #0
 8006f5a:	746b      	strb	r3, [r5, #17]
					if (settings.flags & BITFLAG_LASER_MODE) {
 8006f5c:	4b18      	ldr	r3, [pc, #96]	; (8006fc0 <st_prep_buffer+0x2a0>)
 8006f5e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8006f62:	079a      	lsls	r2, r3, #30
 8006f64:	f57f af04 	bpl.w	8006d70 <st_prep_buffer+0x50>
						if (pl_block->condition & PL_COND_FLAG_SPINDLE_CCW) {
 8006f68:	7c73      	ldrb	r3, [r6, #17]
 8006f6a:	069b      	lsls	r3, r3, #26
 8006f6c:	f57f af00 	bpl.w	8006d70 <st_prep_buffer+0x50>
							prep.inv_rate = 1.0f/pl_block->programmed_rate;
 8006f70:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8006f72:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8006f76:	f7f9 ffb1 	bl	8000edc <__aeabi_fdiv>
							st_prep_block->is_pwm_rate_adjusted = true;
 8006f7a:	2301      	movs	r3, #1
							prep.inv_rate = 1.0f/pl_block->programmed_rate;
 8006f7c:	6320      	str	r0, [r4, #48]	; 0x30
							st_prep_block->is_pwm_rate_adjusted = true;
 8006f7e:	746b      	strb	r3, [r5, #17]
 8006f80:	e6f6      	b.n	8006d70 <st_prep_buffer+0x50>
					prep.current_speed = sqrtf(pl_block->entry_speed_sqr);
 8006f82:	6970      	ldr	r0, [r6, #20]
 8006f84:	f001 fd5a 	bl	8008a3c <sqrtf>
 8006f88:	61e0      	str	r0, [r4, #28]
 8006f8a:	e7e2      	b.n	8006f52 <st_prep_buffer+0x232>
					prep.exit_speed = 0.0f;
 8006f8c:	2300      	movs	r3, #0
					prep.mm_complete = decel_dist; // End of feed hold.
 8006f8e:	61a5      	str	r5, [r4, #24]
					prep.exit_speed = 0.0f;
 8006f90:	6263      	str	r3, [r4, #36]	; 0x24
 8006f92:	e71f      	b.n	8006dd4 <st_prep_buffer+0xb4>
 8006f94:	20000104 	.word	0x20000104
 8006f98:	200031a5 	.word	0x200031a5
 8006f9c:	200031a6 	.word	0x200031a6
 8006fa0:	20003068 	.word	0x20003068
 8006fa4:	2000306c 	.word	0x2000306c
 8006fa8:	200031a4 	.word	0x200031a4
 8006fac:	200030a4 	.word	0x200030a4
 8006fb0:	365fb23b 	.word	0x365fb23b
 8006fb4:	200031e0 	.word	0x200031e0
 8006fb8:	2000344c 	.word	0x2000344c
 8006fbc:	3fa00000 	.word	0x3fa00000
 8006fc0:	20002ffc 	.word	0x20002ffc
				if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 8006fc4:	0758      	lsls	r0, r3, #29
				prep.ramp_type = RAMP_ACCEL; // Initialize as acceleration ramp.
 8006fc6:	7522      	strb	r2, [r4, #20]
				prep.accelerate_until = pl_block->millimeters;
 8006fc8:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
				if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 8006fcc:	d53c      	bpl.n	8007048 <st_prep_buffer+0x328>
					prep.exit_speed = exit_speed_sqr = 0.0f; // Enforce stop at end of system motion.
 8006fce:	2300      	movs	r3, #0
 8006fd0:	4698      	mov	r8, r3
 8006fd2:	6263      	str	r3, [r4, #36]	; 0x24
				nominal_speed = plan_compute_profile_nominal_speed(pl_block);
 8006fd4:	6838      	ldr	r0, [r7, #0]
 8006fd6:	f7fd fd6f 	bl	8004ab8 <plan_compute_profile_nominal_speed>
				float nominal_speed_sqr = nominal_speed*nominal_speed;
 8006fda:	4601      	mov	r1, r0
				nominal_speed = plan_compute_profile_nominal_speed(pl_block);
 8006fdc:	9002      	str	r0, [sp, #8]
				float nominal_speed_sqr = nominal_speed*nominal_speed;
 8006fde:	f7f9 fec9 	bl	8000d74 <__aeabi_fmul>
								0.5f*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 8006fe2:	683b      	ldr	r3, [r7, #0]
				float nominal_speed_sqr = nominal_speed*nominal_speed;
 8006fe4:	4606      	mov	r6, r0
								0.5f*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 8006fe6:	f8d3 a014 	ldr.w	sl, [r3, #20]
				if (pl_block->entry_speed_sqr > nominal_speed_sqr) { // Only occurs during override reductions.
 8006fea:	4601      	mov	r1, r0
 8006fec:	4650      	mov	r0, sl
								0.5f*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 8006fee:	f8d3 b020 	ldr.w	fp, [r3, #32]
 8006ff2:	9301      	str	r3, [sp, #4]
				if (pl_block->entry_speed_sqr > nominal_speed_sqr) { // Only occurs during override reductions.
 8006ff4:	f7fa f87a 	bl	80010ec <__aeabi_fcmpgt>
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	d039      	beq.n	8007070 <st_prep_buffer+0x350>
					prep.accelerate_until = pl_block->millimeters - inv_2_accel*(pl_block->entry_speed_sqr-nominal_speed_sqr);
 8006ffc:	4631      	mov	r1, r6
 8006ffe:	4650      	mov	r0, sl
 8007000:	f7f9 fdae 	bl	8000b60 <__aeabi_fsub>
 8007004:	4629      	mov	r1, r5
 8007006:	f7f9 feb5 	bl	8000d74 <__aeabi_fmul>
 800700a:	4601      	mov	r1, r0
 800700c:	4658      	mov	r0, fp
 800700e:	f7f9 fda7 	bl	8000b60 <__aeabi_fsub>
					if (prep.accelerate_until <= 0.0f) { // Deceleration-only.
 8007012:	2100      	movs	r1, #0
					prep.accelerate_until = pl_block->millimeters - inv_2_accel*(pl_block->entry_speed_sqr-nominal_speed_sqr);
 8007014:	62a0      	str	r0, [r4, #40]	; 0x28
					if (prep.accelerate_until <= 0.0f) { // Deceleration-only.
 8007016:	f7fa f855 	bl	80010c4 <__aeabi_fcmple>
 800701a:	b1e0      	cbz	r0, 8007056 <st_prep_buffer+0x336>
						prep.ramp_type = RAMP_DECEL;
 800701c:	2302      	movs	r3, #2
 800701e:	7523      	strb	r3, [r4, #20]
						prep.exit_speed = sqrtf(pl_block->entry_speed_sqr - 2*pl_block->pbacceleration*pl_block->millimeters);
 8007020:	9b01      	ldr	r3, [sp, #4]
 8007022:	69d9      	ldr	r1, [r3, #28]
 8007024:	4608      	mov	r0, r1
 8007026:	f7f9 fd9d 	bl	8000b64 <__addsf3>
 800702a:	4659      	mov	r1, fp
 800702c:	f7f9 fea2 	bl	8000d74 <__aeabi_fmul>
 8007030:	4601      	mov	r1, r0
 8007032:	4650      	mov	r0, sl
 8007034:	f7f9 fd94 	bl	8000b60 <__aeabi_fsub>
 8007038:	f001 fd00 	bl	8008a3c <sqrtf>
						prep.recalculate_flag |= PREP_FLAG_DECEL_OVERRIDE; // Flag to load next block as deceleration override.
 800703c:	7863      	ldrb	r3, [r4, #1]
						prep.exit_speed = sqrtf(pl_block->entry_speed_sqr - 2*pl_block->pbacceleration*pl_block->millimeters);
 800703e:	6260      	str	r0, [r4, #36]	; 0x24
						prep.recalculate_flag |= PREP_FLAG_DECEL_OVERRIDE; // Flag to load next block as deceleration override.
 8007040:	f043 0308 	orr.w	r3, r3, #8
 8007044:	7063      	strb	r3, [r4, #1]
 8007046:	e6c5      	b.n	8006dd4 <st_prep_buffer+0xb4>
					exit_speed_sqr = plan_get_exec_block_exit_speed_sqr();
 8007048:	f7fd fd10 	bl	8004a6c <plan_get_exec_block_exit_speed_sqr>
 800704c:	4680      	mov	r8, r0
					prep.exit_speed = sqrtf(exit_speed_sqr);
 800704e:	f001 fcf5 	bl	8008a3c <sqrtf>
 8007052:	6260      	str	r0, [r4, #36]	; 0x24
 8007054:	e7be      	b.n	8006fd4 <st_prep_buffer+0x2b4>
						prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr); // Should always be >= 0.0 due to planner reinit.
 8007056:	4641      	mov	r1, r8
 8007058:	4630      	mov	r0, r6
 800705a:	f7f9 fd81 	bl	8000b60 <__aeabi_fsub>
 800705e:	4629      	mov	r1, r5
 8007060:	f7f9 fe88 	bl	8000d74 <__aeabi_fmul>
						prep.maximum_speed = nominal_speed;
 8007064:	9b02      	ldr	r3, [sp, #8]
						prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr); // Should always be >= 0.0 due to planner reinit.
 8007066:	62e0      	str	r0, [r4, #44]	; 0x2c
						prep.maximum_speed = nominal_speed;
 8007068:	6223      	str	r3, [r4, #32]
						prep.ramp_type = RAMP_DECEL_OVERRIDE;
 800706a:	2303      	movs	r3, #3
						prep.ramp_type = RAMP_DECEL;
 800706c:	7523      	strb	r3, [r4, #20]
 800706e:	e6b1      	b.n	8006dd4 <st_prep_buffer+0xb4>
								0.5f*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 8007070:	4641      	mov	r1, r8
 8007072:	4650      	mov	r0, sl
 8007074:	f7f9 fd74 	bl	8000b60 <__aeabi_fsub>
 8007078:	4629      	mov	r1, r5
 800707a:	f7f9 fe7b 	bl	8000d74 <__aeabi_fmul>
 800707e:	4659      	mov	r1, fp
 8007080:	f7f9 fd70 	bl	8000b64 <__addsf3>
				float intersect_distance =
 8007084:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8007088:	f7f9 fe74 	bl	8000d74 <__aeabi_fmul>
				} else if (intersect_distance > 0.0f) {
 800708c:	2100      	movs	r1, #0
				float intersect_distance =
 800708e:	4681      	mov	r9, r0
				} else if (intersect_distance > 0.0f) {
 8007090:	f7fa f82c 	bl	80010ec <__aeabi_fcmpgt>
 8007094:	2800      	cmp	r0, #0
 8007096:	d03c      	beq.n	8007112 <st_prep_buffer+0x3f2>
					if (intersect_distance < pl_block->millimeters) { // Either trapezoid or triangle types
 8007098:	4649      	mov	r1, r9
 800709a:	4658      	mov	r0, fp
 800709c:	f7fa f826 	bl	80010ec <__aeabi_fcmpgt>
 80070a0:	2800      	cmp	r0, #0
 80070a2:	d034      	beq.n	800710e <st_prep_buffer+0x3ee>
						prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr);
 80070a4:	4641      	mov	r1, r8
 80070a6:	4630      	mov	r0, r6
 80070a8:	f7f9 fd5a 	bl	8000b60 <__aeabi_fsub>
 80070ac:	4629      	mov	r1, r5
 80070ae:	f7f9 fe61 	bl	8000d74 <__aeabi_fmul>
						if (prep.decelerate_after < intersect_distance) { // Trapezoid type
 80070b2:	4649      	mov	r1, r9
						prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr);
 80070b4:	62e0      	str	r0, [r4, #44]	; 0x2c
						if (prep.decelerate_after < intersect_distance) { // Trapezoid type
 80070b6:	f7f9 fffb 	bl	80010b0 <__aeabi_fcmplt>
 80070ba:	b1a8      	cbz	r0, 80070e8 <st_prep_buffer+0x3c8>
							prep.maximum_speed = nominal_speed;
 80070bc:	9b02      	ldr	r3, [sp, #8]
							if (pl_block->entry_speed_sqr == nominal_speed_sqr) {
 80070be:	4631      	mov	r1, r6
 80070c0:	4650      	mov	r0, sl
							prep.maximum_speed = nominal_speed;
 80070c2:	6223      	str	r3, [r4, #32]
							if (pl_block->entry_speed_sqr == nominal_speed_sqr) {
 80070c4:	f7f9 ffea 	bl	800109c <__aeabi_fcmpeq>
 80070c8:	b108      	cbz	r0, 80070ce <st_prep_buffer+0x3ae>
								prep.ramp_type = RAMP_CRUISE;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e7ce      	b.n	800706c <st_prep_buffer+0x34c>
								prep.accelerate_until -= inv_2_accel*(nominal_speed_sqr-pl_block->entry_speed_sqr);
 80070ce:	4651      	mov	r1, sl
 80070d0:	4630      	mov	r0, r6
 80070d2:	f7f9 fd45 	bl	8000b60 <__aeabi_fsub>
 80070d6:	4629      	mov	r1, r5
 80070d8:	f7f9 fe4c 	bl	8000d74 <__aeabi_fmul>
 80070dc:	4601      	mov	r1, r0
 80070de:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80070e0:	f7f9 fd3e 	bl	8000b60 <__aeabi_fsub>
 80070e4:	62a0      	str	r0, [r4, #40]	; 0x28
 80070e6:	e675      	b.n	8006dd4 <st_prep_buffer+0xb4>
							prep.maximum_speed = sqrtf(2.0f*pl_block->pbacceleration*intersect_distance+exit_speed_sqr);
 80070e8:	9b01      	ldr	r3, [sp, #4]
							prep.accelerate_until = intersect_distance;
 80070ea:	f8c4 9028 	str.w	r9, [r4, #40]	; 0x28
							prep.maximum_speed = sqrtf(2.0f*pl_block->pbacceleration*intersect_distance+exit_speed_sqr);
 80070ee:	69d9      	ldr	r1, [r3, #28]
							prep.decelerate_after = intersect_distance;
 80070f0:	f8c4 902c 	str.w	r9, [r4, #44]	; 0x2c
							prep.maximum_speed = sqrtf(2.0f*pl_block->pbacceleration*intersect_distance+exit_speed_sqr);
 80070f4:	4608      	mov	r0, r1
 80070f6:	f7f9 fd35 	bl	8000b64 <__addsf3>
 80070fa:	4649      	mov	r1, r9
 80070fc:	f7f9 fe3a 	bl	8000d74 <__aeabi_fmul>
 8007100:	4641      	mov	r1, r8
 8007102:	f7f9 fd2f 	bl	8000b64 <__addsf3>
 8007106:	f001 fc99 	bl	8008a3c <sqrtf>
 800710a:	6220      	str	r0, [r4, #32]
 800710c:	e662      	b.n	8006dd4 <st_prep_buffer+0xb4>
						prep.ramp_type = RAMP_DECEL;
 800710e:	2302      	movs	r3, #2
 8007110:	e7ac      	b.n	800706c <st_prep_buffer+0x34c>
					prep.accelerate_until = 0.0f;
 8007112:	2300      	movs	r3, #0
 8007114:	62a3      	str	r3, [r4, #40]	; 0x28
					prep.maximum_speed = prep.exit_speed;
 8007116:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007118:	6223      	str	r3, [r4, #32]
 800711a:	e65b      	b.n	8006dd4 <st_prep_buffer+0xb4>
 800711c:	f04f 0301 	mov.w	r3, #1
 8007120:	e688      	b.n	8006e34 <st_prep_buffer+0x114>
					speed_var = pl_block->pbacceleration*time_var;
 8007122:	9b01      	ldr	r3, [sp, #4]
 8007124:	4628      	mov	r0, r5
 8007126:	69d9      	ldr	r1, [r3, #28]
 8007128:	f7f9 fe24 	bl	8000d74 <__aeabi_fmul>
 800712c:	4607      	mov	r7, r0
					if (prep.current_speed-prep.maximum_speed <= speed_var) {
 800712e:	4641      	mov	r1, r8
 8007130:	4630      	mov	r0, r6
 8007132:	f7f9 fd15 	bl	8000b60 <__aeabi_fsub>
 8007136:	4639      	mov	r1, r7
 8007138:	f7f9 ffc4 	bl	80010c4 <__aeabi_fcmple>
 800713c:	2800      	cmp	r0, #0
 800713e:	d02d      	beq.n	800719c <st_prep_buffer+0x47c>
						time_var = 2.0f*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 8007140:	4659      	mov	r1, fp
 8007142:	9808      	ldr	r0, [sp, #32]
 8007144:	f7f9 fd0c 	bl	8000b60 <__aeabi_fsub>
 8007148:	4601      	mov	r1, r0
 800714a:	f7f9 fd0b 	bl	8000b64 <__addsf3>
 800714e:	4631      	mov	r1, r6
 8007150:	4604      	mov	r4, r0
 8007152:	4640      	mov	r0, r8
 8007154:	f7f9 fd06 	bl	8000b64 <__addsf3>
 8007158:	4601      	mov	r1, r0
 800715a:	4620      	mov	r0, r4
 800715c:	f7f9 febe 	bl	8000edc <__aeabi_fdiv>
 8007160:	2701      	movs	r7, #1
 8007162:	4605      	mov	r5, r0
						prep.current_speed = prep.maximum_speed;
 8007164:	4646      	mov	r6, r8
						mm_remaining = prep.accelerate_until;
 8007166:	465c      	mov	r4, fp
						prep.ramp_type = RAMP_CRUISE;
 8007168:	46ba      	mov	sl, r7
 800716a:	9704      	str	r7, [sp, #16]
					mm_remaining = prep.mm_complete;
					prep.current_speed = prep.exit_speed;
			}
			dt += time_var; // Add computed ramp time to total segment time.
 800716c:	4629      	mov	r1, r5
 800716e:	9802      	ldr	r0, [sp, #8]
 8007170:	f7f9 fcf8 	bl	8000b64 <__addsf3>
			if (dt < dt_max) { time_var = dt_max - dt; } // **Incomplete** At ramp junction.
 8007174:	4601      	mov	r1, r0
			dt += time_var; // Add computed ramp time to total segment time.
 8007176:	9002      	str	r0, [sp, #8]
			if (dt < dt_max) { time_var = dt_max - dt; } // **Incomplete** At ramp junction.
 8007178:	9807      	ldr	r0, [sp, #28]
 800717a:	f7f9 ffb7 	bl	80010ec <__aeabi_fcmpgt>
 800717e:	2800      	cmp	r0, #0
 8007180:	d07b      	beq.n	800727a <st_prep_buffer+0x55a>
 8007182:	9902      	ldr	r1, [sp, #8]
 8007184:	9807      	ldr	r0, [sp, #28]
			else {
				if (mm_remaining > minimum_mm) { // Check for very slow segments with zero steps.
					// Increase segment time to ensure at least one step in segment. Override and loop
					// through distance calculations until minimum_mm or mm_complete.
					dt_max += DT_SEGMENT;
					time_var = dt_max - dt;
 8007186:	f7f9 fceb 	bl	8000b60 <__aeabi_fsub>
				} else {
					break; // **Complete** Exit loop. Segment execution time maxed.
				}
			}
		} while (mm_remaining > prep.mm_complete); // **Complete** Exit loop. Profile complete.
 800718a:	4621      	mov	r1, r4
					time_var = dt_max - dt;
 800718c:	4605      	mov	r5, r0
		} while (mm_remaining > prep.mm_complete); // **Complete** Exit loop. Profile complete.
 800718e:	9806      	ldr	r0, [sp, #24]
 8007190:	f7f9 ff8e 	bl	80010b0 <__aeabi_fcmplt>
 8007194:	2800      	cmp	r0, #0
 8007196:	d076      	beq.n	8007286 <st_prep_buffer+0x566>
 8007198:	46a1      	mov	r9, r4
 800719a:	e659      	b.n	8006e50 <st_prep_buffer+0x130>
						mm_remaining -= time_var*(prep.current_speed - 0.5f*speed_var);
 800719c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80071a0:	4638      	mov	r0, r7
 80071a2:	f7f9 fde7 	bl	8000d74 <__aeabi_fmul>
 80071a6:	4601      	mov	r1, r0
 80071a8:	4630      	mov	r0, r6
 80071aa:	f7f9 fcd9 	bl	8000b60 <__aeabi_fsub>
 80071ae:	4629      	mov	r1, r5
 80071b0:	f7f9 fde0 	bl	8000d74 <__aeabi_fmul>
 80071b4:	4601      	mov	r1, r0
 80071b6:	4648      	mov	r0, r9
 80071b8:	f7f9 fcd2 	bl	8000b60 <__aeabi_fsub>
 80071bc:	4604      	mov	r4, r0
							prep.current_speed -= speed_var;
 80071be:	4639      	mov	r1, r7
 80071c0:	4630      	mov	r0, r6
 80071c2:	f7f9 fccd 	bl	8000b60 <__aeabi_fsub>
 80071c6:	e003      	b.n	80071d0 <st_prep_buffer+0x4b0>
						prep.current_speed += speed_var;
 80071c8:	4639      	mov	r1, r7
 80071ca:	4630      	mov	r0, r6
 80071cc:	f7f9 fcca 	bl	8000b64 <__addsf3>
							prep.current_speed -= speed_var;
 80071d0:	4606      	mov	r6, r0
					time_var = 2.0f*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 80071d2:	2701      	movs	r7, #1
 80071d4:	e7ca      	b.n	800716c <st_prep_buffer+0x44c>
					mm_var = mm_remaining - prep.maximum_speed*time_var;
 80071d6:	4629      	mov	r1, r5
 80071d8:	4640      	mov	r0, r8
 80071da:	f7f9 fdcb 	bl	8000d74 <__aeabi_fmul>
 80071de:	4601      	mov	r1, r0
 80071e0:	4648      	mov	r0, r9
 80071e2:	f7f9 fcbd 	bl	8000b60 <__aeabi_fsub>
 80071e6:	4604      	mov	r4, r0
					if (mm_var < prep.decelerate_after) { // End of cruise.
 80071e8:	4601      	mov	r1, r0
 80071ea:	9805      	ldr	r0, [sp, #20]
 80071ec:	f7f9 ff7e 	bl	80010ec <__aeabi_fcmpgt>
 80071f0:	2800      	cmp	r0, #0
 80071f2:	d0bb      	beq.n	800716c <st_prep_buffer+0x44c>
						time_var = (mm_remaining - prep.decelerate_after)/prep.maximum_speed;
 80071f4:	9905      	ldr	r1, [sp, #20]
 80071f6:	4648      	mov	r0, r9
 80071f8:	f7f9 fcb2 	bl	8000b60 <__aeabi_fsub>
 80071fc:	4641      	mov	r1, r8
 80071fe:	f7f9 fe6d 	bl	8000edc <__aeabi_fdiv>
 8007202:	f8cd a010 	str.w	sl, [sp, #16]
 8007206:	4605      	mov	r5, r0
						prep.ramp_type = RAMP_DECEL;
 8007208:	f04f 0a02 	mov.w	sl, #2
						mm_remaining = prep.decelerate_after; // NOTE: 0.0 at EOB
 800720c:	9c05      	ldr	r4, [sp, #20]
 800720e:	e7ad      	b.n	800716c <st_prep_buffer+0x44c>
					speed_var = pl_block->pbacceleration*time_var; // Used as delta speed (mm/min)
 8007210:	9b01      	ldr	r3, [sp, #4]
 8007212:	4628      	mov	r0, r5
 8007214:	69d9      	ldr	r1, [r3, #28]
 8007216:	f7f9 fdad 	bl	8000d74 <__aeabi_fmul>
					if (prep.current_speed > speed_var) { // Check if at or below zero speed.
 800721a:	4631      	mov	r1, r6
					speed_var = pl_block->pbacceleration*time_var; // Used as delta speed (mm/min)
 800721c:	4607      	mov	r7, r0
					if (prep.current_speed > speed_var) { // Check if at or below zero speed.
 800721e:	f7f9 ff47 	bl	80010b0 <__aeabi_fcmplt>
 8007222:	b1b0      	cbz	r0, 8007252 <st_prep_buffer+0x532>
						mm_var = mm_remaining - time_var*(prep.current_speed - 0.5f*speed_var); // (mm)
 8007224:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8007228:	4638      	mov	r0, r7
 800722a:	f7f9 fda3 	bl	8000d74 <__aeabi_fmul>
 800722e:	4601      	mov	r1, r0
 8007230:	4630      	mov	r0, r6
 8007232:	f7f9 fc95 	bl	8000b60 <__aeabi_fsub>
 8007236:	4629      	mov	r1, r5
 8007238:	f7f9 fd9c 	bl	8000d74 <__aeabi_fmul>
 800723c:	4601      	mov	r1, r0
 800723e:	4648      	mov	r0, r9
 8007240:	f7f9 fc8e 	bl	8000b60 <__aeabi_fsub>
 8007244:	4604      	mov	r4, r0
						if (mm_var > prep.mm_complete) { // Typical case. In deceleration ramp.
 8007246:	4601      	mov	r1, r0
 8007248:	9806      	ldr	r0, [sp, #24]
 800724a:	f7f9 ff31 	bl	80010b0 <__aeabi_fcmplt>
 800724e:	2800      	cmp	r0, #0
 8007250:	d1b5      	bne.n	80071be <st_prep_buffer+0x49e>
					time_var = 2.0f*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 8007252:	9906      	ldr	r1, [sp, #24]
 8007254:	4648      	mov	r0, r9
 8007256:	f7f9 fc83 	bl	8000b60 <__aeabi_fsub>
 800725a:	4601      	mov	r1, r0
 800725c:	f7f9 fc82 	bl	8000b64 <__addsf3>
 8007260:	4631      	mov	r1, r6
 8007262:	4604      	mov	r4, r0
 8007264:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007266:	f7f9 fc7d 	bl	8000b64 <__addsf3>
 800726a:	4601      	mov	r1, r0
 800726c:	4620      	mov	r0, r4
 800726e:	f7f9 fe35 	bl	8000edc <__aeabi_fdiv>
					prep.current_speed = prep.exit_speed;
 8007272:	9e09      	ldr	r6, [sp, #36]	; 0x24
					time_var = 2.0f*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 8007274:	4605      	mov	r5, r0
					mm_remaining = prep.mm_complete;
 8007276:	9c06      	ldr	r4, [sp, #24]
 8007278:	e7ab      	b.n	80071d2 <st_prep_buffer+0x4b2>
				if (mm_remaining > minimum_mm) { // Check for very slow segments with zero steps.
 800727a:	4620      	mov	r0, r4
 800727c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800727e:	f7f9 ff35 	bl	80010ec <__aeabi_fcmpgt>
 8007282:	2800      	cmp	r0, #0
 8007284:	d155      	bne.n	8007332 <st_prep_buffer+0x612>
 8007286:	9a04      	ldr	r2, [sp, #16]
 8007288:	4b6f      	ldr	r3, [pc, #444]	; (8007448 <st_prep_buffer+0x728>)
 800728a:	b10a      	cbz	r2, 8007290 <st_prep_buffer+0x570>
 800728c:	f883 a014 	strb.w	sl, [r3, #20]
 8007290:	b107      	cbz	r7, 8007294 <st_prep_buffer+0x574>
 8007292:	61de      	str	r6, [r3, #28]
		#ifdef VARIABLE_SPINDLE
			/* -----------------------------------------------------------------------------------
				Compute spindle speed PWM output for step segment
			*/

			if (st_prep_block->is_pwm_rate_adjusted || (sys.step_control & STEP_CONTROL_UPDATE_SPINDLE_PWM)) {
 8007294:	4b6d      	ldr	r3, [pc, #436]	; (800744c <st_prep_buffer+0x72c>)
 8007296:	4f6e      	ldr	r7, [pc, #440]	; (8007450 <st_prep_buffer+0x730>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4d6b      	ldr	r5, [pc, #428]	; (8007448 <st_prep_buffer+0x728>)
 800729c:	7c5a      	ldrb	r2, [r3, #17]
 800729e:	793b      	ldrb	r3, [r7, #4]
 80072a0:	f003 0308 	and.w	r3, r3, #8
 80072a4:	4313      	orrs	r3, r2
 80072a6:	d018      	beq.n	80072da <st_prep_buffer+0x5ba>
				if (pl_block->condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)) {
 80072a8:	9b01      	ldr	r3, [sp, #4]
 80072aa:	7c5b      	ldrb	r3, [r3, #17]
 80072ac:	f013 0330 	ands.w	r3, r3, #48	; 0x30
 80072b0:	d04c      	beq.n	800734c <st_prep_buffer+0x62c>
					float rpm = pl_block->spindle_speed;
 80072b2:	9b01      	ldr	r3, [sp, #4]
 80072b4:	6b1e      	ldr	r6, [r3, #48]	; 0x30
					// NOTE: Feed and rapid overrides are independent of PWM value and do not alter laser power/rate.
					if (st_prep_block->is_pwm_rate_adjusted) { rpm *= (prep.current_speed * prep.inv_rate); }
 80072b6:	b142      	cbz	r2, 80072ca <st_prep_buffer+0x5aa>
 80072b8:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80072ba:	69e8      	ldr	r0, [r5, #28]
 80072bc:	f7f9 fd5a 	bl	8000d74 <__aeabi_fmul>
 80072c0:	4601      	mov	r1, r0
 80072c2:	4630      	mov	r0, r6
 80072c4:	f7f9 fd56 	bl	8000d74 <__aeabi_fmul>
 80072c8:	4606      	mov	r6, r0
					// If current_speed is zero, then may need to be rpm_min*(100/MAX_SPINDLE_SPEED_OVERRIDE)
					// but this would be instantaneous only and during a motion. May not matter at all.
					prep.current_spindle_pwm = spindle_compute_pwm_value(rpm);
 80072ca:	4630      	mov	r0, r6
 80072cc:	f7ff fa48 	bl	8006760 <spindle_compute_pwm_value>
 80072d0:	86a8      	strh	r0, [r5, #52]	; 0x34
				} else {
					sys.spindle_speed = 0.0f;
					prep.current_spindle_pwm = SPINDLE_PWM_OFF_VALUE;
				}
				bit_false(sys.step_control,STEP_CONTROL_UPDATE_SPINDLE_PWM);
 80072d2:	793b      	ldrb	r3, [r7, #4]
 80072d4:	f023 0308 	bic.w	r3, r3, #8
 80072d8:	713b      	strb	r3, [r7, #4]
			}
			prep_segment->spindle_pwm = prep.current_spindle_pwm; // Reload segment PWM value
 80072da:	9b03      	ldr	r3, [sp, #12]
 80072dc:	4e5d      	ldr	r6, [pc, #372]	; (8007454 <st_prep_buffer+0x734>)
 80072de:	00db      	lsls	r3, r3, #3
 80072e0:	9301      	str	r3, [sp, #4]
 80072e2:	9b03      	ldr	r3, [sp, #12]
 80072e4:	8ea9      	ldrh	r1, [r5, #52]	; 0x34
 80072e6:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 80072ea:	80d1      	strh	r1, [r2, #6]
			 However, since floats have only 7.2 significant digits, long moves with extremely
			 high step counts can exceed the precision of floats, which can lead to lost steps.
			 Fortunately, this scenario is highly unlikely and unrealistic in CNC machines
			 supported by Grbl (i.e. exceeding 10 meters axis travel at 200 step/mm).
		*/
		float step_dist_remaining = prep.step_per_mm*mm_remaining; // Convert mm_remaining to steps
 80072ec:	4620      	mov	r0, r4
 80072ee:	68e9      	ldr	r1, [r5, #12]
 80072f0:	f7f9 fd40 	bl	8000d74 <__aeabi_fmul>
 80072f4:	4682      	mov	sl, r0
		float n_steps_remaining = ceilf(step_dist_remaining); // Round-up current steps remaining
 80072f6:	f001 fac9 	bl	800888c <ceilf>
 80072fa:	4681      	mov	r9, r0
		float last_n_steps_remaining = ceilf(prep.steps_remaining); // Round-up last steps remaining
 80072fc:	68a8      	ldr	r0, [r5, #8]
 80072fe:	f001 fac5 	bl	800888c <ceilf>
		prep_segment->n_step = (uint16_t)(last_n_steps_remaining-n_steps_remaining); // Compute number of steps to execute.
 8007302:	4649      	mov	r1, r9
		float last_n_steps_remaining = ceilf(prep.steps_remaining); // Round-up last steps remaining
 8007304:	4683      	mov	fp, r0
		prep_segment->n_step = (uint16_t)(last_n_steps_remaining-n_steps_remaining); // Compute number of steps to execute.
 8007306:	f7f9 fc2b 	bl	8000b60 <__aeabi_fsub>
 800730a:	f7f9 ff35 	bl	8001178 <__aeabi_f2uiz>
 800730e:	9b03      	ldr	r3, [sp, #12]
 8007310:	fa1f f880 	uxth.w	r8, r0
 8007314:	f826 8033 	strh.w	r8, [r6, r3, lsl #3]

		// Bail if we are at the end of a feed hold and don't have a step to execute.
		if (prep_segment->n_step == 0) {
 8007318:	9b01      	ldr	r3, [sp, #4]
 800731a:	f1b8 0f00 	cmp.w	r8, #0
 800731e:	d119      	bne.n	8007354 <st_prep_buffer+0x634>
			if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) {
 8007320:	793a      	ldrb	r2, [r7, #4]
 8007322:	0791      	lsls	r1, r2, #30
 8007324:	d516      	bpl.n	8007354 <st_prep_buffer+0x634>
				// Less than one step to decelerate to zero speed, but already very close. AMASS
				// requires full steps to execute. So, just bail.
				bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 8007326:	f042 0201 	orr.w	r2, r2, #1
 800732a:	713a      	strb	r2, [r7, #4]
				plan_discard_current_block();
			}
		}

	}
}
 800732c:	b00d      	add	sp, #52	; 0x34
 800732e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dt_max += DT_SEGMENT;
 8007332:	9807      	ldr	r0, [sp, #28]
 8007334:	f7f9 f870 	bl	8000418 <__aeabi_f2d>
 8007338:	a341      	add	r3, pc, #260	; (adr r3, 8007440 <st_prep_buffer+0x720>)
 800733a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733e:	f7f8 ff0d 	bl	800015c <__adddf3>
 8007342:	f7f9 fbb9 	bl	8000ab8 <__aeabi_d2f>
					time_var = dt_max - dt;
 8007346:	9902      	ldr	r1, [sp, #8]
					dt_max += DT_SEGMENT;
 8007348:	9007      	str	r0, [sp, #28]
					time_var = dt_max - dt;
 800734a:	e71c      	b.n	8007186 <st_prep_buffer+0x466>
					sys.spindle_speed = 0.0f;
 800734c:	2200      	movs	r2, #0
					prep.current_spindle_pwm = SPINDLE_PWM_OFF_VALUE;
 800734e:	86ab      	strh	r3, [r5, #52]	; 0x34
					sys.spindle_speed = 0.0f;
 8007350:	613a      	str	r2, [r7, #16]
					prep.current_spindle_pwm = SPINDLE_PWM_OFF_VALUE;
 8007352:	e7be      	b.n	80072d2 <st_prep_buffer+0x5b2>
		dt += prep.dt_remainder; // Apply previous segment partial step execute time
 8007354:	6869      	ldr	r1, [r5, #4]
 8007356:	9802      	ldr	r0, [sp, #8]
 8007358:	9304      	str	r3, [sp, #16]
 800735a:	f7f9 fc03 	bl	8000b64 <__addsf3>
		float inv_rate = dt/(last_n_steps_remaining - step_dist_remaining); // Compute adjusted step rate inverse
 800735e:	4651      	mov	r1, sl
		dt += prep.dt_remainder; // Apply previous segment partial step execute time
 8007360:	9001      	str	r0, [sp, #4]
		float inv_rate = dt/(last_n_steps_remaining - step_dist_remaining); // Compute adjusted step rate inverse
 8007362:	4658      	mov	r0, fp
 8007364:	f7f9 fbfc 	bl	8000b60 <__aeabi_fsub>
 8007368:	9a01      	ldr	r2, [sp, #4]
 800736a:	4601      	mov	r1, r0
 800736c:	4610      	mov	r0, r2
 800736e:	f7f9 fdb5 	bl	8000edc <__aeabi_fdiv>
		uint32_t cycles = (uint32_t)ceilf(fTICKS_PER_MINUTE*inv_rate); // (cycles/step)
 8007372:	4a39      	ldr	r2, [pc, #228]	; (8007458 <st_prep_buffer+0x738>)
		float inv_rate = dt/(last_n_steps_remaining - step_dist_remaining); // Compute adjusted step rate inverse
 8007374:	4683      	mov	fp, r0
		uint32_t cycles = (uint32_t)ceilf(fTICKS_PER_MINUTE*inv_rate); // (cycles/step)
 8007376:	6811      	ldr	r1, [r2, #0]
 8007378:	f7f9 fcfc 	bl	8000d74 <__aeabi_fmul>
 800737c:	f001 fa86 	bl	800888c <ceilf>
 8007380:	f7f9 fefa 	bl	8001178 <__aeabi_f2uiz>
			if (cycles < AMASS_LEVEL1) { prep_segment->amass_level = 0; }
 8007384:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8007388:	4a34      	ldr	r2, [pc, #208]	; (800745c <st_prep_buffer+0x73c>)
 800738a:	9b04      	ldr	r3, [sp, #16]
 800738c:	6812      	ldr	r2, [r2, #0]
 800738e:	fbb2 f1f1 	udiv	r1, r2, r1
 8007392:	4281      	cmp	r1, r0
 8007394:	d931      	bls.n	80073fa <st_prep_buffer+0x6da>
 8007396:	2100      	movs	r1, #0
 8007398:	18f2      	adds	r2, r6, r3
 800739a:	7151      	strb	r1, [r2, #5]
			if (cycles < (1UL << 16)) { prep_segment->cycles_per_tick = cycles; } // < 65536 (4.1ms @ 16MHz)
 800739c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80073a0:	4290      	cmp	r0, r2
 80073a2:	bf28      	it	cs
 80073a4:	4610      	movcs	r0, r2
		segment_buffer_head = segment_next_head;
 80073a6:	4a2e      	ldr	r2, [pc, #184]	; (8007460 <st_prep_buffer+0x740>)
 80073a8:	4433      	add	r3, r6
 80073aa:	8058      	strh	r0, [r3, #2]
 80073ac:	492d      	ldr	r1, [pc, #180]	; (8007464 <st_prep_buffer+0x744>)
 80073ae:	7813      	ldrb	r3, [r2, #0]
		pl_block->millimeters = mm_remaining;
 80073b0:	4e2d      	ldr	r6, [pc, #180]	; (8007468 <st_prep_buffer+0x748>)
		segment_buffer_head = segment_next_head;
 80073b2:	700b      	strb	r3, [r1, #0]
		if ( ++segment_next_head == SEGMENT_BUFFER_SIZE ) { segment_next_head = 0; }
 80073b4:	3301      	adds	r3, #1
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	2b20      	cmp	r3, #32
 80073ba:	bf08      	it	eq
 80073bc:	2300      	moveq	r3, #0
 80073be:	7013      	strb	r3, [r2, #0]
		pl_block->millimeters = mm_remaining;
 80073c0:	6833      	ldr	r3, [r6, #0]
		prep.dt_remainder = (n_steps_remaining - step_dist_remaining)*inv_rate;
 80073c2:	4651      	mov	r1, sl
		pl_block->millimeters = mm_remaining;
 80073c4:	621c      	str	r4, [r3, #32]
		prep.dt_remainder = (n_steps_remaining - step_dist_remaining)*inv_rate;
 80073c6:	4648      	mov	r0, r9
		prep.steps_remaining = n_steps_remaining;
 80073c8:	f8c5 9008 	str.w	r9, [r5, #8]
		prep.dt_remainder = (n_steps_remaining - step_dist_remaining)*inv_rate;
 80073cc:	f7f9 fbc8 	bl	8000b60 <__aeabi_fsub>
 80073d0:	4659      	mov	r1, fp
 80073d2:	f7f9 fccf 	bl	8000d74 <__aeabi_fmul>
		if (mm_remaining == prep.mm_complete) {
 80073d6:	4621      	mov	r1, r4
		prep.dt_remainder = (n_steps_remaining - step_dist_remaining)*inv_rate;
 80073d8:	6068      	str	r0, [r5, #4]
		if (mm_remaining == prep.mm_complete) {
 80073da:	69a8      	ldr	r0, [r5, #24]
 80073dc:	f7f9 fe5e 	bl	800109c <__aeabi_fcmpeq>
 80073e0:	2800      	cmp	r0, #0
 80073e2:	f43f aca5 	beq.w	8006d30 <st_prep_buffer+0x10>
			if (mm_remaining > 0.0f) { // At end of forced-termination.
 80073e6:	2100      	movs	r1, #0
 80073e8:	4620      	mov	r0, r4
			if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) {
 80073ea:	793d      	ldrb	r5, [r7, #4]
			if (mm_remaining > 0.0f) { // At end of forced-termination.
 80073ec:	f7f9 fe7e 	bl	80010ec <__aeabi_fcmpgt>
 80073f0:	b1f8      	cbz	r0, 8007432 <st_prep_buffer+0x712>
					bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 80073f2:	f045 0501 	orr.w	r5, r5, #1
 80073f6:	713d      	strb	r5, [r7, #4]
					return;
 80073f8:	e798      	b.n	800732c <st_prep_buffer+0x60c>
				if (cycles < AMASS_LEVEL2) { prep_segment->amass_level = 1; }
 80073fa:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80073fe:	fbb2 f1f1 	udiv	r1, r2, r1
 8007402:	4281      	cmp	r1, r0
 8007404:	d90b      	bls.n	800741e <st_prep_buffer+0x6fe>
 8007406:	2101      	movs	r1, #1
 8007408:	18f2      	adds	r2, r6, r3
				else { prep_segment->amass_level = 3; }
 800740a:	7151      	strb	r1, [r2, #5]
				cycles >>= prep_segment->amass_level;
 800740c:	18f2      	adds	r2, r6, r3
 800740e:	7952      	ldrb	r2, [r2, #5]
				prep_segment->n_step <<= prep_segment->amass_level;
 8007410:	fa08 f802 	lsl.w	r8, r8, r2
				cycles >>= prep_segment->amass_level;
 8007414:	40d0      	lsrs	r0, r2
				prep_segment->n_step <<= prep_segment->amass_level;
 8007416:	9a03      	ldr	r2, [sp, #12]
 8007418:	f826 8032 	strh.w	r8, [r6, r2, lsl #3]
 800741c:	e7be      	b.n	800739c <st_prep_buffer+0x67c>
				else if (cycles < AMASS_LEVEL3) { prep_segment->amass_level = 2; }
 800741e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8007422:	fbb2 f2f1 	udiv	r2, r2, r1
 8007426:	4282      	cmp	r2, r0
 8007428:	bf8c      	ite	hi
 800742a:	2102      	movhi	r1, #2
				else { prep_segment->amass_level = 3; }
 800742c:	2103      	movls	r1, #3
				else if (cycles < AMASS_LEVEL3) { prep_segment->amass_level = 2; }
 800742e:	18f2      	adds	r2, r6, r3
				else { prep_segment->amass_level = 3; }
 8007430:	e7eb      	b.n	800740a <st_prep_buffer+0x6ea>
				if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 8007432:	f015 0304 	ands.w	r3, r5, #4
 8007436:	d1dc      	bne.n	80073f2 <st_prep_buffer+0x6d2>
				pl_block = NULL; // Set pointer to indicate check and load next planner block.
 8007438:	6033      	str	r3, [r6, #0]
				plan_discard_current_block();
 800743a:	f7fd fadf 	bl	80049fc <plan_discard_current_block>
 800743e:	e477      	b.n	8006d30 <st_prep_buffer+0x10>
 8007440:	612f3696 	.word	0x612f3696
 8007444:	3ecbf647 	.word	0x3ecbf647
 8007448:	2000306c 	.word	0x2000306c
 800744c:	2000344c 	.word	0x2000344c
 8007450:	20000104 	.word	0x20000104
 8007454:	200030a4 	.word	0x200030a4
 8007458:	20003454 	.word	0x20003454
 800745c:	20000008 	.word	0x20000008
 8007460:	200031a6 	.word	0x200031a6
 8007464:	200031a4 	.word	0x200031a4
 8007468:	20003068 	.word	0x20003068

0800746c <st_get_realtime_rate>:
// however is not exactly the current speed, but the speed computed in the last step segment
// in the segment buffer. It will always be behind by up to the number of segment blocks (-1)
// divided by the ACCELERATION TICKS PER SECOND in seconds.
float st_get_realtime_rate()
{
  if (sys.state & (STATE_CYCLE | STATE_HOMING | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)){
 800746c:	4b04      	ldr	r3, [pc, #16]	; (8007480 <st_get_realtime_rate+0x14>)
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	f013 0f7c 	tst.w	r3, #124	; 0x7c
    return prep.current_speed;
 8007474:	bf1a      	itte	ne
 8007476:	4b03      	ldrne	r3, [pc, #12]	; (8007484 <st_get_realtime_rate+0x18>)
 8007478:	69d8      	ldrne	r0, [r3, #28]
  }
  return 0.0f;
 800747a:	2000      	moveq	r0, #0
}
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	20000104 	.word	0x20000104
 8007484:	2000306c 	.word	0x2000306c

08007488 <system_init>:
    CONTROL_PORT |= CONTROL_MASK;   // Enable internal pull-up resistors. Normal high operation.
  #endif
  CONTROL_PCMSK |= CONTROL_MASK;  // Enable specific pins of the Pin Change Interrupt
  PCICR |= (1 << CONTROL_INT);   // Enable Pin Change Interrupt
#endif
}
 8007488:	4770      	bx	lr
	...

0800748c <system_control_get_state>:
  return (READ_REG(GPIOx->IDR));
 800748c:	4b0a      	ldr	r3, [pc, #40]	; (80074b8 <system_control_get_state+0x2c>)
 800748e:	689b      	ldr	r3, [r3, #8]
#endif

  #ifdef INVERT_CONTROL_PIN_MASK
    pin ^= INVERT_CONTROL_PIN_MASK;
  #endif
  if (pin) {
 8007490:	b298      	uxth	r0, r3
 8007492:	b180      	cbz	r0, 80074b6 <system_control_get_state+0x2a>
    #ifdef ENABLE_SAFETY_DOOR_INPUT_PIN
      if (bit_isfalse(pin,CON_SAFETY_DOOR_Pin)) { control_state |= CONTROL_PIN_INDEX_SAFETY_DOOR; }
 8007494:	4602      	mov	r2, r0
 8007496:	f083 0010 	eor.w	r0, r3, #16
 800749a:	f3c0 1000 	ubfx	r0, r0, #4, #1
    #endif
    if (bit_isfalse(pin,CON_RESET_Pin)) { control_state |= CONTROL_PIN_INDEX_RESET; }
 800749e:	071b      	lsls	r3, r3, #28
 80074a0:	bf58      	it	pl
 80074a2:	f040 0002 	orrpl.w	r0, r0, #2
    if (bit_isfalse(pin,CON_FEED_HOLD_Pin)) { control_state |= CONTROL_PIN_INDEX_FEED_HOLD; }
 80074a6:	0791      	lsls	r1, r2, #30
 80074a8:	bf58      	it	pl
 80074aa:	f040 0004 	orrpl.w	r0, r0, #4
    if (bit_isfalse(pin,CON_CYCLE_START_Pin)) { control_state |= CONTROL_PIN_INDEX_CYCLE_START; }
 80074ae:	07d3      	lsls	r3, r2, #31
 80074b0:	bf58      	it	pl
 80074b2:	f040 0008 	orrpl.w	r0, r0, #8
  }
  return(control_state);
}
 80074b6:	4770      	bx	lr
 80074b8:	40010c00 	.word	0x40010c00

080074bc <HandleControlIT>:
// only the realtime command execute variable to have the main program execute these when
// its ready. This works exactly like the character-based realtime commands when picked off
// directly from the incoming serial data stream.
#ifdef STM32
  void HandleControlIT(uint16_t Control_Pin)
  {
 80074bc:	b510      	push	{r4, lr}
 80074be:	4604      	mov	r4, r0
    uint8_t pin = system_control_get_state();
 80074c0:	f7ff ffe4 	bl	800748c <system_control_get_state>
    switch (Control_Pin)
 80074c4:	2c08      	cmp	r4, #8
 80074c6:	d01d      	beq.n	8007504 <HandleControlIT+0x48>
 80074c8:	d804      	bhi.n	80074d4 <HandleControlIT+0x18>
 80074ca:	2c01      	cmp	r4, #1
 80074cc:	d013      	beq.n	80074f6 <HandleControlIT+0x3a>
 80074ce:	2c02      	cmp	r4, #2
 80074d0:	d009      	beq.n	80074e6 <HandleControlIT+0x2a>
    case CON_SAFETY_DOOR_Pin:
      if (bit_istrue(pin, CONTROL_PIN_INDEX_SAFETY_DOOR))
        bit_true(sys_rt_exec_state, EXEC_SAFETY_DOOR);
      break;
    }
  }
 80074d2:	bd10      	pop	{r4, pc}
    switch (Control_Pin)
 80074d4:	2c10      	cmp	r4, #16
 80074d6:	d1fc      	bne.n	80074d2 <HandleControlIT+0x16>
      if (bit_istrue(pin, CONTROL_PIN_INDEX_SAFETY_DOOR))
 80074d8:	07c3      	lsls	r3, r0, #31
 80074da:	d5fa      	bpl.n	80074d2 <HandleControlIT+0x16>
        bit_true(sys_rt_exec_state, EXEC_SAFETY_DOOR);
 80074dc:	4a0c      	ldr	r2, [pc, #48]	; (8007510 <HandleControlIT+0x54>)
 80074de:	7813      	ldrb	r3, [r2, #0]
 80074e0:	f043 0320 	orr.w	r3, r3, #32
 80074e4:	e005      	b.n	80074f2 <HandleControlIT+0x36>
      if (bit_istrue(pin, CONTROL_PIN_INDEX_FEED_HOLD))
 80074e6:	0740      	lsls	r0, r0, #29
 80074e8:	d5f3      	bpl.n	80074d2 <HandleControlIT+0x16>
        bit_true(sys_rt_exec_state, EXEC_FEED_HOLD);
 80074ea:	4a09      	ldr	r2, [pc, #36]	; (8007510 <HandleControlIT+0x54>)
 80074ec:	7813      	ldrb	r3, [r2, #0]
 80074ee:	f043 0308 	orr.w	r3, r3, #8
        bit_true(sys_rt_exec_state, EXEC_SAFETY_DOOR);
 80074f2:	7013      	strb	r3, [r2, #0]
  }
 80074f4:	e7ed      	b.n	80074d2 <HandleControlIT+0x16>
      if (bit_istrue(pin, CONTROL_PIN_INDEX_CYCLE_START))
 80074f6:	0701      	lsls	r1, r0, #28
 80074f8:	d5eb      	bpl.n	80074d2 <HandleControlIT+0x16>
        bit_true(sys_rt_exec_state, EXEC_CYCLE_START);
 80074fa:	4a05      	ldr	r2, [pc, #20]	; (8007510 <HandleControlIT+0x54>)
 80074fc:	7813      	ldrb	r3, [r2, #0]
 80074fe:	f043 0302 	orr.w	r3, r3, #2
 8007502:	e7f6      	b.n	80074f2 <HandleControlIT+0x36>
      if (bit_istrue(pin,CONTROL_PIN_INDEX_RESET))
 8007504:	0782      	lsls	r2, r0, #30
 8007506:	d5e4      	bpl.n	80074d2 <HandleControlIT+0x16>
  }
 8007508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        mc_reset();
 800750c:	f7fd b828 	b.w	8004560 <mc_reset>
 8007510:	20000134 	.word	0x20000134

08007514 <system_check_safety_door_ajar>:
  }
#endif

// Returns if safety door is ajar(T) or closed(F), based on pin state.
uint8_t system_check_safety_door_ajar()
{
 8007514:	b508      	push	{r3, lr}
  #ifdef ENABLE_SAFETY_DOOR_INPUT_PIN
    return(system_control_get_state() & CONTROL_PIN_INDEX_SAFETY_DOOR);
 8007516:	f7ff ffb9 	bl	800748c <system_control_get_state>
  #else
    return(false); // Input pin not enabled, so just return that it's closed.
  #endif
}
 800751a:	f000 0001 	and.w	r0, r0, #1
 800751e:	bd08      	pop	{r3, pc}

08007520 <system_execute_startup>:


// Executes user startup script, if stored.
void system_execute_startup(char *line)
{
 8007520:	b538      	push	{r3, r4, r5, lr}
 8007522:	4604      	mov	r4, r0
 8007524:	2500      	movs	r5, #0
  uint8_t n;
  for (n=0; n < N_STARTUP_LINE; n++) {
    if (!(settings_read_startup_line(n, line))) {
 8007526:	4621      	mov	r1, r4
 8007528:	4628      	mov	r0, r5
 800752a:	f7fe ff1b 	bl	8006364 <settings_read_startup_line>
 800752e:	b940      	cbnz	r0, 8007542 <system_execute_startup+0x22>
      line[0] = 0;
      report_execute_startup_message(line,STATUS_SETTING_READ_FAIL);
 8007530:	2107      	movs	r1, #7
      line[0] = 0;
 8007532:	7020      	strb	r0, [r4, #0]
    } else {
      if (line[0] != 0) {
        uint8_t status_code = gc_execute_line(line);
        report_execute_startup_message(line,status_code);
 8007534:	4620      	mov	r0, r4
 8007536:	f7fe fc07 	bl	8005d48 <report_execute_startup_message>
  for (n=0; n < N_STARTUP_LINE; n++) {
 800753a:	b105      	cbz	r5, 800753e <system_execute_startup+0x1e>
      }
    }
  }
}
 800753c:	bd38      	pop	{r3, r4, r5, pc}
 800753e:	2501      	movs	r5, #1
 8007540:	e7f1      	b.n	8007526 <system_execute_startup+0x6>
      if (line[0] != 0) {
 8007542:	7823      	ldrb	r3, [r4, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d0f8      	beq.n	800753a <system_execute_startup+0x1a>
        uint8_t status_code = gc_execute_line(line);
 8007548:	4620      	mov	r0, r4
 800754a:	f7fb fb59 	bl	8002c00 <gc_execute_line>
 800754e:	4601      	mov	r1, r0
 8007550:	e7f0      	b.n	8007534 <system_execute_startup+0x14>
	...

08007554 <system_flag_wco_change>:
}



void system_flag_wco_change()
{
 8007554:	b508      	push	{r3, lr}
  #ifdef FORCE_BUFFER_SYNC_DURING_WCO_CHANGE
    protocol_buffer_synchronize();
 8007556:	f7fe f93b 	bl	80057d0 <protocol_buffer_synchronize>
  #endif
  sys.report_wco_counter = 0;
 800755a:	2200      	movs	r2, #0
 800755c:	4b01      	ldr	r3, [pc, #4]	; (8007564 <system_flag_wco_change+0x10>)
 800755e:	735a      	strb	r2, [r3, #13]
}
 8007560:	bd08      	pop	{r3, pc}
 8007562:	bf00      	nop
 8007564:	20000104 	.word	0x20000104

08007568 <system_convert_axis_steps_to_mpos>:

// Returns machine position of axis 'idx'. Must be sent a 'step' array.
// NOTE: If motor steps and machine position are not in the same coordinate frame, this function
//   serves as a central place to compute the transformation.
float system_convert_axis_steps_to_mpos(int32_t *steps, uint8_t idx)
{
 8007568:	b510      	push	{r4, lr}
 800756a:	460c      	mov	r4, r1
      pos = (float)system_convert_corexy_to_y_axis_steps(steps) / settings.steps_per_mm[idx];
    } else {
      pos = steps[idx]/settings.steps_per_mm[idx];
    }
  #else
    pos = steps[idx]/settings.steps_per_mm[idx];
 800756c:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8007570:	f7f9 fbac 	bl	8000ccc <__aeabi_i2f>
 8007574:	4b02      	ldr	r3, [pc, #8]	; (8007580 <system_convert_axis_steps_to_mpos+0x18>)
 8007576:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800757a:	f7f9 fcaf 	bl	8000edc <__aeabi_fdiv>
  #endif
  return(pos);
}
 800757e:	bd10      	pop	{r4, pc}
 8007580:	20002ffc 	.word	0x20002ffc

08007584 <system_convert_array_steps_to_mpos>:


void system_convert_array_steps_to_mpos(float *position, int32_t *steps)
{
 8007584:	b570      	push	{r4, r5, r6, lr}
 8007586:	4605      	mov	r5, r0
 8007588:	460e      	mov	r6, r1
 800758a:	2400      	movs	r4, #0
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
    position[idx] = system_convert_axis_steps_to_mpos(steps, idx);
 800758c:	b2e1      	uxtb	r1, r4
 800758e:	4630      	mov	r0, r6
 8007590:	f7ff ffea 	bl	8007568 <system_convert_axis_steps_to_mpos>
 8007594:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
  for (idx=0; idx<N_AXIS; idx++) {
 8007598:	3401      	adds	r4, #1
 800759a:	2c03      	cmp	r4, #3
 800759c:	d1f6      	bne.n	800758c <system_convert_array_steps_to_mpos+0x8>
  }
  return;
}
 800759e:	bd70      	pop	{r4, r5, r6, pc}

080075a0 <system_check_travel_limits>:
#endif


// Checks and reports if target array exceeds machine travel limits.
uint8_t system_check_travel_limits(float *target)
{
 80075a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
      } else {
        if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
      }
    #else
      // NOTE: max_travel is stored as negative
      if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
 80075a4:	f04f 0800 	mov.w	r8, #0
 80075a8:	4e0b      	ldr	r6, [pc, #44]	; (80075d8 <system_check_travel_limits+0x38>)
 80075aa:	1f05      	subs	r5, r0, #4
 80075ac:	f100 0408 	add.w	r4, r0, #8
 80075b0:	f855 7f04 	ldr.w	r7, [r5, #4]!
 80075b4:	4641      	mov	r1, r8
 80075b6:	4638      	mov	r0, r7
 80075b8:	f7f9 fd98 	bl	80010ec <__aeabi_fcmpgt>
 80075bc:	b948      	cbnz	r0, 80075d2 <system_check_travel_limits+0x32>
 80075be:	4638      	mov	r0, r7
 80075c0:	f856 1b04 	ldr.w	r1, [r6], #4
 80075c4:	f7f9 fd74 	bl	80010b0 <__aeabi_fcmplt>
 80075c8:	b918      	cbnz	r0, 80075d2 <system_check_travel_limits+0x32>
  for (idx=0; idx<N_AXIS; idx++) {
 80075ca:	42a5      	cmp	r5, r4
 80075cc:	d1f0      	bne.n	80075b0 <system_check_travel_limits+0x10>
    #endif
  }
  return(false);
}
 80075ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
 80075d2:	2001      	movs	r0, #1
 80075d4:	e7fb      	b.n	80075ce <system_check_travel_limits+0x2e>
 80075d6:	bf00      	nop
 80075d8:	20003020 	.word	0x20003020

080075dc <system_set_exec_state_flag>:
  __ASM volatile ("cpsid i" : : : "memory");
 80075dc:	b672      	cpsid	i
// Special handlers for setting and clearing Grbl's real-time execution flags.
void system_set_exec_state_flag(uint8_t mask)
{
#ifdef STM32
  __disable_irq();
  sys_rt_exec_state |= (mask);
 80075de:	4a03      	ldr	r2, [pc, #12]	; (80075ec <system_set_exec_state_flag+0x10>)
 80075e0:	7813      	ldrb	r3, [r2, #0]
 80075e2:	4318      	orrs	r0, r3
 80075e4:	7010      	strb	r0, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80075e6:	b662      	cpsie	i
  uint8_t sreg = SREG;
  cli();
  sys_rt_exec_state |= (mask);
  SREG = sreg;
#endif
}
 80075e8:	4770      	bx	lr
 80075ea:	bf00      	nop
 80075ec:	20000134 	.word	0x20000134

080075f0 <system_execute_line>:
{
 80075f0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t char_counter = 1;
 80075f2:	2301      	movs	r3, #1
  switch( line[char_counter] ) {
 80075f4:	7846      	ldrb	r6, [r0, #1]
{
 80075f6:	4605      	mov	r5, r0
  switch( line[char_counter] ) {
 80075f8:	2e47      	cmp	r6, #71	; 0x47
  uint8_t char_counter = 1;
 80075fa:	f88d 3007 	strb.w	r3, [sp, #7]
  switch( line[char_counter] ) {
 80075fe:	d039      	beq.n	8007674 <system_execute_line+0x84>
 8007600:	d821      	bhi.n	8007646 <system_execute_line+0x56>
 8007602:	b326      	cbz	r6, 800764e <system_execute_line+0x5e>
 8007604:	2e24      	cmp	r6, #36	; 0x24
 8007606:	d035      	beq.n	8007674 <system_execute_line+0x84>
 8007608:	2e43      	cmp	r6, #67	; 0x43
 800760a:	d033      	beq.n	8007674 <system_execute_line+0x84>
      if ( !(sys.state == STATE_IDLE || sys.state == STATE_ALARM) ) { return(STATUS_IDLE_ERROR); }
 800760c:	4ca3      	ldr	r4, [pc, #652]	; (800789c <system_execute_line+0x2ac>)
 800760e:	7823      	ldrb	r3, [r4, #0]
 8007610:	2b01      	cmp	r3, #1
 8007612:	f200 8167 	bhi.w	80078e4 <system_execute_line+0x2f4>
      switch( line[1] ) {
 8007616:	2e23      	cmp	r6, #35	; 0x23
 8007618:	d067      	beq.n	80076ea <system_execute_line+0xfa>
 800761a:	3e48      	subs	r6, #72	; 0x48
 800761c:	b2f2      	uxtb	r2, r6
 800761e:	2a0b      	cmp	r2, #11
 8007620:	f200 8112 	bhi.w	8007848 <system_execute_line+0x258>
 8007624:	2e0b      	cmp	r6, #11
 8007626:	f200 810f 	bhi.w	8007848 <system_execute_line+0x258>
 800762a:	e8df f016 	tbh	[pc, r6, lsl #1]
 800762e:	0064      	.short	0x0064
 8007630:	010d009d 	.word	0x010d009d
 8007634:	010d010d 	.word	0x010d010d
 8007638:	00e0010d 	.word	0x00e0010d
 800763c:	010d010d 	.word	0x010d010d
 8007640:	00bb010d 	.word	0x00bb010d
 8007644:	0090      	.short	0x0090
  switch( line[char_counter] ) {
 8007646:	2e4a      	cmp	r6, #74	; 0x4a
 8007648:	d005      	beq.n	8007656 <system_execute_line+0x66>
 800764a:	2e58      	cmp	r6, #88	; 0x58
 800764c:	e7dd      	b.n	800760a <system_execute_line+0x1a>
    case 0 : report_grbl_help(); break;
 800764e:	f7fe f989 	bl	8005964 <report_grbl_help>
  return(STATUS_OK); // If '$' command makes it to here, then everything's ok.
 8007652:	2400      	movs	r4, #0
 8007654:	e018      	b.n	8007688 <system_execute_line+0x98>
      if (sys.state != STATE_IDLE && sys.state != STATE_JOG) { return(STATUS_IDLE_ERROR); }
 8007656:	4b91      	ldr	r3, [pc, #580]	; (800789c <system_execute_line+0x2ac>)
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	f013 0fdf 	tst.w	r3, #223	; 0xdf
 800765e:	f040 8141 	bne.w	80078e4 <system_execute_line+0x2f4>
      if(line[2] != '=') { return(STATUS_INVALID_STATEMENT); }
 8007662:	7883      	ldrb	r3, [r0, #2]
 8007664:	2b3d      	cmp	r3, #61	; 0x3d
 8007666:	d001      	beq.n	800766c <system_execute_line+0x7c>
                default: return(STATUS_INVALID_STATEMENT);
 8007668:	2403      	movs	r4, #3
 800766a:	e00d      	b.n	8007688 <system_execute_line+0x98>
      return(gc_execute_line(line)); // NOTE: $J= is ignored inside g-code parser and used to detect jog motions.
 800766c:	f7fb fac8 	bl	8002c00 <gc_execute_line>
            return(settings_store_global_setting((uint8_t)parameter, value));
 8007670:	4604      	mov	r4, r0
 8007672:	e009      	b.n	8007688 <system_execute_line+0x98>
      if ( line[2] != 0 ) { return(STATUS_INVALID_STATEMENT); }
 8007674:	78ac      	ldrb	r4, [r5, #2]
 8007676:	2c00      	cmp	r4, #0
 8007678:	d1f6      	bne.n	8007668 <system_execute_line+0x78>
      switch( line[1] ) {
 800767a:	2e47      	cmp	r6, #71	; 0x47
 800767c:	d01c      	beq.n	80076b8 <system_execute_line+0xc8>
 800767e:	d806      	bhi.n	800768e <system_execute_line+0x9e>
 8007680:	2e24      	cmp	r6, #36	; 0x24
 8007682:	d010      	beq.n	80076a6 <system_execute_line+0xb6>
 8007684:	2e43      	cmp	r6, #67	; 0x43
 8007686:	d01a      	beq.n	80076be <system_execute_line+0xce>
}
 8007688:	4620      	mov	r0, r4
 800768a:	b004      	add	sp, #16
 800768c:	bd70      	pop	{r4, r5, r6, pc}
 800768e:	2e58      	cmp	r6, #88	; 0x58
 8007690:	d1fa      	bne.n	8007688 <system_execute_line+0x98>
          if (sys.state == STATE_ALARM) {
 8007692:	4d82      	ldr	r5, [pc, #520]	; (800789c <system_execute_line+0x2ac>)
 8007694:	782b      	ldrb	r3, [r5, #0]
 8007696:	2b01      	cmp	r3, #1
 8007698:	d1db      	bne.n	8007652 <system_execute_line+0x62>
            if (system_check_safety_door_ajar()) { return(STATUS_CHECK_DOOR); }
 800769a:	f7ff ff3b 	bl	8007514 <system_check_safety_door_ajar>
 800769e:	4604      	mov	r4, r0
 80076a0:	b1f0      	cbz	r0, 80076e0 <system_execute_line+0xf0>
 80076a2:	240d      	movs	r4, #13
 80076a4:	e7f0      	b.n	8007688 <system_execute_line+0x98>
          if ( sys.state & (STATE_CYCLE | STATE_HOLD) ) { return(STATUS_IDLE_ERROR); } // Block during cycle. Takes too long to print.
 80076a6:	4b7d      	ldr	r3, [pc, #500]	; (800789c <system_execute_line+0x2ac>)
 80076a8:	7818      	ldrb	r0, [r3, #0]
 80076aa:	f010 0418 	ands.w	r4, r0, #24
 80076ae:	f040 8119 	bne.w	80078e4 <system_execute_line+0x2f4>
          else { report_grbl_settings(); }
 80076b2:	f7fe f95d 	bl	8005970 <report_grbl_settings>
          break;
 80076b6:	e7e7      	b.n	8007688 <system_execute_line+0x98>
          report_gcode_modes();
 80076b8:	f7fe fa94 	bl	8005be4 <report_gcode_modes>
          break;
 80076bc:	e7e4      	b.n	8007688 <system_execute_line+0x98>
          if ( sys.state == STATE_CHECK_MODE ) {
 80076be:	4b77      	ldr	r3, [pc, #476]	; (800789c <system_execute_line+0x2ac>)
 80076c0:	781a      	ldrb	r2, [r3, #0]
 80076c2:	2a02      	cmp	r2, #2
 80076c4:	d105      	bne.n	80076d2 <system_execute_line+0xe2>
            mc_reset();
 80076c6:	f7fc ff4b 	bl	8004560 <mc_reset>
            report_feedback_message(MESSAGE_DISABLED);
 80076ca:	2005      	movs	r0, #5
            report_feedback_message(MESSAGE_ENABLED);
 80076cc:	f7fe f900 	bl	80058d0 <report_feedback_message>
 80076d0:	e7da      	b.n	8007688 <system_execute_line+0x98>
            if (sys.state) { return(STATUS_IDLE_ERROR); } // Requires no alarm mode.
 80076d2:	2a00      	cmp	r2, #0
 80076d4:	f040 8106 	bne.w	80078e4 <system_execute_line+0x2f4>
            sys.state = STATE_CHECK_MODE;
 80076d8:	2202      	movs	r2, #2
            report_feedback_message(MESSAGE_ENABLED);
 80076da:	2004      	movs	r0, #4
            sys.state = STATE_CHECK_MODE;
 80076dc:	701a      	strb	r2, [r3, #0]
            report_feedback_message(MESSAGE_ENABLED);
 80076de:	e7f5      	b.n	80076cc <system_execute_line+0xdc>
            report_feedback_message(MESSAGE_ALARM_UNLOCK);
 80076e0:	2003      	movs	r0, #3
 80076e2:	f7fe f8f5 	bl	80058d0 <report_feedback_message>
            sys.state = STATE_IDLE;
 80076e6:	702c      	strb	r4, [r5, #0]
 80076e8:	e7ce      	b.n	8007688 <system_execute_line+0x98>
          if ( line[2] != 0 ) { return(STATUS_INVALID_STATEMENT); }
 80076ea:	78ac      	ldrb	r4, [r5, #2]
 80076ec:	2c00      	cmp	r4, #0
 80076ee:	d1bb      	bne.n	8007668 <system_execute_line+0x78>
          else { report_ngc_parameters(); }
 80076f0:	f7fe fa1e 	bl	8005b30 <report_ngc_parameters>
          break;
 80076f4:	e7c8      	b.n	8007688 <system_execute_line+0x98>
          if (bit_isfalse(settings.flags,BITFLAG_HOMING_ENABLE)) {return(STATUS_SETTING_DISABLED); }
 80076f6:	4b6a      	ldr	r3, [pc, #424]	; (80078a0 <system_execute_line+0x2b0>)
 80076f8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80076fc:	06db      	lsls	r3, r3, #27
 80076fe:	f140 80ef 	bpl.w	80078e0 <system_execute_line+0x2f0>
          if (system_check_safety_door_ajar()) { return(STATUS_CHECK_DOOR); } // Block if safety door is ajar.
 8007702:	f7ff ff07 	bl	8007514 <system_check_safety_door_ajar>
 8007706:	2800      	cmp	r0, #0
 8007708:	d1cb      	bne.n	80076a2 <system_execute_line+0xb2>
          sys.state = STATE_HOMING; // Set system state variable
 800770a:	2204      	movs	r2, #4
          if (line[2] == 0) {
 800770c:	78ab      	ldrb	r3, [r5, #2]
          sys.state = STATE_HOMING; // Set system state variable
 800770e:	7022      	strb	r2, [r4, #0]
          if (line[2] == 0) {
 8007710:	b973      	cbnz	r3, 8007730 <system_execute_line+0x140>
                case 'Z': mc_homing_cycle(HOMING_CYCLE_Z); break;
 8007712:	f7fc fe97 	bl	8004444 <mc_homing_cycle>
          if (!sys.abort) {  // Execute startup scripts after successful homing.
 8007716:	7863      	ldrb	r3, [r4, #1]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d19a      	bne.n	8007652 <system_execute_line+0x62>
            sys.state = STATE_IDLE; // Set to IDLE when complete.
 800771c:	7023      	strb	r3, [r4, #0]
            st_go_idle(); // Set steppers to the settings idle state before returning.
 800771e:	f7ff f8fb 	bl	8006918 <st_go_idle>
            if (line[2] == 0) { system_execute_startup(line); }
 8007722:	78ac      	ldrb	r4, [r5, #2]
 8007724:	2c00      	cmp	r4, #0
 8007726:	d194      	bne.n	8007652 <system_execute_line+0x62>
 8007728:	4628      	mov	r0, r5
 800772a:	f7ff fef9 	bl	8007520 <system_execute_startup>
 800772e:	e7ab      	b.n	8007688 <system_execute_line+0x98>
            } else if (line[3] == 0) {
 8007730:	78e9      	ldrb	r1, [r5, #3]
 8007732:	2900      	cmp	r1, #0
 8007734:	d198      	bne.n	8007668 <system_execute_line+0x78>
              switch (line[2]) {
 8007736:	2b59      	cmp	r3, #89	; 0x59
 8007738:	d005      	beq.n	8007746 <system_execute_line+0x156>
 800773a:	2b5a      	cmp	r3, #90	; 0x5a
 800773c:	d005      	beq.n	800774a <system_execute_line+0x15a>
 800773e:	2b58      	cmp	r3, #88	; 0x58
 8007740:	d192      	bne.n	8007668 <system_execute_line+0x78>
                case 'X': mc_homing_cycle(HOMING_CYCLE_X); break;
 8007742:	2001      	movs	r0, #1
 8007744:	e7e5      	b.n	8007712 <system_execute_line+0x122>
                case 'Y': mc_homing_cycle(HOMING_CYCLE_Y); break;
 8007746:	2002      	movs	r0, #2
 8007748:	e7e3      	b.n	8007712 <system_execute_line+0x122>
                case 'Z': mc_homing_cycle(HOMING_CYCLE_Z); break;
 800774a:	4610      	mov	r0, r2
 800774c:	e7e1      	b.n	8007712 <system_execute_line+0x122>
          if ((line[2] != 'L') || (line[3] != 'P') || (line[4] != 0)) { return(STATUS_INVALID_STATEMENT); }
 800774e:	78ab      	ldrb	r3, [r5, #2]
 8007750:	2b4c      	cmp	r3, #76	; 0x4c
 8007752:	d189      	bne.n	8007668 <system_execute_line+0x78>
 8007754:	78eb      	ldrb	r3, [r5, #3]
 8007756:	2b50      	cmp	r3, #80	; 0x50
 8007758:	d186      	bne.n	8007668 <system_execute_line+0x78>
 800775a:	792c      	ldrb	r4, [r5, #4]
 800775c:	2c00      	cmp	r4, #0
 800775e:	d183      	bne.n	8007668 <system_execute_line+0x78>
          system_set_exec_state_flag(EXEC_SLEEP); // Set to execute sleep mode immediately
 8007760:	2080      	movs	r0, #128	; 0x80
 8007762:	f7ff ff3b 	bl	80075dc <system_set_exec_state_flag>
          break;
 8007766:	e78f      	b.n	8007688 <system_execute_line+0x98>
          if ( line[++char_counter] == 0 ) {
 8007768:	2302      	movs	r3, #2
 800776a:	78ac      	ldrb	r4, [r5, #2]
 800776c:	f88d 3007 	strb.w	r3, [sp, #7]
 8007770:	b934      	cbnz	r4, 8007780 <system_execute_line+0x190>
            settings_read_build_info(line);
 8007772:	4628      	mov	r0, r5
 8007774:	f7fe fe0c 	bl	8006390 <settings_read_build_info>
            report_build_info(line);
 8007778:	4628      	mov	r0, r5
 800777a:	f7fe faf7 	bl	8005d6c <report_build_info>
 800777e:	e783      	b.n	8007688 <system_execute_line+0x98>
              if(line[char_counter++] != '=') { return(STATUS_INVALID_STATEMENT); }
 8007780:	2c3d      	cmp	r4, #61	; 0x3d
 8007782:	f47f af71 	bne.w	8007668 <system_execute_line+0x78>
 8007786:	2303      	movs	r3, #3
                line[char_counter-helper_var] = line[char_counter];
 8007788:	5cec      	ldrb	r4, [r5, r3]
 800778a:	18ea      	adds	r2, r5, r3
              } while (line[char_counter++] != 0);
 800778c:	3301      	adds	r3, #1
                line[char_counter-helper_var] = line[char_counter];
 800778e:	f802 4c03 	strb.w	r4, [r2, #-3]
              } while (line[char_counter++] != 0);
 8007792:	b2db      	uxtb	r3, r3
 8007794:	2c00      	cmp	r4, #0
 8007796:	d1f7      	bne.n	8007788 <system_execute_line+0x198>
              settings_store_build_info(line);
 8007798:	4628      	mov	r0, r5
 800779a:	f88d 3007 	strb.w	r3, [sp, #7]
 800779e:	f7fe fd3c 	bl	800621a <settings_store_build_info>
 80077a2:	e771      	b.n	8007688 <system_execute_line+0x98>
          if ((line[2] != 'S') || (line[3] != 'T') || (line[4] != '=') || (line[6] != 0)) { return(STATUS_INVALID_STATEMENT); }
 80077a4:	78ab      	ldrb	r3, [r5, #2]
 80077a6:	2b53      	cmp	r3, #83	; 0x53
 80077a8:	f47f af5e 	bne.w	8007668 <system_execute_line+0x78>
 80077ac:	78eb      	ldrb	r3, [r5, #3]
 80077ae:	2b54      	cmp	r3, #84	; 0x54
 80077b0:	f47f af5a 	bne.w	8007668 <system_execute_line+0x78>
 80077b4:	792b      	ldrb	r3, [r5, #4]
 80077b6:	2b3d      	cmp	r3, #61	; 0x3d
 80077b8:	f47f af56 	bne.w	8007668 <system_execute_line+0x78>
 80077bc:	79ac      	ldrb	r4, [r5, #6]
 80077be:	2c00      	cmp	r4, #0
 80077c0:	f47f af52 	bne.w	8007668 <system_execute_line+0x78>
          switch (line[5]) {
 80077c4:	796b      	ldrb	r3, [r5, #5]
 80077c6:	2b24      	cmp	r3, #36	; 0x24
 80077c8:	d006      	beq.n	80077d8 <system_execute_line+0x1e8>
 80077ca:	2b2a      	cmp	r3, #42	; 0x2a
 80077cc:	d00d      	beq.n	80077ea <system_execute_line+0x1fa>
 80077ce:	2b23      	cmp	r3, #35	; 0x23
 80077d0:	f47f af4a 	bne.w	8007668 <system_execute_line+0x78>
              case '#': settings_restore(SETTINGS_RESTORE_PARAMETERS); break;
 80077d4:	2002      	movs	r0, #2
 80077d6:	e000      	b.n	80077da <system_execute_line+0x1ea>
              case '$': settings_restore(SETTINGS_RESTORE_DEFAULTS); break;
 80077d8:	2001      	movs	r0, #1
              case '*': settings_restore(SETTINGS_RESTORE_ALL); break;
 80077da:	f7fe fd41 	bl	8006260 <settings_restore>
          report_feedback_message(MESSAGE_RESTORE_DEFAULTS);
 80077de:	2009      	movs	r0, #9
 80077e0:	f7fe f876 	bl	80058d0 <report_feedback_message>
          mc_reset(); // Force reset to ensure settings are initialized correctly.
 80077e4:	f7fc febc 	bl	8004560 <mc_reset>
          break;
 80077e8:	e74e      	b.n	8007688 <system_execute_line+0x98>
              case '*': settings_restore(SETTINGS_RESTORE_ALL); break;
 80077ea:	20ff      	movs	r0, #255	; 0xff
 80077ec:	e7f5      	b.n	80077da <system_execute_line+0x1ea>
          if ( line[++char_counter] == 0 ) { // Print startup lines
 80077ee:	2202      	movs	r2, #2
 80077f0:	78ac      	ldrb	r4, [r5, #2]
 80077f2:	f88d 2007 	strb.w	r2, [sp, #7]
 80077f6:	b9dc      	cbnz	r4, 8007830 <system_execute_line+0x240>
              if (!(settings_read_startup_line(helper_var, line))) {
 80077f8:	4629      	mov	r1, r5
 80077fa:	4620      	mov	r0, r4
 80077fc:	f7fe fdb2 	bl	8006364 <settings_read_startup_line>
 8007800:	b170      	cbz	r0, 8007820 <system_execute_line+0x230>
                report_startup_line(helper_var,line);
 8007802:	4629      	mov	r1, r5
 8007804:	4620      	mov	r0, r4
 8007806:	f7fe fa89 	bl	8005d1c <report_startup_line>
              if (!(settings_read_startup_line(helper_var, line))) {
 800780a:	4629      	mov	r1, r5
 800780c:	2001      	movs	r0, #1
 800780e:	f7fe fda9 	bl	8006364 <settings_read_startup_line>
 8007812:	4604      	mov	r4, r0
 8007814:	b140      	cbz	r0, 8007828 <system_execute_line+0x238>
                report_startup_line(helper_var,line);
 8007816:	4629      	mov	r1, r5
 8007818:	2001      	movs	r0, #1
 800781a:	f7fe fa7f 	bl	8005d1c <report_startup_line>
 800781e:	e718      	b.n	8007652 <system_execute_line+0x62>
                report_status_message(STATUS_SETTING_READ_FAIL);
 8007820:	2007      	movs	r0, #7
 8007822:	f7fe f82d 	bl	8005880 <report_status_message>
 8007826:	e7f0      	b.n	800780a <system_execute_line+0x21a>
 8007828:	2007      	movs	r0, #7
 800782a:	f7fe f829 	bl	8005880 <report_status_message>
 800782e:	e72b      	b.n	8007688 <system_execute_line+0x98>
            if (sys.state != STATE_IDLE) { return(STATUS_IDLE_ERROR); } // Store only when idle.
 8007830:	2b00      	cmp	r3, #0
 8007832:	d157      	bne.n	80078e4 <system_execute_line+0x2f4>
            helper_var = true;  // Set helper_var to flag storing method.
 8007834:	2401      	movs	r4, #1
          if(!read_float(line, &char_counter, &parameter)) { return(STATUS_BAD_NUMBER_FORMAT); }
 8007836:	4628      	mov	r0, r5
 8007838:	aa02      	add	r2, sp, #8
 800783a:	f10d 0107 	add.w	r1, sp, #7
 800783e:	f7fc febb 	bl	80045b8 <read_float>
 8007842:	b918      	cbnz	r0, 800784c <system_execute_line+0x25c>
 8007844:	2402      	movs	r4, #2
 8007846:	e71f      	b.n	8007688 <system_execute_line+0x98>
 8007848:	2400      	movs	r4, #0
 800784a:	e7f4      	b.n	8007836 <system_execute_line+0x246>
          if(line[char_counter++] != '=') { return(STATUS_INVALID_STATEMENT); }
 800784c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007850:	1c5a      	adds	r2, r3, #1
 8007852:	5ceb      	ldrb	r3, [r5, r3]
 8007854:	b2d2      	uxtb	r2, r2
 8007856:	2b3d      	cmp	r3, #61	; 0x3d
 8007858:	f88d 2007 	strb.w	r2, [sp, #7]
 800785c:	f47f af04 	bne.w	8007668 <system_execute_line+0x78>
          if (helper_var) { // Store startup line
 8007860:	b304      	cbz	r4, 80078a4 <system_execute_line+0x2b4>
 8007862:	4613      	mov	r3, r2
              line[char_counter-helper_var] = line[char_counter];
 8007864:	5ce9      	ldrb	r1, [r5, r3]
 8007866:	1a98      	subs	r0, r3, r2
            } while (line[char_counter++] != 0);
 8007868:	3301      	adds	r3, #1
              line[char_counter-helper_var] = line[char_counter];
 800786a:	5429      	strb	r1, [r5, r0]
            } while (line[char_counter++] != 0);
 800786c:	b2db      	uxtb	r3, r3
 800786e:	2900      	cmp	r1, #0
 8007870:	d1f8      	bne.n	8007864 <system_execute_line+0x274>
            helper_var = gc_execute_line(line); // Set helper_var to returned status code.
 8007872:	4628      	mov	r0, r5
 8007874:	f88d 3007 	strb.w	r3, [sp, #7]
 8007878:	f7fb f9c2 	bl	8002c00 <gc_execute_line>
            if (helper_var) { return(helper_var); }
 800787c:	4604      	mov	r4, r0
 800787e:	2800      	cmp	r0, #0
 8007880:	f47f af02 	bne.w	8007688 <system_execute_line+0x98>
              helper_var = trunc(parameter); // Set helper_var to int value of parameter
 8007884:	9802      	ldr	r0, [sp, #8]
 8007886:	f7f8 fdc7 	bl	8000418 <__aeabi_f2d>
 800788a:	f000 ffcf 	bl	800882c <trunc>
 800788e:	f7f9 f8f3 	bl	8000a78 <__aeabi_d2uiz>
              settings_store_startup_line(helper_var,line);
 8007892:	4629      	mov	r1, r5
 8007894:	b2c0      	uxtb	r0, r0
 8007896:	f7fe fcb1 	bl	80061fc <settings_store_startup_line>
 800789a:	e6f5      	b.n	8007688 <system_execute_line+0x98>
 800789c:	20000104 	.word	0x20000104
 80078a0:	20002ffc 	.word	0x20002ffc
            if(!read_float(line, &char_counter, &value)) { return(STATUS_BAD_NUMBER_FORMAT); }
 80078a4:	4628      	mov	r0, r5
 80078a6:	aa03      	add	r2, sp, #12
 80078a8:	f10d 0107 	add.w	r1, sp, #7
 80078ac:	f7fc fe84 	bl	80045b8 <read_float>
 80078b0:	2800      	cmp	r0, #0
 80078b2:	d0c7      	beq.n	8007844 <system_execute_line+0x254>
            if((line[char_counter] != 0) || (parameter > 255)) { return(STATUS_INVALID_STATEMENT); }
 80078b4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80078b8:	5ceb      	ldrb	r3, [r5, r3]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	f47f aed4 	bne.w	8007668 <system_execute_line+0x78>
 80078c0:	9c02      	ldr	r4, [sp, #8]
 80078c2:	4909      	ldr	r1, [pc, #36]	; (80078e8 <system_execute_line+0x2f8>)
 80078c4:	4620      	mov	r0, r4
 80078c6:	f7f9 fc11 	bl	80010ec <__aeabi_fcmpgt>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	f47f aecc 	bne.w	8007668 <system_execute_line+0x78>
            return(settings_store_global_setting((uint8_t)parameter, value));
 80078d0:	4620      	mov	r0, r4
 80078d2:	f7f9 fc51 	bl	8001178 <__aeabi_f2uiz>
 80078d6:	9903      	ldr	r1, [sp, #12]
 80078d8:	b2c0      	uxtb	r0, r0
 80078da:	f7fe fd97 	bl	800640c <settings_store_global_setting>
 80078de:	e6c7      	b.n	8007670 <system_execute_line+0x80>
          if (bit_isfalse(settings.flags,BITFLAG_HOMING_ENABLE)) {return(STATUS_SETTING_DISABLED); }
 80078e0:	2405      	movs	r4, #5
 80078e2:	e6d1      	b.n	8007688 <system_execute_line+0x98>
            if (sys.state != STATE_IDLE) { return(STATUS_IDLE_ERROR); } // Store only when idle.
 80078e4:	2408      	movs	r4, #8
 80078e6:	e6cf      	b.n	8007688 <system_execute_line+0x98>
 80078e8:	437f0000 	.word	0x437f0000

080078ec <system_clear_exec_state_flag>:
  __ASM volatile ("cpsid i" : : : "memory");
 80078ec:	b672      	cpsid	i

void system_clear_exec_state_flag(uint8_t mask)
{
#ifdef STM32
  __disable_irq();
  sys_rt_exec_state &= ~(mask);
 80078ee:	4a03      	ldr	r2, [pc, #12]	; (80078fc <system_clear_exec_state_flag+0x10>)
 80078f0:	7813      	ldrb	r3, [r2, #0]
 80078f2:	ea23 0000 	bic.w	r0, r3, r0
 80078f6:	7010      	strb	r0, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80078f8:	b662      	cpsie	i
  uint8_t sreg = SREG;
  cli();
  sys_rt_exec_state &= ~(mask);
  SREG = sreg;
#endif
}
 80078fa:	4770      	bx	lr
 80078fc:	20000134 	.word	0x20000134

08007900 <system_set_exec_alarm>:
  __ASM volatile ("cpsid i" : : : "memory");
 8007900:	b672      	cpsid	i

void system_set_exec_alarm(uint8_t code)
{
#ifdef STM32
  __disable_irq();
  sys_rt_exec_alarm |= (code);
 8007902:	4a03      	ldr	r2, [pc, #12]	; (8007910 <system_set_exec_alarm+0x10>)
 8007904:	7813      	ldrb	r3, [r2, #0]
 8007906:	4318      	orrs	r0, r3
 8007908:	7010      	strb	r0, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800790a:	b662      	cpsie	i
  uint8_t sreg = SREG;
  cli();
  sys_rt_exec_alarm = code;
  SREG = sreg;
#endif
}
 800790c:	4770      	bx	lr
 800790e:	bf00      	nop
 8007910:	20000132 	.word	0x20000132

08007914 <system_clear_exec_alarm>:
  __ASM volatile ("cpsid i" : : : "memory");
 8007914:	b672      	cpsid	i

void system_clear_exec_alarm()
{
#ifdef STM32
  __disable_irq();
  sys_rt_exec_alarm = 0;
 8007916:	2200      	movs	r2, #0
 8007918:	4b01      	ldr	r3, [pc, #4]	; (8007920 <system_clear_exec_alarm+0xc>)
 800791a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800791c:	b662      	cpsie	i
  uint8_t sreg = SREG;
  cli();
  sys_rt_exec_alarm = 0;
  SREG = sreg;
#endif
}
 800791e:	4770      	bx	lr
 8007920:	20000132 	.word	0x20000132

08007924 <system_set_exec_motion_override_flag>:
  __ASM volatile ("cpsid i" : : : "memory");
 8007924:	b672      	cpsid	i

void system_set_exec_motion_override_flag(uint8_t mask)
{
#ifdef STM32
  __disable_irq();
  sys_rt_exec_motion_override |= (mask);
 8007926:	4a03      	ldr	r2, [pc, #12]	; (8007934 <system_set_exec_motion_override_flag+0x10>)
 8007928:	7813      	ldrb	r3, [r2, #0]
 800792a:	4318      	orrs	r0, r3
 800792c:	7010      	strb	r0, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800792e:	b662      	cpsie	i
  uint8_t sreg = SREG;
  cli();
  sys_rt_exec_motion_override |= (mask);
  SREG = sreg;
#endif
}
 8007930:	4770      	bx	lr
 8007932:	bf00      	nop
 8007934:	20000133 	.word	0x20000133

08007938 <system_set_exec_accessory_override_flag>:
  __ASM volatile ("cpsid i" : : : "memory");
 8007938:	b672      	cpsid	i

void system_set_exec_accessory_override_flag(uint8_t mask)
{
#ifdef STM32
  __disable_irq();
  sys_rt_exec_accessory_override |= (mask);
 800793a:	4a03      	ldr	r2, [pc, #12]	; (8007948 <system_set_exec_accessory_override_flag+0x10>)
 800793c:	7813      	ldrb	r3, [r2, #0]
 800793e:	4318      	orrs	r0, r3
 8007940:	7010      	strb	r0, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007942:	b662      	cpsie	i
  uint8_t sreg = SREG;
  cli();
  sys_rt_exec_accessory_override |= (mask);
  SREG = sreg;
#endif
}
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop
 8007948:	20000131 	.word	0x20000131

0800794c <system_clear_exec_motion_overrides>:
  __ASM volatile ("cpsid i" : : : "memory");
 800794c:	b672      	cpsid	i

void system_clear_exec_motion_overrides()
{
#ifdef STM32
  __disable_irq();
  sys_rt_exec_motion_override = 0;
 800794e:	2200      	movs	r2, #0
 8007950:	4b01      	ldr	r3, [pc, #4]	; (8007958 <system_clear_exec_motion_overrides+0xc>)
 8007952:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007954:	b662      	cpsie	i
  uint8_t sreg = SREG;
  cli();
  sys_rt_exec_motion_override = 0;
  SREG = sreg;
#endif
}
 8007956:	4770      	bx	lr
 8007958:	20000133 	.word	0x20000133

0800795c <system_clear_exec_accessory_overrides>:
  __ASM volatile ("cpsid i" : : : "memory");
 800795c:	b672      	cpsid	i

void system_clear_exec_accessory_overrides()
{
#ifdef STM32
  __disable_irq();
  sys_rt_exec_accessory_override = 0;
 800795e:	2200      	movs	r2, #0
 8007960:	4b01      	ldr	r3, [pc, #4]	; (8007968 <system_clear_exec_accessory_overrides+0xc>)
 8007962:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007964:	b662      	cpsie	i
  uint8_t sreg = SREG;
  cli();
  sys_rt_exec_accessory_override = 0;
  SREG = sreg;
#endif
}
 8007966:	4770      	bx	lr
 8007968:	20000131 	.word	0x20000131

0800796c <outputs_digital_reset>:

}

// Reset outputs
void outputs_digital_reset()
{
 800796c:	b510      	push	{r4, lr}
  uint8_t i;
  for (i = 0; i < N_OUTPUTS_DIG; i++)
    GPIO_ResetBits(AUX_GPIO_Port, outputs_pin_mask[i]);
 800796e:	4c0a      	ldr	r4, [pc, #40]	; (8007998 <outputs_digital_reset+0x2c>)
 8007970:	2140      	movs	r1, #64	; 0x40
 8007972:	4620      	mov	r0, r4
 8007974:	f000 f8b0 	bl	8007ad8 <GPIO_ResetBits>
 8007978:	4620      	mov	r0, r4
 800797a:	2180      	movs	r1, #128	; 0x80
 800797c:	f000 f8ac 	bl	8007ad8 <GPIO_ResetBits>
 8007980:	4620      	mov	r0, r4
 8007982:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007986:	f000 f8a7 	bl	8007ad8 <GPIO_ResetBits>
 800798a:	4620      	mov	r0, r4
}
 800798c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    GPIO_ResetBits(AUX_GPIO_Port, outputs_pin_mask[i]);
 8007990:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007994:	f000 b8a0 	b.w	8007ad8 <GPIO_ResetBits>
 8007998:	40010800 	.word	0x40010800

0800799c <inoutputs_init>:
  outputs_digital_reset();
 800799c:	f7ff bfe6 	b.w	800796c <outputs_digital_reset>

080079a0 <outputs_digital_set>:
// Set outputs
void outputs_digital_set()
{
 80079a0:	b510      	push	{r4, lr}
  uint8_t i;
  for (i = 0; i < N_OUTPUTS_DIG; i++)
    GPIO_SetBits(AUX_GPIO_Port, outputs_pin_mask[i]);
 80079a2:	4c0a      	ldr	r4, [pc, #40]	; (80079cc <outputs_digital_set+0x2c>)
 80079a4:	2140      	movs	r1, #64	; 0x40
 80079a6:	4620      	mov	r0, r4
 80079a8:	f000 f899 	bl	8007ade <GPIO_SetBits>
 80079ac:	4620      	mov	r0, r4
 80079ae:	2180      	movs	r1, #128	; 0x80
 80079b0:	f000 f895 	bl	8007ade <GPIO_SetBits>
 80079b4:	4620      	mov	r0, r4
 80079b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80079ba:	f000 f890 	bl	8007ade <GPIO_SetBits>
 80079be:	4620      	mov	r0, r4
}
 80079c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    GPIO_SetBits(AUX_GPIO_Port, outputs_pin_mask[i]);
 80079c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80079c8:	f000 b889 	b.w	8007ade <GPIO_SetBits>
 80079cc:	40010800 	.word	0x40010800

080079d0 <outputs_set_digital>:
  return outputs_state;
}

void outputs_set_digital(uint8_t bit_index, uint8_t OnOff)
{
  if (bit_index < N_OUTPUTS_DIG)
 80079d0:	2803      	cmp	r0, #3
{
 80079d2:	460b      	mov	r3, r1
  if (bit_index < N_OUTPUTS_DIG)
 80079d4:	d808      	bhi.n	80079e8 <outputs_set_digital+0x18>
    {
    if (OnOff)
      GPIO_SetBits(AUX_GPIO_Port, outputs_pin_mask[bit_index]);
 80079d6:	4a05      	ldr	r2, [pc, #20]	; (80079ec <outputs_set_digital+0x1c>)
 80079d8:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
 80079dc:	4804      	ldr	r0, [pc, #16]	; (80079f0 <outputs_set_digital+0x20>)
    if (OnOff)
 80079de:	b10b      	cbz	r3, 80079e4 <outputs_set_digital+0x14>
      GPIO_SetBits(AUX_GPIO_Port, outputs_pin_mask[bit_index]);
 80079e0:	f000 b87d 	b.w	8007ade <GPIO_SetBits>
    else
      GPIO_ResetBits(AUX_GPIO_Port, outputs_pin_mask[bit_index]);
 80079e4:	f000 b878 	b.w	8007ad8 <GPIO_ResetBits>
    }
}
 80079e8:	4770      	bx	lr
 80079ea:	bf00      	nop
 80079ec:	08009cd8 	.word	0x08009cd8
 80079f0:	40010800 	.word	0x40010800

080079f4 <outputs_digital_action>:

void outputs_digital_action(uint8_t bit_index, uint8_t Action)
{
 80079f4:	b538      	push	{r3, r4, r5, lr}
 80079f6:	4605      	mov	r5, r0
 80079f8:	460c      	mov	r4, r1
  protocol_buffer_synchronize();
 80079fa:	f7fd fee9 	bl	80057d0 <protocol_buffer_synchronize>
  if (bit_index == 0xFF)
 80079fe:	2dff      	cmp	r5, #255	; 0xff
 8007a00:	d10b      	bne.n	8007a1a <outputs_digital_action+0x26>
    {
    if (Action == DIGITAL_CONTROL_ON)
 8007a02:	2c01      	cmp	r4, #1
 8007a04:	d103      	bne.n	8007a0e <outputs_digital_action+0x1a>
      outputs_set_digital(bit_index, 1);
    else if (Action == DIGITAL_CONTROL_OFF)
      outputs_set_digital(bit_index, 0);
    }

}
 8007a06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      outputs_digital_set();
 8007a0a:	f7ff bfc9 	b.w	80079a0 <outputs_digital_set>
    else if (Action == DIGITAL_CONTROL_OFF)
 8007a0e:	2c02      	cmp	r4, #2
 8007a10:	d111      	bne.n	8007a36 <outputs_digital_action+0x42>
}
 8007a12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      outputs_digital_reset();
 8007a16:	f7ff bfa9 	b.w	800796c <outputs_digital_reset>
  else if (bit_index < N_OUTPUTS_DIG)
 8007a1a:	2d03      	cmp	r5, #3
 8007a1c:	d80b      	bhi.n	8007a36 <outputs_digital_action+0x42>
    if (Action == DIGITAL_CONTROL_ON)
 8007a1e:	2c01      	cmp	r4, #1
 8007a20:	d105      	bne.n	8007a2e <outputs_digital_action+0x3a>
      outputs_set_digital(bit_index, 1);
 8007a22:	4621      	mov	r1, r4
      outputs_set_digital(bit_index, 0);
 8007a24:	4628      	mov	r0, r5
}
 8007a26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      outputs_set_digital(bit_index, 0);
 8007a2a:	f7ff bfd1 	b.w	80079d0 <outputs_set_digital>
    else if (Action == DIGITAL_CONTROL_OFF)
 8007a2e:	2c02      	cmp	r4, #2
 8007a30:	d101      	bne.n	8007a36 <outputs_digital_action+0x42>
      outputs_set_digital(bit_index, 0);
 8007a32:	2100      	movs	r1, #0
 8007a34:	e7f6      	b.n	8007a24 <outputs_digital_action+0x30>
}
 8007a36:	bd38      	pop	{r3, r4, r5, pc}

08007a38 <outputs_analog_init>:

#ifdef STM32F1
void outputs_analog_init()
  {}
 8007a38:	4770      	bx	lr

08007a3a <outputs_analog_action>:
void outputs_set_analog(uint8_t channel, uint16_t value)
  {}
uint16_t outputs_compute_pwm_value(float Val)
  {return (0);}
void outputs_analog_action (uint8_t Echannel, float *pQval)
  {}
 8007a3a:	4770      	bx	lr

08007a3c <wait_on_input_action>:
void inputs_digital_init()
  {}
void wait_on_input_action (uint8_t bit_index, uint8_t Mode,float *pTimeoutS)
  {}
 8007a3c:	4770      	bx	lr
	...

08007a40 <timing_init>:
char pDbgVal8b[9];
char pDbgVal16[17];

//-------------------------------------------------------------------
void timing_init()
{
 8007a40:	b508      	push	{r3, lr}
	uTICKS_PER_MICROSECOND = SystemCoreClock / 1000000;
 8007a42:	4b07      	ldr	r3, [pc, #28]	; (8007a60 <timing_init+0x20>)
 8007a44:	4a07      	ldr	r2, [pc, #28]	; (8007a64 <timing_init+0x24>)
 8007a46:	6818      	ldr	r0, [r3, #0]
 8007a48:	4b07      	ldr	r3, [pc, #28]	; (8007a68 <timing_init+0x28>)
 8007a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a4e:	6013      	str	r3, [r2, #0]
	fTICKS_PER_MINUTE = SystemCoreClock * 60.0f;
 8007a50:	f7f9 f938 	bl	8000cc4 <__aeabi_ui2f>
 8007a54:	4905      	ldr	r1, [pc, #20]	; (8007a6c <timing_init+0x2c>)
 8007a56:	f7f9 f98d 	bl	8000d74 <__aeabi_fmul>
 8007a5a:	4b05      	ldr	r3, [pc, #20]	; (8007a70 <timing_init+0x30>)
 8007a5c:	6018      	str	r0, [r3, #0]
}
 8007a5e:	bd08      	pop	{r3, pc}
 8007a60:	20000008 	.word	0x20000008
 8007a64:	200034a8 	.word	0x200034a8
 8007a68:	000f4240 	.word	0x000f4240
 8007a6c:	42700000 	.word	0x42700000
 8007a70:	20003454 	.word	0x20003454

08007a74 <uart_sendch>:
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 8007a74:	4b02      	ldr	r3, [pc, #8]	; (8007a80 <uart_sendch+0xc>)
 8007a76:	6058      	str	r0, [r3, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8007a78:	681a      	ldr	r2, [r3, #0]
}

void uart_sendch(uint8_t uC)
{
	LL_USART_TransmitData8(USART1, uC);
	while (!(LL_USART_IsActiveFlag_TXE(USART1)))
 8007a7a:	0612      	lsls	r2, r2, #24
 8007a7c:	d5fc      	bpl.n	8007a78 <uart_sendch+0x4>
		; // sit till empty
}
 8007a7e:	4770      	bx	lr
 8007a80:	40013800 	.word	0x40013800

08007a84 <uart_sendstr>:
{
 8007a84:	b508      	push	{r3, lr}
 8007a86:	1e41      	subs	r1, r0, #1
	while (*pStr)
 8007a88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007a8c:	b900      	cbnz	r0, 8007a90 <uart_sendstr+0xc>
}
 8007a8e:	bd08      	pop	{r3, pc}
		uart_sendch(*pStr++);
 8007a90:	f7ff fff0 	bl	8007a74 <uart_sendch>
 8007a94:	e7f8      	b.n	8007a88 <uart_sendstr+0x4>
	...

08007a98 <uart_init>:
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8007a98:	4a0b      	ldr	r2, [pc, #44]	; (8007ac8 <uart_init+0x30>)
{
 8007a9a:	b510      	push	{r4, lr}
 8007a9c:	68d3      	ldr	r3, [r2, #12]
	memset(pDbgStr, 0, 80);
 8007a9e:	4c0b      	ldr	r4, [pc, #44]	; (8007acc <uart_init+0x34>)
 8007aa0:	f043 0320 	orr.w	r3, r3, #32
 8007aa4:	60d3      	str	r3, [r2, #12]
 8007aa6:	2100      	movs	r1, #0
 8007aa8:	2250      	movs	r2, #80	; 0x50
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f000 f8ae 	bl	8007c0c <memset>
	sprintf(pDbgStr, "\r\nSysClk:%ld\r\n", SystemCoreClock); //-- Clock check for Overclocking case
 8007ab0:	4b07      	ldr	r3, [pc, #28]	; (8007ad0 <uart_init+0x38>)
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	4907      	ldr	r1, [pc, #28]	; (8007ad4 <uart_init+0x3c>)
 8007ab8:	f000 f8b0 	bl	8007c1c <siprintf>
	uart_sendstr(pDbgStr);
 8007abc:	4620      	mov	r0, r4
}
 8007abe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	uart_sendstr(pDbgStr);
 8007ac2:	f7ff bfdf 	b.w	8007a84 <uart_sendstr>
 8007ac6:	bf00      	nop
 8007ac8:	40013800 	.word	0x40013800
 8007acc:	20003458 	.word	0x20003458
 8007ad0:	20000008 	.word	0x20000008
 8007ad4:	08009ce0 	.word	0x08009ce0

08007ad8 <GPIO_ResetBits>:
    //------------------------------------------------------------------------
//------------------------------------------------------------------------
//-- Pin based calls, need to use HAL since LL pins and HAL pins are incompatible for F1
void GPIO_ResetBits(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f7f9 bde7 	b.w	80016ac <HAL_GPIO_WritePin>

08007ade <GPIO_SetBits>:
}
void GPIO_SetBits(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f7f9 bde4 	b.w	80016ac <HAL_GPIO_WritePin>

08007ae4 <Spindle_Disable>:
{
 8007ae4:	b508      	push	{r3, lr}
  if (settings.spindle_enable_pin_mode == 1)
 8007ae6:	4b09      	ldr	r3, [pc, #36]	; (8007b0c <Spindle_Disable+0x28>)
    ResetSpindleEnablebit();
 8007ae8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  if (settings.spindle_enable_pin_mode == 1)
 8007aec:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    ResetSpindleEnablebit();
 8007af0:	4807      	ldr	r0, [pc, #28]	; (8007b10 <Spindle_Disable+0x2c>)
  if (settings.spindle_enable_pin_mode == 1)
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d107      	bne.n	8007b06 <Spindle_Disable+0x22>
    ResetSpindleEnablebit();
 8007af6:	f7ff ffef 	bl	8007ad8 <GPIO_ResetBits>
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007afa:	4a06      	ldr	r2, [pc, #24]	; (8007b14 <Spindle_Disable+0x30>)
 8007afc:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8007afe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007b02:	6453      	str	r3, [r2, #68]	; 0x44
}
 8007b04:	bd08      	pop	{r3, pc}
    SetSpindleEnablebit();
 8007b06:	f7ff ffea 	bl	8007ade <GPIO_SetBits>
 8007b0a:	e7f6      	b.n	8007afa <Spindle_Disable+0x16>
 8007b0c:	20002ffc 	.word	0x20002ffc
 8007b10:	40010800 	.word	0x40010800
 8007b14:	40012c00 	.word	0x40012c00

08007b18 <Spindle_Enable>:
{
 8007b18:	b508      	push	{r3, lr}
  if (settings.spindle_enable_pin_mode == 1)
 8007b1a:	4b09      	ldr	r3, [pc, #36]	; (8007b40 <Spindle_Enable+0x28>)
    SetSpindleEnablebit();
 8007b1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  if (settings.spindle_enable_pin_mode == 1)
 8007b20:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    SetSpindleEnablebit();
 8007b24:	4807      	ldr	r0, [pc, #28]	; (8007b44 <Spindle_Enable+0x2c>)
  if (settings.spindle_enable_pin_mode == 1)
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d107      	bne.n	8007b3a <Spindle_Enable+0x22>
    SetSpindleEnablebit();
 8007b2a:	f7ff ffd8 	bl	8007ade <GPIO_SetBits>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007b2e:	4a06      	ldr	r2, [pc, #24]	; (8007b48 <Spindle_Enable+0x30>)
 8007b30:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8007b32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b36:	6453      	str	r3, [r2, #68]	; 0x44
}
 8007b38:	bd08      	pop	{r3, pc}
    ResetSpindleEnablebit();
 8007b3a:	f7ff ffcd 	bl	8007ad8 <GPIO_ResetBits>
 8007b3e:	e7f6      	b.n	8007b2e <Spindle_Enable+0x16>
 8007b40:	20002ffc 	.word	0x20002ffc
 8007b44:	40010800 	.word	0x40010800
 8007b48:	40012c00 	.word	0x40012c00

08007b4c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8007b4c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8007b4e:	e003      	b.n	8007b58 <LoopCopyDataInit>

08007b50 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007b50:	4b0b      	ldr	r3, [pc, #44]	; (8007b80 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8007b52:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8007b54:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8007b56:	3104      	adds	r1, #4

08007b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8007b58:	480a      	ldr	r0, [pc, #40]	; (8007b84 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8007b5a:	4b0b      	ldr	r3, [pc, #44]	; (8007b88 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8007b5c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8007b5e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007b60:	d3f6      	bcc.n	8007b50 <CopyDataInit>
  ldr r2, =_sbss
 8007b62:	4a0a      	ldr	r2, [pc, #40]	; (8007b8c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8007b64:	e002      	b.n	8007b6c <LoopFillZerobss>

08007b66 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8007b66:	2300      	movs	r3, #0
  str r3, [r2], #4
 8007b68:	f842 3b04 	str.w	r3, [r2], #4

08007b6c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8007b6c:	4b08      	ldr	r3, [pc, #32]	; (8007b90 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8007b6e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8007b70:	d3f9      	bcc.n	8007b66 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007b72:	f7fa fdb1 	bl	80026d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007b76:	f000 f815 	bl	8007ba4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007b7a:	f7fa fc33 	bl	80023e4 <main>
  bx lr
 8007b7e:	4770      	bx	lr
  ldr r3, =_sidata
 8007b80:	0800a148 	.word	0x0800a148
  ldr r0, =_sdata
 8007b84:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8007b88:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8007b8c:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8007b90:	200034bc 	.word	0x200034bc

08007b94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007b94:	e7fe      	b.n	8007b94 <ADC1_2_IRQHandler>
	...

08007b98 <__errno>:
 8007b98:	4b01      	ldr	r3, [pc, #4]	; (8007ba0 <__errno+0x8>)
 8007b9a:	6818      	ldr	r0, [r3, #0]
 8007b9c:	4770      	bx	lr
 8007b9e:	bf00      	nop
 8007ba0:	2000000c 	.word	0x2000000c

08007ba4 <__libc_init_array>:
 8007ba4:	b570      	push	{r4, r5, r6, lr}
 8007ba6:	2600      	movs	r6, #0
 8007ba8:	4d0c      	ldr	r5, [pc, #48]	; (8007bdc <__libc_init_array+0x38>)
 8007baa:	4c0d      	ldr	r4, [pc, #52]	; (8007be0 <__libc_init_array+0x3c>)
 8007bac:	1b64      	subs	r4, r4, r5
 8007bae:	10a4      	asrs	r4, r4, #2
 8007bb0:	42a6      	cmp	r6, r4
 8007bb2:	d109      	bne.n	8007bc8 <__libc_init_array+0x24>
 8007bb4:	f001 ff88 	bl	8009ac8 <_init>
 8007bb8:	2600      	movs	r6, #0
 8007bba:	4d0a      	ldr	r5, [pc, #40]	; (8007be4 <__libc_init_array+0x40>)
 8007bbc:	4c0a      	ldr	r4, [pc, #40]	; (8007be8 <__libc_init_array+0x44>)
 8007bbe:	1b64      	subs	r4, r4, r5
 8007bc0:	10a4      	asrs	r4, r4, #2
 8007bc2:	42a6      	cmp	r6, r4
 8007bc4:	d105      	bne.n	8007bd2 <__libc_init_array+0x2e>
 8007bc6:	bd70      	pop	{r4, r5, r6, pc}
 8007bc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bcc:	4798      	blx	r3
 8007bce:	3601      	adds	r6, #1
 8007bd0:	e7ee      	b.n	8007bb0 <__libc_init_array+0xc>
 8007bd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bd6:	4798      	blx	r3
 8007bd8:	3601      	adds	r6, #1
 8007bda:	e7f2      	b.n	8007bc2 <__libc_init_array+0x1e>
 8007bdc:	0800a140 	.word	0x0800a140
 8007be0:	0800a140 	.word	0x0800a140
 8007be4:	0800a140 	.word	0x0800a140
 8007be8:	0800a144 	.word	0x0800a144

08007bec <memcmp>:
 8007bec:	b510      	push	{r4, lr}
 8007bee:	3901      	subs	r1, #1
 8007bf0:	4402      	add	r2, r0
 8007bf2:	4290      	cmp	r0, r2
 8007bf4:	d101      	bne.n	8007bfa <memcmp+0xe>
 8007bf6:	2000      	movs	r0, #0
 8007bf8:	e005      	b.n	8007c06 <memcmp+0x1a>
 8007bfa:	7803      	ldrb	r3, [r0, #0]
 8007bfc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007c00:	42a3      	cmp	r3, r4
 8007c02:	d001      	beq.n	8007c08 <memcmp+0x1c>
 8007c04:	1b18      	subs	r0, r3, r4
 8007c06:	bd10      	pop	{r4, pc}
 8007c08:	3001      	adds	r0, #1
 8007c0a:	e7f2      	b.n	8007bf2 <memcmp+0x6>

08007c0c <memset>:
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	4402      	add	r2, r0
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d100      	bne.n	8007c16 <memset+0xa>
 8007c14:	4770      	bx	lr
 8007c16:	f803 1b01 	strb.w	r1, [r3], #1
 8007c1a:	e7f9      	b.n	8007c10 <memset+0x4>

08007c1c <siprintf>:
 8007c1c:	b40e      	push	{r1, r2, r3}
 8007c1e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007c22:	b500      	push	{lr}
 8007c24:	b09c      	sub	sp, #112	; 0x70
 8007c26:	ab1d      	add	r3, sp, #116	; 0x74
 8007c28:	9002      	str	r0, [sp, #8]
 8007c2a:	9006      	str	r0, [sp, #24]
 8007c2c:	9107      	str	r1, [sp, #28]
 8007c2e:	9104      	str	r1, [sp, #16]
 8007c30:	4808      	ldr	r0, [pc, #32]	; (8007c54 <siprintf+0x38>)
 8007c32:	4909      	ldr	r1, [pc, #36]	; (8007c58 <siprintf+0x3c>)
 8007c34:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c38:	9105      	str	r1, [sp, #20]
 8007c3a:	6800      	ldr	r0, [r0, #0]
 8007c3c:	a902      	add	r1, sp, #8
 8007c3e:	9301      	str	r3, [sp, #4]
 8007c40:	f000 f868 	bl	8007d14 <_svfiprintf_r>
 8007c44:	2200      	movs	r2, #0
 8007c46:	9b02      	ldr	r3, [sp, #8]
 8007c48:	701a      	strb	r2, [r3, #0]
 8007c4a:	b01c      	add	sp, #112	; 0x70
 8007c4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c50:	b003      	add	sp, #12
 8007c52:	4770      	bx	lr
 8007c54:	2000000c 	.word	0x2000000c
 8007c58:	ffff0208 	.word	0xffff0208

08007c5c <__ssputs_r>:
 8007c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c60:	688e      	ldr	r6, [r1, #8]
 8007c62:	4682      	mov	sl, r0
 8007c64:	429e      	cmp	r6, r3
 8007c66:	460c      	mov	r4, r1
 8007c68:	4690      	mov	r8, r2
 8007c6a:	461f      	mov	r7, r3
 8007c6c:	d838      	bhi.n	8007ce0 <__ssputs_r+0x84>
 8007c6e:	898a      	ldrh	r2, [r1, #12]
 8007c70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007c74:	d032      	beq.n	8007cdc <__ssputs_r+0x80>
 8007c76:	6825      	ldr	r5, [r4, #0]
 8007c78:	6909      	ldr	r1, [r1, #16]
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	eba5 0901 	sub.w	r9, r5, r1
 8007c80:	6965      	ldr	r5, [r4, #20]
 8007c82:	444b      	add	r3, r9
 8007c84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007c8c:	106d      	asrs	r5, r5, #1
 8007c8e:	429d      	cmp	r5, r3
 8007c90:	bf38      	it	cc
 8007c92:	461d      	movcc	r5, r3
 8007c94:	0553      	lsls	r3, r2, #21
 8007c96:	d531      	bpl.n	8007cfc <__ssputs_r+0xa0>
 8007c98:	4629      	mov	r1, r5
 8007c9a:	f000 fb6f 	bl	800837c <_malloc_r>
 8007c9e:	4606      	mov	r6, r0
 8007ca0:	b950      	cbnz	r0, 8007cb8 <__ssputs_r+0x5c>
 8007ca2:	230c      	movs	r3, #12
 8007ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca8:	f8ca 3000 	str.w	r3, [sl]
 8007cac:	89a3      	ldrh	r3, [r4, #12]
 8007cae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cb2:	81a3      	strh	r3, [r4, #12]
 8007cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb8:	464a      	mov	r2, r9
 8007cba:	6921      	ldr	r1, [r4, #16]
 8007cbc:	f000 face 	bl	800825c <memcpy>
 8007cc0:	89a3      	ldrh	r3, [r4, #12]
 8007cc2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007cc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cca:	81a3      	strh	r3, [r4, #12]
 8007ccc:	6126      	str	r6, [r4, #16]
 8007cce:	444e      	add	r6, r9
 8007cd0:	6026      	str	r6, [r4, #0]
 8007cd2:	463e      	mov	r6, r7
 8007cd4:	6165      	str	r5, [r4, #20]
 8007cd6:	eba5 0509 	sub.w	r5, r5, r9
 8007cda:	60a5      	str	r5, [r4, #8]
 8007cdc:	42be      	cmp	r6, r7
 8007cde:	d900      	bls.n	8007ce2 <__ssputs_r+0x86>
 8007ce0:	463e      	mov	r6, r7
 8007ce2:	4632      	mov	r2, r6
 8007ce4:	4641      	mov	r1, r8
 8007ce6:	6820      	ldr	r0, [r4, #0]
 8007ce8:	f000 fac6 	bl	8008278 <memmove>
 8007cec:	68a3      	ldr	r3, [r4, #8]
 8007cee:	2000      	movs	r0, #0
 8007cf0:	1b9b      	subs	r3, r3, r6
 8007cf2:	60a3      	str	r3, [r4, #8]
 8007cf4:	6823      	ldr	r3, [r4, #0]
 8007cf6:	4433      	add	r3, r6
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	e7db      	b.n	8007cb4 <__ssputs_r+0x58>
 8007cfc:	462a      	mov	r2, r5
 8007cfe:	f000 fbb1 	bl	8008464 <_realloc_r>
 8007d02:	4606      	mov	r6, r0
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d1e1      	bne.n	8007ccc <__ssputs_r+0x70>
 8007d08:	4650      	mov	r0, sl
 8007d0a:	6921      	ldr	r1, [r4, #16]
 8007d0c:	f000 face 	bl	80082ac <_free_r>
 8007d10:	e7c7      	b.n	8007ca2 <__ssputs_r+0x46>
	...

08007d14 <_svfiprintf_r>:
 8007d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d18:	4698      	mov	r8, r3
 8007d1a:	898b      	ldrh	r3, [r1, #12]
 8007d1c:	4607      	mov	r7, r0
 8007d1e:	061b      	lsls	r3, r3, #24
 8007d20:	460d      	mov	r5, r1
 8007d22:	4614      	mov	r4, r2
 8007d24:	b09d      	sub	sp, #116	; 0x74
 8007d26:	d50e      	bpl.n	8007d46 <_svfiprintf_r+0x32>
 8007d28:	690b      	ldr	r3, [r1, #16]
 8007d2a:	b963      	cbnz	r3, 8007d46 <_svfiprintf_r+0x32>
 8007d2c:	2140      	movs	r1, #64	; 0x40
 8007d2e:	f000 fb25 	bl	800837c <_malloc_r>
 8007d32:	6028      	str	r0, [r5, #0]
 8007d34:	6128      	str	r0, [r5, #16]
 8007d36:	b920      	cbnz	r0, 8007d42 <_svfiprintf_r+0x2e>
 8007d38:	230c      	movs	r3, #12
 8007d3a:	603b      	str	r3, [r7, #0]
 8007d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d40:	e0d1      	b.n	8007ee6 <_svfiprintf_r+0x1d2>
 8007d42:	2340      	movs	r3, #64	; 0x40
 8007d44:	616b      	str	r3, [r5, #20]
 8007d46:	2300      	movs	r3, #0
 8007d48:	9309      	str	r3, [sp, #36]	; 0x24
 8007d4a:	2320      	movs	r3, #32
 8007d4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d50:	2330      	movs	r3, #48	; 0x30
 8007d52:	f04f 0901 	mov.w	r9, #1
 8007d56:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d5a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007f00 <_svfiprintf_r+0x1ec>
 8007d5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d62:	4623      	mov	r3, r4
 8007d64:	469a      	mov	sl, r3
 8007d66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d6a:	b10a      	cbz	r2, 8007d70 <_svfiprintf_r+0x5c>
 8007d6c:	2a25      	cmp	r2, #37	; 0x25
 8007d6e:	d1f9      	bne.n	8007d64 <_svfiprintf_r+0x50>
 8007d70:	ebba 0b04 	subs.w	fp, sl, r4
 8007d74:	d00b      	beq.n	8007d8e <_svfiprintf_r+0x7a>
 8007d76:	465b      	mov	r3, fp
 8007d78:	4622      	mov	r2, r4
 8007d7a:	4629      	mov	r1, r5
 8007d7c:	4638      	mov	r0, r7
 8007d7e:	f7ff ff6d 	bl	8007c5c <__ssputs_r>
 8007d82:	3001      	adds	r0, #1
 8007d84:	f000 80aa 	beq.w	8007edc <_svfiprintf_r+0x1c8>
 8007d88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d8a:	445a      	add	r2, fp
 8007d8c:	9209      	str	r2, [sp, #36]	; 0x24
 8007d8e:	f89a 3000 	ldrb.w	r3, [sl]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	f000 80a2 	beq.w	8007edc <_svfiprintf_r+0x1c8>
 8007d98:	2300      	movs	r3, #0
 8007d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007da2:	f10a 0a01 	add.w	sl, sl, #1
 8007da6:	9304      	str	r3, [sp, #16]
 8007da8:	9307      	str	r3, [sp, #28]
 8007daa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007dae:	931a      	str	r3, [sp, #104]	; 0x68
 8007db0:	4654      	mov	r4, sl
 8007db2:	2205      	movs	r2, #5
 8007db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007db8:	4851      	ldr	r0, [pc, #324]	; (8007f00 <_svfiprintf_r+0x1ec>)
 8007dba:	f000 fa41 	bl	8008240 <memchr>
 8007dbe:	9a04      	ldr	r2, [sp, #16]
 8007dc0:	b9d8      	cbnz	r0, 8007dfa <_svfiprintf_r+0xe6>
 8007dc2:	06d0      	lsls	r0, r2, #27
 8007dc4:	bf44      	itt	mi
 8007dc6:	2320      	movmi	r3, #32
 8007dc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dcc:	0711      	lsls	r1, r2, #28
 8007dce:	bf44      	itt	mi
 8007dd0:	232b      	movmi	r3, #43	; 0x2b
 8007dd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dd6:	f89a 3000 	ldrb.w	r3, [sl]
 8007dda:	2b2a      	cmp	r3, #42	; 0x2a
 8007ddc:	d015      	beq.n	8007e0a <_svfiprintf_r+0xf6>
 8007dde:	4654      	mov	r4, sl
 8007de0:	2000      	movs	r0, #0
 8007de2:	f04f 0c0a 	mov.w	ip, #10
 8007de6:	9a07      	ldr	r2, [sp, #28]
 8007de8:	4621      	mov	r1, r4
 8007dea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007dee:	3b30      	subs	r3, #48	; 0x30
 8007df0:	2b09      	cmp	r3, #9
 8007df2:	d94e      	bls.n	8007e92 <_svfiprintf_r+0x17e>
 8007df4:	b1b0      	cbz	r0, 8007e24 <_svfiprintf_r+0x110>
 8007df6:	9207      	str	r2, [sp, #28]
 8007df8:	e014      	b.n	8007e24 <_svfiprintf_r+0x110>
 8007dfa:	eba0 0308 	sub.w	r3, r0, r8
 8007dfe:	fa09 f303 	lsl.w	r3, r9, r3
 8007e02:	4313      	orrs	r3, r2
 8007e04:	46a2      	mov	sl, r4
 8007e06:	9304      	str	r3, [sp, #16]
 8007e08:	e7d2      	b.n	8007db0 <_svfiprintf_r+0x9c>
 8007e0a:	9b03      	ldr	r3, [sp, #12]
 8007e0c:	1d19      	adds	r1, r3, #4
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	9103      	str	r1, [sp, #12]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	bfbb      	ittet	lt
 8007e16:	425b      	neglt	r3, r3
 8007e18:	f042 0202 	orrlt.w	r2, r2, #2
 8007e1c:	9307      	strge	r3, [sp, #28]
 8007e1e:	9307      	strlt	r3, [sp, #28]
 8007e20:	bfb8      	it	lt
 8007e22:	9204      	strlt	r2, [sp, #16]
 8007e24:	7823      	ldrb	r3, [r4, #0]
 8007e26:	2b2e      	cmp	r3, #46	; 0x2e
 8007e28:	d10c      	bne.n	8007e44 <_svfiprintf_r+0x130>
 8007e2a:	7863      	ldrb	r3, [r4, #1]
 8007e2c:	2b2a      	cmp	r3, #42	; 0x2a
 8007e2e:	d135      	bne.n	8007e9c <_svfiprintf_r+0x188>
 8007e30:	9b03      	ldr	r3, [sp, #12]
 8007e32:	3402      	adds	r4, #2
 8007e34:	1d1a      	adds	r2, r3, #4
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	9203      	str	r2, [sp, #12]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	bfb8      	it	lt
 8007e3e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e42:	9305      	str	r3, [sp, #20]
 8007e44:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007f04 <_svfiprintf_r+0x1f0>
 8007e48:	2203      	movs	r2, #3
 8007e4a:	4650      	mov	r0, sl
 8007e4c:	7821      	ldrb	r1, [r4, #0]
 8007e4e:	f000 f9f7 	bl	8008240 <memchr>
 8007e52:	b140      	cbz	r0, 8007e66 <_svfiprintf_r+0x152>
 8007e54:	2340      	movs	r3, #64	; 0x40
 8007e56:	eba0 000a 	sub.w	r0, r0, sl
 8007e5a:	fa03 f000 	lsl.w	r0, r3, r0
 8007e5e:	9b04      	ldr	r3, [sp, #16]
 8007e60:	3401      	adds	r4, #1
 8007e62:	4303      	orrs	r3, r0
 8007e64:	9304      	str	r3, [sp, #16]
 8007e66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e6a:	2206      	movs	r2, #6
 8007e6c:	4826      	ldr	r0, [pc, #152]	; (8007f08 <_svfiprintf_r+0x1f4>)
 8007e6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e72:	f000 f9e5 	bl	8008240 <memchr>
 8007e76:	2800      	cmp	r0, #0
 8007e78:	d038      	beq.n	8007eec <_svfiprintf_r+0x1d8>
 8007e7a:	4b24      	ldr	r3, [pc, #144]	; (8007f0c <_svfiprintf_r+0x1f8>)
 8007e7c:	bb1b      	cbnz	r3, 8007ec6 <_svfiprintf_r+0x1b2>
 8007e7e:	9b03      	ldr	r3, [sp, #12]
 8007e80:	3307      	adds	r3, #7
 8007e82:	f023 0307 	bic.w	r3, r3, #7
 8007e86:	3308      	adds	r3, #8
 8007e88:	9303      	str	r3, [sp, #12]
 8007e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e8c:	4433      	add	r3, r6
 8007e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8007e90:	e767      	b.n	8007d62 <_svfiprintf_r+0x4e>
 8007e92:	460c      	mov	r4, r1
 8007e94:	2001      	movs	r0, #1
 8007e96:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e9a:	e7a5      	b.n	8007de8 <_svfiprintf_r+0xd4>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f04f 0c0a 	mov.w	ip, #10
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	3401      	adds	r4, #1
 8007ea6:	9305      	str	r3, [sp, #20]
 8007ea8:	4620      	mov	r0, r4
 8007eaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007eae:	3a30      	subs	r2, #48	; 0x30
 8007eb0:	2a09      	cmp	r2, #9
 8007eb2:	d903      	bls.n	8007ebc <_svfiprintf_r+0x1a8>
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d0c5      	beq.n	8007e44 <_svfiprintf_r+0x130>
 8007eb8:	9105      	str	r1, [sp, #20]
 8007eba:	e7c3      	b.n	8007e44 <_svfiprintf_r+0x130>
 8007ebc:	4604      	mov	r4, r0
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ec4:	e7f0      	b.n	8007ea8 <_svfiprintf_r+0x194>
 8007ec6:	ab03      	add	r3, sp, #12
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	462a      	mov	r2, r5
 8007ecc:	4638      	mov	r0, r7
 8007ece:	4b10      	ldr	r3, [pc, #64]	; (8007f10 <_svfiprintf_r+0x1fc>)
 8007ed0:	a904      	add	r1, sp, #16
 8007ed2:	f3af 8000 	nop.w
 8007ed6:	1c42      	adds	r2, r0, #1
 8007ed8:	4606      	mov	r6, r0
 8007eda:	d1d6      	bne.n	8007e8a <_svfiprintf_r+0x176>
 8007edc:	89ab      	ldrh	r3, [r5, #12]
 8007ede:	065b      	lsls	r3, r3, #25
 8007ee0:	f53f af2c 	bmi.w	8007d3c <_svfiprintf_r+0x28>
 8007ee4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ee6:	b01d      	add	sp, #116	; 0x74
 8007ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eec:	ab03      	add	r3, sp, #12
 8007eee:	9300      	str	r3, [sp, #0]
 8007ef0:	462a      	mov	r2, r5
 8007ef2:	4638      	mov	r0, r7
 8007ef4:	4b06      	ldr	r3, [pc, #24]	; (8007f10 <_svfiprintf_r+0x1fc>)
 8007ef6:	a904      	add	r1, sp, #16
 8007ef8:	f000 f87c 	bl	8007ff4 <_printf_i>
 8007efc:	e7eb      	b.n	8007ed6 <_svfiprintf_r+0x1c2>
 8007efe:	bf00      	nop
 8007f00:	08009d02 	.word	0x08009d02
 8007f04:	08009d08 	.word	0x08009d08
 8007f08:	08009d0c 	.word	0x08009d0c
 8007f0c:	00000000 	.word	0x00000000
 8007f10:	08007c5d 	.word	0x08007c5d

08007f14 <_printf_common>:
 8007f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f18:	4616      	mov	r6, r2
 8007f1a:	4699      	mov	r9, r3
 8007f1c:	688a      	ldr	r2, [r1, #8]
 8007f1e:	690b      	ldr	r3, [r1, #16]
 8007f20:	4607      	mov	r7, r0
 8007f22:	4293      	cmp	r3, r2
 8007f24:	bfb8      	it	lt
 8007f26:	4613      	movlt	r3, r2
 8007f28:	6033      	str	r3, [r6, #0]
 8007f2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f2e:	460c      	mov	r4, r1
 8007f30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f34:	b10a      	cbz	r2, 8007f3a <_printf_common+0x26>
 8007f36:	3301      	adds	r3, #1
 8007f38:	6033      	str	r3, [r6, #0]
 8007f3a:	6823      	ldr	r3, [r4, #0]
 8007f3c:	0699      	lsls	r1, r3, #26
 8007f3e:	bf42      	ittt	mi
 8007f40:	6833      	ldrmi	r3, [r6, #0]
 8007f42:	3302      	addmi	r3, #2
 8007f44:	6033      	strmi	r3, [r6, #0]
 8007f46:	6825      	ldr	r5, [r4, #0]
 8007f48:	f015 0506 	ands.w	r5, r5, #6
 8007f4c:	d106      	bne.n	8007f5c <_printf_common+0x48>
 8007f4e:	f104 0a19 	add.w	sl, r4, #25
 8007f52:	68e3      	ldr	r3, [r4, #12]
 8007f54:	6832      	ldr	r2, [r6, #0]
 8007f56:	1a9b      	subs	r3, r3, r2
 8007f58:	42ab      	cmp	r3, r5
 8007f5a:	dc28      	bgt.n	8007fae <_printf_common+0x9a>
 8007f5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f60:	1e13      	subs	r3, r2, #0
 8007f62:	6822      	ldr	r2, [r4, #0]
 8007f64:	bf18      	it	ne
 8007f66:	2301      	movne	r3, #1
 8007f68:	0692      	lsls	r2, r2, #26
 8007f6a:	d42d      	bmi.n	8007fc8 <_printf_common+0xb4>
 8007f6c:	4649      	mov	r1, r9
 8007f6e:	4638      	mov	r0, r7
 8007f70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f74:	47c0      	blx	r8
 8007f76:	3001      	adds	r0, #1
 8007f78:	d020      	beq.n	8007fbc <_printf_common+0xa8>
 8007f7a:	6823      	ldr	r3, [r4, #0]
 8007f7c:	68e5      	ldr	r5, [r4, #12]
 8007f7e:	f003 0306 	and.w	r3, r3, #6
 8007f82:	2b04      	cmp	r3, #4
 8007f84:	bf18      	it	ne
 8007f86:	2500      	movne	r5, #0
 8007f88:	6832      	ldr	r2, [r6, #0]
 8007f8a:	f04f 0600 	mov.w	r6, #0
 8007f8e:	68a3      	ldr	r3, [r4, #8]
 8007f90:	bf08      	it	eq
 8007f92:	1aad      	subeq	r5, r5, r2
 8007f94:	6922      	ldr	r2, [r4, #16]
 8007f96:	bf08      	it	eq
 8007f98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	bfc4      	itt	gt
 8007fa0:	1a9b      	subgt	r3, r3, r2
 8007fa2:	18ed      	addgt	r5, r5, r3
 8007fa4:	341a      	adds	r4, #26
 8007fa6:	42b5      	cmp	r5, r6
 8007fa8:	d11a      	bne.n	8007fe0 <_printf_common+0xcc>
 8007faa:	2000      	movs	r0, #0
 8007fac:	e008      	b.n	8007fc0 <_printf_common+0xac>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	4652      	mov	r2, sl
 8007fb2:	4649      	mov	r1, r9
 8007fb4:	4638      	mov	r0, r7
 8007fb6:	47c0      	blx	r8
 8007fb8:	3001      	adds	r0, #1
 8007fba:	d103      	bne.n	8007fc4 <_printf_common+0xb0>
 8007fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fc4:	3501      	adds	r5, #1
 8007fc6:	e7c4      	b.n	8007f52 <_printf_common+0x3e>
 8007fc8:	2030      	movs	r0, #48	; 0x30
 8007fca:	18e1      	adds	r1, r4, r3
 8007fcc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007fd0:	1c5a      	adds	r2, r3, #1
 8007fd2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007fd6:	4422      	add	r2, r4
 8007fd8:	3302      	adds	r3, #2
 8007fda:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007fde:	e7c5      	b.n	8007f6c <_printf_common+0x58>
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	4622      	mov	r2, r4
 8007fe4:	4649      	mov	r1, r9
 8007fe6:	4638      	mov	r0, r7
 8007fe8:	47c0      	blx	r8
 8007fea:	3001      	adds	r0, #1
 8007fec:	d0e6      	beq.n	8007fbc <_printf_common+0xa8>
 8007fee:	3601      	adds	r6, #1
 8007ff0:	e7d9      	b.n	8007fa6 <_printf_common+0x92>
	...

08007ff4 <_printf_i>:
 8007ff4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ff8:	7e0f      	ldrb	r7, [r1, #24]
 8007ffa:	4691      	mov	r9, r2
 8007ffc:	2f78      	cmp	r7, #120	; 0x78
 8007ffe:	4680      	mov	r8, r0
 8008000:	460c      	mov	r4, r1
 8008002:	469a      	mov	sl, r3
 8008004:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008006:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800800a:	d807      	bhi.n	800801c <_printf_i+0x28>
 800800c:	2f62      	cmp	r7, #98	; 0x62
 800800e:	d80a      	bhi.n	8008026 <_printf_i+0x32>
 8008010:	2f00      	cmp	r7, #0
 8008012:	f000 80d9 	beq.w	80081c8 <_printf_i+0x1d4>
 8008016:	2f58      	cmp	r7, #88	; 0x58
 8008018:	f000 80a4 	beq.w	8008164 <_printf_i+0x170>
 800801c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008020:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008024:	e03a      	b.n	800809c <_printf_i+0xa8>
 8008026:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800802a:	2b15      	cmp	r3, #21
 800802c:	d8f6      	bhi.n	800801c <_printf_i+0x28>
 800802e:	a101      	add	r1, pc, #4	; (adr r1, 8008034 <_printf_i+0x40>)
 8008030:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008034:	0800808d 	.word	0x0800808d
 8008038:	080080a1 	.word	0x080080a1
 800803c:	0800801d 	.word	0x0800801d
 8008040:	0800801d 	.word	0x0800801d
 8008044:	0800801d 	.word	0x0800801d
 8008048:	0800801d 	.word	0x0800801d
 800804c:	080080a1 	.word	0x080080a1
 8008050:	0800801d 	.word	0x0800801d
 8008054:	0800801d 	.word	0x0800801d
 8008058:	0800801d 	.word	0x0800801d
 800805c:	0800801d 	.word	0x0800801d
 8008060:	080081af 	.word	0x080081af
 8008064:	080080d1 	.word	0x080080d1
 8008068:	08008191 	.word	0x08008191
 800806c:	0800801d 	.word	0x0800801d
 8008070:	0800801d 	.word	0x0800801d
 8008074:	080081d1 	.word	0x080081d1
 8008078:	0800801d 	.word	0x0800801d
 800807c:	080080d1 	.word	0x080080d1
 8008080:	0800801d 	.word	0x0800801d
 8008084:	0800801d 	.word	0x0800801d
 8008088:	08008199 	.word	0x08008199
 800808c:	682b      	ldr	r3, [r5, #0]
 800808e:	1d1a      	adds	r2, r3, #4
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	602a      	str	r2, [r5, #0]
 8008094:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008098:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800809c:	2301      	movs	r3, #1
 800809e:	e0a4      	b.n	80081ea <_printf_i+0x1f6>
 80080a0:	6820      	ldr	r0, [r4, #0]
 80080a2:	6829      	ldr	r1, [r5, #0]
 80080a4:	0606      	lsls	r6, r0, #24
 80080a6:	f101 0304 	add.w	r3, r1, #4
 80080aa:	d50a      	bpl.n	80080c2 <_printf_i+0xce>
 80080ac:	680e      	ldr	r6, [r1, #0]
 80080ae:	602b      	str	r3, [r5, #0]
 80080b0:	2e00      	cmp	r6, #0
 80080b2:	da03      	bge.n	80080bc <_printf_i+0xc8>
 80080b4:	232d      	movs	r3, #45	; 0x2d
 80080b6:	4276      	negs	r6, r6
 80080b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080bc:	230a      	movs	r3, #10
 80080be:	485e      	ldr	r0, [pc, #376]	; (8008238 <_printf_i+0x244>)
 80080c0:	e019      	b.n	80080f6 <_printf_i+0x102>
 80080c2:	680e      	ldr	r6, [r1, #0]
 80080c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080c8:	602b      	str	r3, [r5, #0]
 80080ca:	bf18      	it	ne
 80080cc:	b236      	sxthne	r6, r6
 80080ce:	e7ef      	b.n	80080b0 <_printf_i+0xbc>
 80080d0:	682b      	ldr	r3, [r5, #0]
 80080d2:	6820      	ldr	r0, [r4, #0]
 80080d4:	1d19      	adds	r1, r3, #4
 80080d6:	6029      	str	r1, [r5, #0]
 80080d8:	0601      	lsls	r1, r0, #24
 80080da:	d501      	bpl.n	80080e0 <_printf_i+0xec>
 80080dc:	681e      	ldr	r6, [r3, #0]
 80080de:	e002      	b.n	80080e6 <_printf_i+0xf2>
 80080e0:	0646      	lsls	r6, r0, #25
 80080e2:	d5fb      	bpl.n	80080dc <_printf_i+0xe8>
 80080e4:	881e      	ldrh	r6, [r3, #0]
 80080e6:	2f6f      	cmp	r7, #111	; 0x6f
 80080e8:	bf0c      	ite	eq
 80080ea:	2308      	moveq	r3, #8
 80080ec:	230a      	movne	r3, #10
 80080ee:	4852      	ldr	r0, [pc, #328]	; (8008238 <_printf_i+0x244>)
 80080f0:	2100      	movs	r1, #0
 80080f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80080f6:	6865      	ldr	r5, [r4, #4]
 80080f8:	2d00      	cmp	r5, #0
 80080fa:	bfa8      	it	ge
 80080fc:	6821      	ldrge	r1, [r4, #0]
 80080fe:	60a5      	str	r5, [r4, #8]
 8008100:	bfa4      	itt	ge
 8008102:	f021 0104 	bicge.w	r1, r1, #4
 8008106:	6021      	strge	r1, [r4, #0]
 8008108:	b90e      	cbnz	r6, 800810e <_printf_i+0x11a>
 800810a:	2d00      	cmp	r5, #0
 800810c:	d04d      	beq.n	80081aa <_printf_i+0x1b6>
 800810e:	4615      	mov	r5, r2
 8008110:	fbb6 f1f3 	udiv	r1, r6, r3
 8008114:	fb03 6711 	mls	r7, r3, r1, r6
 8008118:	5dc7      	ldrb	r7, [r0, r7]
 800811a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800811e:	4637      	mov	r7, r6
 8008120:	42bb      	cmp	r3, r7
 8008122:	460e      	mov	r6, r1
 8008124:	d9f4      	bls.n	8008110 <_printf_i+0x11c>
 8008126:	2b08      	cmp	r3, #8
 8008128:	d10b      	bne.n	8008142 <_printf_i+0x14e>
 800812a:	6823      	ldr	r3, [r4, #0]
 800812c:	07de      	lsls	r6, r3, #31
 800812e:	d508      	bpl.n	8008142 <_printf_i+0x14e>
 8008130:	6923      	ldr	r3, [r4, #16]
 8008132:	6861      	ldr	r1, [r4, #4]
 8008134:	4299      	cmp	r1, r3
 8008136:	bfde      	ittt	le
 8008138:	2330      	movle	r3, #48	; 0x30
 800813a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800813e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008142:	1b52      	subs	r2, r2, r5
 8008144:	6122      	str	r2, [r4, #16]
 8008146:	464b      	mov	r3, r9
 8008148:	4621      	mov	r1, r4
 800814a:	4640      	mov	r0, r8
 800814c:	f8cd a000 	str.w	sl, [sp]
 8008150:	aa03      	add	r2, sp, #12
 8008152:	f7ff fedf 	bl	8007f14 <_printf_common>
 8008156:	3001      	adds	r0, #1
 8008158:	d14c      	bne.n	80081f4 <_printf_i+0x200>
 800815a:	f04f 30ff 	mov.w	r0, #4294967295
 800815e:	b004      	add	sp, #16
 8008160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008164:	4834      	ldr	r0, [pc, #208]	; (8008238 <_printf_i+0x244>)
 8008166:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800816a:	6829      	ldr	r1, [r5, #0]
 800816c:	6823      	ldr	r3, [r4, #0]
 800816e:	f851 6b04 	ldr.w	r6, [r1], #4
 8008172:	6029      	str	r1, [r5, #0]
 8008174:	061d      	lsls	r5, r3, #24
 8008176:	d514      	bpl.n	80081a2 <_printf_i+0x1ae>
 8008178:	07df      	lsls	r7, r3, #31
 800817a:	bf44      	itt	mi
 800817c:	f043 0320 	orrmi.w	r3, r3, #32
 8008180:	6023      	strmi	r3, [r4, #0]
 8008182:	b91e      	cbnz	r6, 800818c <_printf_i+0x198>
 8008184:	6823      	ldr	r3, [r4, #0]
 8008186:	f023 0320 	bic.w	r3, r3, #32
 800818a:	6023      	str	r3, [r4, #0]
 800818c:	2310      	movs	r3, #16
 800818e:	e7af      	b.n	80080f0 <_printf_i+0xfc>
 8008190:	6823      	ldr	r3, [r4, #0]
 8008192:	f043 0320 	orr.w	r3, r3, #32
 8008196:	6023      	str	r3, [r4, #0]
 8008198:	2378      	movs	r3, #120	; 0x78
 800819a:	4828      	ldr	r0, [pc, #160]	; (800823c <_printf_i+0x248>)
 800819c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80081a0:	e7e3      	b.n	800816a <_printf_i+0x176>
 80081a2:	0659      	lsls	r1, r3, #25
 80081a4:	bf48      	it	mi
 80081a6:	b2b6      	uxthmi	r6, r6
 80081a8:	e7e6      	b.n	8008178 <_printf_i+0x184>
 80081aa:	4615      	mov	r5, r2
 80081ac:	e7bb      	b.n	8008126 <_printf_i+0x132>
 80081ae:	682b      	ldr	r3, [r5, #0]
 80081b0:	6826      	ldr	r6, [r4, #0]
 80081b2:	1d18      	adds	r0, r3, #4
 80081b4:	6961      	ldr	r1, [r4, #20]
 80081b6:	6028      	str	r0, [r5, #0]
 80081b8:	0635      	lsls	r5, r6, #24
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	d501      	bpl.n	80081c2 <_printf_i+0x1ce>
 80081be:	6019      	str	r1, [r3, #0]
 80081c0:	e002      	b.n	80081c8 <_printf_i+0x1d4>
 80081c2:	0670      	lsls	r0, r6, #25
 80081c4:	d5fb      	bpl.n	80081be <_printf_i+0x1ca>
 80081c6:	8019      	strh	r1, [r3, #0]
 80081c8:	2300      	movs	r3, #0
 80081ca:	4615      	mov	r5, r2
 80081cc:	6123      	str	r3, [r4, #16]
 80081ce:	e7ba      	b.n	8008146 <_printf_i+0x152>
 80081d0:	682b      	ldr	r3, [r5, #0]
 80081d2:	2100      	movs	r1, #0
 80081d4:	1d1a      	adds	r2, r3, #4
 80081d6:	602a      	str	r2, [r5, #0]
 80081d8:	681d      	ldr	r5, [r3, #0]
 80081da:	6862      	ldr	r2, [r4, #4]
 80081dc:	4628      	mov	r0, r5
 80081de:	f000 f82f 	bl	8008240 <memchr>
 80081e2:	b108      	cbz	r0, 80081e8 <_printf_i+0x1f4>
 80081e4:	1b40      	subs	r0, r0, r5
 80081e6:	6060      	str	r0, [r4, #4]
 80081e8:	6863      	ldr	r3, [r4, #4]
 80081ea:	6123      	str	r3, [r4, #16]
 80081ec:	2300      	movs	r3, #0
 80081ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081f2:	e7a8      	b.n	8008146 <_printf_i+0x152>
 80081f4:	462a      	mov	r2, r5
 80081f6:	4649      	mov	r1, r9
 80081f8:	4640      	mov	r0, r8
 80081fa:	6923      	ldr	r3, [r4, #16]
 80081fc:	47d0      	blx	sl
 80081fe:	3001      	adds	r0, #1
 8008200:	d0ab      	beq.n	800815a <_printf_i+0x166>
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	079b      	lsls	r3, r3, #30
 8008206:	d413      	bmi.n	8008230 <_printf_i+0x23c>
 8008208:	68e0      	ldr	r0, [r4, #12]
 800820a:	9b03      	ldr	r3, [sp, #12]
 800820c:	4298      	cmp	r0, r3
 800820e:	bfb8      	it	lt
 8008210:	4618      	movlt	r0, r3
 8008212:	e7a4      	b.n	800815e <_printf_i+0x16a>
 8008214:	2301      	movs	r3, #1
 8008216:	4632      	mov	r2, r6
 8008218:	4649      	mov	r1, r9
 800821a:	4640      	mov	r0, r8
 800821c:	47d0      	blx	sl
 800821e:	3001      	adds	r0, #1
 8008220:	d09b      	beq.n	800815a <_printf_i+0x166>
 8008222:	3501      	adds	r5, #1
 8008224:	68e3      	ldr	r3, [r4, #12]
 8008226:	9903      	ldr	r1, [sp, #12]
 8008228:	1a5b      	subs	r3, r3, r1
 800822a:	42ab      	cmp	r3, r5
 800822c:	dcf2      	bgt.n	8008214 <_printf_i+0x220>
 800822e:	e7eb      	b.n	8008208 <_printf_i+0x214>
 8008230:	2500      	movs	r5, #0
 8008232:	f104 0619 	add.w	r6, r4, #25
 8008236:	e7f5      	b.n	8008224 <_printf_i+0x230>
 8008238:	08009d13 	.word	0x08009d13
 800823c:	08009d24 	.word	0x08009d24

08008240 <memchr>:
 8008240:	4603      	mov	r3, r0
 8008242:	b510      	push	{r4, lr}
 8008244:	b2c9      	uxtb	r1, r1
 8008246:	4402      	add	r2, r0
 8008248:	4293      	cmp	r3, r2
 800824a:	4618      	mov	r0, r3
 800824c:	d101      	bne.n	8008252 <memchr+0x12>
 800824e:	2000      	movs	r0, #0
 8008250:	e003      	b.n	800825a <memchr+0x1a>
 8008252:	7804      	ldrb	r4, [r0, #0]
 8008254:	3301      	adds	r3, #1
 8008256:	428c      	cmp	r4, r1
 8008258:	d1f6      	bne.n	8008248 <memchr+0x8>
 800825a:	bd10      	pop	{r4, pc}

0800825c <memcpy>:
 800825c:	440a      	add	r2, r1
 800825e:	4291      	cmp	r1, r2
 8008260:	f100 33ff 	add.w	r3, r0, #4294967295
 8008264:	d100      	bne.n	8008268 <memcpy+0xc>
 8008266:	4770      	bx	lr
 8008268:	b510      	push	{r4, lr}
 800826a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800826e:	4291      	cmp	r1, r2
 8008270:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008274:	d1f9      	bne.n	800826a <memcpy+0xe>
 8008276:	bd10      	pop	{r4, pc}

08008278 <memmove>:
 8008278:	4288      	cmp	r0, r1
 800827a:	b510      	push	{r4, lr}
 800827c:	eb01 0402 	add.w	r4, r1, r2
 8008280:	d902      	bls.n	8008288 <memmove+0x10>
 8008282:	4284      	cmp	r4, r0
 8008284:	4623      	mov	r3, r4
 8008286:	d807      	bhi.n	8008298 <memmove+0x20>
 8008288:	1e43      	subs	r3, r0, #1
 800828a:	42a1      	cmp	r1, r4
 800828c:	d008      	beq.n	80082a0 <memmove+0x28>
 800828e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008292:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008296:	e7f8      	b.n	800828a <memmove+0x12>
 8008298:	4601      	mov	r1, r0
 800829a:	4402      	add	r2, r0
 800829c:	428a      	cmp	r2, r1
 800829e:	d100      	bne.n	80082a2 <memmove+0x2a>
 80082a0:	bd10      	pop	{r4, pc}
 80082a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80082a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80082aa:	e7f7      	b.n	800829c <memmove+0x24>

080082ac <_free_r>:
 80082ac:	b538      	push	{r3, r4, r5, lr}
 80082ae:	4605      	mov	r5, r0
 80082b0:	2900      	cmp	r1, #0
 80082b2:	d040      	beq.n	8008336 <_free_r+0x8a>
 80082b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082b8:	1f0c      	subs	r4, r1, #4
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	bfb8      	it	lt
 80082be:	18e4      	addlt	r4, r4, r3
 80082c0:	f000 f910 	bl	80084e4 <__malloc_lock>
 80082c4:	4a1c      	ldr	r2, [pc, #112]	; (8008338 <_free_r+0x8c>)
 80082c6:	6813      	ldr	r3, [r2, #0]
 80082c8:	b933      	cbnz	r3, 80082d8 <_free_r+0x2c>
 80082ca:	6063      	str	r3, [r4, #4]
 80082cc:	6014      	str	r4, [r2, #0]
 80082ce:	4628      	mov	r0, r5
 80082d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082d4:	f000 b90c 	b.w	80084f0 <__malloc_unlock>
 80082d8:	42a3      	cmp	r3, r4
 80082da:	d908      	bls.n	80082ee <_free_r+0x42>
 80082dc:	6820      	ldr	r0, [r4, #0]
 80082de:	1821      	adds	r1, r4, r0
 80082e0:	428b      	cmp	r3, r1
 80082e2:	bf01      	itttt	eq
 80082e4:	6819      	ldreq	r1, [r3, #0]
 80082e6:	685b      	ldreq	r3, [r3, #4]
 80082e8:	1809      	addeq	r1, r1, r0
 80082ea:	6021      	streq	r1, [r4, #0]
 80082ec:	e7ed      	b.n	80082ca <_free_r+0x1e>
 80082ee:	461a      	mov	r2, r3
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	b10b      	cbz	r3, 80082f8 <_free_r+0x4c>
 80082f4:	42a3      	cmp	r3, r4
 80082f6:	d9fa      	bls.n	80082ee <_free_r+0x42>
 80082f8:	6811      	ldr	r1, [r2, #0]
 80082fa:	1850      	adds	r0, r2, r1
 80082fc:	42a0      	cmp	r0, r4
 80082fe:	d10b      	bne.n	8008318 <_free_r+0x6c>
 8008300:	6820      	ldr	r0, [r4, #0]
 8008302:	4401      	add	r1, r0
 8008304:	1850      	adds	r0, r2, r1
 8008306:	4283      	cmp	r3, r0
 8008308:	6011      	str	r1, [r2, #0]
 800830a:	d1e0      	bne.n	80082ce <_free_r+0x22>
 800830c:	6818      	ldr	r0, [r3, #0]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	4401      	add	r1, r0
 8008312:	6011      	str	r1, [r2, #0]
 8008314:	6053      	str	r3, [r2, #4]
 8008316:	e7da      	b.n	80082ce <_free_r+0x22>
 8008318:	d902      	bls.n	8008320 <_free_r+0x74>
 800831a:	230c      	movs	r3, #12
 800831c:	602b      	str	r3, [r5, #0]
 800831e:	e7d6      	b.n	80082ce <_free_r+0x22>
 8008320:	6820      	ldr	r0, [r4, #0]
 8008322:	1821      	adds	r1, r4, r0
 8008324:	428b      	cmp	r3, r1
 8008326:	bf01      	itttt	eq
 8008328:	6819      	ldreq	r1, [r3, #0]
 800832a:	685b      	ldreq	r3, [r3, #4]
 800832c:	1809      	addeq	r1, r1, r0
 800832e:	6021      	streq	r1, [r4, #0]
 8008330:	6063      	str	r3, [r4, #4]
 8008332:	6054      	str	r4, [r2, #4]
 8008334:	e7cb      	b.n	80082ce <_free_r+0x22>
 8008336:	bd38      	pop	{r3, r4, r5, pc}
 8008338:	200034ac 	.word	0x200034ac

0800833c <sbrk_aligned>:
 800833c:	b570      	push	{r4, r5, r6, lr}
 800833e:	4e0e      	ldr	r6, [pc, #56]	; (8008378 <sbrk_aligned+0x3c>)
 8008340:	460c      	mov	r4, r1
 8008342:	6831      	ldr	r1, [r6, #0]
 8008344:	4605      	mov	r5, r0
 8008346:	b911      	cbnz	r1, 800834e <sbrk_aligned+0x12>
 8008348:	f000 f8bc 	bl	80084c4 <_sbrk_r>
 800834c:	6030      	str	r0, [r6, #0]
 800834e:	4621      	mov	r1, r4
 8008350:	4628      	mov	r0, r5
 8008352:	f000 f8b7 	bl	80084c4 <_sbrk_r>
 8008356:	1c43      	adds	r3, r0, #1
 8008358:	d00a      	beq.n	8008370 <sbrk_aligned+0x34>
 800835a:	1cc4      	adds	r4, r0, #3
 800835c:	f024 0403 	bic.w	r4, r4, #3
 8008360:	42a0      	cmp	r0, r4
 8008362:	d007      	beq.n	8008374 <sbrk_aligned+0x38>
 8008364:	1a21      	subs	r1, r4, r0
 8008366:	4628      	mov	r0, r5
 8008368:	f000 f8ac 	bl	80084c4 <_sbrk_r>
 800836c:	3001      	adds	r0, #1
 800836e:	d101      	bne.n	8008374 <sbrk_aligned+0x38>
 8008370:	f04f 34ff 	mov.w	r4, #4294967295
 8008374:	4620      	mov	r0, r4
 8008376:	bd70      	pop	{r4, r5, r6, pc}
 8008378:	200034b0 	.word	0x200034b0

0800837c <_malloc_r>:
 800837c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008380:	1ccd      	adds	r5, r1, #3
 8008382:	f025 0503 	bic.w	r5, r5, #3
 8008386:	3508      	adds	r5, #8
 8008388:	2d0c      	cmp	r5, #12
 800838a:	bf38      	it	cc
 800838c:	250c      	movcc	r5, #12
 800838e:	2d00      	cmp	r5, #0
 8008390:	4607      	mov	r7, r0
 8008392:	db01      	blt.n	8008398 <_malloc_r+0x1c>
 8008394:	42a9      	cmp	r1, r5
 8008396:	d905      	bls.n	80083a4 <_malloc_r+0x28>
 8008398:	230c      	movs	r3, #12
 800839a:	2600      	movs	r6, #0
 800839c:	603b      	str	r3, [r7, #0]
 800839e:	4630      	mov	r0, r6
 80083a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083a4:	4e2e      	ldr	r6, [pc, #184]	; (8008460 <_malloc_r+0xe4>)
 80083a6:	f000 f89d 	bl	80084e4 <__malloc_lock>
 80083aa:	6833      	ldr	r3, [r6, #0]
 80083ac:	461c      	mov	r4, r3
 80083ae:	bb34      	cbnz	r4, 80083fe <_malloc_r+0x82>
 80083b0:	4629      	mov	r1, r5
 80083b2:	4638      	mov	r0, r7
 80083b4:	f7ff ffc2 	bl	800833c <sbrk_aligned>
 80083b8:	1c43      	adds	r3, r0, #1
 80083ba:	4604      	mov	r4, r0
 80083bc:	d14d      	bne.n	800845a <_malloc_r+0xde>
 80083be:	6834      	ldr	r4, [r6, #0]
 80083c0:	4626      	mov	r6, r4
 80083c2:	2e00      	cmp	r6, #0
 80083c4:	d140      	bne.n	8008448 <_malloc_r+0xcc>
 80083c6:	6823      	ldr	r3, [r4, #0]
 80083c8:	4631      	mov	r1, r6
 80083ca:	4638      	mov	r0, r7
 80083cc:	eb04 0803 	add.w	r8, r4, r3
 80083d0:	f000 f878 	bl	80084c4 <_sbrk_r>
 80083d4:	4580      	cmp	r8, r0
 80083d6:	d13a      	bne.n	800844e <_malloc_r+0xd2>
 80083d8:	6821      	ldr	r1, [r4, #0]
 80083da:	3503      	adds	r5, #3
 80083dc:	1a6d      	subs	r5, r5, r1
 80083de:	f025 0503 	bic.w	r5, r5, #3
 80083e2:	3508      	adds	r5, #8
 80083e4:	2d0c      	cmp	r5, #12
 80083e6:	bf38      	it	cc
 80083e8:	250c      	movcc	r5, #12
 80083ea:	4638      	mov	r0, r7
 80083ec:	4629      	mov	r1, r5
 80083ee:	f7ff ffa5 	bl	800833c <sbrk_aligned>
 80083f2:	3001      	adds	r0, #1
 80083f4:	d02b      	beq.n	800844e <_malloc_r+0xd2>
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	442b      	add	r3, r5
 80083fa:	6023      	str	r3, [r4, #0]
 80083fc:	e00e      	b.n	800841c <_malloc_r+0xa0>
 80083fe:	6822      	ldr	r2, [r4, #0]
 8008400:	1b52      	subs	r2, r2, r5
 8008402:	d41e      	bmi.n	8008442 <_malloc_r+0xc6>
 8008404:	2a0b      	cmp	r2, #11
 8008406:	d916      	bls.n	8008436 <_malloc_r+0xba>
 8008408:	1961      	adds	r1, r4, r5
 800840a:	42a3      	cmp	r3, r4
 800840c:	6025      	str	r5, [r4, #0]
 800840e:	bf18      	it	ne
 8008410:	6059      	strne	r1, [r3, #4]
 8008412:	6863      	ldr	r3, [r4, #4]
 8008414:	bf08      	it	eq
 8008416:	6031      	streq	r1, [r6, #0]
 8008418:	5162      	str	r2, [r4, r5]
 800841a:	604b      	str	r3, [r1, #4]
 800841c:	4638      	mov	r0, r7
 800841e:	f104 060b 	add.w	r6, r4, #11
 8008422:	f000 f865 	bl	80084f0 <__malloc_unlock>
 8008426:	f026 0607 	bic.w	r6, r6, #7
 800842a:	1d23      	adds	r3, r4, #4
 800842c:	1af2      	subs	r2, r6, r3
 800842e:	d0b6      	beq.n	800839e <_malloc_r+0x22>
 8008430:	1b9b      	subs	r3, r3, r6
 8008432:	50a3      	str	r3, [r4, r2]
 8008434:	e7b3      	b.n	800839e <_malloc_r+0x22>
 8008436:	6862      	ldr	r2, [r4, #4]
 8008438:	42a3      	cmp	r3, r4
 800843a:	bf0c      	ite	eq
 800843c:	6032      	streq	r2, [r6, #0]
 800843e:	605a      	strne	r2, [r3, #4]
 8008440:	e7ec      	b.n	800841c <_malloc_r+0xa0>
 8008442:	4623      	mov	r3, r4
 8008444:	6864      	ldr	r4, [r4, #4]
 8008446:	e7b2      	b.n	80083ae <_malloc_r+0x32>
 8008448:	4634      	mov	r4, r6
 800844a:	6876      	ldr	r6, [r6, #4]
 800844c:	e7b9      	b.n	80083c2 <_malloc_r+0x46>
 800844e:	230c      	movs	r3, #12
 8008450:	4638      	mov	r0, r7
 8008452:	603b      	str	r3, [r7, #0]
 8008454:	f000 f84c 	bl	80084f0 <__malloc_unlock>
 8008458:	e7a1      	b.n	800839e <_malloc_r+0x22>
 800845a:	6025      	str	r5, [r4, #0]
 800845c:	e7de      	b.n	800841c <_malloc_r+0xa0>
 800845e:	bf00      	nop
 8008460:	200034ac 	.word	0x200034ac

08008464 <_realloc_r>:
 8008464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008468:	4680      	mov	r8, r0
 800846a:	4614      	mov	r4, r2
 800846c:	460e      	mov	r6, r1
 800846e:	b921      	cbnz	r1, 800847a <_realloc_r+0x16>
 8008470:	4611      	mov	r1, r2
 8008472:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008476:	f7ff bf81 	b.w	800837c <_malloc_r>
 800847a:	b92a      	cbnz	r2, 8008488 <_realloc_r+0x24>
 800847c:	f7ff ff16 	bl	80082ac <_free_r>
 8008480:	4625      	mov	r5, r4
 8008482:	4628      	mov	r0, r5
 8008484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008488:	f000 f838 	bl	80084fc <_malloc_usable_size_r>
 800848c:	4284      	cmp	r4, r0
 800848e:	4607      	mov	r7, r0
 8008490:	d802      	bhi.n	8008498 <_realloc_r+0x34>
 8008492:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008496:	d812      	bhi.n	80084be <_realloc_r+0x5a>
 8008498:	4621      	mov	r1, r4
 800849a:	4640      	mov	r0, r8
 800849c:	f7ff ff6e 	bl	800837c <_malloc_r>
 80084a0:	4605      	mov	r5, r0
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d0ed      	beq.n	8008482 <_realloc_r+0x1e>
 80084a6:	42bc      	cmp	r4, r7
 80084a8:	4622      	mov	r2, r4
 80084aa:	4631      	mov	r1, r6
 80084ac:	bf28      	it	cs
 80084ae:	463a      	movcs	r2, r7
 80084b0:	f7ff fed4 	bl	800825c <memcpy>
 80084b4:	4631      	mov	r1, r6
 80084b6:	4640      	mov	r0, r8
 80084b8:	f7ff fef8 	bl	80082ac <_free_r>
 80084bc:	e7e1      	b.n	8008482 <_realloc_r+0x1e>
 80084be:	4635      	mov	r5, r6
 80084c0:	e7df      	b.n	8008482 <_realloc_r+0x1e>
	...

080084c4 <_sbrk_r>:
 80084c4:	b538      	push	{r3, r4, r5, lr}
 80084c6:	2300      	movs	r3, #0
 80084c8:	4d05      	ldr	r5, [pc, #20]	; (80084e0 <_sbrk_r+0x1c>)
 80084ca:	4604      	mov	r4, r0
 80084cc:	4608      	mov	r0, r1
 80084ce:	602b      	str	r3, [r5, #0]
 80084d0:	f7fa f8e8 	bl	80026a4 <_sbrk>
 80084d4:	1c43      	adds	r3, r0, #1
 80084d6:	d102      	bne.n	80084de <_sbrk_r+0x1a>
 80084d8:	682b      	ldr	r3, [r5, #0]
 80084da:	b103      	cbz	r3, 80084de <_sbrk_r+0x1a>
 80084dc:	6023      	str	r3, [r4, #0]
 80084de:	bd38      	pop	{r3, r4, r5, pc}
 80084e0:	200034b4 	.word	0x200034b4

080084e4 <__malloc_lock>:
 80084e4:	4801      	ldr	r0, [pc, #4]	; (80084ec <__malloc_lock+0x8>)
 80084e6:	f000 b811 	b.w	800850c <__retarget_lock_acquire_recursive>
 80084ea:	bf00      	nop
 80084ec:	200034b8 	.word	0x200034b8

080084f0 <__malloc_unlock>:
 80084f0:	4801      	ldr	r0, [pc, #4]	; (80084f8 <__malloc_unlock+0x8>)
 80084f2:	f000 b80c 	b.w	800850e <__retarget_lock_release_recursive>
 80084f6:	bf00      	nop
 80084f8:	200034b8 	.word	0x200034b8

080084fc <_malloc_usable_size_r>:
 80084fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008500:	1f18      	subs	r0, r3, #4
 8008502:	2b00      	cmp	r3, #0
 8008504:	bfbc      	itt	lt
 8008506:	580b      	ldrlt	r3, [r1, r0]
 8008508:	18c0      	addlt	r0, r0, r3
 800850a:	4770      	bx	lr

0800850c <__retarget_lock_acquire_recursive>:
 800850c:	4770      	bx	lr

0800850e <__retarget_lock_release_recursive>:
 800850e:	4770      	bx	lr

08008510 <ceil>:
 8008510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008514:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8008518:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800851c:	2e13      	cmp	r6, #19
 800851e:	4602      	mov	r2, r0
 8008520:	460b      	mov	r3, r1
 8008522:	4607      	mov	r7, r0
 8008524:	460c      	mov	r4, r1
 8008526:	4605      	mov	r5, r0
 8008528:	dc31      	bgt.n	800858e <ceil+0x7e>
 800852a:	2e00      	cmp	r6, #0
 800852c:	da12      	bge.n	8008554 <ceil+0x44>
 800852e:	a334      	add	r3, pc, #208	; (adr r3, 8008600 <ceil+0xf0>)
 8008530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008534:	f7f7 fe12 	bl	800015c <__adddf3>
 8008538:	2200      	movs	r2, #0
 800853a:	2300      	movs	r3, #0
 800853c:	f7f8 fa54 	bl	80009e8 <__aeabi_dcmpgt>
 8008540:	b128      	cbz	r0, 800854e <ceil+0x3e>
 8008542:	2c00      	cmp	r4, #0
 8008544:	db56      	blt.n	80085f4 <ceil+0xe4>
 8008546:	433c      	orrs	r4, r7
 8008548:	d058      	beq.n	80085fc <ceil+0xec>
 800854a:	2500      	movs	r5, #0
 800854c:	4c2e      	ldr	r4, [pc, #184]	; (8008608 <ceil+0xf8>)
 800854e:	4623      	mov	r3, r4
 8008550:	462f      	mov	r7, r5
 8008552:	e025      	b.n	80085a0 <ceil+0x90>
 8008554:	4a2d      	ldr	r2, [pc, #180]	; (800860c <ceil+0xfc>)
 8008556:	fa42 f806 	asr.w	r8, r2, r6
 800855a:	ea01 0208 	and.w	r2, r1, r8
 800855e:	4302      	orrs	r2, r0
 8008560:	d01e      	beq.n	80085a0 <ceil+0x90>
 8008562:	a327      	add	r3, pc, #156	; (adr r3, 8008600 <ceil+0xf0>)
 8008564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008568:	f7f7 fdf8 	bl	800015c <__adddf3>
 800856c:	2200      	movs	r2, #0
 800856e:	2300      	movs	r3, #0
 8008570:	f7f8 fa3a 	bl	80009e8 <__aeabi_dcmpgt>
 8008574:	2800      	cmp	r0, #0
 8008576:	d0ea      	beq.n	800854e <ceil+0x3e>
 8008578:	2c00      	cmp	r4, #0
 800857a:	bfc2      	ittt	gt
 800857c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8008580:	fa43 f606 	asrgt.w	r6, r3, r6
 8008584:	19a4      	addgt	r4, r4, r6
 8008586:	2500      	movs	r5, #0
 8008588:	ea24 0408 	bic.w	r4, r4, r8
 800858c:	e7df      	b.n	800854e <ceil+0x3e>
 800858e:	2e33      	cmp	r6, #51	; 0x33
 8008590:	dd0a      	ble.n	80085a8 <ceil+0x98>
 8008592:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008596:	d103      	bne.n	80085a0 <ceil+0x90>
 8008598:	f7f7 fde0 	bl	800015c <__adddf3>
 800859c:	4607      	mov	r7, r0
 800859e:	460b      	mov	r3, r1
 80085a0:	4638      	mov	r0, r7
 80085a2:	4619      	mov	r1, r3
 80085a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085a8:	f04f 32ff 	mov.w	r2, #4294967295
 80085ac:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80085b0:	fa22 f808 	lsr.w	r8, r2, r8
 80085b4:	ea18 0f00 	tst.w	r8, r0
 80085b8:	d0f2      	beq.n	80085a0 <ceil+0x90>
 80085ba:	a311      	add	r3, pc, #68	; (adr r3, 8008600 <ceil+0xf0>)
 80085bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c0:	f7f7 fdcc 	bl	800015c <__adddf3>
 80085c4:	2200      	movs	r2, #0
 80085c6:	2300      	movs	r3, #0
 80085c8:	f7f8 fa0e 	bl	80009e8 <__aeabi_dcmpgt>
 80085cc:	2800      	cmp	r0, #0
 80085ce:	d0be      	beq.n	800854e <ceil+0x3e>
 80085d0:	2c00      	cmp	r4, #0
 80085d2:	dd02      	ble.n	80085da <ceil+0xca>
 80085d4:	2e14      	cmp	r6, #20
 80085d6:	d103      	bne.n	80085e0 <ceil+0xd0>
 80085d8:	3401      	adds	r4, #1
 80085da:	ea25 0508 	bic.w	r5, r5, r8
 80085de:	e7b6      	b.n	800854e <ceil+0x3e>
 80085e0:	2301      	movs	r3, #1
 80085e2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80085e6:	fa03 f606 	lsl.w	r6, r3, r6
 80085ea:	4435      	add	r5, r6
 80085ec:	42bd      	cmp	r5, r7
 80085ee:	bf38      	it	cc
 80085f0:	18e4      	addcc	r4, r4, r3
 80085f2:	e7f2      	b.n	80085da <ceil+0xca>
 80085f4:	2500      	movs	r5, #0
 80085f6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80085fa:	e7a8      	b.n	800854e <ceil+0x3e>
 80085fc:	4625      	mov	r5, r4
 80085fe:	e7a6      	b.n	800854e <ceil+0x3e>
 8008600:	8800759c 	.word	0x8800759c
 8008604:	7e37e43c 	.word	0x7e37e43c
 8008608:	3ff00000 	.word	0x3ff00000
 800860c:	000fffff 	.word	0x000fffff

08008610 <floor>:
 8008610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008614:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8008618:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800861c:	2e13      	cmp	r6, #19
 800861e:	4602      	mov	r2, r0
 8008620:	460b      	mov	r3, r1
 8008622:	4607      	mov	r7, r0
 8008624:	460c      	mov	r4, r1
 8008626:	4605      	mov	r5, r0
 8008628:	dc33      	bgt.n	8008692 <floor+0x82>
 800862a:	2e00      	cmp	r6, #0
 800862c:	da14      	bge.n	8008658 <floor+0x48>
 800862e:	a334      	add	r3, pc, #208	; (adr r3, 8008700 <floor+0xf0>)
 8008630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008634:	f7f7 fd92 	bl	800015c <__adddf3>
 8008638:	2200      	movs	r2, #0
 800863a:	2300      	movs	r3, #0
 800863c:	f7f8 f9d4 	bl	80009e8 <__aeabi_dcmpgt>
 8008640:	b138      	cbz	r0, 8008652 <floor+0x42>
 8008642:	2c00      	cmp	r4, #0
 8008644:	da58      	bge.n	80086f8 <floor+0xe8>
 8008646:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800864a:	431d      	orrs	r5, r3
 800864c:	d001      	beq.n	8008652 <floor+0x42>
 800864e:	2500      	movs	r5, #0
 8008650:	4c2d      	ldr	r4, [pc, #180]	; (8008708 <floor+0xf8>)
 8008652:	4623      	mov	r3, r4
 8008654:	462f      	mov	r7, r5
 8008656:	e025      	b.n	80086a4 <floor+0x94>
 8008658:	4a2c      	ldr	r2, [pc, #176]	; (800870c <floor+0xfc>)
 800865a:	fa42 f806 	asr.w	r8, r2, r6
 800865e:	ea01 0208 	and.w	r2, r1, r8
 8008662:	4302      	orrs	r2, r0
 8008664:	d01e      	beq.n	80086a4 <floor+0x94>
 8008666:	a326      	add	r3, pc, #152	; (adr r3, 8008700 <floor+0xf0>)
 8008668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866c:	f7f7 fd76 	bl	800015c <__adddf3>
 8008670:	2200      	movs	r2, #0
 8008672:	2300      	movs	r3, #0
 8008674:	f7f8 f9b8 	bl	80009e8 <__aeabi_dcmpgt>
 8008678:	2800      	cmp	r0, #0
 800867a:	d0ea      	beq.n	8008652 <floor+0x42>
 800867c:	2c00      	cmp	r4, #0
 800867e:	bfbe      	ittt	lt
 8008680:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008684:	fa43 f606 	asrlt.w	r6, r3, r6
 8008688:	19a4      	addlt	r4, r4, r6
 800868a:	2500      	movs	r5, #0
 800868c:	ea24 0408 	bic.w	r4, r4, r8
 8008690:	e7df      	b.n	8008652 <floor+0x42>
 8008692:	2e33      	cmp	r6, #51	; 0x33
 8008694:	dd0a      	ble.n	80086ac <floor+0x9c>
 8008696:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800869a:	d103      	bne.n	80086a4 <floor+0x94>
 800869c:	f7f7 fd5e 	bl	800015c <__adddf3>
 80086a0:	4607      	mov	r7, r0
 80086a2:	460b      	mov	r3, r1
 80086a4:	4638      	mov	r0, r7
 80086a6:	4619      	mov	r1, r3
 80086a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086ac:	f04f 32ff 	mov.w	r2, #4294967295
 80086b0:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80086b4:	fa22 f808 	lsr.w	r8, r2, r8
 80086b8:	ea18 0f00 	tst.w	r8, r0
 80086bc:	d0f2      	beq.n	80086a4 <floor+0x94>
 80086be:	a310      	add	r3, pc, #64	; (adr r3, 8008700 <floor+0xf0>)
 80086c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c4:	f7f7 fd4a 	bl	800015c <__adddf3>
 80086c8:	2200      	movs	r2, #0
 80086ca:	2300      	movs	r3, #0
 80086cc:	f7f8 f98c 	bl	80009e8 <__aeabi_dcmpgt>
 80086d0:	2800      	cmp	r0, #0
 80086d2:	d0be      	beq.n	8008652 <floor+0x42>
 80086d4:	2c00      	cmp	r4, #0
 80086d6:	da02      	bge.n	80086de <floor+0xce>
 80086d8:	2e14      	cmp	r6, #20
 80086da:	d103      	bne.n	80086e4 <floor+0xd4>
 80086dc:	3401      	adds	r4, #1
 80086de:	ea25 0508 	bic.w	r5, r5, r8
 80086e2:	e7b6      	b.n	8008652 <floor+0x42>
 80086e4:	2301      	movs	r3, #1
 80086e6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80086ea:	fa03 f606 	lsl.w	r6, r3, r6
 80086ee:	4435      	add	r5, r6
 80086f0:	42bd      	cmp	r5, r7
 80086f2:	bf38      	it	cc
 80086f4:	18e4      	addcc	r4, r4, r3
 80086f6:	e7f2      	b.n	80086de <floor+0xce>
 80086f8:	2500      	movs	r5, #0
 80086fa:	462c      	mov	r4, r5
 80086fc:	e7a9      	b.n	8008652 <floor+0x42>
 80086fe:	bf00      	nop
 8008700:	8800759c 	.word	0x8800759c
 8008704:	7e37e43c 	.word	0x7e37e43c
 8008708:	bff00000 	.word	0xbff00000
 800870c:	000fffff 	.word	0x000fffff

08008710 <lround>:
 8008710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008712:	460d      	mov	r5, r1
 8008714:	2d00      	cmp	r5, #0
 8008716:	f3c5 570a 	ubfx	r7, r5, #20, #11
 800871a:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800871e:	460c      	mov	r4, r1
 8008720:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8008724:	bfb4      	ite	lt
 8008726:	f04f 34ff 	movlt.w	r4, #4294967295
 800872a:	2401      	movge	r4, #1
 800872c:	2e13      	cmp	r6, #19
 800872e:	f445 1380 	orr.w	r3, r5, #1048576	; 0x100000
 8008732:	dc10      	bgt.n	8008756 <lround+0x46>
 8008734:	2e00      	cmp	r6, #0
 8008736:	da04      	bge.n	8008742 <lround+0x32>
 8008738:	3601      	adds	r6, #1
 800873a:	bf18      	it	ne
 800873c:	2400      	movne	r4, #0
 800873e:	4620      	mov	r0, r4
 8008740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008742:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008746:	4132      	asrs	r2, r6
 8008748:	441a      	add	r2, r3
 800874a:	f1c6 0314 	rsb	r3, r6, #20
 800874e:	fa22 f303 	lsr.w	r3, r2, r3
 8008752:	435c      	muls	r4, r3
 8008754:	e7f3      	b.n	800873e <lround+0x2e>
 8008756:	2e1e      	cmp	r6, #30
 8008758:	d81b      	bhi.n	8008792 <lround+0x82>
 800875a:	2e33      	cmp	r6, #51	; 0x33
 800875c:	f2a7 4513 	subw	r5, r7, #1043	; 0x413
 8008760:	dd06      	ble.n	8008770 <lround+0x60>
 8008762:	f2a7 4233 	subw	r2, r7, #1075	; 0x433
 8008766:	fa00 f202 	lsl.w	r2, r0, r2
 800876a:	40ab      	lsls	r3, r5
 800876c:	4313      	orrs	r3, r2
 800876e:	e7f0      	b.n	8008752 <lround+0x42>
 8008770:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008774:	fa21 f205 	lsr.w	r2, r1, r5
 8008778:	1812      	adds	r2, r2, r0
 800877a:	bf28      	it	cs
 800877c:	3301      	addcs	r3, #1
 800877e:	f1c6 0134 	rsb	r1, r6, #52	; 0x34
 8008782:	2e14      	cmp	r6, #20
 8008784:	bf08      	it	eq
 8008786:	2200      	moveq	r2, #0
 8008788:	fa03 f305 	lsl.w	r3, r3, r5
 800878c:	bf18      	it	ne
 800878e:	40ca      	lsrne	r2, r1
 8008790:	e7ec      	b.n	800876c <lround+0x5c>
 8008792:	f7f8 f949 	bl	8000a28 <__aeabi_d2iz>
 8008796:	4604      	mov	r4, r0
 8008798:	e7d1      	b.n	800873e <lround+0x2e>
	...

0800879c <round>:
 800879c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800879e:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80087a2:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 80087a6:	2c13      	cmp	r4, #19
 80087a8:	4602      	mov	r2, r0
 80087aa:	460b      	mov	r3, r1
 80087ac:	4606      	mov	r6, r0
 80087ae:	460d      	mov	r5, r1
 80087b0:	dc19      	bgt.n	80087e6 <round+0x4a>
 80087b2:	2c00      	cmp	r4, #0
 80087b4:	da09      	bge.n	80087ca <round+0x2e>
 80087b6:	3401      	adds	r4, #1
 80087b8:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80087bc:	d103      	bne.n	80087c6 <round+0x2a>
 80087be:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80087c2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80087c6:	2200      	movs	r2, #0
 80087c8:	e02a      	b.n	8008820 <round+0x84>
 80087ca:	4917      	ldr	r1, [pc, #92]	; (8008828 <round+0x8c>)
 80087cc:	4121      	asrs	r1, r4
 80087ce:	ea03 0001 	and.w	r0, r3, r1
 80087d2:	4302      	orrs	r2, r0
 80087d4:	d010      	beq.n	80087f8 <round+0x5c>
 80087d6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80087da:	fa42 f404 	asr.w	r4, r2, r4
 80087de:	4423      	add	r3, r4
 80087e0:	ea23 0301 	bic.w	r3, r3, r1
 80087e4:	e7ef      	b.n	80087c6 <round+0x2a>
 80087e6:	2c33      	cmp	r4, #51	; 0x33
 80087e8:	dd09      	ble.n	80087fe <round+0x62>
 80087ea:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80087ee:	d103      	bne.n	80087f8 <round+0x5c>
 80087f0:	f7f7 fcb4 	bl	800015c <__adddf3>
 80087f4:	4606      	mov	r6, r0
 80087f6:	460d      	mov	r5, r1
 80087f8:	4630      	mov	r0, r6
 80087fa:	4629      	mov	r1, r5
 80087fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087fe:	f04f 31ff 	mov.w	r1, #4294967295
 8008802:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008806:	40f9      	lsrs	r1, r7
 8008808:	4208      	tst	r0, r1
 800880a:	d0f5      	beq.n	80087f8 <round+0x5c>
 800880c:	2001      	movs	r0, #1
 800880e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8008812:	fa00 f404 	lsl.w	r4, r0, r4
 8008816:	1912      	adds	r2, r2, r4
 8008818:	bf28      	it	cs
 800881a:	181b      	addcs	r3, r3, r0
 800881c:	ea22 0201 	bic.w	r2, r2, r1
 8008820:	4619      	mov	r1, r3
 8008822:	4610      	mov	r0, r2
 8008824:	e7e6      	b.n	80087f4 <round+0x58>
 8008826:	bf00      	nop
 8008828:	000fffff 	.word	0x000fffff

0800882c <trunc>:
 800882c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800882e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8008832:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
 8008836:	2a13      	cmp	r2, #19
 8008838:	4603      	mov	r3, r0
 800883a:	460c      	mov	r4, r1
 800883c:	dc10      	bgt.n	8008860 <trunc+0x34>
 800883e:	2a00      	cmp	r2, #0
 8008840:	bfb3      	iteet	lt
 8008842:	2000      	movlt	r0, #0
 8008844:	2000      	movge	r0, #0
 8008846:	4b10      	ldrge	r3, [pc, #64]	; (8008888 <trunc+0x5c>)
 8008848:	f001 4100 	andlt.w	r1, r1, #2147483648	; 0x80000000
 800884c:	bfa4      	itt	ge
 800884e:	fa43 f202 	asrge.w	r2, r3, r2
 8008852:	ea24 0102 	bicge.w	r1, r4, r2
 8008856:	4603      	mov	r3, r0
 8008858:	460c      	mov	r4, r1
 800885a:	4618      	mov	r0, r3
 800885c:	4621      	mov	r1, r4
 800885e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008860:	2a33      	cmp	r2, #51	; 0x33
 8008862:	dd07      	ble.n	8008874 <trunc+0x48>
 8008864:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008868:	d1f7      	bne.n	800885a <trunc+0x2e>
 800886a:	4602      	mov	r2, r0
 800886c:	460b      	mov	r3, r1
 800886e:	f7f7 fc75 	bl	800015c <__adddf3>
 8008872:	e7f0      	b.n	8008856 <trunc+0x2a>
 8008874:	f04f 32ff 	mov.w	r2, #4294967295
 8008878:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
 800887c:	fa22 f505 	lsr.w	r5, r2, r5
 8008880:	ea20 0005 	bic.w	r0, r0, r5
 8008884:	e7e7      	b.n	8008856 <trunc+0x2a>
 8008886:	bf00      	nop
 8008888:	000fffff 	.word	0x000fffff

0800888c <ceilf>:
 800888c:	b570      	push	{r4, r5, r6, lr}
 800888e:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8008892:	3d7f      	subs	r5, #127	; 0x7f
 8008894:	2d16      	cmp	r5, #22
 8008896:	4601      	mov	r1, r0
 8008898:	4604      	mov	r4, r0
 800889a:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800889e:	dc26      	bgt.n	80088ee <ceilf+0x62>
 80088a0:	2d00      	cmp	r5, #0
 80088a2:	da0e      	bge.n	80088c2 <ceilf+0x36>
 80088a4:	4917      	ldr	r1, [pc, #92]	; (8008904 <ceilf+0x78>)
 80088a6:	f7f8 f95d 	bl	8000b64 <__addsf3>
 80088aa:	2100      	movs	r1, #0
 80088ac:	f7f8 fc1e 	bl	80010ec <__aeabi_fcmpgt>
 80088b0:	b128      	cbz	r0, 80088be <ceilf+0x32>
 80088b2:	2c00      	cmp	r4, #0
 80088b4:	db23      	blt.n	80088fe <ceilf+0x72>
 80088b6:	2e00      	cmp	r6, #0
 80088b8:	bf18      	it	ne
 80088ba:	f04f 547e 	movne.w	r4, #1065353216	; 0x3f800000
 80088be:	4621      	mov	r1, r4
 80088c0:	e01b      	b.n	80088fa <ceilf+0x6e>
 80088c2:	4e11      	ldr	r6, [pc, #68]	; (8008908 <ceilf+0x7c>)
 80088c4:	412e      	asrs	r6, r5
 80088c6:	4230      	tst	r0, r6
 80088c8:	d017      	beq.n	80088fa <ceilf+0x6e>
 80088ca:	490e      	ldr	r1, [pc, #56]	; (8008904 <ceilf+0x78>)
 80088cc:	f7f8 f94a 	bl	8000b64 <__addsf3>
 80088d0:	2100      	movs	r1, #0
 80088d2:	f7f8 fc0b 	bl	80010ec <__aeabi_fcmpgt>
 80088d6:	2800      	cmp	r0, #0
 80088d8:	d0f1      	beq.n	80088be <ceilf+0x32>
 80088da:	2c00      	cmp	r4, #0
 80088dc:	bfc2      	ittt	gt
 80088de:	f44f 0300 	movgt.w	r3, #8388608	; 0x800000
 80088e2:	fa43 f505 	asrgt.w	r5, r3, r5
 80088e6:	1964      	addgt	r4, r4, r5
 80088e8:	ea24 0406 	bic.w	r4, r4, r6
 80088ec:	e7e7      	b.n	80088be <ceilf+0x32>
 80088ee:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80088f2:	d302      	bcc.n	80088fa <ceilf+0x6e>
 80088f4:	f7f8 f936 	bl	8000b64 <__addsf3>
 80088f8:	4601      	mov	r1, r0
 80088fa:	4608      	mov	r0, r1
 80088fc:	bd70      	pop	{r4, r5, r6, pc}
 80088fe:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008902:	e7dc      	b.n	80088be <ceilf+0x32>
 8008904:	7149f2ca 	.word	0x7149f2ca
 8008908:	007fffff 	.word	0x007fffff

0800890c <cosf>:
 800890c:	b507      	push	{r0, r1, r2, lr}
 800890e:	4a1a      	ldr	r2, [pc, #104]	; (8008978 <cosf+0x6c>)
 8008910:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8008914:	4293      	cmp	r3, r2
 8008916:	4601      	mov	r1, r0
 8008918:	dc05      	bgt.n	8008926 <cosf+0x1a>
 800891a:	2100      	movs	r1, #0
 800891c:	b003      	add	sp, #12
 800891e:	f85d eb04 	ldr.w	lr, [sp], #4
 8008922:	f000 bb8b 	b.w	800903c <__kernel_cosf>
 8008926:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800892a:	db04      	blt.n	8008936 <cosf+0x2a>
 800892c:	f7f8 f918 	bl	8000b60 <__aeabi_fsub>
 8008930:	b003      	add	sp, #12
 8008932:	f85d fb04 	ldr.w	pc, [sp], #4
 8008936:	4669      	mov	r1, sp
 8008938:	f000 f9d0 	bl	8008cdc <__ieee754_rem_pio2f>
 800893c:	f000 0203 	and.w	r2, r0, #3
 8008940:	2a01      	cmp	r2, #1
 8008942:	d007      	beq.n	8008954 <cosf+0x48>
 8008944:	2a02      	cmp	r2, #2
 8008946:	d00c      	beq.n	8008962 <cosf+0x56>
 8008948:	b982      	cbnz	r2, 800896c <cosf+0x60>
 800894a:	9901      	ldr	r1, [sp, #4]
 800894c:	9800      	ldr	r0, [sp, #0]
 800894e:	f000 fb75 	bl	800903c <__kernel_cosf>
 8008952:	e7ed      	b.n	8008930 <cosf+0x24>
 8008954:	9901      	ldr	r1, [sp, #4]
 8008956:	9800      	ldr	r0, [sp, #0]
 8008958:	f000 fea2 	bl	80096a0 <__kernel_sinf>
 800895c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008960:	e7e6      	b.n	8008930 <cosf+0x24>
 8008962:	9901      	ldr	r1, [sp, #4]
 8008964:	9800      	ldr	r0, [sp, #0]
 8008966:	f000 fb69 	bl	800903c <__kernel_cosf>
 800896a:	e7f7      	b.n	800895c <cosf+0x50>
 800896c:	2201      	movs	r2, #1
 800896e:	9901      	ldr	r1, [sp, #4]
 8008970:	9800      	ldr	r0, [sp, #0]
 8008972:	f000 fe95 	bl	80096a0 <__kernel_sinf>
 8008976:	e7db      	b.n	8008930 <cosf+0x24>
 8008978:	3f490fd8 	.word	0x3f490fd8

0800897c <sinf>:
 800897c:	b507      	push	{r0, r1, r2, lr}
 800897e:	4a1b      	ldr	r2, [pc, #108]	; (80089ec <sinf+0x70>)
 8008980:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8008984:	4293      	cmp	r3, r2
 8008986:	4601      	mov	r1, r0
 8008988:	dc06      	bgt.n	8008998 <sinf+0x1c>
 800898a:	2200      	movs	r2, #0
 800898c:	2100      	movs	r1, #0
 800898e:	b003      	add	sp, #12
 8008990:	f85d eb04 	ldr.w	lr, [sp], #4
 8008994:	f000 be84 	b.w	80096a0 <__kernel_sinf>
 8008998:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800899c:	db04      	blt.n	80089a8 <sinf+0x2c>
 800899e:	f7f8 f8df 	bl	8000b60 <__aeabi_fsub>
 80089a2:	b003      	add	sp, #12
 80089a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80089a8:	4669      	mov	r1, sp
 80089aa:	f000 f997 	bl	8008cdc <__ieee754_rem_pio2f>
 80089ae:	f000 0003 	and.w	r0, r0, #3
 80089b2:	2801      	cmp	r0, #1
 80089b4:	d008      	beq.n	80089c8 <sinf+0x4c>
 80089b6:	2802      	cmp	r0, #2
 80089b8:	d00b      	beq.n	80089d2 <sinf+0x56>
 80089ba:	b990      	cbnz	r0, 80089e2 <sinf+0x66>
 80089bc:	2201      	movs	r2, #1
 80089be:	9901      	ldr	r1, [sp, #4]
 80089c0:	9800      	ldr	r0, [sp, #0]
 80089c2:	f000 fe6d 	bl	80096a0 <__kernel_sinf>
 80089c6:	e7ec      	b.n	80089a2 <sinf+0x26>
 80089c8:	9901      	ldr	r1, [sp, #4]
 80089ca:	9800      	ldr	r0, [sp, #0]
 80089cc:	f000 fb36 	bl	800903c <__kernel_cosf>
 80089d0:	e7e7      	b.n	80089a2 <sinf+0x26>
 80089d2:	2201      	movs	r2, #1
 80089d4:	9901      	ldr	r1, [sp, #4]
 80089d6:	9800      	ldr	r0, [sp, #0]
 80089d8:	f000 fe62 	bl	80096a0 <__kernel_sinf>
 80089dc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80089e0:	e7df      	b.n	80089a2 <sinf+0x26>
 80089e2:	9901      	ldr	r1, [sp, #4]
 80089e4:	9800      	ldr	r0, [sp, #0]
 80089e6:	f000 fb29 	bl	800903c <__kernel_cosf>
 80089ea:	e7f7      	b.n	80089dc <sinf+0x60>
 80089ec:	3f490fd8 	.word	0x3f490fd8

080089f0 <sqrt>:
 80089f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089f2:	4606      	mov	r6, r0
 80089f4:	460f      	mov	r7, r1
 80089f6:	f000 f83b 	bl	8008a70 <__ieee754_sqrt>
 80089fa:	4632      	mov	r2, r6
 80089fc:	4604      	mov	r4, r0
 80089fe:	460d      	mov	r5, r1
 8008a00:	463b      	mov	r3, r7
 8008a02:	4630      	mov	r0, r6
 8008a04:	4639      	mov	r1, r7
 8008a06:	f7f7 fff9 	bl	80009fc <__aeabi_dcmpun>
 8008a0a:	b990      	cbnz	r0, 8008a32 <sqrt+0x42>
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	2300      	movs	r3, #0
 8008a10:	4630      	mov	r0, r6
 8008a12:	4639      	mov	r1, r7
 8008a14:	f7f7 ffca 	bl	80009ac <__aeabi_dcmplt>
 8008a18:	b158      	cbz	r0, 8008a32 <sqrt+0x42>
 8008a1a:	f7ff f8bd 	bl	8007b98 <__errno>
 8008a1e:	2321      	movs	r3, #33	; 0x21
 8008a20:	2200      	movs	r2, #0
 8008a22:	6003      	str	r3, [r0, #0]
 8008a24:	2300      	movs	r3, #0
 8008a26:	4610      	mov	r0, r2
 8008a28:	4619      	mov	r1, r3
 8008a2a:	f7f7 fe77 	bl	800071c <__aeabi_ddiv>
 8008a2e:	4604      	mov	r4, r0
 8008a30:	460d      	mov	r5, r1
 8008a32:	4620      	mov	r0, r4
 8008a34:	4629      	mov	r1, r5
 8008a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a38 <atan2f>:
 8008a38:	f000 b8ca 	b.w	8008bd0 <__ieee754_atan2f>

08008a3c <sqrtf>:
 8008a3c:	b538      	push	{r3, r4, r5, lr}
 8008a3e:	4605      	mov	r5, r0
 8008a40:	f000 faaa 	bl	8008f98 <__ieee754_sqrtf>
 8008a44:	4629      	mov	r1, r5
 8008a46:	4604      	mov	r4, r0
 8008a48:	4628      	mov	r0, r5
 8008a4a:	f7f8 fb59 	bl	8001100 <__aeabi_fcmpun>
 8008a4e:	b968      	cbnz	r0, 8008a6c <sqrtf+0x30>
 8008a50:	2100      	movs	r1, #0
 8008a52:	4628      	mov	r0, r5
 8008a54:	f7f8 fb2c 	bl	80010b0 <__aeabi_fcmplt>
 8008a58:	b140      	cbz	r0, 8008a6c <sqrtf+0x30>
 8008a5a:	f7ff f89d 	bl	8007b98 <__errno>
 8008a5e:	2321      	movs	r3, #33	; 0x21
 8008a60:	2100      	movs	r1, #0
 8008a62:	6003      	str	r3, [r0, #0]
 8008a64:	4608      	mov	r0, r1
 8008a66:	f7f8 fa39 	bl	8000edc <__aeabi_fdiv>
 8008a6a:	4604      	mov	r4, r0
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	bd38      	pop	{r3, r4, r5, pc}

08008a70 <__ieee754_sqrt>:
 8008a70:	f8df c158 	ldr.w	ip, [pc, #344]	; 8008bcc <__ieee754_sqrt+0x15c>
 8008a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a78:	ea3c 0c01 	bics.w	ip, ip, r1
 8008a7c:	4606      	mov	r6, r0
 8008a7e:	460d      	mov	r5, r1
 8008a80:	460c      	mov	r4, r1
 8008a82:	460a      	mov	r2, r1
 8008a84:	4607      	mov	r7, r0
 8008a86:	4603      	mov	r3, r0
 8008a88:	d10f      	bne.n	8008aaa <__ieee754_sqrt+0x3a>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	f7f7 fd1b 	bl	80004c8 <__aeabi_dmul>
 8008a92:	4602      	mov	r2, r0
 8008a94:	460b      	mov	r3, r1
 8008a96:	4630      	mov	r0, r6
 8008a98:	4629      	mov	r1, r5
 8008a9a:	f7f7 fb5f 	bl	800015c <__adddf3>
 8008a9e:	4606      	mov	r6, r0
 8008aa0:	460d      	mov	r5, r1
 8008aa2:	4630      	mov	r0, r6
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aaa:	2900      	cmp	r1, #0
 8008aac:	dc0e      	bgt.n	8008acc <__ieee754_sqrt+0x5c>
 8008aae:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8008ab2:	ea5c 0707 	orrs.w	r7, ip, r7
 8008ab6:	d0f4      	beq.n	8008aa2 <__ieee754_sqrt+0x32>
 8008ab8:	b141      	cbz	r1, 8008acc <__ieee754_sqrt+0x5c>
 8008aba:	4602      	mov	r2, r0
 8008abc:	460b      	mov	r3, r1
 8008abe:	f7f7 fb4b 	bl	8000158 <__aeabi_dsub>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	460b      	mov	r3, r1
 8008ac6:	f7f7 fe29 	bl	800071c <__aeabi_ddiv>
 8008aca:	e7e8      	b.n	8008a9e <__ieee754_sqrt+0x2e>
 8008acc:	1521      	asrs	r1, r4, #20
 8008ace:	d075      	beq.n	8008bbc <__ieee754_sqrt+0x14c>
 8008ad0:	07cc      	lsls	r4, r1, #31
 8008ad2:	f04f 0400 	mov.w	r4, #0
 8008ad6:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008ada:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8008ade:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008ae2:	bf5e      	ittt	pl
 8008ae4:	0fd9      	lsrpl	r1, r3, #31
 8008ae6:	005b      	lslpl	r3, r3, #1
 8008ae8:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8008aec:	0fd9      	lsrs	r1, r3, #31
 8008aee:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8008af2:	2516      	movs	r5, #22
 8008af4:	4620      	mov	r0, r4
 8008af6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008afa:	107f      	asrs	r7, r7, #1
 8008afc:	005b      	lsls	r3, r3, #1
 8008afe:	1846      	adds	r6, r0, r1
 8008b00:	4296      	cmp	r6, r2
 8008b02:	bfde      	ittt	le
 8008b04:	1b92      	suble	r2, r2, r6
 8008b06:	1870      	addle	r0, r6, r1
 8008b08:	1864      	addle	r4, r4, r1
 8008b0a:	0052      	lsls	r2, r2, #1
 8008b0c:	3d01      	subs	r5, #1
 8008b0e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008b12:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008b16:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008b1a:	d1f0      	bne.n	8008afe <__ieee754_sqrt+0x8e>
 8008b1c:	4629      	mov	r1, r5
 8008b1e:	f04f 0e20 	mov.w	lr, #32
 8008b22:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008b26:	4282      	cmp	r2, r0
 8008b28:	eb06 0c05 	add.w	ip, r6, r5
 8008b2c:	dc02      	bgt.n	8008b34 <__ieee754_sqrt+0xc4>
 8008b2e:	d113      	bne.n	8008b58 <__ieee754_sqrt+0xe8>
 8008b30:	459c      	cmp	ip, r3
 8008b32:	d811      	bhi.n	8008b58 <__ieee754_sqrt+0xe8>
 8008b34:	f1bc 0f00 	cmp.w	ip, #0
 8008b38:	eb0c 0506 	add.w	r5, ip, r6
 8008b3c:	da43      	bge.n	8008bc6 <__ieee754_sqrt+0x156>
 8008b3e:	2d00      	cmp	r5, #0
 8008b40:	db41      	blt.n	8008bc6 <__ieee754_sqrt+0x156>
 8008b42:	f100 0801 	add.w	r8, r0, #1
 8008b46:	1a12      	subs	r2, r2, r0
 8008b48:	4640      	mov	r0, r8
 8008b4a:	459c      	cmp	ip, r3
 8008b4c:	bf88      	it	hi
 8008b4e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008b52:	eba3 030c 	sub.w	r3, r3, ip
 8008b56:	4431      	add	r1, r6
 8008b58:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008b5c:	f1be 0e01 	subs.w	lr, lr, #1
 8008b60:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8008b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008b68:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008b6c:	d1db      	bne.n	8008b26 <__ieee754_sqrt+0xb6>
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	d006      	beq.n	8008b80 <__ieee754_sqrt+0x110>
 8008b72:	1c48      	adds	r0, r1, #1
 8008b74:	bf0b      	itete	eq
 8008b76:	4671      	moveq	r1, lr
 8008b78:	3101      	addne	r1, #1
 8008b7a:	3401      	addeq	r4, #1
 8008b7c:	f021 0101 	bicne.w	r1, r1, #1
 8008b80:	1063      	asrs	r3, r4, #1
 8008b82:	0849      	lsrs	r1, r1, #1
 8008b84:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008b88:	07e2      	lsls	r2, r4, #31
 8008b8a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008b8e:	bf48      	it	mi
 8008b90:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8008b94:	460e      	mov	r6, r1
 8008b96:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008b9a:	e782      	b.n	8008aa2 <__ieee754_sqrt+0x32>
 8008b9c:	0ada      	lsrs	r2, r3, #11
 8008b9e:	3815      	subs	r0, #21
 8008ba0:	055b      	lsls	r3, r3, #21
 8008ba2:	2a00      	cmp	r2, #0
 8008ba4:	d0fa      	beq.n	8008b9c <__ieee754_sqrt+0x12c>
 8008ba6:	02d5      	lsls	r5, r2, #11
 8008ba8:	d50a      	bpl.n	8008bc0 <__ieee754_sqrt+0x150>
 8008baa:	f1c1 0420 	rsb	r4, r1, #32
 8008bae:	fa23 f404 	lsr.w	r4, r3, r4
 8008bb2:	1e4d      	subs	r5, r1, #1
 8008bb4:	408b      	lsls	r3, r1
 8008bb6:	4322      	orrs	r2, r4
 8008bb8:	1b41      	subs	r1, r0, r5
 8008bba:	e789      	b.n	8008ad0 <__ieee754_sqrt+0x60>
 8008bbc:	4608      	mov	r0, r1
 8008bbe:	e7f0      	b.n	8008ba2 <__ieee754_sqrt+0x132>
 8008bc0:	0052      	lsls	r2, r2, #1
 8008bc2:	3101      	adds	r1, #1
 8008bc4:	e7ef      	b.n	8008ba6 <__ieee754_sqrt+0x136>
 8008bc6:	4680      	mov	r8, r0
 8008bc8:	e7bd      	b.n	8008b46 <__ieee754_sqrt+0xd6>
 8008bca:	bf00      	nop
 8008bcc:	7ff00000 	.word	0x7ff00000

08008bd0 <__ieee754_atan2f>:
 8008bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bd2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008bd6:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8008bda:	4603      	mov	r3, r0
 8008bdc:	dc05      	bgt.n	8008bea <__ieee754_atan2f+0x1a>
 8008bde:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8008be2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008be6:	4607      	mov	r7, r0
 8008be8:	dd04      	ble.n	8008bf4 <__ieee754_atan2f+0x24>
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7f7 ffba 	bl	8000b64 <__addsf3>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	e011      	b.n	8008c18 <__ieee754_atan2f+0x48>
 8008bf4:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8008bf8:	d103      	bne.n	8008c02 <__ieee754_atan2f+0x32>
 8008bfa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008bfe:	f000 bdc5 	b.w	800978c <atanf>
 8008c02:	178c      	asrs	r4, r1, #30
 8008c04:	f004 0402 	and.w	r4, r4, #2
 8008c08:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8008c0c:	b932      	cbnz	r2, 8008c1c <__ieee754_atan2f+0x4c>
 8008c0e:	2c02      	cmp	r4, #2
 8008c10:	d04c      	beq.n	8008cac <__ieee754_atan2f+0xdc>
 8008c12:	2c03      	cmp	r4, #3
 8008c14:	d100      	bne.n	8008c18 <__ieee754_atan2f+0x48>
 8008c16:	4b29      	ldr	r3, [pc, #164]	; (8008cbc <__ieee754_atan2f+0xec>)
 8008c18:	4618      	mov	r0, r3
 8008c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c1c:	b91e      	cbnz	r6, 8008c26 <__ieee754_atan2f+0x56>
 8008c1e:	2f00      	cmp	r7, #0
 8008c20:	da4a      	bge.n	8008cb8 <__ieee754_atan2f+0xe8>
 8008c22:	4b27      	ldr	r3, [pc, #156]	; (8008cc0 <__ieee754_atan2f+0xf0>)
 8008c24:	e7f8      	b.n	8008c18 <__ieee754_atan2f+0x48>
 8008c26:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8008c2a:	d10e      	bne.n	8008c4a <__ieee754_atan2f+0x7a>
 8008c2c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008c30:	f104 34ff 	add.w	r4, r4, #4294967295
 8008c34:	d105      	bne.n	8008c42 <__ieee754_atan2f+0x72>
 8008c36:	2c02      	cmp	r4, #2
 8008c38:	d83a      	bhi.n	8008cb0 <__ieee754_atan2f+0xe0>
 8008c3a:	4b22      	ldr	r3, [pc, #136]	; (8008cc4 <__ieee754_atan2f+0xf4>)
 8008c3c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008c40:	e7ea      	b.n	8008c18 <__ieee754_atan2f+0x48>
 8008c42:	2c02      	cmp	r4, #2
 8008c44:	d836      	bhi.n	8008cb4 <__ieee754_atan2f+0xe4>
 8008c46:	4b20      	ldr	r3, [pc, #128]	; (8008cc8 <__ieee754_atan2f+0xf8>)
 8008c48:	e7f8      	b.n	8008c3c <__ieee754_atan2f+0x6c>
 8008c4a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008c4e:	d0e6      	beq.n	8008c1e <__ieee754_atan2f+0x4e>
 8008c50:	1b92      	subs	r2, r2, r6
 8008c52:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 8008c56:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8008c5a:	da17      	bge.n	8008c8c <__ieee754_atan2f+0xbc>
 8008c5c:	2900      	cmp	r1, #0
 8008c5e:	da01      	bge.n	8008c64 <__ieee754_atan2f+0x94>
 8008c60:	303c      	adds	r0, #60	; 0x3c
 8008c62:	db15      	blt.n	8008c90 <__ieee754_atan2f+0xc0>
 8008c64:	4618      	mov	r0, r3
 8008c66:	f7f8 f939 	bl	8000edc <__aeabi_fdiv>
 8008c6a:	f000 fe9b 	bl	80099a4 <fabsf>
 8008c6e:	f000 fd8d 	bl	800978c <atanf>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2c01      	cmp	r4, #1
 8008c76:	d00d      	beq.n	8008c94 <__ieee754_atan2f+0xc4>
 8008c78:	2c02      	cmp	r4, #2
 8008c7a:	d00e      	beq.n	8008c9a <__ieee754_atan2f+0xca>
 8008c7c:	2c00      	cmp	r4, #0
 8008c7e:	d0cb      	beq.n	8008c18 <__ieee754_atan2f+0x48>
 8008c80:	4912      	ldr	r1, [pc, #72]	; (8008ccc <__ieee754_atan2f+0xfc>)
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7f7 ff6e 	bl	8000b64 <__addsf3>
 8008c88:	4911      	ldr	r1, [pc, #68]	; (8008cd0 <__ieee754_atan2f+0x100>)
 8008c8a:	e00c      	b.n	8008ca6 <__ieee754_atan2f+0xd6>
 8008c8c:	4b11      	ldr	r3, [pc, #68]	; (8008cd4 <__ieee754_atan2f+0x104>)
 8008c8e:	e7f1      	b.n	8008c74 <__ieee754_atan2f+0xa4>
 8008c90:	2300      	movs	r3, #0
 8008c92:	e7ef      	b.n	8008c74 <__ieee754_atan2f+0xa4>
 8008c94:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008c98:	e7be      	b.n	8008c18 <__ieee754_atan2f+0x48>
 8008c9a:	490c      	ldr	r1, [pc, #48]	; (8008ccc <__ieee754_atan2f+0xfc>)
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7f7 ff61 	bl	8000b64 <__addsf3>
 8008ca2:	4601      	mov	r1, r0
 8008ca4:	480a      	ldr	r0, [pc, #40]	; (8008cd0 <__ieee754_atan2f+0x100>)
 8008ca6:	f7f7 ff5b 	bl	8000b60 <__aeabi_fsub>
 8008caa:	e7a1      	b.n	8008bf0 <__ieee754_atan2f+0x20>
 8008cac:	4b08      	ldr	r3, [pc, #32]	; (8008cd0 <__ieee754_atan2f+0x100>)
 8008cae:	e7b3      	b.n	8008c18 <__ieee754_atan2f+0x48>
 8008cb0:	4b09      	ldr	r3, [pc, #36]	; (8008cd8 <__ieee754_atan2f+0x108>)
 8008cb2:	e7b1      	b.n	8008c18 <__ieee754_atan2f+0x48>
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	e7af      	b.n	8008c18 <__ieee754_atan2f+0x48>
 8008cb8:	4b06      	ldr	r3, [pc, #24]	; (8008cd4 <__ieee754_atan2f+0x104>)
 8008cba:	e7ad      	b.n	8008c18 <__ieee754_atan2f+0x48>
 8008cbc:	c0490fdb 	.word	0xc0490fdb
 8008cc0:	bfc90fdb 	.word	0xbfc90fdb
 8008cc4:	08009d38 	.word	0x08009d38
 8008cc8:	08009d44 	.word	0x08009d44
 8008ccc:	33bbbd2e 	.word	0x33bbbd2e
 8008cd0:	40490fdb 	.word	0x40490fdb
 8008cd4:	3fc90fdb 	.word	0x3fc90fdb
 8008cd8:	3f490fdb 	.word	0x3f490fdb

08008cdc <__ieee754_rem_pio2f>:
 8008cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ce0:	4aa0      	ldr	r2, [pc, #640]	; (8008f64 <__ieee754_rem_pio2f+0x288>)
 8008ce2:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8008ce6:	4296      	cmp	r6, r2
 8008ce8:	460c      	mov	r4, r1
 8008cea:	4682      	mov	sl, r0
 8008cec:	b087      	sub	sp, #28
 8008cee:	dc04      	bgt.n	8008cfa <__ieee754_rem_pio2f+0x1e>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	6008      	str	r0, [r1, #0]
 8008cf4:	604b      	str	r3, [r1, #4]
 8008cf6:	2500      	movs	r5, #0
 8008cf8:	e01a      	b.n	8008d30 <__ieee754_rem_pio2f+0x54>
 8008cfa:	4a9b      	ldr	r2, [pc, #620]	; (8008f68 <__ieee754_rem_pio2f+0x28c>)
 8008cfc:	4296      	cmp	r6, r2
 8008cfe:	dc4b      	bgt.n	8008d98 <__ieee754_rem_pio2f+0xbc>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	499a      	ldr	r1, [pc, #616]	; (8008f6c <__ieee754_rem_pio2f+0x290>)
 8008d04:	4f9a      	ldr	r7, [pc, #616]	; (8008f70 <__ieee754_rem_pio2f+0x294>)
 8008d06:	f026 060f 	bic.w	r6, r6, #15
 8008d0a:	dd23      	ble.n	8008d54 <__ieee754_rem_pio2f+0x78>
 8008d0c:	f7f7 ff28 	bl	8000b60 <__aeabi_fsub>
 8008d10:	42be      	cmp	r6, r7
 8008d12:	4605      	mov	r5, r0
 8008d14:	d010      	beq.n	8008d38 <__ieee754_rem_pio2f+0x5c>
 8008d16:	4997      	ldr	r1, [pc, #604]	; (8008f74 <__ieee754_rem_pio2f+0x298>)
 8008d18:	f7f7 ff22 	bl	8000b60 <__aeabi_fsub>
 8008d1c:	4601      	mov	r1, r0
 8008d1e:	6020      	str	r0, [r4, #0]
 8008d20:	4628      	mov	r0, r5
 8008d22:	f7f7 ff1d 	bl	8000b60 <__aeabi_fsub>
 8008d26:	4993      	ldr	r1, [pc, #588]	; (8008f74 <__ieee754_rem_pio2f+0x298>)
 8008d28:	f7f7 ff1a 	bl	8000b60 <__aeabi_fsub>
 8008d2c:	2501      	movs	r5, #1
 8008d2e:	6060      	str	r0, [r4, #4]
 8008d30:	4628      	mov	r0, r5
 8008d32:	b007      	add	sp, #28
 8008d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d38:	498f      	ldr	r1, [pc, #572]	; (8008f78 <__ieee754_rem_pio2f+0x29c>)
 8008d3a:	f7f7 ff11 	bl	8000b60 <__aeabi_fsub>
 8008d3e:	498f      	ldr	r1, [pc, #572]	; (8008f7c <__ieee754_rem_pio2f+0x2a0>)
 8008d40:	4605      	mov	r5, r0
 8008d42:	f7f7 ff0d 	bl	8000b60 <__aeabi_fsub>
 8008d46:	4601      	mov	r1, r0
 8008d48:	6020      	str	r0, [r4, #0]
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	f7f7 ff08 	bl	8000b60 <__aeabi_fsub>
 8008d50:	498a      	ldr	r1, [pc, #552]	; (8008f7c <__ieee754_rem_pio2f+0x2a0>)
 8008d52:	e7e9      	b.n	8008d28 <__ieee754_rem_pio2f+0x4c>
 8008d54:	f7f7 ff06 	bl	8000b64 <__addsf3>
 8008d58:	42be      	cmp	r6, r7
 8008d5a:	4605      	mov	r5, r0
 8008d5c:	d00e      	beq.n	8008d7c <__ieee754_rem_pio2f+0xa0>
 8008d5e:	4985      	ldr	r1, [pc, #532]	; (8008f74 <__ieee754_rem_pio2f+0x298>)
 8008d60:	f7f7 ff00 	bl	8000b64 <__addsf3>
 8008d64:	4601      	mov	r1, r0
 8008d66:	6020      	str	r0, [r4, #0]
 8008d68:	4628      	mov	r0, r5
 8008d6a:	f7f7 fef9 	bl	8000b60 <__aeabi_fsub>
 8008d6e:	4981      	ldr	r1, [pc, #516]	; (8008f74 <__ieee754_rem_pio2f+0x298>)
 8008d70:	f7f7 fef8 	bl	8000b64 <__addsf3>
 8008d74:	f04f 35ff 	mov.w	r5, #4294967295
 8008d78:	6060      	str	r0, [r4, #4]
 8008d7a:	e7d9      	b.n	8008d30 <__ieee754_rem_pio2f+0x54>
 8008d7c:	497e      	ldr	r1, [pc, #504]	; (8008f78 <__ieee754_rem_pio2f+0x29c>)
 8008d7e:	f7f7 fef1 	bl	8000b64 <__addsf3>
 8008d82:	497e      	ldr	r1, [pc, #504]	; (8008f7c <__ieee754_rem_pio2f+0x2a0>)
 8008d84:	4605      	mov	r5, r0
 8008d86:	f7f7 feed 	bl	8000b64 <__addsf3>
 8008d8a:	4601      	mov	r1, r0
 8008d8c:	6020      	str	r0, [r4, #0]
 8008d8e:	4628      	mov	r0, r5
 8008d90:	f7f7 fee6 	bl	8000b60 <__aeabi_fsub>
 8008d94:	4979      	ldr	r1, [pc, #484]	; (8008f7c <__ieee754_rem_pio2f+0x2a0>)
 8008d96:	e7eb      	b.n	8008d70 <__ieee754_rem_pio2f+0x94>
 8008d98:	4a79      	ldr	r2, [pc, #484]	; (8008f80 <__ieee754_rem_pio2f+0x2a4>)
 8008d9a:	4296      	cmp	r6, r2
 8008d9c:	f300 8091 	bgt.w	8008ec2 <__ieee754_rem_pio2f+0x1e6>
 8008da0:	f000 fe00 	bl	80099a4 <fabsf>
 8008da4:	4977      	ldr	r1, [pc, #476]	; (8008f84 <__ieee754_rem_pio2f+0x2a8>)
 8008da6:	4607      	mov	r7, r0
 8008da8:	f7f7 ffe4 	bl	8000d74 <__aeabi_fmul>
 8008dac:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8008db0:	f7f7 fed8 	bl	8000b64 <__addsf3>
 8008db4:	f7f8 f9ba 	bl	800112c <__aeabi_f2iz>
 8008db8:	4605      	mov	r5, r0
 8008dba:	f7f7 ff87 	bl	8000ccc <__aeabi_i2f>
 8008dbe:	496b      	ldr	r1, [pc, #428]	; (8008f6c <__ieee754_rem_pio2f+0x290>)
 8008dc0:	4681      	mov	r9, r0
 8008dc2:	f7f7 ffd7 	bl	8000d74 <__aeabi_fmul>
 8008dc6:	4601      	mov	r1, r0
 8008dc8:	4638      	mov	r0, r7
 8008dca:	f7f7 fec9 	bl	8000b60 <__aeabi_fsub>
 8008dce:	4969      	ldr	r1, [pc, #420]	; (8008f74 <__ieee754_rem_pio2f+0x298>)
 8008dd0:	4680      	mov	r8, r0
 8008dd2:	4648      	mov	r0, r9
 8008dd4:	f7f7 ffce 	bl	8000d74 <__aeabi_fmul>
 8008dd8:	2d1f      	cmp	r5, #31
 8008dda:	4607      	mov	r7, r0
 8008ddc:	dc0c      	bgt.n	8008df8 <__ieee754_rem_pio2f+0x11c>
 8008dde:	4a6a      	ldr	r2, [pc, #424]	; (8008f88 <__ieee754_rem_pio2f+0x2ac>)
 8008de0:	1e69      	subs	r1, r5, #1
 8008de2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8008de6:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d004      	beq.n	8008df8 <__ieee754_rem_pio2f+0x11c>
 8008dee:	4639      	mov	r1, r7
 8008df0:	4640      	mov	r0, r8
 8008df2:	f7f7 feb5 	bl	8000b60 <__aeabi_fsub>
 8008df6:	e00b      	b.n	8008e10 <__ieee754_rem_pio2f+0x134>
 8008df8:	4639      	mov	r1, r7
 8008dfa:	4640      	mov	r0, r8
 8008dfc:	f7f7 feb0 	bl	8000b60 <__aeabi_fsub>
 8008e00:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008e04:	ea4f 5be6 	mov.w	fp, r6, asr #23
 8008e08:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 8008e0c:	2e08      	cmp	r6, #8
 8008e0e:	dc01      	bgt.n	8008e14 <__ieee754_rem_pio2f+0x138>
 8008e10:	6020      	str	r0, [r4, #0]
 8008e12:	e026      	b.n	8008e62 <__ieee754_rem_pio2f+0x186>
 8008e14:	4958      	ldr	r1, [pc, #352]	; (8008f78 <__ieee754_rem_pio2f+0x29c>)
 8008e16:	4648      	mov	r0, r9
 8008e18:	f7f7 ffac 	bl	8000d74 <__aeabi_fmul>
 8008e1c:	4607      	mov	r7, r0
 8008e1e:	4601      	mov	r1, r0
 8008e20:	4640      	mov	r0, r8
 8008e22:	f7f7 fe9d 	bl	8000b60 <__aeabi_fsub>
 8008e26:	4601      	mov	r1, r0
 8008e28:	4606      	mov	r6, r0
 8008e2a:	4640      	mov	r0, r8
 8008e2c:	f7f7 fe98 	bl	8000b60 <__aeabi_fsub>
 8008e30:	4639      	mov	r1, r7
 8008e32:	f7f7 fe95 	bl	8000b60 <__aeabi_fsub>
 8008e36:	4607      	mov	r7, r0
 8008e38:	4950      	ldr	r1, [pc, #320]	; (8008f7c <__ieee754_rem_pio2f+0x2a0>)
 8008e3a:	4648      	mov	r0, r9
 8008e3c:	f7f7 ff9a 	bl	8000d74 <__aeabi_fmul>
 8008e40:	4639      	mov	r1, r7
 8008e42:	f7f7 fe8d 	bl	8000b60 <__aeabi_fsub>
 8008e46:	4601      	mov	r1, r0
 8008e48:	4607      	mov	r7, r0
 8008e4a:	4630      	mov	r0, r6
 8008e4c:	f7f7 fe88 	bl	8000b60 <__aeabi_fsub>
 8008e50:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008e54:	ebab 0b03 	sub.w	fp, fp, r3
 8008e58:	f1bb 0f19 	cmp.w	fp, #25
 8008e5c:	dc16      	bgt.n	8008e8c <__ieee754_rem_pio2f+0x1b0>
 8008e5e:	46b0      	mov	r8, r6
 8008e60:	6020      	str	r0, [r4, #0]
 8008e62:	6826      	ldr	r6, [r4, #0]
 8008e64:	4640      	mov	r0, r8
 8008e66:	4631      	mov	r1, r6
 8008e68:	f7f7 fe7a 	bl	8000b60 <__aeabi_fsub>
 8008e6c:	4639      	mov	r1, r7
 8008e6e:	f7f7 fe77 	bl	8000b60 <__aeabi_fsub>
 8008e72:	f1ba 0f00 	cmp.w	sl, #0
 8008e76:	6060      	str	r0, [r4, #4]
 8008e78:	f6bf af5a 	bge.w	8008d30 <__ieee754_rem_pio2f+0x54>
 8008e7c:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8008e80:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008e84:	6026      	str	r6, [r4, #0]
 8008e86:	6060      	str	r0, [r4, #4]
 8008e88:	426d      	negs	r5, r5
 8008e8a:	e751      	b.n	8008d30 <__ieee754_rem_pio2f+0x54>
 8008e8c:	493f      	ldr	r1, [pc, #252]	; (8008f8c <__ieee754_rem_pio2f+0x2b0>)
 8008e8e:	4648      	mov	r0, r9
 8008e90:	f7f7 ff70 	bl	8000d74 <__aeabi_fmul>
 8008e94:	4607      	mov	r7, r0
 8008e96:	4601      	mov	r1, r0
 8008e98:	4630      	mov	r0, r6
 8008e9a:	f7f7 fe61 	bl	8000b60 <__aeabi_fsub>
 8008e9e:	4601      	mov	r1, r0
 8008ea0:	4680      	mov	r8, r0
 8008ea2:	4630      	mov	r0, r6
 8008ea4:	f7f7 fe5c 	bl	8000b60 <__aeabi_fsub>
 8008ea8:	4639      	mov	r1, r7
 8008eaa:	f7f7 fe59 	bl	8000b60 <__aeabi_fsub>
 8008eae:	4606      	mov	r6, r0
 8008eb0:	4937      	ldr	r1, [pc, #220]	; (8008f90 <__ieee754_rem_pio2f+0x2b4>)
 8008eb2:	4648      	mov	r0, r9
 8008eb4:	f7f7 ff5e 	bl	8000d74 <__aeabi_fmul>
 8008eb8:	4631      	mov	r1, r6
 8008eba:	f7f7 fe51 	bl	8000b60 <__aeabi_fsub>
 8008ebe:	4607      	mov	r7, r0
 8008ec0:	e795      	b.n	8008dee <__ieee754_rem_pio2f+0x112>
 8008ec2:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8008ec6:	db05      	blt.n	8008ed4 <__ieee754_rem_pio2f+0x1f8>
 8008ec8:	4601      	mov	r1, r0
 8008eca:	f7f7 fe49 	bl	8000b60 <__aeabi_fsub>
 8008ece:	6060      	str	r0, [r4, #4]
 8008ed0:	6020      	str	r0, [r4, #0]
 8008ed2:	e710      	b.n	8008cf6 <__ieee754_rem_pio2f+0x1a>
 8008ed4:	15f7      	asrs	r7, r6, #23
 8008ed6:	3f86      	subs	r7, #134	; 0x86
 8008ed8:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8008edc:	4630      	mov	r0, r6
 8008ede:	f7f8 f925 	bl	800112c <__aeabi_f2iz>
 8008ee2:	f7f7 fef3 	bl	8000ccc <__aeabi_i2f>
 8008ee6:	4601      	mov	r1, r0
 8008ee8:	9003      	str	r0, [sp, #12]
 8008eea:	4630      	mov	r0, r6
 8008eec:	f7f7 fe38 	bl	8000b60 <__aeabi_fsub>
 8008ef0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8008ef4:	f7f7 ff3e 	bl	8000d74 <__aeabi_fmul>
 8008ef8:	4606      	mov	r6, r0
 8008efa:	f7f8 f917 	bl	800112c <__aeabi_f2iz>
 8008efe:	f7f7 fee5 	bl	8000ccc <__aeabi_i2f>
 8008f02:	4601      	mov	r1, r0
 8008f04:	9004      	str	r0, [sp, #16]
 8008f06:	4605      	mov	r5, r0
 8008f08:	4630      	mov	r0, r6
 8008f0a:	f7f7 fe29 	bl	8000b60 <__aeabi_fsub>
 8008f0e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8008f12:	f7f7 ff2f 	bl	8000d74 <__aeabi_fmul>
 8008f16:	2100      	movs	r1, #0
 8008f18:	9005      	str	r0, [sp, #20]
 8008f1a:	f7f8 f8bf 	bl	800109c <__aeabi_fcmpeq>
 8008f1e:	b1f0      	cbz	r0, 8008f5e <__ieee754_rem_pio2f+0x282>
 8008f20:	2100      	movs	r1, #0
 8008f22:	4628      	mov	r0, r5
 8008f24:	f7f8 f8ba 	bl	800109c <__aeabi_fcmpeq>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	bf14      	ite	ne
 8008f2c:	2301      	movne	r3, #1
 8008f2e:	2302      	moveq	r3, #2
 8008f30:	4a18      	ldr	r2, [pc, #96]	; (8008f94 <__ieee754_rem_pio2f+0x2b8>)
 8008f32:	4621      	mov	r1, r4
 8008f34:	9201      	str	r2, [sp, #4]
 8008f36:	2202      	movs	r2, #2
 8008f38:	a803      	add	r0, sp, #12
 8008f3a:	9200      	str	r2, [sp, #0]
 8008f3c:	463a      	mov	r2, r7
 8008f3e:	f000 f8fd 	bl	800913c <__kernel_rem_pio2f>
 8008f42:	f1ba 0f00 	cmp.w	sl, #0
 8008f46:	4605      	mov	r5, r0
 8008f48:	f6bf aef2 	bge.w	8008d30 <__ieee754_rem_pio2f+0x54>
 8008f4c:	6823      	ldr	r3, [r4, #0]
 8008f4e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008f52:	6023      	str	r3, [r4, #0]
 8008f54:	6863      	ldr	r3, [r4, #4]
 8008f56:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008f5a:	6063      	str	r3, [r4, #4]
 8008f5c:	e794      	b.n	8008e88 <__ieee754_rem_pio2f+0x1ac>
 8008f5e:	2303      	movs	r3, #3
 8008f60:	e7e6      	b.n	8008f30 <__ieee754_rem_pio2f+0x254>
 8008f62:	bf00      	nop
 8008f64:	3f490fd8 	.word	0x3f490fd8
 8008f68:	4016cbe3 	.word	0x4016cbe3
 8008f6c:	3fc90f80 	.word	0x3fc90f80
 8008f70:	3fc90fd0 	.word	0x3fc90fd0
 8008f74:	37354443 	.word	0x37354443
 8008f78:	37354400 	.word	0x37354400
 8008f7c:	2e85a308 	.word	0x2e85a308
 8008f80:	43490f80 	.word	0x43490f80
 8008f84:	3f22f984 	.word	0x3f22f984
 8008f88:	08009d50 	.word	0x08009d50
 8008f8c:	2e85a300 	.word	0x2e85a300
 8008f90:	248d3132 	.word	0x248d3132
 8008f94:	08009dd0 	.word	0x08009dd0

08008f98 <__ieee754_sqrtf>:
 8008f98:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8008f9c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	4604      	mov	r4, r0
 8008fa6:	d309      	bcc.n	8008fbc <__ieee754_sqrtf+0x24>
 8008fa8:	4601      	mov	r1, r0
 8008faa:	f7f7 fee3 	bl	8000d74 <__aeabi_fmul>
 8008fae:	4601      	mov	r1, r0
 8008fb0:	4620      	mov	r0, r4
 8008fb2:	f7f7 fdd7 	bl	8000b64 <__addsf3>
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	4620      	mov	r0, r4
 8008fba:	bd70      	pop	{r4, r5, r6, pc}
 8008fbc:	2a00      	cmp	r2, #0
 8008fbe:	d0fb      	beq.n	8008fb8 <__ieee754_sqrtf+0x20>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	da06      	bge.n	8008fd2 <__ieee754_sqrtf+0x3a>
 8008fc4:	4601      	mov	r1, r0
 8008fc6:	f7f7 fdcb 	bl	8000b60 <__aeabi_fsub>
 8008fca:	4601      	mov	r1, r0
 8008fcc:	f7f7 ff86 	bl	8000edc <__aeabi_fdiv>
 8008fd0:	e7f1      	b.n	8008fb6 <__ieee754_sqrtf+0x1e>
 8008fd2:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8008fd6:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8008fda:	d029      	beq.n	8009030 <__ieee754_sqrtf+0x98>
 8008fdc:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8008fe0:	07cb      	lsls	r3, r1, #31
 8008fe2:	f04f 0300 	mov.w	r3, #0
 8008fe6:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8008fea:	f04f 0419 	mov.w	r4, #25
 8008fee:	461e      	mov	r6, r3
 8008ff0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8008ff4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008ff8:	bf58      	it	pl
 8008ffa:	0052      	lslpl	r2, r2, #1
 8008ffc:	1040      	asrs	r0, r0, #1
 8008ffe:	0052      	lsls	r2, r2, #1
 8009000:	1875      	adds	r5, r6, r1
 8009002:	4295      	cmp	r5, r2
 8009004:	bfde      	ittt	le
 8009006:	186e      	addle	r6, r5, r1
 8009008:	1b52      	suble	r2, r2, r5
 800900a:	185b      	addle	r3, r3, r1
 800900c:	3c01      	subs	r4, #1
 800900e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009012:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009016:	d1f3      	bne.n	8009000 <__ieee754_sqrtf+0x68>
 8009018:	b112      	cbz	r2, 8009020 <__ieee754_sqrtf+0x88>
 800901a:	3301      	adds	r3, #1
 800901c:	f023 0301 	bic.w	r3, r3, #1
 8009020:	105c      	asrs	r4, r3, #1
 8009022:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8009026:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800902a:	e7c5      	b.n	8008fb8 <__ieee754_sqrtf+0x20>
 800902c:	005b      	lsls	r3, r3, #1
 800902e:	3201      	adds	r2, #1
 8009030:	0218      	lsls	r0, r3, #8
 8009032:	d5fb      	bpl.n	800902c <__ieee754_sqrtf+0x94>
 8009034:	3a01      	subs	r2, #1
 8009036:	1a89      	subs	r1, r1, r2
 8009038:	e7d0      	b.n	8008fdc <__ieee754_sqrtf+0x44>
	...

0800903c <__kernel_cosf>:
 800903c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009040:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8009044:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8009048:	4606      	mov	r6, r0
 800904a:	4688      	mov	r8, r1
 800904c:	da03      	bge.n	8009056 <__kernel_cosf+0x1a>
 800904e:	f7f8 f86d 	bl	800112c <__aeabi_f2iz>
 8009052:	2800      	cmp	r0, #0
 8009054:	d05c      	beq.n	8009110 <__kernel_cosf+0xd4>
 8009056:	4631      	mov	r1, r6
 8009058:	4630      	mov	r0, r6
 800905a:	f7f7 fe8b 	bl	8000d74 <__aeabi_fmul>
 800905e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009062:	4605      	mov	r5, r0
 8009064:	f7f7 fe86 	bl	8000d74 <__aeabi_fmul>
 8009068:	492b      	ldr	r1, [pc, #172]	; (8009118 <__kernel_cosf+0xdc>)
 800906a:	4607      	mov	r7, r0
 800906c:	4628      	mov	r0, r5
 800906e:	f7f7 fe81 	bl	8000d74 <__aeabi_fmul>
 8009072:	492a      	ldr	r1, [pc, #168]	; (800911c <__kernel_cosf+0xe0>)
 8009074:	f7f7 fd76 	bl	8000b64 <__addsf3>
 8009078:	4629      	mov	r1, r5
 800907a:	f7f7 fe7b 	bl	8000d74 <__aeabi_fmul>
 800907e:	4928      	ldr	r1, [pc, #160]	; (8009120 <__kernel_cosf+0xe4>)
 8009080:	f7f7 fd6e 	bl	8000b60 <__aeabi_fsub>
 8009084:	4629      	mov	r1, r5
 8009086:	f7f7 fe75 	bl	8000d74 <__aeabi_fmul>
 800908a:	4926      	ldr	r1, [pc, #152]	; (8009124 <__kernel_cosf+0xe8>)
 800908c:	f7f7 fd6a 	bl	8000b64 <__addsf3>
 8009090:	4629      	mov	r1, r5
 8009092:	f7f7 fe6f 	bl	8000d74 <__aeabi_fmul>
 8009096:	4924      	ldr	r1, [pc, #144]	; (8009128 <__kernel_cosf+0xec>)
 8009098:	f7f7 fd62 	bl	8000b60 <__aeabi_fsub>
 800909c:	4629      	mov	r1, r5
 800909e:	f7f7 fe69 	bl	8000d74 <__aeabi_fmul>
 80090a2:	4922      	ldr	r1, [pc, #136]	; (800912c <__kernel_cosf+0xf0>)
 80090a4:	f7f7 fd5e 	bl	8000b64 <__addsf3>
 80090a8:	4629      	mov	r1, r5
 80090aa:	f7f7 fe63 	bl	8000d74 <__aeabi_fmul>
 80090ae:	4629      	mov	r1, r5
 80090b0:	f7f7 fe60 	bl	8000d74 <__aeabi_fmul>
 80090b4:	4641      	mov	r1, r8
 80090b6:	4605      	mov	r5, r0
 80090b8:	4630      	mov	r0, r6
 80090ba:	f7f7 fe5b 	bl	8000d74 <__aeabi_fmul>
 80090be:	4601      	mov	r1, r0
 80090c0:	4628      	mov	r0, r5
 80090c2:	f7f7 fd4d 	bl	8000b60 <__aeabi_fsub>
 80090c6:	4b1a      	ldr	r3, [pc, #104]	; (8009130 <__kernel_cosf+0xf4>)
 80090c8:	4605      	mov	r5, r0
 80090ca:	429c      	cmp	r4, r3
 80090cc:	dc0a      	bgt.n	80090e4 <__kernel_cosf+0xa8>
 80090ce:	4601      	mov	r1, r0
 80090d0:	4638      	mov	r0, r7
 80090d2:	f7f7 fd45 	bl	8000b60 <__aeabi_fsub>
 80090d6:	4601      	mov	r1, r0
 80090d8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80090dc:	f7f7 fd40 	bl	8000b60 <__aeabi_fsub>
 80090e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090e4:	4b13      	ldr	r3, [pc, #76]	; (8009134 <__kernel_cosf+0xf8>)
 80090e6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80090ea:	429c      	cmp	r4, r3
 80090ec:	bfcc      	ite	gt
 80090ee:	4c12      	ldrgt	r4, [pc, #72]	; (8009138 <__kernel_cosf+0xfc>)
 80090f0:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 80090f4:	4621      	mov	r1, r4
 80090f6:	f7f7 fd33 	bl	8000b60 <__aeabi_fsub>
 80090fa:	4621      	mov	r1, r4
 80090fc:	4606      	mov	r6, r0
 80090fe:	4638      	mov	r0, r7
 8009100:	f7f7 fd2e 	bl	8000b60 <__aeabi_fsub>
 8009104:	4629      	mov	r1, r5
 8009106:	f7f7 fd2b 	bl	8000b60 <__aeabi_fsub>
 800910a:	4601      	mov	r1, r0
 800910c:	4630      	mov	r0, r6
 800910e:	e7e5      	b.n	80090dc <__kernel_cosf+0xa0>
 8009110:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009114:	e7e4      	b.n	80090e0 <__kernel_cosf+0xa4>
 8009116:	bf00      	nop
 8009118:	ad47d74e 	.word	0xad47d74e
 800911c:	310f74f6 	.word	0x310f74f6
 8009120:	3493f27c 	.word	0x3493f27c
 8009124:	37d00d01 	.word	0x37d00d01
 8009128:	3ab60b61 	.word	0x3ab60b61
 800912c:	3d2aaaab 	.word	0x3d2aaaab
 8009130:	3e999999 	.word	0x3e999999
 8009134:	3f480000 	.word	0x3f480000
 8009138:	3e900000 	.word	0x3e900000

0800913c <__kernel_rem_pio2f>:
 800913c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009140:	b0db      	sub	sp, #364	; 0x16c
 8009142:	9202      	str	r2, [sp, #8]
 8009144:	9304      	str	r3, [sp, #16]
 8009146:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8009148:	4bb2      	ldr	r3, [pc, #712]	; (8009414 <__kernel_rem_pio2f+0x2d8>)
 800914a:	9005      	str	r0, [sp, #20]
 800914c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009150:	9100      	str	r1, [sp, #0]
 8009152:	9301      	str	r3, [sp, #4]
 8009154:	9b04      	ldr	r3, [sp, #16]
 8009156:	3b01      	subs	r3, #1
 8009158:	9303      	str	r3, [sp, #12]
 800915a:	9b02      	ldr	r3, [sp, #8]
 800915c:	1d1a      	adds	r2, r3, #4
 800915e:	f2c0 809b 	blt.w	8009298 <__kernel_rem_pio2f+0x15c>
 8009162:	1edc      	subs	r4, r3, #3
 8009164:	bf48      	it	mi
 8009166:	1d1c      	addmi	r4, r3, #4
 8009168:	10e4      	asrs	r4, r4, #3
 800916a:	2500      	movs	r5, #0
 800916c:	f04f 0b00 	mov.w	fp, #0
 8009170:	1c67      	adds	r7, r4, #1
 8009172:	00fb      	lsls	r3, r7, #3
 8009174:	9306      	str	r3, [sp, #24]
 8009176:	9b02      	ldr	r3, [sp, #8]
 8009178:	9a03      	ldr	r2, [sp, #12]
 800917a:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800917e:	9b01      	ldr	r3, [sp, #4]
 8009180:	eba4 0802 	sub.w	r8, r4, r2
 8009184:	eb03 0902 	add.w	r9, r3, r2
 8009188:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800918a:	ae1e      	add	r6, sp, #120	; 0x78
 800918c:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8009190:	454d      	cmp	r5, r9
 8009192:	f340 8083 	ble.w	800929c <__kernel_rem_pio2f+0x160>
 8009196:	9a04      	ldr	r2, [sp, #16]
 8009198:	ab1e      	add	r3, sp, #120	; 0x78
 800919a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800919e:	f04f 0900 	mov.w	r9, #0
 80091a2:	2300      	movs	r3, #0
 80091a4:	f50d 7b8c 	add.w	fp, sp, #280	; 0x118
 80091a8:	9a01      	ldr	r2, [sp, #4]
 80091aa:	4591      	cmp	r9, r2
 80091ac:	f340 809e 	ble.w	80092ec <__kernel_rem_pio2f+0x1b0>
 80091b0:	4613      	mov	r3, r2
 80091b2:	aa0a      	add	r2, sp, #40	; 0x28
 80091b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80091b8:	9308      	str	r3, [sp, #32]
 80091ba:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80091bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80091c0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80091c4:	9307      	str	r3, [sp, #28]
 80091c6:	ac0a      	add	r4, sp, #40	; 0x28
 80091c8:	4626      	mov	r6, r4
 80091ca:	46c3      	mov	fp, r8
 80091cc:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 80091d0:	ab5a      	add	r3, sp, #360	; 0x168
 80091d2:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 80091d6:	f853 5c50 	ldr.w	r5, [r3, #-80]
 80091da:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 80091de:	f1bb 0f00 	cmp.w	fp, #0
 80091e2:	f300 8088 	bgt.w	80092f6 <__kernel_rem_pio2f+0x1ba>
 80091e6:	4639      	mov	r1, r7
 80091e8:	4628      	mov	r0, r5
 80091ea:	f000 fc21 	bl	8009a30 <scalbnf>
 80091ee:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 80091f2:	4605      	mov	r5, r0
 80091f4:	f7f7 fdbe 	bl	8000d74 <__aeabi_fmul>
 80091f8:	f000 fbd8 	bl	80099ac <floorf>
 80091fc:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8009200:	f7f7 fdb8 	bl	8000d74 <__aeabi_fmul>
 8009204:	4601      	mov	r1, r0
 8009206:	4628      	mov	r0, r5
 8009208:	f7f7 fcaa 	bl	8000b60 <__aeabi_fsub>
 800920c:	4605      	mov	r5, r0
 800920e:	f7f7 ff8d 	bl	800112c <__aeabi_f2iz>
 8009212:	4606      	mov	r6, r0
 8009214:	f7f7 fd5a 	bl	8000ccc <__aeabi_i2f>
 8009218:	4601      	mov	r1, r0
 800921a:	4628      	mov	r0, r5
 800921c:	f7f7 fca0 	bl	8000b60 <__aeabi_fsub>
 8009220:	2f00      	cmp	r7, #0
 8009222:	4681      	mov	r9, r0
 8009224:	f340 8086 	ble.w	8009334 <__kernel_rem_pio2f+0x1f8>
 8009228:	f108 32ff 	add.w	r2, r8, #4294967295
 800922c:	ab0a      	add	r3, sp, #40	; 0x28
 800922e:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8009232:	f1c7 0108 	rsb	r1, r7, #8
 8009236:	fa45 f301 	asr.w	r3, r5, r1
 800923a:	441e      	add	r6, r3
 800923c:	408b      	lsls	r3, r1
 800923e:	1aed      	subs	r5, r5, r3
 8009240:	f1c7 0007 	rsb	r0, r7, #7
 8009244:	ab0a      	add	r3, sp, #40	; 0x28
 8009246:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800924a:	4105      	asrs	r5, r0
 800924c:	2d00      	cmp	r5, #0
 800924e:	dd7f      	ble.n	8009350 <__kernel_rem_pio2f+0x214>
 8009250:	2200      	movs	r2, #0
 8009252:	4692      	mov	sl, r2
 8009254:	3601      	adds	r6, #1
 8009256:	4590      	cmp	r8, r2
 8009258:	f300 80b0 	bgt.w	80093bc <__kernel_rem_pio2f+0x280>
 800925c:	2f00      	cmp	r7, #0
 800925e:	dd05      	ble.n	800926c <__kernel_rem_pio2f+0x130>
 8009260:	2f01      	cmp	r7, #1
 8009262:	f000 80bd 	beq.w	80093e0 <__kernel_rem_pio2f+0x2a4>
 8009266:	2f02      	cmp	r7, #2
 8009268:	f000 80c5 	beq.w	80093f6 <__kernel_rem_pio2f+0x2ba>
 800926c:	2d02      	cmp	r5, #2
 800926e:	d16f      	bne.n	8009350 <__kernel_rem_pio2f+0x214>
 8009270:	4649      	mov	r1, r9
 8009272:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009276:	f7f7 fc73 	bl	8000b60 <__aeabi_fsub>
 800927a:	4681      	mov	r9, r0
 800927c:	f1ba 0f00 	cmp.w	sl, #0
 8009280:	d066      	beq.n	8009350 <__kernel_rem_pio2f+0x214>
 8009282:	4639      	mov	r1, r7
 8009284:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009288:	f000 fbd2 	bl	8009a30 <scalbnf>
 800928c:	4601      	mov	r1, r0
 800928e:	4648      	mov	r0, r9
 8009290:	f7f7 fc66 	bl	8000b60 <__aeabi_fsub>
 8009294:	4681      	mov	r9, r0
 8009296:	e05b      	b.n	8009350 <__kernel_rem_pio2f+0x214>
 8009298:	2400      	movs	r4, #0
 800929a:	e766      	b.n	800916a <__kernel_rem_pio2f+0x2e>
 800929c:	eb18 0f05 	cmn.w	r8, r5
 80092a0:	d407      	bmi.n	80092b2 <__kernel_rem_pio2f+0x176>
 80092a2:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 80092a6:	f7f7 fd11 	bl	8000ccc <__aeabi_i2f>
 80092aa:	f846 0b04 	str.w	r0, [r6], #4
 80092ae:	3501      	adds	r5, #1
 80092b0:	e76e      	b.n	8009190 <__kernel_rem_pio2f+0x54>
 80092b2:	4658      	mov	r0, fp
 80092b4:	e7f9      	b.n	80092aa <__kernel_rem_pio2f+0x16e>
 80092b6:	9307      	str	r3, [sp, #28]
 80092b8:	9b05      	ldr	r3, [sp, #20]
 80092ba:	f8da 1000 	ldr.w	r1, [sl]
 80092be:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80092c2:	f7f7 fd57 	bl	8000d74 <__aeabi_fmul>
 80092c6:	4601      	mov	r1, r0
 80092c8:	4630      	mov	r0, r6
 80092ca:	f7f7 fc4b 	bl	8000b64 <__addsf3>
 80092ce:	4606      	mov	r6, r0
 80092d0:	9b07      	ldr	r3, [sp, #28]
 80092d2:	f108 0801 	add.w	r8, r8, #1
 80092d6:	9a03      	ldr	r2, [sp, #12]
 80092d8:	f1aa 0a04 	sub.w	sl, sl, #4
 80092dc:	4590      	cmp	r8, r2
 80092de:	ddea      	ble.n	80092b6 <__kernel_rem_pio2f+0x17a>
 80092e0:	f84b 6b04 	str.w	r6, [fp], #4
 80092e4:	f109 0901 	add.w	r9, r9, #1
 80092e8:	3504      	adds	r5, #4
 80092ea:	e75d      	b.n	80091a8 <__kernel_rem_pio2f+0x6c>
 80092ec:	46aa      	mov	sl, r5
 80092ee:	461e      	mov	r6, r3
 80092f0:	f04f 0800 	mov.w	r8, #0
 80092f4:	e7ef      	b.n	80092d6 <__kernel_rem_pio2f+0x19a>
 80092f6:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80092fa:	4628      	mov	r0, r5
 80092fc:	f7f7 fd3a 	bl	8000d74 <__aeabi_fmul>
 8009300:	f7f7 ff14 	bl	800112c <__aeabi_f2iz>
 8009304:	f7f7 fce2 	bl	8000ccc <__aeabi_i2f>
 8009308:	4649      	mov	r1, r9
 800930a:	9009      	str	r0, [sp, #36]	; 0x24
 800930c:	f7f7 fd32 	bl	8000d74 <__aeabi_fmul>
 8009310:	4601      	mov	r1, r0
 8009312:	4628      	mov	r0, r5
 8009314:	f7f7 fc24 	bl	8000b60 <__aeabi_fsub>
 8009318:	f7f7 ff08 	bl	800112c <__aeabi_f2iz>
 800931c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800931e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009322:	f846 0b04 	str.w	r0, [r6], #4
 8009326:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800932a:	4618      	mov	r0, r3
 800932c:	f7f7 fc1a 	bl	8000b64 <__addsf3>
 8009330:	4605      	mov	r5, r0
 8009332:	e754      	b.n	80091de <__kernel_rem_pio2f+0xa2>
 8009334:	d106      	bne.n	8009344 <__kernel_rem_pio2f+0x208>
 8009336:	f108 33ff 	add.w	r3, r8, #4294967295
 800933a:	aa0a      	add	r2, sp, #40	; 0x28
 800933c:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8009340:	11ed      	asrs	r5, r5, #7
 8009342:	e783      	b.n	800924c <__kernel_rem_pio2f+0x110>
 8009344:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009348:	f7f7 fec6 	bl	80010d8 <__aeabi_fcmpge>
 800934c:	4605      	mov	r5, r0
 800934e:	bb98      	cbnz	r0, 80093b8 <__kernel_rem_pio2f+0x27c>
 8009350:	2100      	movs	r1, #0
 8009352:	4648      	mov	r0, r9
 8009354:	f7f7 fea2 	bl	800109c <__aeabi_fcmpeq>
 8009358:	2800      	cmp	r0, #0
 800935a:	f000 8098 	beq.w	800948e <__kernel_rem_pio2f+0x352>
 800935e:	f108 34ff 	add.w	r4, r8, #4294967295
 8009362:	4623      	mov	r3, r4
 8009364:	2200      	movs	r2, #0
 8009366:	9901      	ldr	r1, [sp, #4]
 8009368:	428b      	cmp	r3, r1
 800936a:	da4c      	bge.n	8009406 <__kernel_rem_pio2f+0x2ca>
 800936c:	2a00      	cmp	r2, #0
 800936e:	d07a      	beq.n	8009466 <__kernel_rem_pio2f+0x32a>
 8009370:	ab0a      	add	r3, sp, #40	; 0x28
 8009372:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009376:	3f08      	subs	r7, #8
 8009378:	2b00      	cmp	r3, #0
 800937a:	f000 8086 	beq.w	800948a <__kernel_rem_pio2f+0x34e>
 800937e:	4639      	mov	r1, r7
 8009380:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009384:	f000 fb54 	bl	8009a30 <scalbnf>
 8009388:	46a2      	mov	sl, r4
 800938a:	4681      	mov	r9, r0
 800938c:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 8009390:	af46      	add	r7, sp, #280	; 0x118
 8009392:	f1ba 0f00 	cmp.w	sl, #0
 8009396:	f280 80af 	bge.w	80094f8 <__kernel_rem_pio2f+0x3bc>
 800939a:	4627      	mov	r7, r4
 800939c:	2200      	movs	r2, #0
 800939e:	2f00      	cmp	r7, #0
 80093a0:	f2c0 80d9 	blt.w	8009556 <__kernel_rem_pio2f+0x41a>
 80093a4:	a946      	add	r1, sp, #280	; 0x118
 80093a6:	4690      	mov	r8, r2
 80093a8:	f04f 0a00 	mov.w	sl, #0
 80093ac:	4b1a      	ldr	r3, [pc, #104]	; (8009418 <__kernel_rem_pio2f+0x2dc>)
 80093ae:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 80093b2:	eba4 0907 	sub.w	r9, r4, r7
 80093b6:	e0c2      	b.n	800953e <__kernel_rem_pio2f+0x402>
 80093b8:	2502      	movs	r5, #2
 80093ba:	e749      	b.n	8009250 <__kernel_rem_pio2f+0x114>
 80093bc:	6823      	ldr	r3, [r4, #0]
 80093be:	f1ba 0f00 	cmp.w	sl, #0
 80093c2:	d108      	bne.n	80093d6 <__kernel_rem_pio2f+0x29a>
 80093c4:	b11b      	cbz	r3, 80093ce <__kernel_rem_pio2f+0x292>
 80093c6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80093ca:	6023      	str	r3, [r4, #0]
 80093cc:	2301      	movs	r3, #1
 80093ce:	469a      	mov	sl, r3
 80093d0:	3201      	adds	r2, #1
 80093d2:	3404      	adds	r4, #4
 80093d4:	e73f      	b.n	8009256 <__kernel_rem_pio2f+0x11a>
 80093d6:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80093da:	6023      	str	r3, [r4, #0]
 80093dc:	4653      	mov	r3, sl
 80093de:	e7f6      	b.n	80093ce <__kernel_rem_pio2f+0x292>
 80093e0:	f108 32ff 	add.w	r2, r8, #4294967295
 80093e4:	ab0a      	add	r3, sp, #40	; 0x28
 80093e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093ee:	a90a      	add	r1, sp, #40	; 0x28
 80093f0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80093f4:	e73a      	b.n	800926c <__kernel_rem_pio2f+0x130>
 80093f6:	f108 32ff 	add.w	r2, r8, #4294967295
 80093fa:	ab0a      	add	r3, sp, #40	; 0x28
 80093fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009400:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009404:	e7f3      	b.n	80093ee <__kernel_rem_pio2f+0x2b2>
 8009406:	a90a      	add	r1, sp, #40	; 0x28
 8009408:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800940c:	3b01      	subs	r3, #1
 800940e:	430a      	orrs	r2, r1
 8009410:	e7a9      	b.n	8009366 <__kernel_rem_pio2f+0x22a>
 8009412:	bf00      	nop
 8009414:	0800a114 	.word	0x0800a114
 8009418:	0800a0e8 	.word	0x0800a0e8
 800941c:	3301      	adds	r3, #1
 800941e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009422:	2900      	cmp	r1, #0
 8009424:	d0fa      	beq.n	800941c <__kernel_rem_pio2f+0x2e0>
 8009426:	9a04      	ldr	r2, [sp, #16]
 8009428:	f108 0501 	add.w	r5, r8, #1
 800942c:	eb08 0402 	add.w	r4, r8, r2
 8009430:	aa1e      	add	r2, sp, #120	; 0x78
 8009432:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8009436:	4498      	add	r8, r3
 8009438:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800943c:	45a8      	cmp	r8, r5
 800943e:	f6ff aec2 	blt.w	80091c6 <__kernel_rem_pio2f+0x8a>
 8009442:	9b07      	ldr	r3, [sp, #28]
 8009444:	46a3      	mov	fp, r4
 8009446:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800944a:	f7f7 fc3f 	bl	8000ccc <__aeabi_i2f>
 800944e:	f04f 0a00 	mov.w	sl, #0
 8009452:	2600      	movs	r6, #0
 8009454:	6020      	str	r0, [r4, #0]
 8009456:	9b03      	ldr	r3, [sp, #12]
 8009458:	459a      	cmp	sl, r3
 800945a:	dd07      	ble.n	800946c <__kernel_rem_pio2f+0x330>
 800945c:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 8009460:	3404      	adds	r4, #4
 8009462:	3501      	adds	r5, #1
 8009464:	e7ea      	b.n	800943c <__kernel_rem_pio2f+0x300>
 8009466:	2301      	movs	r3, #1
 8009468:	9a08      	ldr	r2, [sp, #32]
 800946a:	e7d8      	b.n	800941e <__kernel_rem_pio2f+0x2e2>
 800946c:	9b05      	ldr	r3, [sp, #20]
 800946e:	f85b 0904 	ldr.w	r0, [fp], #-4
 8009472:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8009476:	f7f7 fc7d 	bl	8000d74 <__aeabi_fmul>
 800947a:	4601      	mov	r1, r0
 800947c:	4630      	mov	r0, r6
 800947e:	f7f7 fb71 	bl	8000b64 <__addsf3>
 8009482:	f10a 0a01 	add.w	sl, sl, #1
 8009486:	4606      	mov	r6, r0
 8009488:	e7e5      	b.n	8009456 <__kernel_rem_pio2f+0x31a>
 800948a:	3c01      	subs	r4, #1
 800948c:	e770      	b.n	8009370 <__kernel_rem_pio2f+0x234>
 800948e:	9b06      	ldr	r3, [sp, #24]
 8009490:	9a02      	ldr	r2, [sp, #8]
 8009492:	4648      	mov	r0, r9
 8009494:	1a99      	subs	r1, r3, r2
 8009496:	f000 facb 	bl	8009a30 <scalbnf>
 800949a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800949e:	4604      	mov	r4, r0
 80094a0:	f7f7 fe1a 	bl	80010d8 <__aeabi_fcmpge>
 80094a4:	b300      	cbz	r0, 80094e8 <__kernel_rem_pio2f+0x3ac>
 80094a6:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80094aa:	4620      	mov	r0, r4
 80094ac:	f7f7 fc62 	bl	8000d74 <__aeabi_fmul>
 80094b0:	f7f7 fe3c 	bl	800112c <__aeabi_f2iz>
 80094b4:	f7f7 fc0a 	bl	8000ccc <__aeabi_i2f>
 80094b8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80094bc:	4681      	mov	r9, r0
 80094be:	f7f7 fc59 	bl	8000d74 <__aeabi_fmul>
 80094c2:	4601      	mov	r1, r0
 80094c4:	4620      	mov	r0, r4
 80094c6:	f7f7 fb4b 	bl	8000b60 <__aeabi_fsub>
 80094ca:	f7f7 fe2f 	bl	800112c <__aeabi_f2iz>
 80094ce:	ab0a      	add	r3, sp, #40	; 0x28
 80094d0:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80094d4:	4648      	mov	r0, r9
 80094d6:	f7f7 fe29 	bl	800112c <__aeabi_f2iz>
 80094da:	f108 0401 	add.w	r4, r8, #1
 80094de:	ab0a      	add	r3, sp, #40	; 0x28
 80094e0:	3708      	adds	r7, #8
 80094e2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80094e6:	e74a      	b.n	800937e <__kernel_rem_pio2f+0x242>
 80094e8:	4620      	mov	r0, r4
 80094ea:	f7f7 fe1f 	bl	800112c <__aeabi_f2iz>
 80094ee:	ab0a      	add	r3, sp, #40	; 0x28
 80094f0:	4644      	mov	r4, r8
 80094f2:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80094f6:	e742      	b.n	800937e <__kernel_rem_pio2f+0x242>
 80094f8:	ab0a      	add	r3, sp, #40	; 0x28
 80094fa:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80094fe:	f7f7 fbe5 	bl	8000ccc <__aeabi_i2f>
 8009502:	4649      	mov	r1, r9
 8009504:	f7f7 fc36 	bl	8000d74 <__aeabi_fmul>
 8009508:	4641      	mov	r1, r8
 800950a:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800950e:	4648      	mov	r0, r9
 8009510:	f7f7 fc30 	bl	8000d74 <__aeabi_fmul>
 8009514:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009518:	4681      	mov	r9, r0
 800951a:	e73a      	b.n	8009392 <__kernel_rem_pio2f+0x256>
 800951c:	f853 0b04 	ldr.w	r0, [r3], #4
 8009520:	f85b 1b04 	ldr.w	r1, [fp], #4
 8009524:	9203      	str	r2, [sp, #12]
 8009526:	9302      	str	r3, [sp, #8]
 8009528:	f7f7 fc24 	bl	8000d74 <__aeabi_fmul>
 800952c:	4601      	mov	r1, r0
 800952e:	4640      	mov	r0, r8
 8009530:	f7f7 fb18 	bl	8000b64 <__addsf3>
 8009534:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009538:	4680      	mov	r8, r0
 800953a:	f10a 0a01 	add.w	sl, sl, #1
 800953e:	9901      	ldr	r1, [sp, #4]
 8009540:	458a      	cmp	sl, r1
 8009542:	dc01      	bgt.n	8009548 <__kernel_rem_pio2f+0x40c>
 8009544:	45ca      	cmp	sl, r9
 8009546:	dde9      	ble.n	800951c <__kernel_rem_pio2f+0x3e0>
 8009548:	ab5a      	add	r3, sp, #360	; 0x168
 800954a:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800954e:	f849 8ca0 	str.w	r8, [r9, #-160]
 8009552:	3f01      	subs	r7, #1
 8009554:	e723      	b.n	800939e <__kernel_rem_pio2f+0x262>
 8009556:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8009558:	2b02      	cmp	r3, #2
 800955a:	dc07      	bgt.n	800956c <__kernel_rem_pio2f+0x430>
 800955c:	2b00      	cmp	r3, #0
 800955e:	dc4d      	bgt.n	80095fc <__kernel_rem_pio2f+0x4c0>
 8009560:	d02e      	beq.n	80095c0 <__kernel_rem_pio2f+0x484>
 8009562:	f006 0007 	and.w	r0, r6, #7
 8009566:	b05b      	add	sp, #364	; 0x16c
 8009568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800956c:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800956e:	2b03      	cmp	r3, #3
 8009570:	d1f7      	bne.n	8009562 <__kernel_rem_pio2f+0x426>
 8009572:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 8009576:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800957a:	46b8      	mov	r8, r7
 800957c:	46a2      	mov	sl, r4
 800957e:	f1ba 0f00 	cmp.w	sl, #0
 8009582:	dc48      	bgt.n	8009616 <__kernel_rem_pio2f+0x4da>
 8009584:	46a1      	mov	r9, r4
 8009586:	f1b9 0f01 	cmp.w	r9, #1
 800958a:	dc5f      	bgt.n	800964c <__kernel_rem_pio2f+0x510>
 800958c:	2000      	movs	r0, #0
 800958e:	2c01      	cmp	r4, #1
 8009590:	dc75      	bgt.n	800967e <__kernel_rem_pio2f+0x542>
 8009592:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8009594:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8009596:	2d00      	cmp	r5, #0
 8009598:	d177      	bne.n	800968a <__kernel_rem_pio2f+0x54e>
 800959a:	9900      	ldr	r1, [sp, #0]
 800959c:	600a      	str	r2, [r1, #0]
 800959e:	460a      	mov	r2, r1
 80095a0:	604b      	str	r3, [r1, #4]
 80095a2:	6090      	str	r0, [r2, #8]
 80095a4:	e7dd      	b.n	8009562 <__kernel_rem_pio2f+0x426>
 80095a6:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 80095aa:	f7f7 fadb 	bl	8000b64 <__addsf3>
 80095ae:	3c01      	subs	r4, #1
 80095b0:	2c00      	cmp	r4, #0
 80095b2:	daf8      	bge.n	80095a6 <__kernel_rem_pio2f+0x46a>
 80095b4:	b10d      	cbz	r5, 80095ba <__kernel_rem_pio2f+0x47e>
 80095b6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80095ba:	9b00      	ldr	r3, [sp, #0]
 80095bc:	6018      	str	r0, [r3, #0]
 80095be:	e7d0      	b.n	8009562 <__kernel_rem_pio2f+0x426>
 80095c0:	2000      	movs	r0, #0
 80095c2:	af32      	add	r7, sp, #200	; 0xc8
 80095c4:	e7f4      	b.n	80095b0 <__kernel_rem_pio2f+0x474>
 80095c6:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 80095ca:	f7f7 facb 	bl	8000b64 <__addsf3>
 80095ce:	3f01      	subs	r7, #1
 80095d0:	2f00      	cmp	r7, #0
 80095d2:	daf8      	bge.n	80095c6 <__kernel_rem_pio2f+0x48a>
 80095d4:	b1bd      	cbz	r5, 8009606 <__kernel_rem_pio2f+0x4ca>
 80095d6:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 80095da:	9a00      	ldr	r2, [sp, #0]
 80095dc:	4601      	mov	r1, r0
 80095de:	6013      	str	r3, [r2, #0]
 80095e0:	9832      	ldr	r0, [sp, #200]	; 0xc8
 80095e2:	f7f7 fabd 	bl	8000b60 <__aeabi_fsub>
 80095e6:	2701      	movs	r7, #1
 80095e8:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 80095ec:	42bc      	cmp	r4, r7
 80095ee:	da0c      	bge.n	800960a <__kernel_rem_pio2f+0x4ce>
 80095f0:	b10d      	cbz	r5, 80095f6 <__kernel_rem_pio2f+0x4ba>
 80095f2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80095f6:	9b00      	ldr	r3, [sp, #0]
 80095f8:	6058      	str	r0, [r3, #4]
 80095fa:	e7b2      	b.n	8009562 <__kernel_rem_pio2f+0x426>
 80095fc:	4627      	mov	r7, r4
 80095fe:	2000      	movs	r0, #0
 8009600:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8009604:	e7e4      	b.n	80095d0 <__kernel_rem_pio2f+0x494>
 8009606:	4603      	mov	r3, r0
 8009608:	e7e7      	b.n	80095da <__kernel_rem_pio2f+0x49e>
 800960a:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800960e:	f7f7 faa9 	bl	8000b64 <__addsf3>
 8009612:	3701      	adds	r7, #1
 8009614:	e7ea      	b.n	80095ec <__kernel_rem_pio2f+0x4b0>
 8009616:	f8d8 3000 	ldr.w	r3, [r8]
 800961a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800961e:	4619      	mov	r1, r3
 8009620:	4610      	mov	r0, r2
 8009622:	9302      	str	r3, [sp, #8]
 8009624:	9201      	str	r2, [sp, #4]
 8009626:	f7f7 fa9d 	bl	8000b64 <__addsf3>
 800962a:	9a01      	ldr	r2, [sp, #4]
 800962c:	4601      	mov	r1, r0
 800962e:	4681      	mov	r9, r0
 8009630:	4610      	mov	r0, r2
 8009632:	f7f7 fa95 	bl	8000b60 <__aeabi_fsub>
 8009636:	9b02      	ldr	r3, [sp, #8]
 8009638:	f10a 3aff 	add.w	sl, sl, #4294967295
 800963c:	4619      	mov	r1, r3
 800963e:	f7f7 fa91 	bl	8000b64 <__addsf3>
 8009642:	f848 0904 	str.w	r0, [r8], #-4
 8009646:	f8c8 9000 	str.w	r9, [r8]
 800964a:	e798      	b.n	800957e <__kernel_rem_pio2f+0x442>
 800964c:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8009650:	f8d7 a000 	ldr.w	sl, [r7]
 8009654:	4618      	mov	r0, r3
 8009656:	4651      	mov	r1, sl
 8009658:	9301      	str	r3, [sp, #4]
 800965a:	f7f7 fa83 	bl	8000b64 <__addsf3>
 800965e:	9b01      	ldr	r3, [sp, #4]
 8009660:	4601      	mov	r1, r0
 8009662:	4680      	mov	r8, r0
 8009664:	4618      	mov	r0, r3
 8009666:	f7f7 fa7b 	bl	8000b60 <__aeabi_fsub>
 800966a:	4651      	mov	r1, sl
 800966c:	f7f7 fa7a 	bl	8000b64 <__addsf3>
 8009670:	f847 0904 	str.w	r0, [r7], #-4
 8009674:	f109 39ff 	add.w	r9, r9, #4294967295
 8009678:	f8c7 8000 	str.w	r8, [r7]
 800967c:	e783      	b.n	8009586 <__kernel_rem_pio2f+0x44a>
 800967e:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8009682:	f7f7 fa6f 	bl	8000b64 <__addsf3>
 8009686:	3c01      	subs	r4, #1
 8009688:	e781      	b.n	800958e <__kernel_rem_pio2f+0x452>
 800968a:	9900      	ldr	r1, [sp, #0]
 800968c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8009690:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009694:	600a      	str	r2, [r1, #0]
 8009696:	604b      	str	r3, [r1, #4]
 8009698:	460a      	mov	r2, r1
 800969a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800969e:	e780      	b.n	80095a2 <__kernel_rem_pio2f+0x466>

080096a0 <__kernel_sinf>:
 80096a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096a4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80096a8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80096ac:	4604      	mov	r4, r0
 80096ae:	460f      	mov	r7, r1
 80096b0:	4691      	mov	r9, r2
 80096b2:	da03      	bge.n	80096bc <__kernel_sinf+0x1c>
 80096b4:	f7f7 fd3a 	bl	800112c <__aeabi_f2iz>
 80096b8:	2800      	cmp	r0, #0
 80096ba:	d035      	beq.n	8009728 <__kernel_sinf+0x88>
 80096bc:	4621      	mov	r1, r4
 80096be:	4620      	mov	r0, r4
 80096c0:	f7f7 fb58 	bl	8000d74 <__aeabi_fmul>
 80096c4:	4605      	mov	r5, r0
 80096c6:	4601      	mov	r1, r0
 80096c8:	4620      	mov	r0, r4
 80096ca:	f7f7 fb53 	bl	8000d74 <__aeabi_fmul>
 80096ce:	4929      	ldr	r1, [pc, #164]	; (8009774 <__kernel_sinf+0xd4>)
 80096d0:	4606      	mov	r6, r0
 80096d2:	4628      	mov	r0, r5
 80096d4:	f7f7 fb4e 	bl	8000d74 <__aeabi_fmul>
 80096d8:	4927      	ldr	r1, [pc, #156]	; (8009778 <__kernel_sinf+0xd8>)
 80096da:	f7f7 fa41 	bl	8000b60 <__aeabi_fsub>
 80096de:	4629      	mov	r1, r5
 80096e0:	f7f7 fb48 	bl	8000d74 <__aeabi_fmul>
 80096e4:	4925      	ldr	r1, [pc, #148]	; (800977c <__kernel_sinf+0xdc>)
 80096e6:	f7f7 fa3d 	bl	8000b64 <__addsf3>
 80096ea:	4629      	mov	r1, r5
 80096ec:	f7f7 fb42 	bl	8000d74 <__aeabi_fmul>
 80096f0:	4923      	ldr	r1, [pc, #140]	; (8009780 <__kernel_sinf+0xe0>)
 80096f2:	f7f7 fa35 	bl	8000b60 <__aeabi_fsub>
 80096f6:	4629      	mov	r1, r5
 80096f8:	f7f7 fb3c 	bl	8000d74 <__aeabi_fmul>
 80096fc:	4921      	ldr	r1, [pc, #132]	; (8009784 <__kernel_sinf+0xe4>)
 80096fe:	f7f7 fa31 	bl	8000b64 <__addsf3>
 8009702:	4680      	mov	r8, r0
 8009704:	f1b9 0f00 	cmp.w	r9, #0
 8009708:	d111      	bne.n	800972e <__kernel_sinf+0x8e>
 800970a:	4601      	mov	r1, r0
 800970c:	4628      	mov	r0, r5
 800970e:	f7f7 fb31 	bl	8000d74 <__aeabi_fmul>
 8009712:	491d      	ldr	r1, [pc, #116]	; (8009788 <__kernel_sinf+0xe8>)
 8009714:	f7f7 fa24 	bl	8000b60 <__aeabi_fsub>
 8009718:	4631      	mov	r1, r6
 800971a:	f7f7 fb2b 	bl	8000d74 <__aeabi_fmul>
 800971e:	4601      	mov	r1, r0
 8009720:	4620      	mov	r0, r4
 8009722:	f7f7 fa1f 	bl	8000b64 <__addsf3>
 8009726:	4604      	mov	r4, r0
 8009728:	4620      	mov	r0, r4
 800972a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800972e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009732:	4638      	mov	r0, r7
 8009734:	f7f7 fb1e 	bl	8000d74 <__aeabi_fmul>
 8009738:	4641      	mov	r1, r8
 800973a:	4681      	mov	r9, r0
 800973c:	4630      	mov	r0, r6
 800973e:	f7f7 fb19 	bl	8000d74 <__aeabi_fmul>
 8009742:	4601      	mov	r1, r0
 8009744:	4648      	mov	r0, r9
 8009746:	f7f7 fa0b 	bl	8000b60 <__aeabi_fsub>
 800974a:	4629      	mov	r1, r5
 800974c:	f7f7 fb12 	bl	8000d74 <__aeabi_fmul>
 8009750:	4639      	mov	r1, r7
 8009752:	f7f7 fa05 	bl	8000b60 <__aeabi_fsub>
 8009756:	490c      	ldr	r1, [pc, #48]	; (8009788 <__kernel_sinf+0xe8>)
 8009758:	4605      	mov	r5, r0
 800975a:	4630      	mov	r0, r6
 800975c:	f7f7 fb0a 	bl	8000d74 <__aeabi_fmul>
 8009760:	4601      	mov	r1, r0
 8009762:	4628      	mov	r0, r5
 8009764:	f7f7 f9fe 	bl	8000b64 <__addsf3>
 8009768:	4601      	mov	r1, r0
 800976a:	4620      	mov	r0, r4
 800976c:	f7f7 f9f8 	bl	8000b60 <__aeabi_fsub>
 8009770:	e7d9      	b.n	8009726 <__kernel_sinf+0x86>
 8009772:	bf00      	nop
 8009774:	2f2ec9d3 	.word	0x2f2ec9d3
 8009778:	32d72f34 	.word	0x32d72f34
 800977c:	3638ef1b 	.word	0x3638ef1b
 8009780:	39500d01 	.word	0x39500d01
 8009784:	3c088889 	.word	0x3c088889
 8009788:	3e2aaaab 	.word	0x3e2aaaab

0800978c <atanf>:
 800978c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009790:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8009794:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8009798:	4604      	mov	r4, r0
 800979a:	4680      	mov	r8, r0
 800979c:	db0e      	blt.n	80097bc <atanf+0x30>
 800979e:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80097a2:	dd04      	ble.n	80097ae <atanf+0x22>
 80097a4:	4601      	mov	r1, r0
 80097a6:	f7f7 f9dd 	bl	8000b64 <__addsf3>
 80097aa:	4604      	mov	r4, r0
 80097ac:	e003      	b.n	80097b6 <atanf+0x2a>
 80097ae:	2800      	cmp	r0, #0
 80097b0:	f300 80ce 	bgt.w	8009950 <atanf+0x1c4>
 80097b4:	4c67      	ldr	r4, [pc, #412]	; (8009954 <atanf+0x1c8>)
 80097b6:	4620      	mov	r0, r4
 80097b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097bc:	4b66      	ldr	r3, [pc, #408]	; (8009958 <atanf+0x1cc>)
 80097be:	429d      	cmp	r5, r3
 80097c0:	dc0e      	bgt.n	80097e0 <atanf+0x54>
 80097c2:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 80097c6:	da08      	bge.n	80097da <atanf+0x4e>
 80097c8:	4964      	ldr	r1, [pc, #400]	; (800995c <atanf+0x1d0>)
 80097ca:	f7f7 f9cb 	bl	8000b64 <__addsf3>
 80097ce:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80097d2:	f7f7 fc8b 	bl	80010ec <__aeabi_fcmpgt>
 80097d6:	2800      	cmp	r0, #0
 80097d8:	d1ed      	bne.n	80097b6 <atanf+0x2a>
 80097da:	f04f 36ff 	mov.w	r6, #4294967295
 80097de:	e01c      	b.n	800981a <atanf+0x8e>
 80097e0:	f000 f8e0 	bl	80099a4 <fabsf>
 80097e4:	4b5e      	ldr	r3, [pc, #376]	; (8009960 <atanf+0x1d4>)
 80097e6:	4604      	mov	r4, r0
 80097e8:	429d      	cmp	r5, r3
 80097ea:	dc7c      	bgt.n	80098e6 <atanf+0x15a>
 80097ec:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80097f0:	429d      	cmp	r5, r3
 80097f2:	dc67      	bgt.n	80098c4 <atanf+0x138>
 80097f4:	4601      	mov	r1, r0
 80097f6:	f7f7 f9b5 	bl	8000b64 <__addsf3>
 80097fa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80097fe:	f7f7 f9af 	bl	8000b60 <__aeabi_fsub>
 8009802:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8009806:	4605      	mov	r5, r0
 8009808:	4620      	mov	r0, r4
 800980a:	f7f7 f9ab 	bl	8000b64 <__addsf3>
 800980e:	4601      	mov	r1, r0
 8009810:	4628      	mov	r0, r5
 8009812:	f7f7 fb63 	bl	8000edc <__aeabi_fdiv>
 8009816:	2600      	movs	r6, #0
 8009818:	4604      	mov	r4, r0
 800981a:	4621      	mov	r1, r4
 800981c:	4620      	mov	r0, r4
 800981e:	f7f7 faa9 	bl	8000d74 <__aeabi_fmul>
 8009822:	4601      	mov	r1, r0
 8009824:	4607      	mov	r7, r0
 8009826:	f7f7 faa5 	bl	8000d74 <__aeabi_fmul>
 800982a:	4605      	mov	r5, r0
 800982c:	494d      	ldr	r1, [pc, #308]	; (8009964 <atanf+0x1d8>)
 800982e:	f7f7 faa1 	bl	8000d74 <__aeabi_fmul>
 8009832:	494d      	ldr	r1, [pc, #308]	; (8009968 <atanf+0x1dc>)
 8009834:	f7f7 f996 	bl	8000b64 <__addsf3>
 8009838:	4629      	mov	r1, r5
 800983a:	f7f7 fa9b 	bl	8000d74 <__aeabi_fmul>
 800983e:	494b      	ldr	r1, [pc, #300]	; (800996c <atanf+0x1e0>)
 8009840:	f7f7 f990 	bl	8000b64 <__addsf3>
 8009844:	4629      	mov	r1, r5
 8009846:	f7f7 fa95 	bl	8000d74 <__aeabi_fmul>
 800984a:	4949      	ldr	r1, [pc, #292]	; (8009970 <atanf+0x1e4>)
 800984c:	f7f7 f98a 	bl	8000b64 <__addsf3>
 8009850:	4629      	mov	r1, r5
 8009852:	f7f7 fa8f 	bl	8000d74 <__aeabi_fmul>
 8009856:	4947      	ldr	r1, [pc, #284]	; (8009974 <atanf+0x1e8>)
 8009858:	f7f7 f984 	bl	8000b64 <__addsf3>
 800985c:	4629      	mov	r1, r5
 800985e:	f7f7 fa89 	bl	8000d74 <__aeabi_fmul>
 8009862:	4945      	ldr	r1, [pc, #276]	; (8009978 <atanf+0x1ec>)
 8009864:	f7f7 f97e 	bl	8000b64 <__addsf3>
 8009868:	4639      	mov	r1, r7
 800986a:	f7f7 fa83 	bl	8000d74 <__aeabi_fmul>
 800986e:	4943      	ldr	r1, [pc, #268]	; (800997c <atanf+0x1f0>)
 8009870:	4607      	mov	r7, r0
 8009872:	4628      	mov	r0, r5
 8009874:	f7f7 fa7e 	bl	8000d74 <__aeabi_fmul>
 8009878:	4941      	ldr	r1, [pc, #260]	; (8009980 <atanf+0x1f4>)
 800987a:	f7f7 f971 	bl	8000b60 <__aeabi_fsub>
 800987e:	4629      	mov	r1, r5
 8009880:	f7f7 fa78 	bl	8000d74 <__aeabi_fmul>
 8009884:	493f      	ldr	r1, [pc, #252]	; (8009984 <atanf+0x1f8>)
 8009886:	f7f7 f96b 	bl	8000b60 <__aeabi_fsub>
 800988a:	4629      	mov	r1, r5
 800988c:	f7f7 fa72 	bl	8000d74 <__aeabi_fmul>
 8009890:	493d      	ldr	r1, [pc, #244]	; (8009988 <atanf+0x1fc>)
 8009892:	f7f7 f965 	bl	8000b60 <__aeabi_fsub>
 8009896:	4629      	mov	r1, r5
 8009898:	f7f7 fa6c 	bl	8000d74 <__aeabi_fmul>
 800989c:	493b      	ldr	r1, [pc, #236]	; (800998c <atanf+0x200>)
 800989e:	f7f7 f95f 	bl	8000b60 <__aeabi_fsub>
 80098a2:	4629      	mov	r1, r5
 80098a4:	f7f7 fa66 	bl	8000d74 <__aeabi_fmul>
 80098a8:	4601      	mov	r1, r0
 80098aa:	4638      	mov	r0, r7
 80098ac:	f7f7 f95a 	bl	8000b64 <__addsf3>
 80098b0:	4621      	mov	r1, r4
 80098b2:	f7f7 fa5f 	bl	8000d74 <__aeabi_fmul>
 80098b6:	1c73      	adds	r3, r6, #1
 80098b8:	4601      	mov	r1, r0
 80098ba:	d133      	bne.n	8009924 <atanf+0x198>
 80098bc:	4620      	mov	r0, r4
 80098be:	f7f7 f94f 	bl	8000b60 <__aeabi_fsub>
 80098c2:	e772      	b.n	80097aa <atanf+0x1e>
 80098c4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80098c8:	f7f7 f94a 	bl	8000b60 <__aeabi_fsub>
 80098cc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80098d0:	4605      	mov	r5, r0
 80098d2:	4620      	mov	r0, r4
 80098d4:	f7f7 f946 	bl	8000b64 <__addsf3>
 80098d8:	4601      	mov	r1, r0
 80098da:	4628      	mov	r0, r5
 80098dc:	f7f7 fafe 	bl	8000edc <__aeabi_fdiv>
 80098e0:	2601      	movs	r6, #1
 80098e2:	4604      	mov	r4, r0
 80098e4:	e799      	b.n	800981a <atanf+0x8e>
 80098e6:	4b2a      	ldr	r3, [pc, #168]	; (8009990 <atanf+0x204>)
 80098e8:	429d      	cmp	r5, r3
 80098ea:	dc14      	bgt.n	8009916 <atanf+0x18a>
 80098ec:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 80098f0:	f7f7 f936 	bl	8000b60 <__aeabi_fsub>
 80098f4:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 80098f8:	4605      	mov	r5, r0
 80098fa:	4620      	mov	r0, r4
 80098fc:	f7f7 fa3a 	bl	8000d74 <__aeabi_fmul>
 8009900:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009904:	f7f7 f92e 	bl	8000b64 <__addsf3>
 8009908:	4601      	mov	r1, r0
 800990a:	4628      	mov	r0, r5
 800990c:	f7f7 fae6 	bl	8000edc <__aeabi_fdiv>
 8009910:	2602      	movs	r6, #2
 8009912:	4604      	mov	r4, r0
 8009914:	e781      	b.n	800981a <atanf+0x8e>
 8009916:	4601      	mov	r1, r0
 8009918:	481e      	ldr	r0, [pc, #120]	; (8009994 <atanf+0x208>)
 800991a:	f7f7 fadf 	bl	8000edc <__aeabi_fdiv>
 800991e:	2603      	movs	r6, #3
 8009920:	4604      	mov	r4, r0
 8009922:	e77a      	b.n	800981a <atanf+0x8e>
 8009924:	4b1c      	ldr	r3, [pc, #112]	; (8009998 <atanf+0x20c>)
 8009926:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800992a:	f7f7 f919 	bl	8000b60 <__aeabi_fsub>
 800992e:	4621      	mov	r1, r4
 8009930:	f7f7 f916 	bl	8000b60 <__aeabi_fsub>
 8009934:	4b19      	ldr	r3, [pc, #100]	; (800999c <atanf+0x210>)
 8009936:	4601      	mov	r1, r0
 8009938:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800993c:	f7f7 f910 	bl	8000b60 <__aeabi_fsub>
 8009940:	f1b8 0f00 	cmp.w	r8, #0
 8009944:	4604      	mov	r4, r0
 8009946:	f6bf af36 	bge.w	80097b6 <atanf+0x2a>
 800994a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800994e:	e72c      	b.n	80097aa <atanf+0x1e>
 8009950:	4c13      	ldr	r4, [pc, #76]	; (80099a0 <atanf+0x214>)
 8009952:	e730      	b.n	80097b6 <atanf+0x2a>
 8009954:	bfc90fdb 	.word	0xbfc90fdb
 8009958:	3edfffff 	.word	0x3edfffff
 800995c:	7149f2ca 	.word	0x7149f2ca
 8009960:	3f97ffff 	.word	0x3f97ffff
 8009964:	3c8569d7 	.word	0x3c8569d7
 8009968:	3d4bda59 	.word	0x3d4bda59
 800996c:	3d886b35 	.word	0x3d886b35
 8009970:	3dba2e6e 	.word	0x3dba2e6e
 8009974:	3e124925 	.word	0x3e124925
 8009978:	3eaaaaab 	.word	0x3eaaaaab
 800997c:	bd15a221 	.word	0xbd15a221
 8009980:	3d6ef16b 	.word	0x3d6ef16b
 8009984:	3d9d8795 	.word	0x3d9d8795
 8009988:	3de38e38 	.word	0x3de38e38
 800998c:	3e4ccccd 	.word	0x3e4ccccd
 8009990:	401bffff 	.word	0x401bffff
 8009994:	bf800000 	.word	0xbf800000
 8009998:	0800a130 	.word	0x0800a130
 800999c:	0800a120 	.word	0x0800a120
 80099a0:	3fc90fdb 	.word	0x3fc90fdb

080099a4 <fabsf>:
 80099a4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80099a8:	4770      	bx	lr
	...

080099ac <floorf>:
 80099ac:	b570      	push	{r4, r5, r6, lr}
 80099ae:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 80099b2:	3d7f      	subs	r5, #127	; 0x7f
 80099b4:	2d16      	cmp	r5, #22
 80099b6:	4601      	mov	r1, r0
 80099b8:	4604      	mov	r4, r0
 80099ba:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 80099be:	dc26      	bgt.n	8009a0e <floorf+0x62>
 80099c0:	2d00      	cmp	r5, #0
 80099c2:	da0e      	bge.n	80099e2 <floorf+0x36>
 80099c4:	4917      	ldr	r1, [pc, #92]	; (8009a24 <floorf+0x78>)
 80099c6:	f7f7 f8cd 	bl	8000b64 <__addsf3>
 80099ca:	2100      	movs	r1, #0
 80099cc:	f7f7 fb8e 	bl	80010ec <__aeabi_fcmpgt>
 80099d0:	b128      	cbz	r0, 80099de <floorf+0x32>
 80099d2:	2c00      	cmp	r4, #0
 80099d4:	da23      	bge.n	8009a1e <floorf+0x72>
 80099d6:	4b14      	ldr	r3, [pc, #80]	; (8009a28 <floorf+0x7c>)
 80099d8:	2e00      	cmp	r6, #0
 80099da:	bf18      	it	ne
 80099dc:	461c      	movne	r4, r3
 80099de:	4621      	mov	r1, r4
 80099e0:	e01b      	b.n	8009a1a <floorf+0x6e>
 80099e2:	4e12      	ldr	r6, [pc, #72]	; (8009a2c <floorf+0x80>)
 80099e4:	412e      	asrs	r6, r5
 80099e6:	4230      	tst	r0, r6
 80099e8:	d017      	beq.n	8009a1a <floorf+0x6e>
 80099ea:	490e      	ldr	r1, [pc, #56]	; (8009a24 <floorf+0x78>)
 80099ec:	f7f7 f8ba 	bl	8000b64 <__addsf3>
 80099f0:	2100      	movs	r1, #0
 80099f2:	f7f7 fb7b 	bl	80010ec <__aeabi_fcmpgt>
 80099f6:	2800      	cmp	r0, #0
 80099f8:	d0f1      	beq.n	80099de <floorf+0x32>
 80099fa:	2c00      	cmp	r4, #0
 80099fc:	bfbe      	ittt	lt
 80099fe:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8009a02:	fa43 f505 	asrlt.w	r5, r3, r5
 8009a06:	1964      	addlt	r4, r4, r5
 8009a08:	ea24 0406 	bic.w	r4, r4, r6
 8009a0c:	e7e7      	b.n	80099de <floorf+0x32>
 8009a0e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8009a12:	d302      	bcc.n	8009a1a <floorf+0x6e>
 8009a14:	f7f7 f8a6 	bl	8000b64 <__addsf3>
 8009a18:	4601      	mov	r1, r0
 8009a1a:	4608      	mov	r0, r1
 8009a1c:	bd70      	pop	{r4, r5, r6, pc}
 8009a1e:	2400      	movs	r4, #0
 8009a20:	e7dd      	b.n	80099de <floorf+0x32>
 8009a22:	bf00      	nop
 8009a24:	7149f2ca 	.word	0x7149f2ca
 8009a28:	bf800000 	.word	0xbf800000
 8009a2c:	007fffff 	.word	0x007fffff

08009a30 <scalbnf>:
 8009a30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8009a34:	b538      	push	{r3, r4, r5, lr}
 8009a36:	4603      	mov	r3, r0
 8009a38:	460d      	mov	r5, r1
 8009a3a:	4604      	mov	r4, r0
 8009a3c:	d02a      	beq.n	8009a94 <scalbnf+0x64>
 8009a3e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009a42:	d304      	bcc.n	8009a4e <scalbnf+0x1e>
 8009a44:	4601      	mov	r1, r0
 8009a46:	f7f7 f88d 	bl	8000b64 <__addsf3>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	e022      	b.n	8009a94 <scalbnf+0x64>
 8009a4e:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 8009a52:	d117      	bne.n	8009a84 <scalbnf+0x54>
 8009a54:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8009a58:	f7f7 f98c 	bl	8000d74 <__aeabi_fmul>
 8009a5c:	4a17      	ldr	r2, [pc, #92]	; (8009abc <scalbnf+0x8c>)
 8009a5e:	4603      	mov	r3, r0
 8009a60:	4295      	cmp	r5, r2
 8009a62:	db0b      	blt.n	8009a7c <scalbnf+0x4c>
 8009a64:	4604      	mov	r4, r0
 8009a66:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8009a6a:	3a19      	subs	r2, #25
 8009a6c:	442a      	add	r2, r5
 8009a6e:	2afe      	cmp	r2, #254	; 0xfe
 8009a70:	dd0a      	ble.n	8009a88 <scalbnf+0x58>
 8009a72:	4913      	ldr	r1, [pc, #76]	; (8009ac0 <scalbnf+0x90>)
 8009a74:	4618      	mov	r0, r3
 8009a76:	f361 001e 	bfi	r0, r1, #0, #31
 8009a7a:	e000      	b.n	8009a7e <scalbnf+0x4e>
 8009a7c:	4911      	ldr	r1, [pc, #68]	; (8009ac4 <scalbnf+0x94>)
 8009a7e:	f7f7 f979 	bl	8000d74 <__aeabi_fmul>
 8009a82:	e7e2      	b.n	8009a4a <scalbnf+0x1a>
 8009a84:	0dd2      	lsrs	r2, r2, #23
 8009a86:	e7f1      	b.n	8009a6c <scalbnf+0x3c>
 8009a88:	2a00      	cmp	r2, #0
 8009a8a:	dd05      	ble.n	8009a98 <scalbnf+0x68>
 8009a8c:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 8009a90:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 8009a94:	4618      	mov	r0, r3
 8009a96:	bd38      	pop	{r3, r4, r5, pc}
 8009a98:	f112 0f16 	cmn.w	r2, #22
 8009a9c:	da05      	bge.n	8009aaa <scalbnf+0x7a>
 8009a9e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8009aa2:	4295      	cmp	r5, r2
 8009aa4:	dce5      	bgt.n	8009a72 <scalbnf+0x42>
 8009aa6:	4907      	ldr	r1, [pc, #28]	; (8009ac4 <scalbnf+0x94>)
 8009aa8:	e7e4      	b.n	8009a74 <scalbnf+0x44>
 8009aaa:	3219      	adds	r2, #25
 8009aac:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8009ab0:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8009ab4:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 8009ab8:	e7e1      	b.n	8009a7e <scalbnf+0x4e>
 8009aba:	bf00      	nop
 8009abc:	ffff3cb0 	.word	0xffff3cb0
 8009ac0:	7149f2ca 	.word	0x7149f2ca
 8009ac4:	0da24260 	.word	0x0da24260

08009ac8 <_init>:
 8009ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aca:	bf00      	nop
 8009acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ace:	bc08      	pop	{r3}
 8009ad0:	469e      	mov	lr, r3
 8009ad2:	4770      	bx	lr

08009ad4 <_fini>:
 8009ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ad6:	bf00      	nop
 8009ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ada:	bc08      	pop	{r3}
 8009adc:	469e      	mov	lr, r3
 8009ade:	4770      	bx	lr
