{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79988,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000121089,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.07929e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.39403e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.07929e-05,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 8.7584,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 52.5504,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 210.202,
	"finish__design__instance__count__class:multi_input_combinational_cell": 10,
	"finish__design__instance__area__class:multi_input_combinational_cell": 122.618,
	"finish__design__instance__count": 35,
	"finish__design__instance__area": 416.65,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.65005,
	"finish__clock__skew__setup": 0.00058667,
	"finish__clock__skew__hold": 0.00058667,
	"finish__timing__drv__max_slew_limit": 0.863607,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.968885,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.4243e-05,
	"finish__power__switching__total": 2.16099e-05,
	"finish__power__leakage__total": 1.94776e-10,
	"finish__power__total": 0.000115853,
	"finish__design__io": 13,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 3415.78,
	"finish__design__instance__count": 81,
	"finish__design__instance__area": 474.205,
	"finish__design__instance__count__stdcell": 81,
	"finish__design__instance__area__stdcell": 474.205,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.138828,
	"finish__design__instance__utilization__stdcell": 0.138828,
	"finish__design__rows": 21,
	"finish__design__rows:unithd": 21,
	"finish__design__sites": 2730,
	"finish__design__sites:unithd": 2730,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}