// Seed: 2670260796
module module_0 (
    inout  tri0  id_0,
    output logic id_1
    , id_7,
    input  tri1  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  tri   id_5
);
  reg id_8;
  assign id_0 = 1;
  assign id_0 = 1;
  tri1 id_9, id_10;
  final begin
    begin
      id_1 <= id_8;
    end
  end
  wire id_11;
  assign #1 id_9 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1
);
  wand id_3 = 1'h0 - (1), id_4;
  wand id_5;
  supply0 id_6;
  initial id_1 <= 1'b0;
  module_0(
      id_6, id_1, id_0, id_6, id_0, id_0
  );
  if (id_5 | 1'h0) supply1 id_7, id_8;
  assign id_8 = id_0, id_6 = id_0;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_10 = id_9;
endmodule
