#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct 24 10:30:16 2018
# Process ID: 16932
# Current directory: /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch
# Command line: vivado -nolog -notrace
# Log file: 
# Journal file: /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.xpr
launch_simulation
reorder_files -front /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_defines.sv
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top positadd_8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top positadd [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
launch_simulation -mode post-synthesis -type functional
import_files -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv
reorder_files -fileset sim_1 -before /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/testadd.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/es2/posit_defines.sv
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_accumprod_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_prod_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_accum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_prod_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_8_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_16.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract_accum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_prod_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_prod_8_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_raw_sumval.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_accum_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_truncated_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_product_prod_sum_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_truncated_prodsum_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_product_prod_sum_sum_to_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_accum_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_8.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_truncated_raw_prodsumsum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_truncated_raw_sumval.sv}
set_property is_enabled false [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd]
launch_simulation
launch_simulation
import_files -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/pkg/posit_package_es2.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/pkg/posit_package_es2.vhd
launch_simulation
set_property is_enabled true [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd]
launch_simulation
launch_simulation
reorder_files -fileset sim_1 -after /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/pkg/posit_package_es2.vhd
reorder_files -fileset sim_1 -before /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/pkg/posit_package_es2.vhd
reorder_files -after /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_common.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/imports/pkg/posit_package_es2.vhd
reorder_files -before /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_common.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/imports/pkg/posit_package_es2.vhd
launch_simulation
reorder_files -before /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/imports/pkg/posit_package_es2.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_common.vhd
launch_simulation
launch_simulation
reorder_files -front /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/imports/es2/posit_defines.sv
import_files -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/ip/ADDSUB151_8/ADDSUB151_8.xci
export_ip_user_files -of_objects  [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB151_8/ADDSUB151_8.xci] -lib_map_path [list {modelsim=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/modelsim} {questa=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/questa} {ies=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/ies} {vcs=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/vcs} {riviera=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/riviera}] -force -quiet
upgrade_ip -vlnv xilinx.com:ip:c_addsub:12.0 [get_ips  ADDSUB151_8] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips ADDSUB151_8] -no_script -sync -force -quiet
generate_target all [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB151_8/ADDSUB151_8.xci]
catch { config_ip_cache -export [get_ips -all ADDSUB151_8] }
export_ip_user_files -of_objects [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB151_8/ADDSUB151_8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB151_8/ADDSUB151_8.xci]
launch_runs -jobs 8 ADDSUB151_8_synth_1
export_simulation -of_objects [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB151_8/ADDSUB151_8.xci] -directory /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.ip_user_files/sim_scripts -ip_user_files_dir /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.ip_user_files -ipstatic_source_dir /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/modelsim} {questa=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/questa} {ies=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/ies} {vcs=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/vcs} {riviera=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
import_files -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/ip/ADDSUB256_8/ADDSUB256_8.xci
export_ip_user_files -of_objects  [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB256_8/ADDSUB256_8.xci] -lib_map_path [list {modelsim=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/modelsim} {questa=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/questa} {ies=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/ies} {vcs=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/vcs} {riviera=/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.cache/compile_simlib/riviera}] -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB256_8/ADDSUB256_8.xci] -no_script -reset -force -quiet
remove_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB256_8/ADDSUB256_8.xci
file delete -force /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB256_8
wait_on_run ADDSUB151_8_synth_1
refresh_design
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_raw_test.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_raw_test.vhd
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top positadd_4_raw_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
set_property library work [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd]
launch_simulation
set_property library xil_defaultlib [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd]
set_property library work [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/pkg/posit_package_es2.vhd]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd
set_property library work [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/lib/posit_common.vhd]
launch_simulation
launch_simulation
launch_simulation
set_property -name {xsim.compile.xvlog.more_options} -value {-v 1} -objects [get_filesets sim_1]
set_property -name {xsim.compile.xvhdl.more_options} -value {-v 1} -objects [get_filesets sim_1]
launch_simulation
set_property -name {xsim.compile.xvlog.more_options} -value {-v 1 --mt off} -objects [get_filesets sim_1]
set_property -name {xsim.compile.xvhdl.more_options} -value {-v  1  --mt off} -objects [get_filesets sim_1]
launch_simulation
set_property -name {xsim.compile.xvlog.more_options} -value {-v 1} -objects [get_filesets sim_1]
set_property -name {xsim.compile.xvhdl.more_options} -value {-v  1} -objects [get_filesets sim_1]
