library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity SeqDetFSM is
	port(	reset:	in	std_logic;
			clk: 		in	std_logic);