Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar  8 20:15:37 2024
| Host         : DESKTOP-AJ2V9VE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_byte_tx_control_sets_placed.rpt
| Design       : uart_byte_tx
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              41 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------+---------------------------+------------------+----------------+
|   Clock Signal   |   Enable Signal  |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+------------------+---------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | en_baud_rate_cnt | baud_rate_cnt[12]_i_2_n_0 |                1 |              1 |
|  clk_i_IBUF_BUFG | bit_cnt          | baud_rate_cnt[12]_i_2_n_0 |                1 |              4 |
|  clk_i_IBUF_BUFG | data             |                           |                3 |              8 |
|  clk_i_IBUF_BUFG |                  | baud_rate_cnt[12]_i_2_n_0 |               12 |             41 |
+------------------+------------------+---------------------------+------------------+----------------+


