============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Feb 20 2023  12:25:23 am
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Late External Delay Assertion
Endpoint:   flags[1]      (^) checked with leading edge of 'func_clk'
Beginpoint: alucontrol[0] (^) triggered by leading edge of 'func_clk'
Other End Arrival Time          10000
- External Delay                  600
= Required Time                  9400
- Arrival Time                   3434
= Slack Time                     5966
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
------------------------------------------------------------------------------------------------------------------
                        Pin                      Edge       Cell        Fanout  Load Slew Delay  Arrival Required 
                                                                                (fF) (ps)  (ps) Time(ps) Time(ps) 
------------------------------------------------------------------------------------------------------------------
       alucontrol[0]                         (u) ^                         100 120.0    0    +0      400     6366 
       g170/in_1                                 ^                                           +0      400     6366 
       g170/z                                (u) ^     unmapped_xor2         2   2.4    0  +142      542     6507 
       csa_tree_add_16_36/g34/in_1               ^                                           +0      542     6507 
       csa_tree_add_16_36/g34/z              (u) ^     unmapped_xor2         4   4.8    0  +157      699     6664 
       final_adder_add_16_36/g6/in_1             ^                                           +0      699     6664 
       final_adder_add_16_36/g6/z            (u) v     unmapped_nor2         1   1.2    0   +58      756     6722 
       final_adder_add_16_36/g70/in_0            v                                           +0      756     6722 
       final_adder_add_16_36/g70/z           (u) ^     unmapped_not          1   1.2    0   +22      779     6744 
       final_adder_add_16_36/g71/in_1            ^                                           +0      779     6744 
       final_adder_add_16_36/g71/z           (u) v     unmapped_nand2        1   1.2    0   +58      836     6802 
       final_adder_add_16_36/g72/in_1            v                                           +0      836     6802 
       final_adder_add_16_36/g72/z           (u) ^     unmapped_nand2        1   1.2    0   +58      894     6859 
       final_adder_add_16_36/g136/in_1           ^                                           +0      894     6859 
       final_adder_add_16_36/g136/z          (u) v     unmapped_nand2        1   1.2    0   +58      951     6917 
       final_adder_add_16_36/g137/in_1           v                                           +0      951     6917 
       final_adder_add_16_36/g137/z          (u) ^     unmapped_nand2        1   1.2    0   +58     1009     6974 
       final_adder_add_16_36/g217/in_0           ^                                           +0     1009     6974 
       final_adder_add_16_36/g217/z          (u) v     unmapped_nand2        1   1.2    0   +58     1066     7032 
       final_adder_add_16_36/g218/in_1           v                                           +0     1066     7032 
       final_adder_add_16_36/g218/z          (u) ^     unmapped_nand2        1   1.2    0   +58     1124     7089 
       final_adder_add_16_36/g287/in_1           ^                                           +0     1124     7089 
       final_adder_add_16_36/g287/z          (u) v     unmapped_nand2        1   1.2    0   +58     1181     7147 
       final_adder_add_16_36/g288/in_1           v                                           +0     1181     7147 
       final_adder_add_16_36/g288/z          (u) ^     unmapped_nand2        2   2.4    0   +68     1249     7215 
       final_adder_add_16_36/g367/in_0           ^                                           +0     1249     7215 
       final_adder_add_16_36/g367/z          (u) v     unmapped_nand2        1   1.2    0   +58     1307     7272 
       final_adder_add_16_36/g368/in_1           v                                           +0     1307     7272 
       final_adder_add_16_36/g368/z          (u) ^     unmapped_nand2        1   1.2    0   +58     1364     7330 
       final_adder_add_16_36/g454/in_0           ^                                           +0     1364     7330 
       final_adder_add_16_36/g454/z          (u) ^     unmapped_xnor2        2   2.4    0  +142     1506     7472 
       g19/in_1                                  ^                                           +0     1506     7472 
       g19/z                                 (u) ^     unmapped_xor2         1   1.2    0  +131     1637     7603 
       g459/in_0                                 ^                                           +0     1637     7603 
       g459/z                                (u) v     unmapped_not          1   1.2    0   +22     1659     7625 
       g535/in_1                                 v                                           +0     1659     7625 
       g535/z                                (u) ^     unmapped_nor2         1   1.2    0   +58     1717     7682 
       g536/in_0                                 ^                                           +0     1717     7682 
       g536/z                                (u) v     unmapped_not          1   1.2    0   +22     1739     7705 
       g537/in_0                                 v                                           +0     1739     7705 
       g537/z                                (u) ^     unmapped_nor2         2   1.2    0   +58     1797     7762 
       g13/in_1                                  ^                                           +0     1797     7762 
       g13/z                                 (u) ^     unmapped_xor2         1   1.2    0  +131     1928     7894 
       csa_mux_a_mux_result_20_9/g32/data5       ^                                           +0     1928     7894 
       csa_mux_a_mux_result_20_9/g32/z       (u) ^     unmapped_bmux14       3   3.6    0  +537     2465     8431 
       final_adder_mux_result_20_9/g2/in_0       ^                                           +0     2465     8431 
       final_adder_mux_result_20_9/g2/z      (u) v     unmapped_nand2        1   1.2    0   +58     2523     8488 
       final_adder_mux_result_20_9/g451/in_0     v                                           +0     2523     8488 
       final_adder_mux_result_20_9/g451/z    (u) ^     unmapped_not          2   2.4    0   +33     2555     8521 
       final_adder_mux_result_20_9/g69/in_0      ^                                           +0     2555     8521 
       final_adder_mux_result_20_9/g69/z     (u) v     unmapped_nand2        1   1.2    0   +58     2613     8579 
       final_adder_mux_result_20_9/g70/in_1      v                                           +0     2613     8579 
       final_adder_mux_result_20_9/g70/z     (u) ^     unmapped_nand2        3   3.6    0   +76     2689     8654 
       final_adder_mux_result_20_9/g134/in_1     ^                                           +0     2689     8654 
       final_adder_mux_result_20_9/g134/z    (u) v     unmapped_nand2        1   1.2    0   +58     2746     8712 
       final_adder_mux_result_20_9/g135/in_1     v                                           +0     2746     8712 
       final_adder_mux_result_20_9/g135/z    (u) ^     unmapped_nand2        5   6.0    0   +89     2836     8801 
       final_adder_mux_result_20_9/g215/in_0     ^                                           +0     2836     8801 
       final_adder_mux_result_20_9/g215/z    (u) v     unmapped_nand2        1   1.2    0   +58     2893     8859 
       final_adder_mux_result_20_9/g216/in_1     v                                           +0     2893     8859 
       final_adder_mux_result_20_9/g216/z    (u) ^     unmapped_nand2        9  10.8    0  +109     3002     8968 
       final_adder_mux_result_20_9/g285/in_1     ^                                           +0     3002     8968 
       final_adder_mux_result_20_9/g285/z    (u) v     unmapped_nand2        1   1.2    0   +58     3060     9026 
       final_adder_mux_result_20_9/g286/in_1     v                                           +0     3060     9026 
       final_adder_mux_result_20_9/g286/z    (u) ^     unmapped_nand2       16  19.2    0  +130     3190     9156 
       final_adder_mux_result_20_9/g365/in_0     ^                                           +0     3190     9156 
       final_adder_mux_result_20_9/g365/z    (u) v     unmapped_nand2        1   1.2    0   +58     3248     9213 
       final_adder_mux_result_20_9/g366/in_1     v                                           +0     3248     9213 
       final_adder_mux_result_20_9/g366/z    (u) ^     unmapped_nand2        1   1.2    0   +58     3305     9271 
       final_adder_mux_result_20_9/g449/in_0     ^                                           +0     3305     9271 
       final_adder_mux_result_20_9/g449/z    (u) ^     unmapped_xnor2        2   0.0    0  +129     3434     9400 
       flags[1]                              <<< ^                                           +0     3434     9400 
------------------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
