
gsmstm32l478.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0a4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006ac  0800a238  0800a238  0000b238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8e4  0800a8e4  0000c204  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8e4  0800a8e4  0000b8e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8ec  0800a8ec  0000c204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8ec  0800a8ec  0000b8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a8f0  0800a8f0  0000b8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800a8f4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f4  20000204  0800aaf8  0000c204  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009f8  0800aaf8  0000c9f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017510  00000000  00000000  0000c234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b62  00000000  00000000  00023744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001638  00000000  00000000  000262a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000117a  00000000  00000000  000278e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029f42  00000000  00000000  00028a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019dbf  00000000  00000000  0005299c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a480  00000000  00000000  0006c75b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00176bdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000752c  00000000  00000000  00176c20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0017e14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a21c 	.word	0x0800a21c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800a21c 	.word	0x0800a21c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <GSM_SendCommand>:
{
    HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), HAL_MAX_DELAY);
}

void GSM_SendCommand(const char *cmd, char *response, uint16_t resp_size)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	80fb      	strh	r3, [r7, #6]
    memset(response, 0, resp_size);
 8000ea6:	88fb      	ldrh	r3, [r7, #6]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	2100      	movs	r1, #0
 8000eac:	68b8      	ldr	r0, [r7, #8]
 8000eae:	f006 fc24 	bl	80076fa <memset>
    HAL_UART_Transmit(&huart4, (uint8_t*)cmd, strlen(cmd), 100);
 8000eb2:	68f8      	ldr	r0, [r7, #12]
 8000eb4:	f7ff f9dc 	bl	8000270 <strlen>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	b29a      	uxth	r2, r3
 8000ebc:	2364      	movs	r3, #100	@ 0x64
 8000ebe:	68f9      	ldr	r1, [r7, #12]
 8000ec0:	4806      	ldr	r0, [pc, #24]	@ (8000edc <GSM_SendCommand+0x44>)
 8000ec2:	f005 f839 	bl	8005f38 <HAL_UART_Transmit>
    HAL_UART_Receive(&huart4, (uint8_t*)response, resp_size, 100);
 8000ec6:	88fa      	ldrh	r2, [r7, #6]
 8000ec8:	2364      	movs	r3, #100	@ 0x64
 8000eca:	68b9      	ldr	r1, [r7, #8]
 8000ecc:	4803      	ldr	r0, [pc, #12]	@ (8000edc <GSM_SendCommand+0x44>)
 8000ece:	f005 f8bc 	bl	800604a <HAL_UART_Receive>
//    GSM_Debug_Print("CMD: ");
//    GSM_Debug_Print(cmd);
//    GSM_Debug_Print("RESP: ");
//    GSM_Debug_Print(response);
//    GSM_Debug_Print("\r\n");
}
 8000ed2:	bf00      	nop
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000324 	.word	0x20000324

08000ee0 <Read_ADC>:
    systemConfig.refreshTime = 5; // seconds
   // strcpy(systemConfig.password, "default123");
}

void Read_ADC(uint16_t *values, uint32_t *channels, uint8_t num_channels)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08c      	sub	sp, #48	@ 0x30
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	4613      	mov	r3, r2
 8000eec:	71fb      	strb	r3, [r7, #7]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	605a      	str	r2, [r3, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
 8000efa:	60da      	str	r2, [r3, #12]
 8000efc:	611a      	str	r2, [r3, #16]
 8000efe:	615a      	str	r2, [r3, #20]

    for (uint8_t i = 0; i < num_channels; i++)
 8000f00:	2300      	movs	r3, #0
 8000f02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000f06:	e03a      	b.n	8000f7e <Read_ADC+0x9e>
    {
        sConfig.Channel = channels[i];
 8000f08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	68ba      	ldr	r2, [r7, #8]
 8000f10:	4413      	add	r3, r2
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	617b      	str	r3, [r7, #20]
        sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f16:	2306      	movs	r3, #6
 8000f18:	61bb      	str	r3, [r7, #24]
        sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLE_5;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61fb      	str	r3, [r7, #28]

        if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4619      	mov	r1, r3
 8000f24:	481b      	ldr	r0, [pc, #108]	@ (8000f94 <Read_ADC+0xb4>)
 8000f26:	f001 fe01 	bl	8002b2c <HAL_ADC_ConfigChannel>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <Read_ADC+0x54>
        {
            Error_Handler();
 8000f30:	f000 fcf4 	bl	800191c <Error_Handler>
        }

        if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8000f34:	4817      	ldr	r0, [pc, #92]	@ (8000f94 <Read_ADC+0xb4>)
 8000f36:	f001 fc25 	bl	8002784 <HAL_ADC_Start>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <Read_ADC+0x64>
        {
            Error_Handler();
 8000f40:	f000 fcec 	bl	800191c <Error_Handler>
        }

        if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) != HAL_OK)
 8000f44:	f04f 31ff 	mov.w	r1, #4294967295
 8000f48:	4812      	ldr	r0, [pc, #72]	@ (8000f94 <Read_ADC+0xb4>)
 8000f4a:	f001 fd09 	bl	8002960 <HAL_ADC_PollForConversion>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <Read_ADC+0x78>
        {
            Error_Handler();
 8000f54:	f000 fce2 	bl	800191c <Error_Handler>
        }

        values[i] = HAL_ADC_GetValue(&hadc1);
 8000f58:	480e      	ldr	r0, [pc, #56]	@ (8000f94 <Read_ADC+0xb4>)
 8000f5a:	f001 fdd9 	bl	8002b10 <HAL_ADC_GetValue>
 8000f5e:	4601      	mov	r1, r0
 8000f60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	4413      	add	r3, r2
 8000f6a:	b28a      	uxth	r2, r1
 8000f6c:	801a      	strh	r2, [r3, #0]
        HAL_ADC_Stop(&hadc1);
 8000f6e:	4809      	ldr	r0, [pc, #36]	@ (8000f94 <Read_ADC+0xb4>)
 8000f70:	f001 fcc2 	bl	80028f8 <HAL_ADC_Stop>
    for (uint8_t i = 0; i < num_channels; i++)
 8000f74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f78:	3301      	adds	r3, #1
 8000f7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000f7e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d3bf      	bcc.n	8000f08 <Read_ADC+0x28>
    }
}
 8000f88:	bf00      	nop
 8000f8a:	bf00      	nop
 8000f8c:	3730      	adds	r7, #48	@ 0x30
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	20000220 	.word	0x20000220

08000f98 <gsm_get_time_from_module>:

void gsm_get_time_from_module(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b092      	sub	sp, #72	@ 0x48
 8000f9c:	af00      	add	r7, sp, #0
    char response[64] = {0};
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	603b      	str	r3, [r7, #0]
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	223c      	movs	r2, #60	@ 0x3c
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f006 fba6 	bl	80076fa <memset>
    // Enable network time sync and save config
    GSM_SendCommand("AT+CLTS=1\r\n", response, sizeof(response));
 8000fae:	463b      	mov	r3, r7
 8000fb0:	2240      	movs	r2, #64	@ 0x40
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	481c      	ldr	r0, [pc, #112]	@ (8001028 <gsm_get_time_from_module+0x90>)
 8000fb6:	f7ff ff6f 	bl	8000e98 <GSM_SendCommand>
    GSM_SendCommand("AT&W\r\n", response, sizeof(response));
 8000fba:	463b      	mov	r3, r7
 8000fbc:	2240      	movs	r2, #64	@ 0x40
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	481a      	ldr	r0, [pc, #104]	@ (800102c <gsm_get_time_from_module+0x94>)
 8000fc2:	f7ff ff69 	bl	8000e98 <GSM_SendCommand>

    GSM_SendCommand("AT+CCLK?\r\n", response, sizeof(response));
 8000fc6:	463b      	mov	r3, r7
 8000fc8:	2240      	movs	r2, #64	@ 0x40
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4818      	ldr	r0, [pc, #96]	@ (8001030 <gsm_get_time_from_module+0x98>)
 8000fce:	f7ff ff63 	bl	8000e98 <GSM_SendCommand>

    // Find the quote-delimited time string
    char *start = strchr(response, '\"');
 8000fd2:	463b      	mov	r3, r7
 8000fd4:	2122      	movs	r1, #34	@ 0x22
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f006 fb97 	bl	800770a <strchr>
 8000fdc:	6478      	str	r0, [r7, #68]	@ 0x44
    char *end = strrchr(response, '\"');
 8000fde:	463b      	mov	r3, r7
 8000fe0:	2122      	movs	r1, #34	@ 0x22
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f006 fbb1 	bl	800774a <strrchr>
 8000fe8:	6438      	str	r0, [r7, #64]	@ 0x40
    if (start && end && (end > start)) {
 8000fea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d017      	beq.n	8001020 <gsm_get_time_from_module+0x88>
 8000ff0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d014      	beq.n	8001020 <gsm_get_time_from_module+0x88>
 8000ff6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000ff8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d910      	bls.n	8001020 <gsm_get_time_from_module+0x88>
        strncpy(gsm_time, start + 1, end - start - 1);
 8000ffe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001000:	1c59      	adds	r1, r3, #1
 8001002:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001004:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	3b01      	subs	r3, #1
 800100a:	461a      	mov	r2, r3
 800100c:	4809      	ldr	r0, [pc, #36]	@ (8001034 <gsm_get_time_from_module+0x9c>)
 800100e:	f006 fb89 	bl	8007724 <strncpy>
        gsm_time[end - start - 1] = '\0';
 8001012:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001014:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	3b01      	subs	r3, #1
 800101a:	4a06      	ldr	r2, [pc, #24]	@ (8001034 <gsm_get_time_from_module+0x9c>)
 800101c:	2100      	movs	r1, #0
 800101e:	54d1      	strb	r1, [r2, r3]
    }
}
 8001020:	bf00      	nop
 8001022:	3748      	adds	r7, #72	@ 0x48
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	0800a248 	.word	0x0800a248
 800102c:	0800a254 	.word	0x0800a254
 8001030:	0800a25c 	.word	0x0800a25c
 8001034:	20000484 	.word	0x20000484

08001038 <gsm_get_imei>:

void gsm_get_imei(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b0a4      	sub	sp, #144	@ 0x90
 800103c:	af00      	add	r7, sp, #0
    char resp[128] = {0};
 800103e:	2300      	movs	r3, #0
 8001040:	607b      	str	r3, [r7, #4]
 8001042:	f107 0308 	add.w	r3, r7, #8
 8001046:	227c      	movs	r2, #124	@ 0x7c
 8001048:	2100      	movs	r1, #0
 800104a:	4618      	mov	r0, r3
 800104c:	f006 fb55 	bl	80076fa <memset>
    GSM_SendCommand("AT+CGSN\r\n", resp, sizeof(resp));
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	2280      	movs	r2, #128	@ 0x80
 8001054:	4619      	mov	r1, r3
 8001056:	482a      	ldr	r0, [pc, #168]	@ (8001100 <gsm_get_imei+0xc8>)
 8001058:	f7ff ff1e 	bl	8000e98 <GSM_SendCommand>

    // Find the first digit sequence in the response
    char *p = resp;
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    while (*p && !(*p >= '0' && *p <= '9')) {
 8001062:	e004      	b.n	800106e <gsm_get_imei+0x36>
        p++;
 8001064:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001068:	3301      	adds	r3, #1
 800106a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    while (*p && !(*p >= '0' && *p <= '9')) {
 800106e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d009      	beq.n	800108c <gsm_get_imei+0x54>
 8001078:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001080:	d9f0      	bls.n	8001064 <gsm_get_imei+0x2c>
 8001082:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b39      	cmp	r3, #57	@ 0x39
 800108a:	d8eb      	bhi.n	8001064 <gsm_get_imei+0x2c>
    }

    if (*p) {
 800108c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d030      	beq.n	80010f8 <gsm_get_imei+0xc0>
        char *end = p;
 8001096:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800109a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        while (*end >= '0' && *end <= '9') {
 800109e:	e004      	b.n	80010aa <gsm_get_imei+0x72>
            end++;
 80010a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80010a4:	3301      	adds	r3, #1
 80010a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        while (*end >= '0' && *end <= '9') {
 80010aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b2f      	cmp	r3, #47	@ 0x2f
 80010b2:	d904      	bls.n	80010be <gsm_get_imei+0x86>
 80010b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b39      	cmp	r3, #57	@ 0x39
 80010bc:	d9f0      	bls.n	80010a0 <gsm_get_imei+0x68>
        }

        int imei_len = end - p;
 80010be:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80010c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        if (imei_len > 0 && imei_len < sizeof(imei)) {
 80010cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dd11      	ble.n	80010f8 <gsm_get_imei+0xc0>
 80010d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80010d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80010da:	d80d      	bhi.n	80010f8 <gsm_get_imei+0xc0>
            strncpy(imei, p, imei_len);
 80010dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80010e0:	461a      	mov	r2, r3
 80010e2:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 80010e6:	4807      	ldr	r0, [pc, #28]	@ (8001104 <gsm_get_imei+0xcc>)
 80010e8:	f006 fb1c 	bl	8007724 <strncpy>
            imei[imei_len] = '\0';
 80010ec:	4a05      	ldr	r2, [pc, #20]	@ (8001104 <gsm_get_imei+0xcc>)
 80010ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80010f2:	4413      	add	r3, r2
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
        }
    }

}
 80010f8:	bf00      	nop
 80010fa:	3790      	adds	r7, #144	@ 0x90
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	0800a268 	.word	0x0800a268
 8001104:	20000444 	.word	0x20000444

08001108 <gsm_get_battery_voltage>:



int gsm_get_battery_voltage(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b096      	sub	sp, #88	@ 0x58
 800110c:	af02      	add	r7, sp, #8
    char response[64] = {0};
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	f107 0310 	add.w	r3, r7, #16
 8001116:	223c      	movs	r2, #60	@ 0x3c
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f006 faed 	bl	80076fa <memset>
    int battery_mv = -1;
 8001120:	f04f 33ff 	mov.w	r3, #4294967295
 8001124:	60bb      	str	r3, [r7, #8]

    GSM_SendCommand("AT+CBC\r\n", response, sizeof(response));
 8001126:	f107 030c 	add.w	r3, r7, #12
 800112a:	2240      	movs	r2, #64	@ 0x40
 800112c:	4619      	mov	r1, r3
 800112e:	4810      	ldr	r0, [pc, #64]	@ (8001170 <gsm_get_battery_voltage+0x68>)
 8001130:	f7ff feb2 	bl	8000e98 <GSM_SendCommand>

    char *ptr = strstr(response, "+CBC:");
 8001134:	f107 030c 	add.w	r3, r7, #12
 8001138:	490e      	ldr	r1, [pc, #56]	@ (8001174 <gsm_get_battery_voltage+0x6c>)
 800113a:	4618      	mov	r0, r3
 800113c:	f006 fb1b 	bl	8007776 <strstr>
 8001140:	64f8      	str	r0, [r7, #76]	@ 0x4c
    if (ptr)
 8001142:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001144:	2b00      	cmp	r3, #0
 8001146:	d00e      	beq.n	8001166 <gsm_get_battery_voltage+0x5e>
    {
        int bcs, bcl;
        if (sscanf(ptr, "+CBC: %d,%d,%d", &bcs, &bcl, &battery_mv) == 3)
 8001148:	4639      	mov	r1, r7
 800114a:	1d3a      	adds	r2, r7, #4
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	460b      	mov	r3, r1
 8001154:	4908      	ldr	r1, [pc, #32]	@ (8001178 <gsm_get_battery_voltage+0x70>)
 8001156:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001158:	f006 fa60 	bl	800761c <siscanf>
 800115c:	4603      	mov	r3, r0
 800115e:	2b03      	cmp	r3, #3
 8001160:	d101      	bne.n	8001166 <gsm_get_battery_voltage+0x5e>
        {
            return battery_mv;
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	e000      	b.n	8001168 <gsm_get_battery_voltage+0x60>
        }
    }
    return battery_mv;
 8001166:	68bb      	ldr	r3, [r7, #8]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3750      	adds	r7, #80	@ 0x50
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	0800a274 	.word	0x0800a274
 8001174:	0800a280 	.word	0x0800a280
 8001178:	0800a288 	.word	0x0800a288

0800117c <signal_strength>:

int signal_strength(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b094      	sub	sp, #80	@ 0x50
 8001180:	af00      	add	r7, sp, #0
    char response[64] = {0};
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	f107 0310 	add.w	r3, r7, #16
 800118a:	223c      	movs	r2, #60	@ 0x3c
 800118c:	2100      	movs	r1, #0
 800118e:	4618      	mov	r0, r3
 8001190:	f006 fab3 	bl	80076fa <memset>
    int rssi = -1, ber = -1;
 8001194:	f04f 33ff 	mov.w	r3, #4294967295
 8001198:	60bb      	str	r3, [r7, #8]
 800119a:	f04f 33ff 	mov.w	r3, #4294967295
 800119e:	607b      	str	r3, [r7, #4]

    GSM_SendCommand("AT+CSQ\r\n", response, sizeof(response));
 80011a0:	f107 030c 	add.w	r3, r7, #12
 80011a4:	2240      	movs	r2, #64	@ 0x40
 80011a6:	4619      	mov	r1, r3
 80011a8:	4811      	ldr	r0, [pc, #68]	@ (80011f0 <signal_strength+0x74>)
 80011aa:	f7ff fe75 	bl	8000e98 <GSM_SendCommand>

    char *ptr = strstr(response, "+CSQ:");
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	4910      	ldr	r1, [pc, #64]	@ (80011f4 <signal_strength+0x78>)
 80011b4:	4618      	mov	r0, r3
 80011b6:	f006 fade 	bl	8007776 <strstr>
 80011ba:	64f8      	str	r0, [r7, #76]	@ 0x4c
    if (ptr)
 80011bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d00f      	beq.n	80011e2 <signal_strength+0x66>
    {
        // Parse two integers: rssi and ber
        if (sscanf(ptr, "+CSQ: %d,%d", &rssi, &ber) == 2)
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	f107 0208 	add.w	r2, r7, #8
 80011c8:	490b      	ldr	r1, [pc, #44]	@ (80011f8 <signal_strength+0x7c>)
 80011ca:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80011cc:	f006 fa26 	bl	800761c <siscanf>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d105      	bne.n	80011e2 <signal_strength+0x66>
        {
            strength = rssi;
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	4a08      	ldr	r2, [pc, #32]	@ (80011fc <signal_strength+0x80>)
 80011da:	6013      	str	r3, [r2, #0]
            return strength;
 80011dc:	4b07      	ldr	r3, [pc, #28]	@ (80011fc <signal_strength+0x80>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	e001      	b.n	80011e6 <signal_strength+0x6a>
        }
    }
    return -1; // failed
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3750      	adds	r7, #80	@ 0x50
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	0800a298 	.word	0x0800a298
 80011f4:	0800a2a4 	.word	0x0800a2a4
 80011f8:	0800a2ac 	.word	0x0800a2ac
 80011fc:	20000000 	.word	0x20000000

08001200 <Create_JSON_String>:



void Create_JSON_String(void)
{
 8001200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001202:	b093      	sub	sp, #76	@ 0x4c
 8001204:	af0c      	add	r7, sp, #48	@ 0x30
    // Read values
	gsm_get_imei();
 8001206:	f7ff ff17 	bl	8001038 <gsm_get_imei>
    gsm_get_time_from_module();
 800120a:	f7ff fec5 	bl	8000f98 <gsm_get_time_from_module>
    gsm_battery_voltage = gsm_get_battery_voltage();
 800120e:	f7ff ff7b 	bl	8001108 <gsm_get_battery_voltage>
 8001212:	4603      	mov	r3, r0
 8001214:	4a20      	ldr	r2, [pc, #128]	@ (8001298 <Create_JSON_String+0x98>)
 8001216:	6013      	str	r3, [r2, #0]
    Read_ADC(adc_values, channels, 8);
 8001218:	2208      	movs	r2, #8
 800121a:	4920      	ldr	r1, [pc, #128]	@ (800129c <Create_JSON_String+0x9c>)
 800121c:	4820      	ldr	r0, [pc, #128]	@ (80012a0 <Create_JSON_String+0xa0>)
 800121e:	f7ff fe5f 	bl	8000ee0 <Read_ADC>
    int sig_strength = signal_strength(); // get latest signal strength
 8001222:	f7ff ffab 	bl	800117c <signal_strength>
 8001226:	6178      	str	r0, [r7, #20]

    // Create JSON
    snprintf(json_string, sizeof(json_string),
 8001228:	4b1b      	ldr	r3, [pc, #108]	@ (8001298 <Create_JSON_String+0x98>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a1d      	ldr	r2, [pc, #116]	@ (80012a4 <Create_JSON_String+0xa4>)
 800122e:	6812      	ldr	r2, [r2, #0]
        "}"
        "}",
        imei, gsm_time,
        sig_strength,
        gsm_battery_voltage, gsm_input_voltage,
        adc_values[0], adc_values[1], adc_values[2], adc_values[3],
 8001230:	491b      	ldr	r1, [pc, #108]	@ (80012a0 <Create_JSON_String+0xa0>)
 8001232:	8809      	ldrh	r1, [r1, #0]
    snprintf(json_string, sizeof(json_string),
 8001234:	4608      	mov	r0, r1
        adc_values[0], adc_values[1], adc_values[2], adc_values[3],
 8001236:	491a      	ldr	r1, [pc, #104]	@ (80012a0 <Create_JSON_String+0xa0>)
 8001238:	8849      	ldrh	r1, [r1, #2]
    snprintf(json_string, sizeof(json_string),
 800123a:	460c      	mov	r4, r1
        adc_values[0], adc_values[1], adc_values[2], adc_values[3],
 800123c:	4918      	ldr	r1, [pc, #96]	@ (80012a0 <Create_JSON_String+0xa0>)
 800123e:	8889      	ldrh	r1, [r1, #4]
    snprintf(json_string, sizeof(json_string),
 8001240:	460d      	mov	r5, r1
        adc_values[0], adc_values[1], adc_values[2], adc_values[3],
 8001242:	4917      	ldr	r1, [pc, #92]	@ (80012a0 <Create_JSON_String+0xa0>)
 8001244:	88c9      	ldrh	r1, [r1, #6]
    snprintf(json_string, sizeof(json_string),
 8001246:	460e      	mov	r6, r1
        adc_values[4], adc_values[5], adc_values[6], adc_values[7]
 8001248:	4915      	ldr	r1, [pc, #84]	@ (80012a0 <Create_JSON_String+0xa0>)
 800124a:	8909      	ldrh	r1, [r1, #8]
    snprintf(json_string, sizeof(json_string),
 800124c:	60f9      	str	r1, [r7, #12]
        adc_values[4], adc_values[5], adc_values[6], adc_values[7]
 800124e:	4914      	ldr	r1, [pc, #80]	@ (80012a0 <Create_JSON_String+0xa0>)
 8001250:	8949      	ldrh	r1, [r1, #10]
    snprintf(json_string, sizeof(json_string),
 8001252:	60b9      	str	r1, [r7, #8]
        adc_values[4], adc_values[5], adc_values[6], adc_values[7]
 8001254:	4912      	ldr	r1, [pc, #72]	@ (80012a0 <Create_JSON_String+0xa0>)
 8001256:	8989      	ldrh	r1, [r1, #12]
    snprintf(json_string, sizeof(json_string),
 8001258:	6079      	str	r1, [r7, #4]
        adc_values[4], adc_values[5], adc_values[6], adc_values[7]
 800125a:	4911      	ldr	r1, [pc, #68]	@ (80012a0 <Create_JSON_String+0xa0>)
 800125c:	89c9      	ldrh	r1, [r1, #14]
    snprintf(json_string, sizeof(json_string),
 800125e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8001260:	6879      	ldr	r1, [r7, #4]
 8001262:	910a      	str	r1, [sp, #40]	@ 0x28
 8001264:	68b9      	ldr	r1, [r7, #8]
 8001266:	9109      	str	r1, [sp, #36]	@ 0x24
 8001268:	68f9      	ldr	r1, [r7, #12]
 800126a:	9108      	str	r1, [sp, #32]
 800126c:	9607      	str	r6, [sp, #28]
 800126e:	9506      	str	r5, [sp, #24]
 8001270:	9405      	str	r4, [sp, #20]
 8001272:	9004      	str	r0, [sp, #16]
 8001274:	9203      	str	r2, [sp, #12]
 8001276:	9302      	str	r3, [sp, #8]
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	9301      	str	r3, [sp, #4]
 800127c:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <Create_JSON_String+0xa8>)
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <Create_JSON_String+0xac>)
 8001282:	4a0b      	ldr	r2, [pc, #44]	@ (80012b0 <Create_JSON_String+0xb0>)
 8001284:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001288:	480a      	ldr	r0, [pc, #40]	@ (80012b4 <Create_JSON_String+0xb4>)
 800128a:	f006 f993 	bl	80075b4 <sniprintf>
    );
}
 800128e:	bf00      	nop
 8001290:	371c      	adds	r7, #28
 8001292:	46bd      	mov	sp, r7
 8001294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001296:	bf00      	nop
 8001298:	20000008 	.word	0x20000008
 800129c:	20000010 	.word	0x20000010
 80012a0:	20000434 	.word	0x20000434
 80012a4:	2000000c 	.word	0x2000000c
 80012a8:	20000484 	.word	0x20000484
 80012ac:	20000444 	.word	0x20000444
 80012b0:	0800a2b8 	.word	0x0800a2b8
 80012b4:	200004a4 	.word	0x200004a4

080012b8 <GPRS_Send_JSON>:
HAL_Delay(5);

}

void GPRS_Send_JSON(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	f5ad 7d50 	sub.w	sp, sp, #832	@ 0x340
 80012be:	af00      	add	r7, sp, #0
    char resp[512] = {0};
 80012c0:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80012c4:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	3304      	adds	r3, #4
 80012ce:	f44f 72fe 	mov.w	r2, #508	@ 0x1fc
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f006 fa10 	bl	80076fa <memset>

    // Create fresh JSON data
    Create_JSON_String();
 80012da:	f7ff ff91 	bl	8001200 <Create_JSON_String>
//    GSM_Debug_Print("Sending JSON: ");
//    GSM_Debug_Print(json_string);
//    GSM_Debug_Print("\r\n");

    // 1. Basic init
    GSM_SendCommand("AT\r\n", resp, sizeof(resp));
 80012de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012e6:	4619      	mov	r1, r3
 80012e8:	4876      	ldr	r0, [pc, #472]	@ (80014c4 <GPRS_Send_JSON+0x20c>)
 80012ea:	f7ff fdd5 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(delay);
 80012ee:	4b76      	ldr	r3, [pc, #472]	@ (80014c8 <GPRS_Send_JSON+0x210>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 fea0 	bl	8002038 <HAL_Delay>



    GSM_SendCommand("ATE0\r\n", resp, sizeof(resp));
 80012f8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001300:	4619      	mov	r1, r3
 8001302:	4872      	ldr	r0, [pc, #456]	@ (80014cc <GPRS_Send_JSON+0x214>)
 8001304:	f7ff fdc8 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(delay);
 8001308:	4b6f      	ldr	r3, [pc, #444]	@ (80014c8 <GPRS_Send_JSON+0x210>)
 800130a:	881b      	ldrh	r3, [r3, #0]
 800130c:	4618      	mov	r0, r3
 800130e:	f000 fe93 	bl	8002038 <HAL_Delay>

    // Check GPRS attach status
    GSM_SendCommand("AT+CGATT?\r\n", resp, sizeof(resp));
 8001312:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001316:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800131a:	4619      	mov	r1, r3
 800131c:	486c      	ldr	r0, [pc, #432]	@ (80014d0 <GPRS_Send_JSON+0x218>)
 800131e:	f7ff fdbb 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(delay);
 8001322:	4b69      	ldr	r3, [pc, #420]	@ (80014c8 <GPRS_Send_JSON+0x210>)
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f000 fe86 	bl	8002038 <HAL_Delay>

    // Close any previous connections
    GSM_SendCommand("AT+CIPSHUT\r\n", resp, sizeof(resp));
 800132c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001330:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001334:	4619      	mov	r1, r3
 8001336:	4867      	ldr	r0, [pc, #412]	@ (80014d4 <GPRS_Send_JSON+0x21c>)
 8001338:	f7ff fdae 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(delay);
 800133c:	4b62      	ldr	r3, [pc, #392]	@ (80014c8 <GPRS_Send_JSON+0x210>)
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	4618      	mov	r0, r3
 8001342:	f000 fe79 	bl	8002038 <HAL_Delay>

    GSM_SendCommand("ATS7=5\r\n", resp, sizeof(resp)); // 10 second timeout instead of default 60
 8001346:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800134a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800134e:	4619      	mov	r1, r3
 8001350:	4861      	ldr	r0, [pc, #388]	@ (80014d8 <GPRS_Send_JSON+0x220>)
 8001352:	f7ff fda1 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(50);
 8001356:	2032      	movs	r0, #50	@ 0x32
 8001358:	f000 fe6e 	bl	8002038 <HAL_Delay>

    // 2. Set bearer profile
    GSM_SendCommand("AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"\r\n", resp, sizeof(resp));
 800135c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001360:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001364:	4619      	mov	r1, r3
 8001366:	485d      	ldr	r0, [pc, #372]	@ (80014dc <GPRS_Send_JSON+0x224>)
 8001368:	f7ff fd96 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(5);
 800136c:	2005      	movs	r0, #5
 800136e:	f000 fe63 	bl	8002038 <HAL_Delay>

    GSM_SendCommand("AT+SAPBR=3,1,\"APN\",\"internet\"\r\n", resp, sizeof(resp));
 8001372:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001376:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800137a:	4619      	mov	r1, r3
 800137c:	4858      	ldr	r0, [pc, #352]	@ (80014e0 <GPRS_Send_JSON+0x228>)
 800137e:	f7ff fd8b 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(5);
 8001382:	2005      	movs	r0, #5
 8001384:	f000 fe58 	bl	8002038 <HAL_Delay>



    GSM_SendCommand("AT+SAPBR=1,1\r\n", resp, sizeof(resp));
 8001388:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800138c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001390:	4619      	mov	r1, r3
 8001392:	4854      	ldr	r0, [pc, #336]	@ (80014e4 <GPRS_Send_JSON+0x22c>)
 8001394:	f7ff fd80 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(5);
 8001398:	2005      	movs	r0, #5
 800139a:	f000 fe4d 	bl	8002038 <HAL_Delay>

    GSM_SendCommand("AT+SAPBR=2,1\r\n", resp, sizeof(resp));
 800139e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013a6:	4619      	mov	r1, r3
 80013a8:	484f      	ldr	r0, [pc, #316]	@ (80014e8 <GPRS_Send_JSON+0x230>)
 80013aa:	f7ff fd75 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(5);
 80013ae:	2005      	movs	r0, #5
 80013b0:	f000 fe42 	bl	8002038 <HAL_Delay>

    // 3. HTTP Init
//    GSM_SendCommand("AT+HTTPTERM\r\n", resp, sizeof(resp)); // ensure clean state
//    HAL_Delay(delay0);

    GSM_SendCommand("AT+HTTPINIT\r\n", resp, sizeof(resp));
 80013b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013bc:	4619      	mov	r1, r3
 80013be:	484b      	ldr	r0, [pc, #300]	@ (80014ec <GPRS_Send_JSON+0x234>)
 80013c0:	f7ff fd6a 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(5);
 80013c4:	2005      	movs	r0, #5
 80013c6:	f000 fe37 	bl	8002038 <HAL_Delay>

    GSM_SendCommand("AT+HTTPPARA=\"CID\",1\r\n", resp, sizeof(resp));
 80013ca:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d2:	4619      	mov	r1, r3
 80013d4:	4846      	ldr	r0, [pc, #280]	@ (80014f0 <GPRS_Send_JSON+0x238>)
 80013d6:	f7ff fd5f 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(5);
 80013da:	2005      	movs	r0, #5
 80013dc:	f000 fe2c 	bl	8002038 <HAL_Delay>

    // 4. Set URL
    char http_url[256] = {0};
 80013e0:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80013e4:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	3304      	adds	r3, #4
 80013ee:	22fc      	movs	r2, #252	@ 0xfc
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f006 f981 	bl	80076fa <memset>
    snprintf(http_url, sizeof(http_url),
 80013f8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013fc:	4a3d      	ldr	r2, [pc, #244]	@ (80014f4 <GPRS_Send_JSON+0x23c>)
 80013fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001402:	4618      	mov	r0, r3
 8001404:	f006 f8d6 	bl	80075b4 <sniprintf>
             "AT+HTTPPARA=\"URL\",\"http://69.62.83.251:4200/api/test\"\r\n");
    GSM_SendCommand(http_url, resp, sizeof(resp));
 8001408:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800140c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001410:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff fd3f 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(delay);
 800141a:	4b2b      	ldr	r3, [pc, #172]	@ (80014c8 <GPRS_Send_JSON+0x210>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f000 fe0a 	bl	8002038 <HAL_Delay>

    // 5. Set content type to JSON (or x-www-form-urlencoded)
    GSM_SendCommand("AT+HTTPPARA=\"CONTENT\",\"application/json\"\r\n", resp, sizeof(resp));
 8001424:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001428:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800142c:	4619      	mov	r1, r3
 800142e:	4832      	ldr	r0, [pc, #200]	@ (80014f8 <GPRS_Send_JSON+0x240>)
 8001430:	f7ff fd32 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(delay);
 8001434:	4b24      	ldr	r3, [pc, #144]	@ (80014c8 <GPRS_Send_JSON+0x210>)
 8001436:	881b      	ldrh	r3, [r3, #0]
 8001438:	4618      	mov	r0, r3
 800143a:	f000 fdfd 	bl	8002038 <HAL_Delay>

//    // 6. Send data length
    char data_len_cmd[64];
    snprintf(data_len_cmd, sizeof(data_len_cmd), "AT+HTTPDATA=%d,1000\r\n", (int)strlen(json_string));
 800143e:	482f      	ldr	r0, [pc, #188]	@ (80014fc <GPRS_Send_JSON+0x244>)
 8001440:	f7fe ff16 	bl	8000270 <strlen>
 8001444:	4603      	mov	r3, r0
 8001446:	4638      	mov	r0, r7
 8001448:	4a2d      	ldr	r2, [pc, #180]	@ (8001500 <GPRS_Send_JSON+0x248>)
 800144a:	2140      	movs	r1, #64	@ 0x40
 800144c:	f006 f8b2 	bl	80075b4 <sniprintf>
    GSM_SendCommand(data_len_cmd, resp, sizeof(resp));
 8001450:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8001454:	463b      	mov	r3, r7
 8001456:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff fd1c 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(delay);
 8001460:	4b19      	ldr	r3, [pc, #100]	@ (80014c8 <GPRS_Send_JSON+0x210>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f000 fde7 	bl	8002038 <HAL_Delay>

    // 7. Send actual JSON data
    HAL_UART_Transmit(&huart4, (uint8_t*)json_string, strlen(json_string), HAL_MAX_DELAY);
 800146a:	4824      	ldr	r0, [pc, #144]	@ (80014fc <GPRS_Send_JSON+0x244>)
 800146c:	f7fe ff00 	bl	8000270 <strlen>
 8001470:	4603      	mov	r3, r0
 8001472:	b29a      	uxth	r2, r3
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	4920      	ldr	r1, [pc, #128]	@ (80014fc <GPRS_Send_JSON+0x244>)
 800147a:	4822      	ldr	r0, [pc, #136]	@ (8001504 <GPRS_Send_JSON+0x24c>)
 800147c:	f004 fd5c 	bl	8005f38 <HAL_UART_Transmit>
    HAL_Delay(delay);
 8001480:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <GPRS_Send_JSON+0x210>)
 8001482:	881b      	ldrh	r3, [r3, #0]
 8001484:	4618      	mov	r0, r3
 8001486:	f000 fdd7 	bl	8002038 <HAL_Delay>

    // 8. HTTP POST
    GSM_SendCommand("AT+HTTPACTION=1\r\n", resp, sizeof(resp));
 800148a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800148e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001492:	4619      	mov	r1, r3
 8001494:	481c      	ldr	r0, [pc, #112]	@ (8001508 <GPRS_Send_JSON+0x250>)
 8001496:	f7ff fcff 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(300);
 800149a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800149e:	f000 fdcb 	bl	8002038 <HAL_Delay>
//    // 9. Read server response
//    GSM_SendCommand("AT+HTTPREAD\r\n", resp, sizeof(resp));
//    HAL_Delay(delay);

    // 10. End HTTP
    GSM_SendCommand("AT+HTTPTERM\r\n", resp, sizeof(resp));
 80014a2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80014a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014aa:	4619      	mov	r1, r3
 80014ac:	4817      	ldr	r0, [pc, #92]	@ (800150c <GPRS_Send_JSON+0x254>)
 80014ae:	f7ff fcf3 	bl	8000e98 <GSM_SendCommand>
    HAL_Delay(10);
 80014b2:	200a      	movs	r0, #10
 80014b4:	f000 fdc0 	bl	8002038 <HAL_Delay>

    // 11. Close bearer
//    GSM_SendCommand("AT+SAPBR=0,1\r\n", resp, sizeof(resp));
//    HAL_Delay(delay);
}
 80014b8:	bf00      	nop
 80014ba:	f507 7750 	add.w	r7, r7, #832	@ 0x340
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	0800a3f0 	.word	0x0800a3f0
 80014c8:	20000004 	.word	0x20000004
 80014cc:	0800a3f8 	.word	0x0800a3f8
 80014d0:	0800a400 	.word	0x0800a400
 80014d4:	0800a40c 	.word	0x0800a40c
 80014d8:	0800a41c 	.word	0x0800a41c
 80014dc:	0800a368 	.word	0x0800a368
 80014e0:	0800a388 	.word	0x0800a388
 80014e4:	0800a3a8 	.word	0x0800a3a8
 80014e8:	0800a3b8 	.word	0x0800a3b8
 80014ec:	0800a3c8 	.word	0x0800a3c8
 80014f0:	0800a3d8 	.word	0x0800a3d8
 80014f4:	0800a428 	.word	0x0800a428
 80014f8:	0800a460 	.word	0x0800a460
 80014fc:	200004a4 	.word	0x200004a4
 8001500:	0800a48c 	.word	0x0800a48c
 8001504:	20000324 	.word	0x20000324
 8001508:	0800a4a4 	.word	0x0800a4a4
 800150c:	0800a4b8 	.word	0x0800a4b8

08001510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001514:	f000 fd14 	bl	8001f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001518:	f000 f818 	bl	800154c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800151c:	f000 f9ce 	bl	80018bc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001520:	f000 f8dc 	bl	80016dc <MX_I2C1_Init>
  MX_UART4_Init();
 8001524:	f000 f96a 	bl	80017fc <MX_UART4_Init>
  MX_ADC1_Init();
 8001528:	f000 f862 	bl	80015f0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800152c:	f000 f996 	bl	800185c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001530:	f000 f914 	bl	800175c <MX_TIM2_Init>
	while (1)
	{



		GPRS_Send_JSON();
 8001534:	f7ff fec0 	bl	80012b8 <GPRS_Send_JSON>
		HAL_Delay(Delay);
 8001538:	4b03      	ldr	r3, [pc, #12]	@ (8001548 <main+0x38>)
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f000 fd7b 	bl	8002038 <HAL_Delay>
		GPRS_Send_JSON();
 8001542:	bf00      	nop
 8001544:	e7f6      	b.n	8001534 <main+0x24>
 8001546:	bf00      	nop
 8001548:	20000006 	.word	0x20000006

0800154c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b096      	sub	sp, #88	@ 0x58
 8001550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	2244      	movs	r2, #68	@ 0x44
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f006 f8cd 	bl	80076fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001560:	463b      	mov	r3, r7
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
 800156c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800156e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001572:	f002 fd41 	bl	8003ff8 <HAL_PWREx_ControlVoltageScaling>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800157c:	f000 f9ce 	bl	800191c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001580:	2302      	movs	r3, #2
 8001582:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001584:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001588:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800158a:	2310      	movs	r3, #16
 800158c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158e:	2302      	movs	r3, #2
 8001590:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001592:	2302      	movs	r3, #2
 8001594:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001596:	2301      	movs	r3, #1
 8001598:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800159a:	230a      	movs	r3, #10
 800159c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800159e:	2307      	movs	r3, #7
 80015a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015a2:	2302      	movs	r3, #2
 80015a4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015a6:	2302      	movs	r3, #2
 80015a8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015aa:	f107 0314 	add.w	r3, r7, #20
 80015ae:	4618      	mov	r0, r3
 80015b0:	f002 fd78 	bl	80040a4 <HAL_RCC_OscConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <SystemClock_Config+0x72>
  {
    Error_Handler();
 80015ba:	f000 f9af 	bl	800191c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015be:	230f      	movs	r3, #15
 80015c0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c2:	2303      	movs	r3, #3
 80015c4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c6:	2300      	movs	r3, #0
 80015c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015d2:	463b      	mov	r3, r7
 80015d4:	2104      	movs	r1, #4
 80015d6:	4618      	mov	r0, r3
 80015d8:	f003 f940 	bl	800485c <HAL_RCC_ClockConfig>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015e2:	f000 f99b 	bl	800191c <Error_Handler>
  }
}
 80015e6:	bf00      	nop
 80015e8:	3758      	adds	r7, #88	@ 0x58
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	@ 0x28
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80015f6:	f107 031c 	add.w	r3, r7, #28
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]
 8001600:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
 8001610:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001612:	4b2f      	ldr	r3, [pc, #188]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001614:	4a2f      	ldr	r2, [pc, #188]	@ (80016d4 <MX_ADC1_Init+0xe4>)
 8001616:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001618:	4b2d      	ldr	r3, [pc, #180]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 800161a:	2200      	movs	r2, #0
 800161c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800161e:	4b2c      	ldr	r3, [pc, #176]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001624:	4b2a      	ldr	r3, [pc, #168]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001626:	2200      	movs	r2, #0
 8001628:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800162a:	4b29      	ldr	r3, [pc, #164]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 800162c:	2200      	movs	r2, #0
 800162e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001630:	4b27      	ldr	r3, [pc, #156]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001632:	2204      	movs	r2, #4
 8001634:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001636:	4b26      	ldr	r3, [pc, #152]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001638:	2200      	movs	r2, #0
 800163a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800163c:	4b24      	ldr	r3, [pc, #144]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 800163e:	2200      	movs	r2, #0
 8001640:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001642:	4b23      	ldr	r3, [pc, #140]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001644:	2201      	movs	r2, #1
 8001646:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001648:	4b21      	ldr	r3, [pc, #132]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 800164a:	2200      	movs	r2, #0
 800164c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001650:	4b1f      	ldr	r3, [pc, #124]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001652:	2200      	movs	r2, #0
 8001654:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001656:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001658:	2200      	movs	r2, #0
 800165a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800165c:	4b1c      	ldr	r3, [pc, #112]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 800165e:	2200      	movs	r2, #0
 8001660:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001664:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001666:	2200      	movs	r2, #0
 8001668:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800166a:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 800166c:	2200      	movs	r2, #0
 800166e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001672:	4817      	ldr	r0, [pc, #92]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 8001674:	f000 ff36 	bl	80024e4 <HAL_ADC_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800167e:	f000 f94d 	bl	800191c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001682:	2300      	movs	r3, #0
 8001684:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001686:	f107 031c 	add.w	r3, r7, #28
 800168a:	4619      	mov	r1, r3
 800168c:	4810      	ldr	r0, [pc, #64]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 800168e:	f002 f807 	bl	80036a0 <HAL_ADCEx_MultiModeConfigChannel>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001698:	f000 f940 	bl	800191c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800169c:	4b0e      	ldr	r3, [pc, #56]	@ (80016d8 <MX_ADC1_Init+0xe8>)
 800169e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016a0:	2306      	movs	r3, #6
 80016a2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016a8:	237f      	movs	r3, #127	@ 0x7f
 80016aa:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016ac:	2304      	movs	r3, #4
 80016ae:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	4619      	mov	r1, r3
 80016b8:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <MX_ADC1_Init+0xe0>)
 80016ba:	f001 fa37 	bl	8002b2c <HAL_ADC_ConfigChannel>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80016c4:	f000 f92a 	bl	800191c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	3728      	adds	r7, #40	@ 0x28
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000220 	.word	0x20000220
 80016d4:	50040000 	.word	0x50040000
 80016d8:	04300002 	.word	0x04300002

080016dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001754 <MX_I2C1_Init+0x78>)
 80016e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80016e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001758 <MX_I2C1_Init+0x7c>)
 80016ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016ec:	4b18      	ldr	r3, [pc, #96]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016f2:	4b17      	ldr	r3, [pc, #92]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016f4:	2201      	movs	r2, #1
 80016f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016f8:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <MX_I2C1_Init+0x74>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016fe:	4b14      	ldr	r3, [pc, #80]	@ (8001750 <MX_I2C1_Init+0x74>)
 8001700:	2200      	movs	r2, #0
 8001702:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001704:	4b12      	ldr	r3, [pc, #72]	@ (8001750 <MX_I2C1_Init+0x74>)
 8001706:	2200      	movs	r2, #0
 8001708:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800170a:	4b11      	ldr	r3, [pc, #68]	@ (8001750 <MX_I2C1_Init+0x74>)
 800170c:	2200      	movs	r2, #0
 800170e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001710:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <MX_I2C1_Init+0x74>)
 8001712:	2200      	movs	r2, #0
 8001714:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001716:	480e      	ldr	r0, [pc, #56]	@ (8001750 <MX_I2C1_Init+0x74>)
 8001718:	f002 fb2e 	bl	8003d78 <HAL_I2C_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001722:	f000 f8fb 	bl	800191c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001726:	2100      	movs	r1, #0
 8001728:	4809      	ldr	r0, [pc, #36]	@ (8001750 <MX_I2C1_Init+0x74>)
 800172a:	f002 fbc0 	bl	8003eae <HAL_I2CEx_ConfigAnalogFilter>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001734:	f000 f8f2 	bl	800191c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001738:	2100      	movs	r1, #0
 800173a:	4805      	ldr	r0, [pc, #20]	@ (8001750 <MX_I2C1_Init+0x74>)
 800173c:	f002 fc02 	bl	8003f44 <HAL_I2CEx_ConfigDigitalFilter>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001746:	f000 f8e9 	bl	800191c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000284 	.word	0x20000284
 8001754:	40005400 	.word	0x40005400
 8001758:	10d19ce4 	.word	0x10d19ce4

0800175c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b088      	sub	sp, #32
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001762:	f107 0310 	add.w	r3, r7, #16
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800177a:	4b1e      	ldr	r3, [pc, #120]	@ (80017f4 <MX_TIM2_Init+0x98>)
 800177c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001780:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79999;
 8001782:	4b1c      	ldr	r3, [pc, #112]	@ (80017f4 <MX_TIM2_Init+0x98>)
 8001784:	4a1c      	ldr	r2, [pc, #112]	@ (80017f8 <MX_TIM2_Init+0x9c>)
 8001786:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001788:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <MX_TIM2_Init+0x98>)
 800178a:	2200      	movs	r2, #0
 800178c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 29999;
 800178e:	4b19      	ldr	r3, [pc, #100]	@ (80017f4 <MX_TIM2_Init+0x98>)
 8001790:	f247 522f 	movw	r2, #29999	@ 0x752f
 8001794:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001796:	4b17      	ldr	r3, [pc, #92]	@ (80017f4 <MX_TIM2_Init+0x98>)
 8001798:	2200      	movs	r2, #0
 800179a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179c:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <MX_TIM2_Init+0x98>)
 800179e:	2200      	movs	r2, #0
 80017a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017a2:	4814      	ldr	r0, [pc, #80]	@ (80017f4 <MX_TIM2_Init+0x98>)
 80017a4:	f003 ff3a 	bl	800561c <HAL_TIM_Base_Init>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80017ae:	f000 f8b5 	bl	800191c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017b8:	f107 0310 	add.w	r3, r7, #16
 80017bc:	4619      	mov	r1, r3
 80017be:	480d      	ldr	r0, [pc, #52]	@ (80017f4 <MX_TIM2_Init+0x98>)
 80017c0:	f004 f88a 	bl	80058d8 <HAL_TIM_ConfigClockSource>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80017ca:	f000 f8a7 	bl	800191c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	4619      	mov	r1, r3
 80017da:	4806      	ldr	r0, [pc, #24]	@ (80017f4 <MX_TIM2_Init+0x98>)
 80017dc:	f004 fab8 	bl	8005d50 <HAL_TIMEx_MasterConfigSynchronization>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80017e6:	f000 f899 	bl	800191c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017ea:	bf00      	nop
 80017ec:	3720      	adds	r7, #32
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	200002d8 	.word	0x200002d8
 80017f8:	0001387f 	.word	0x0001387f

080017fc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <MX_UART4_Init+0x58>)
 8001802:	4a15      	ldr	r2, [pc, #84]	@ (8001858 <MX_UART4_Init+0x5c>)
 8001804:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001806:	4b13      	ldr	r3, [pc, #76]	@ (8001854 <MX_UART4_Init+0x58>)
 8001808:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800180c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800180e:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <MX_UART4_Init+0x58>)
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001814:	4b0f      	ldr	r3, [pc, #60]	@ (8001854 <MX_UART4_Init+0x58>)
 8001816:	2200      	movs	r2, #0
 8001818:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800181a:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <MX_UART4_Init+0x58>)
 800181c:	2200      	movs	r2, #0
 800181e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001820:	4b0c      	ldr	r3, [pc, #48]	@ (8001854 <MX_UART4_Init+0x58>)
 8001822:	220c      	movs	r2, #12
 8001824:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001826:	4b0b      	ldr	r3, [pc, #44]	@ (8001854 <MX_UART4_Init+0x58>)
 8001828:	2200      	movs	r2, #0
 800182a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800182c:	4b09      	ldr	r3, [pc, #36]	@ (8001854 <MX_UART4_Init+0x58>)
 800182e:	2200      	movs	r2, #0
 8001830:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001832:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <MX_UART4_Init+0x58>)
 8001834:	2200      	movs	r2, #0
 8001836:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001838:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <MX_UART4_Init+0x58>)
 800183a:	2200      	movs	r2, #0
 800183c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800183e:	4805      	ldr	r0, [pc, #20]	@ (8001854 <MX_UART4_Init+0x58>)
 8001840:	f004 fb2c 	bl	8005e9c <HAL_UART_Init>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800184a:	f000 f867 	bl	800191c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000324 	.word	0x20000324
 8001858:	40004c00 	.word	0x40004c00

0800185c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001860:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 8001862:	4a15      	ldr	r2, [pc, #84]	@ (80018b8 <MX_USART1_UART_Init+0x5c>)
 8001864:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001866:	4b13      	ldr	r3, [pc, #76]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 8001868:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800186c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800186e:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001874:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 8001876:	2200      	movs	r2, #0
 8001878:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 800187c:	2200      	movs	r2, #0
 800187e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001880:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 8001882:	220c      	movs	r2, #12
 8001884:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001886:	4b0b      	ldr	r3, [pc, #44]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800188c:	4b09      	ldr	r3, [pc, #36]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 800188e:	2200      	movs	r2, #0
 8001890:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001892:	4b08      	ldr	r3, [pc, #32]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 8001894:	2200      	movs	r2, #0
 8001896:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 800189a:	2200      	movs	r2, #0
 800189c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800189e:	4805      	ldr	r0, [pc, #20]	@ (80018b4 <MX_USART1_UART_Init+0x58>)
 80018a0:	f004 fafc 	bl	8005e9c <HAL_UART_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80018aa:	f000 f837 	bl	800191c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	200003ac 	.word	0x200003ac
 80018b8:	40013800 	.word	0x40013800

080018bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c2:	4b15      	ldr	r3, [pc, #84]	@ (8001918 <MX_GPIO_Init+0x5c>)
 80018c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c6:	4a14      	ldr	r2, [pc, #80]	@ (8001918 <MX_GPIO_Init+0x5c>)
 80018c8:	f043 0304 	orr.w	r3, r3, #4
 80018cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ce:	4b12      	ldr	r3, [pc, #72]	@ (8001918 <MX_GPIO_Init+0x5c>)
 80018d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d2:	f003 0304 	and.w	r3, r3, #4
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018da:	4b0f      	ldr	r3, [pc, #60]	@ (8001918 <MX_GPIO_Init+0x5c>)
 80018dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018de:	4a0e      	ldr	r2, [pc, #56]	@ (8001918 <MX_GPIO_Init+0x5c>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001918 <MX_GPIO_Init+0x5c>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f2:	4b09      	ldr	r3, [pc, #36]	@ (8001918 <MX_GPIO_Init+0x5c>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f6:	4a08      	ldr	r2, [pc, #32]	@ (8001918 <MX_GPIO_Init+0x5c>)
 80018f8:	f043 0302 	orr.w	r3, r3, #2
 80018fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018fe:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <MX_GPIO_Init+0x5c>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	607b      	str	r3, [r7, #4]
 8001908:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800190a:	bf00      	nop
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40021000 	.word	0x40021000

0800191c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001920:	b672      	cpsid	i
}
 8001922:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001924:	bf00      	nop
 8001926:	e7fd      	b.n	8001924 <Error_Handler+0x8>

08001928 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800192e:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <HAL_MspInit+0x44>)
 8001930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001932:	4a0e      	ldr	r2, [pc, #56]	@ (800196c <HAL_MspInit+0x44>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6613      	str	r3, [r2, #96]	@ 0x60
 800193a:	4b0c      	ldr	r3, [pc, #48]	@ (800196c <HAL_MspInit+0x44>)
 800193c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	607b      	str	r3, [r7, #4]
 8001944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001946:	4b09      	ldr	r3, [pc, #36]	@ (800196c <HAL_MspInit+0x44>)
 8001948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194a:	4a08      	ldr	r2, [pc, #32]	@ (800196c <HAL_MspInit+0x44>)
 800194c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001950:	6593      	str	r3, [r2, #88]	@ 0x58
 8001952:	4b06      	ldr	r3, [pc, #24]	@ (800196c <HAL_MspInit+0x44>)
 8001954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800195a:	603b      	str	r3, [r7, #0]
 800195c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	40021000 	.word	0x40021000

08001970 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b0ac      	sub	sp, #176	@ 0xb0
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001978:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001988:	f107 0314 	add.w	r3, r7, #20
 800198c:	2288      	movs	r2, #136	@ 0x88
 800198e:	2100      	movs	r1, #0
 8001990:	4618      	mov	r0, r3
 8001992:	f005 feb2 	bl	80076fa <memset>
  if(hadc->Instance==ADC1)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a35      	ldr	r2, [pc, #212]	@ (8001a70 <HAL_ADC_MspInit+0x100>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d162      	bne.n	8001a66 <HAL_ADC_MspInit+0xf6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019a4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80019a6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80019aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80019ae:	2302      	movs	r3, #2
 80019b0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80019b2:	2301      	movs	r3, #1
 80019b4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80019b6:	2308      	movs	r3, #8
 80019b8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80019ba:	2307      	movs	r3, #7
 80019bc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80019be:	2302      	movs	r3, #2
 80019c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80019c2:	2302      	movs	r3, #2
 80019c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80019c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019ca:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	4618      	mov	r0, r3
 80019d2:	f003 f967 	bl	8004ca4 <HAL_RCCEx_PeriphCLKConfig>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80019dc:	f7ff ff9e 	bl	800191c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80019e0:	4b24      	ldr	r3, [pc, #144]	@ (8001a74 <HAL_ADC_MspInit+0x104>)
 80019e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e4:	4a23      	ldr	r2, [pc, #140]	@ (8001a74 <HAL_ADC_MspInit+0x104>)
 80019e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80019ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ec:	4b21      	ldr	r3, [pc, #132]	@ (8001a74 <HAL_ADC_MspInit+0x104>)
 80019ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a74 <HAL_ADC_MspInit+0x104>)
 80019fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001a74 <HAL_ADC_MspInit+0x104>)
 80019fe:	f043 0304 	orr.w	r3, r3, #4
 8001a02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a04:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <HAL_ADC_MspInit+0x104>)
 8001a06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a08:	f003 0304 	and.w	r3, r3, #4
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <HAL_ADC_MspInit+0x104>)
 8001a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a14:	4a17      	ldr	r2, [pc, #92]	@ (8001a74 <HAL_ADC_MspInit+0x104>)
 8001a16:	f043 0301 	orr.w	r3, r3, #1
 8001a1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a1c:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <HAL_ADC_MspInit+0x104>)
 8001a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001a28:	230f      	movs	r3, #15
 8001a2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a2e:	230b      	movs	r3, #11
 8001a30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a3a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a3e:	4619      	mov	r1, r3
 8001a40:	480d      	ldr	r0, [pc, #52]	@ (8001a78 <HAL_ADC_MspInit+0x108>)
 8001a42:	f001 ffef 	bl	8003a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001a46:	230f      	movs	r3, #15
 8001a48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a4c:	230b      	movs	r3, #11
 8001a4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a58:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a62:	f001 ffdf 	bl	8003a24 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a66:	bf00      	nop
 8001a68:	37b0      	adds	r7, #176	@ 0xb0
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	50040000 	.word	0x50040000
 8001a74:	40021000 	.word	0x40021000
 8001a78:	48000800 	.word	0x48000800

08001a7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b0ac      	sub	sp, #176	@ 0xb0
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	2288      	movs	r2, #136	@ 0x88
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f005 fe2c 	bl	80076fa <memset>
  if(hi2c->Instance==I2C1)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a21      	ldr	r2, [pc, #132]	@ (8001b2c <HAL_I2C_MspInit+0xb0>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d13a      	bne.n	8001b22 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001aac:	2340      	movs	r3, #64	@ 0x40
 8001aae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f003 f8f3 	bl	8004ca4 <HAL_RCCEx_PeriphCLKConfig>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001ac4:	f7ff ff2a 	bl	800191c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac8:	4b19      	ldr	r3, [pc, #100]	@ (8001b30 <HAL_I2C_MspInit+0xb4>)
 8001aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001acc:	4a18      	ldr	r2, [pc, #96]	@ (8001b30 <HAL_I2C_MspInit+0xb4>)
 8001ace:	f043 0302 	orr.w	r3, r3, #2
 8001ad2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad4:	4b16      	ldr	r3, [pc, #88]	@ (8001b30 <HAL_I2C_MspInit+0xb4>)
 8001ad6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	613b      	str	r3, [r7, #16]
 8001ade:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ae0:	23c0      	movs	r3, #192	@ 0xc0
 8001ae2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ae6:	2312      	movs	r3, #18
 8001ae8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af2:	2303      	movs	r3, #3
 8001af4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001af8:	2304      	movs	r3, #4
 8001afa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001afe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b02:	4619      	mov	r1, r3
 8001b04:	480b      	ldr	r0, [pc, #44]	@ (8001b34 <HAL_I2C_MspInit+0xb8>)
 8001b06:	f001 ff8d 	bl	8003a24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b0a:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <HAL_I2C_MspInit+0xb4>)
 8001b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0e:	4a08      	ldr	r2, [pc, #32]	@ (8001b30 <HAL_I2C_MspInit+0xb4>)
 8001b10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b16:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <HAL_I2C_MspInit+0xb4>)
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b22:	bf00      	nop
 8001b24:	37b0      	adds	r7, #176	@ 0xb0
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40005400 	.word	0x40005400
 8001b30:	40021000 	.word	0x40021000
 8001b34:	48000400 	.word	0x48000400

08001b38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b48:	d113      	bne.n	8001b72 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b7c <HAL_TIM_Base_MspInit+0x44>)
 8001b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4e:	4a0b      	ldr	r2, [pc, #44]	@ (8001b7c <HAL_TIM_Base_MspInit+0x44>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b56:	4b09      	ldr	r3, [pc, #36]	@ (8001b7c <HAL_TIM_Base_MspInit+0x44>)
 8001b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2100      	movs	r1, #0
 8001b66:	201c      	movs	r0, #28
 8001b68:	f001 ff25 	bl	80039b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b6c:	201c      	movs	r0, #28
 8001b6e:	f001 ff3e 	bl	80039ee <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001b72:	bf00      	nop
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40021000 	.word	0x40021000

08001b80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b0ae      	sub	sp, #184	@ 0xb8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b98:	f107 031c 	add.w	r3, r7, #28
 8001b9c:	2288      	movs	r2, #136	@ 0x88
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f005 fdaa 	bl	80076fa <memset>
  if(huart->Instance==UART4)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a43      	ldr	r2, [pc, #268]	@ (8001cb8 <HAL_UART_MspInit+0x138>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d13c      	bne.n	8001c2a <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001bb0:	2308      	movs	r3, #8
 8001bb2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb8:	f107 031c 	add.w	r3, r7, #28
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f003 f871 	bl	8004ca4 <HAL_RCCEx_PeriphCLKConfig>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bc8:	f7ff fea8 	bl	800191c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001bcc:	4b3b      	ldr	r3, [pc, #236]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd0:	4a3a      	ldr	r2, [pc, #232]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001bd2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001bd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bd8:	4b38      	ldr	r3, [pc, #224]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001be0:	61bb      	str	r3, [r7, #24]
 8001be2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be4:	4b35      	ldr	r3, [pc, #212]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be8:	4a34      	ldr	r2, [pc, #208]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001bea:	f043 0304 	orr.w	r3, r3, #4
 8001bee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf0:	4b32      	ldr	r3, [pc, #200]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001bf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bfc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001c00:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001c16:	2308      	movs	r3, #8
 8001c18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c1c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c20:	4619      	mov	r1, r3
 8001c22:	4827      	ldr	r0, [pc, #156]	@ (8001cc0 <HAL_UART_MspInit+0x140>)
 8001c24:	f001 fefe 	bl	8003a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001c28:	e041      	b.n	8001cae <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART1)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a25      	ldr	r2, [pc, #148]	@ (8001cc4 <HAL_UART_MspInit+0x144>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d13c      	bne.n	8001cae <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c34:	2301      	movs	r3, #1
 8001c36:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c3c:	f107 031c 	add.w	r3, r7, #28
 8001c40:	4618      	mov	r0, r3
 8001c42:	f003 f82f 	bl	8004ca4 <HAL_RCCEx_PeriphCLKConfig>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001c4c:	f7ff fe66 	bl	800191c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c50:	4b1a      	ldr	r3, [pc, #104]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c54:	4a19      	ldr	r2, [pc, #100]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001c56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c5c:	4b17      	ldr	r3, [pc, #92]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001c5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c64:	613b      	str	r3, [r7, #16]
 8001c66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c68:	4b14      	ldr	r3, [pc, #80]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c6c:	4a13      	ldr	r2, [pc, #76]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c74:	4b11      	ldr	r3, [pc, #68]	@ (8001cbc <HAL_UART_MspInit+0x13c>)
 8001c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c80:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c94:	2303      	movs	r3, #3
 8001c96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c9a:	2307      	movs	r3, #7
 8001c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001caa:	f001 febb 	bl	8003a24 <HAL_GPIO_Init>
}
 8001cae:	bf00      	nop
 8001cb0:	37b8      	adds	r7, #184	@ 0xb8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40004c00 	.word	0x40004c00
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	48000800 	.word	0x48000800
 8001cc4:	40013800 	.word	0x40013800

08001cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ccc:	bf00      	nop
 8001cce:	e7fd      	b.n	8001ccc <NMI_Handler+0x4>

08001cd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd4:	bf00      	nop
 8001cd6:	e7fd      	b.n	8001cd4 <HardFault_Handler+0x4>

08001cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cdc:	bf00      	nop
 8001cde:	e7fd      	b.n	8001cdc <MemManage_Handler+0x4>

08001ce0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <BusFault_Handler+0x4>

08001ce8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cec:	bf00      	nop
 8001cee:	e7fd      	b.n	8001cec <UsageFault_Handler+0x4>

08001cf0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr

08001cfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d1e:	f000 f96b 	bl	8001ff8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
	...

08001d28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d2c:	4802      	ldr	r0, [pc, #8]	@ (8001d38 <TIM2_IRQHandler+0x10>)
 8001d2e:	f003 fccc 	bl	80056ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	200002d8 	.word	0x200002d8

08001d3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  return 1;
 8001d40:	2301      	movs	r3, #1
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <_kill>:

int _kill(int pid, int sig)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d56:	f005 fd6f 	bl	8007838 <__errno>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2216      	movs	r2, #22
 8001d5e:	601a      	str	r2, [r3, #0]
  return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <_exit>:

void _exit (int status)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d74:	f04f 31ff 	mov.w	r1, #4294967295
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff ffe7 	bl	8001d4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d7e:	bf00      	nop
 8001d80:	e7fd      	b.n	8001d7e <_exit+0x12>

08001d82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b086      	sub	sp, #24
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	60f8      	str	r0, [r7, #12]
 8001d8a:	60b9      	str	r1, [r7, #8]
 8001d8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8e:	2300      	movs	r3, #0
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	e00a      	b.n	8001daa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d94:	f3af 8000 	nop.w
 8001d98:	4601      	mov	r1, r0
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	60ba      	str	r2, [r7, #8]
 8001da0:	b2ca      	uxtb	r2, r1
 8001da2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	3301      	adds	r3, #1
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	dbf0      	blt.n	8001d94 <_read+0x12>
  }

  return len;
 8001db2:	687b      	ldr	r3, [r7, #4]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	e009      	b.n	8001de2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	1c5a      	adds	r2, r3, #1
 8001dd2:	60ba      	str	r2, [r7, #8]
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	3301      	adds	r3, #1
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	dbf1      	blt.n	8001dce <_write+0x12>
  }
  return len;
 8001dea:	687b      	ldr	r3, [r7, #4]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <_close>:

int _close(int file)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e1c:	605a      	str	r2, [r3, #4]
  return 0;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <_isatty>:

int _isatty(int file)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e34:	2301      	movs	r3, #1
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b085      	sub	sp, #20
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	60f8      	str	r0, [r7, #12]
 8001e4a:	60b9      	str	r1, [r7, #8]
 8001e4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e64:	4a14      	ldr	r2, [pc, #80]	@ (8001eb8 <_sbrk+0x5c>)
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <_sbrk+0x60>)
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e70:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <_sbrk+0x64>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d102      	bne.n	8001e7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e78:	4b11      	ldr	r3, [pc, #68]	@ (8001ec0 <_sbrk+0x64>)
 8001e7a:	4a12      	ldr	r2, [pc, #72]	@ (8001ec4 <_sbrk+0x68>)
 8001e7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e7e:	4b10      	ldr	r3, [pc, #64]	@ (8001ec0 <_sbrk+0x64>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d207      	bcs.n	8001e9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e8c:	f005 fcd4 	bl	8007838 <__errno>
 8001e90:	4603      	mov	r3, r0
 8001e92:	220c      	movs	r2, #12
 8001e94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e96:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9a:	e009      	b.n	8001eb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e9c:	4b08      	ldr	r3, [pc, #32]	@ (8001ec0 <_sbrk+0x64>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ea2:	4b07      	ldr	r3, [pc, #28]	@ (8001ec0 <_sbrk+0x64>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	4a05      	ldr	r2, [pc, #20]	@ (8001ec0 <_sbrk+0x64>)
 8001eac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eae:	68fb      	ldr	r3, [r7, #12]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3718      	adds	r7, #24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	20018000 	.word	0x20018000
 8001ebc:	00000400 	.word	0x00000400
 8001ec0:	200008a4 	.word	0x200008a4
 8001ec4:	200009f8 	.word	0x200009f8

08001ec8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <SystemInit+0x20>)
 8001ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ed2:	4a05      	ldr	r2, [pc, #20]	@ (8001ee8 <SystemInit+0x20>)
 8001ed4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ed8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001eec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f24 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ef0:	f7ff ffea 	bl	8001ec8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ef4:	480c      	ldr	r0, [pc, #48]	@ (8001f28 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ef6:	490d      	ldr	r1, [pc, #52]	@ (8001f2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f30 <LoopForever+0xe>)
  movs r3, #0
 8001efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001efc:	e002      	b.n	8001f04 <LoopCopyDataInit>

08001efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f02:	3304      	adds	r3, #4

08001f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f08:	d3f9      	bcc.n	8001efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f0c:	4c0a      	ldr	r4, [pc, #40]	@ (8001f38 <LoopForever+0x16>)
  movs r3, #0
 8001f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f10:	e001      	b.n	8001f16 <LoopFillZerobss>

08001f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f14:	3204      	adds	r2, #4

08001f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f18:	d3fb      	bcc.n	8001f12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f1a:	f005 fc93 	bl	8007844 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f1e:	f7ff faf7 	bl	8001510 <main>

08001f22 <LoopForever>:

LoopForever:
    b LoopForever
 8001f22:	e7fe      	b.n	8001f22 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f24:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f2c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8001f30:	0800a8f4 	.word	0x0800a8f4
  ldr r2, =_sbss
 8001f34:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8001f38:	200009f8 	.word	0x200009f8

08001f3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f3c:	e7fe      	b.n	8001f3c <ADC1_2_IRQHandler>
	...

08001f40 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f46:	2300      	movs	r3, #0
 8001f48:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f7c <HAL_Init+0x3c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a0b      	ldr	r2, [pc, #44]	@ (8001f7c <HAL_Init+0x3c>)
 8001f50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f54:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f56:	2003      	movs	r0, #3
 8001f58:	f001 fd22 	bl	80039a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f000 f80f 	bl	8001f80 <HAL_InitTick>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d002      	beq.n	8001f6e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	71fb      	strb	r3, [r7, #7]
 8001f6c:	e001      	b.n	8001f72 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f6e:	f7ff fcdb 	bl	8001928 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f72:	79fb      	ldrb	r3, [r7, #7]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40022000 	.word	0x40022000

08001f80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f8c:	4b17      	ldr	r3, [pc, #92]	@ (8001fec <HAL_InitTick+0x6c>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d023      	beq.n	8001fdc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f94:	4b16      	ldr	r3, [pc, #88]	@ (8001ff0 <HAL_InitTick+0x70>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	4b14      	ldr	r3, [pc, #80]	@ (8001fec <HAL_InitTick+0x6c>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001faa:	4618      	mov	r0, r3
 8001fac:	f001 fd2d 	bl	8003a0a <HAL_SYSTICK_Config>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10f      	bne.n	8001fd6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b0f      	cmp	r3, #15
 8001fba:	d809      	bhi.n	8001fd0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	6879      	ldr	r1, [r7, #4]
 8001fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc4:	f001 fcf7 	bl	80039b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fc8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff4 <HAL_InitTick+0x74>)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	e007      	b.n	8001fe0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	73fb      	strb	r3, [r7, #15]
 8001fd4:	e004      	b.n	8001fe0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	73fb      	strb	r3, [r7, #15]
 8001fda:	e001      	b.n	8001fe0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20000038 	.word	0x20000038
 8001ff0:	20000030 	.word	0x20000030
 8001ff4:	20000034 	.word	0x20000034

08001ff8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ffc:	4b06      	ldr	r3, [pc, #24]	@ (8002018 <HAL_IncTick+0x20>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	461a      	mov	r2, r3
 8002002:	4b06      	ldr	r3, [pc, #24]	@ (800201c <HAL_IncTick+0x24>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4413      	add	r3, r2
 8002008:	4a04      	ldr	r2, [pc, #16]	@ (800201c <HAL_IncTick+0x24>)
 800200a:	6013      	str	r3, [r2, #0]
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	20000038 	.word	0x20000038
 800201c:	200008a8 	.word	0x200008a8

08002020 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  return uwTick;
 8002024:	4b03      	ldr	r3, [pc, #12]	@ (8002034 <HAL_GetTick+0x14>)
 8002026:	681b      	ldr	r3, [r3, #0]
}
 8002028:	4618      	mov	r0, r3
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	200008a8 	.word	0x200008a8

08002038 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002040:	f7ff ffee 	bl	8002020 <HAL_GetTick>
 8002044:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002050:	d005      	beq.n	800205e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002052:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <HAL_Delay+0x44>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	4413      	add	r3, r2
 800205c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800205e:	bf00      	nop
 8002060:	f7ff ffde 	bl	8002020 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	429a      	cmp	r2, r3
 800206e:	d8f7      	bhi.n	8002060 <HAL_Delay+0x28>
  {
  }
}
 8002070:	bf00      	nop
 8002072:	bf00      	nop
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000038 	.word	0x20000038

08002080 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	431a      	orrs	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	609a      	str	r2, [r3, #8]
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	431a      	orrs	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	609a      	str	r2, [r3, #8]
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80020dc:	4618      	mov	r0, r3
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b087      	sub	sp, #28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
 80020f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	3360      	adds	r3, #96	@ 0x60
 80020fa:	461a      	mov	r2, r3
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	4b08      	ldr	r3, [pc, #32]	@ (800212c <LL_ADC_SetOffset+0x44>)
 800210a:	4013      	ands	r3, r2
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	430a      	orrs	r2, r1
 8002116:	4313      	orrs	r3, r2
 8002118:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002120:	bf00      	nop
 8002122:	371c      	adds	r7, #28
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	03fff000 	.word	0x03fff000

08002130 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	3360      	adds	r3, #96	@ 0x60
 800213e:	461a      	mov	r2, r3
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002150:	4618      	mov	r0, r3
 8002152:	3714      	adds	r7, #20
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800215c:	b480      	push	{r7}
 800215e:	b087      	sub	sp, #28
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	3360      	adds	r3, #96	@ 0x60
 800216c:	461a      	mov	r2, r3
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	431a      	orrs	r2, r3
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002186:	bf00      	nop
 8002188:	371c      	adds	r7, #28
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80021a6:	2301      	movs	r3, #1
 80021a8:	e000      	b.n	80021ac <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b087      	sub	sp, #28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	3330      	adds	r3, #48	@ 0x30
 80021c8:	461a      	mov	r2, r3
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	0a1b      	lsrs	r3, r3, #8
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	f003 030c 	and.w	r3, r3, #12
 80021d4:	4413      	add	r3, r2
 80021d6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f003 031f 	and.w	r3, r3, #31
 80021e2:	211f      	movs	r1, #31
 80021e4:	fa01 f303 	lsl.w	r3, r1, r3
 80021e8:	43db      	mvns	r3, r3
 80021ea:	401a      	ands	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	0e9b      	lsrs	r3, r3, #26
 80021f0:	f003 011f 	and.w	r1, r3, #31
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	f003 031f 	and.w	r3, r3, #31
 80021fa:	fa01 f303 	lsl.w	r3, r1, r3
 80021fe:	431a      	orrs	r2, r3
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002204:	bf00      	nop
 8002206:	371c      	adds	r7, #28
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	3314      	adds	r3, #20
 8002220:	461a      	mov	r2, r3
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	0e5b      	lsrs	r3, r3, #25
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	4413      	add	r3, r2
 800222e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	0d1b      	lsrs	r3, r3, #20
 8002238:	f003 031f 	and.w	r3, r3, #31
 800223c:	2107      	movs	r1, #7
 800223e:	fa01 f303 	lsl.w	r3, r1, r3
 8002242:	43db      	mvns	r3, r3
 8002244:	401a      	ands	r2, r3
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	0d1b      	lsrs	r3, r3, #20
 800224a:	f003 031f 	and.w	r3, r3, #31
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	fa01 f303 	lsl.w	r3, r1, r3
 8002254:	431a      	orrs	r2, r3
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800225a:	bf00      	nop
 800225c:	371c      	adds	r7, #28
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
	...

08002268 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002280:	43db      	mvns	r3, r3
 8002282:	401a      	ands	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f003 0318 	and.w	r3, r3, #24
 800228a:	4908      	ldr	r1, [pc, #32]	@ (80022ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800228c:	40d9      	lsrs	r1, r3
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	400b      	ands	r3, r1
 8002292:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002296:	431a      	orrs	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800229e:	bf00      	nop
 80022a0:	3714      	adds	r7, #20
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	0007ffff 	.word	0x0007ffff

080022b0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 031f 	and.w	r3, r3, #31
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80022dc:	4618      	mov	r0, r3
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80022f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	6093      	str	r3, [r2, #8]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800231c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002320:	d101      	bne.n	8002326 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002322:	2301      	movs	r3, #1
 8002324:	e000      	b.n	8002328 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002344:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002348:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800236c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002370:	d101      	bne.n	8002376 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002372:	2301      	movs	r3, #1
 8002374:	e000      	b.n	8002378 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002394:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002398:	f043 0201 	orr.w	r2, r3, #1
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023c0:	f043 0202 	orr.w	r2, r3, #2
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f003 0301 	and.w	r3, r3, #1
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d101      	bne.n	80023ec <LL_ADC_IsEnabled+0x18>
 80023e8:	2301      	movs	r3, #1
 80023ea:	e000      	b.n	80023ee <LL_ADC_IsEnabled+0x1a>
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b02      	cmp	r3, #2
 800240c:	d101      	bne.n	8002412 <LL_ADC_IsDisableOngoing+0x18>
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <LL_ADC_IsDisableOngoing+0x1a>
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002430:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002434:	f043 0204 	orr.w	r2, r3, #4
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002458:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800245c:	f043 0210 	orr.w	r2, r3, #16
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f003 0304 	and.w	r3, r3, #4
 8002480:	2b04      	cmp	r3, #4
 8002482:	d101      	bne.n	8002488 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002484:	2301      	movs	r3, #1
 8002486:	e000      	b.n	800248a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002496:	b480      	push	{r7}
 8002498:	b083      	sub	sp, #12
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024a6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024aa:	f043 0220 	orr.w	r2, r3, #32
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80024b2:	bf00      	nop
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 0308 	and.w	r3, r3, #8
 80024ce:	2b08      	cmp	r3, #8
 80024d0:	d101      	bne.n	80024d6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80024d2:	2301      	movs	r3, #1
 80024d4:	e000      	b.n	80024d8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024e4:	b590      	push	{r4, r7, lr}
 80024e6:	b089      	sub	sp, #36	@ 0x24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ec:	2300      	movs	r3, #0
 80024ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e130      	b.n	8002760 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002508:	2b00      	cmp	r3, #0
 800250a:	d109      	bne.n	8002520 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff fa2f 	bl	8001970 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff fef1 	bl	800230c <LL_ADC_IsDeepPowerDownEnabled>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d004      	beq.n	800253a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff fed7 	bl	80022e8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ff0c 	bl	800235c <LL_ADC_IsInternalRegulatorEnabled>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d115      	bne.n	8002576 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff fef0 	bl	8002334 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002554:	4b84      	ldr	r3, [pc, #528]	@ (8002768 <HAL_ADC_Init+0x284>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	099b      	lsrs	r3, r3, #6
 800255a:	4a84      	ldr	r2, [pc, #528]	@ (800276c <HAL_ADC_Init+0x288>)
 800255c:	fba2 2303 	umull	r2, r3, r2, r3
 8002560:	099b      	lsrs	r3, r3, #6
 8002562:	3301      	adds	r3, #1
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002568:	e002      	b.n	8002570 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	3b01      	subs	r3, #1
 800256e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f9      	bne.n	800256a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff feee 	bl	800235c <LL_ADC_IsInternalRegulatorEnabled>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10d      	bne.n	80025a2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800258a:	f043 0210 	orr.w	r2, r3, #16
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002596:	f043 0201 	orr.w	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff ff62 	bl	8002470 <LL_ADC_REG_IsConversionOngoing>
 80025ac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025b2:	f003 0310 	and.w	r3, r3, #16
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f040 80c9 	bne.w	800274e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f040 80c5 	bne.w	800274e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80025cc:	f043 0202 	orr.w	r2, r3, #2
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff fefb 	bl	80023d4 <LL_ADC_IsEnabled>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d115      	bne.n	8002610 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025e4:	4862      	ldr	r0, [pc, #392]	@ (8002770 <HAL_ADC_Init+0x28c>)
 80025e6:	f7ff fef5 	bl	80023d4 <LL_ADC_IsEnabled>
 80025ea:	4604      	mov	r4, r0
 80025ec:	4861      	ldr	r0, [pc, #388]	@ (8002774 <HAL_ADC_Init+0x290>)
 80025ee:	f7ff fef1 	bl	80023d4 <LL_ADC_IsEnabled>
 80025f2:	4603      	mov	r3, r0
 80025f4:	431c      	orrs	r4, r3
 80025f6:	4860      	ldr	r0, [pc, #384]	@ (8002778 <HAL_ADC_Init+0x294>)
 80025f8:	f7ff feec 	bl	80023d4 <LL_ADC_IsEnabled>
 80025fc:	4603      	mov	r3, r0
 80025fe:	4323      	orrs	r3, r4
 8002600:	2b00      	cmp	r3, #0
 8002602:	d105      	bne.n	8002610 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	4619      	mov	r1, r3
 800260a:	485c      	ldr	r0, [pc, #368]	@ (800277c <HAL_ADC_Init+0x298>)
 800260c:	f7ff fd38 	bl	8002080 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	7e5b      	ldrb	r3, [r3, #25]
 8002614:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800261a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002620:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002626:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800262e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002630:	4313      	orrs	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f893 3020 	ldrb.w	r3, [r3, #32]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d106      	bne.n	800264c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002642:	3b01      	subs	r3, #1
 8002644:	045b      	lsls	r3, r3, #17
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	4313      	orrs	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002650:	2b00      	cmp	r3, #0
 8002652:	d009      	beq.n	8002668 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002658:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002660:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	4313      	orrs	r3, r2
 8002666:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68da      	ldr	r2, [r3, #12]
 800266e:	4b44      	ldr	r3, [pc, #272]	@ (8002780 <HAL_ADC_Init+0x29c>)
 8002670:	4013      	ands	r3, r2
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6812      	ldr	r2, [r2, #0]
 8002676:	69b9      	ldr	r1, [r7, #24]
 8002678:	430b      	orrs	r3, r1
 800267a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ff1c 	bl	80024be <LL_ADC_INJ_IsConversionOngoing>
 8002686:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d13d      	bne.n	800270a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d13a      	bne.n	800270a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002698:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80026a0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80026a2:	4313      	orrs	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026b0:	f023 0302 	bic.w	r3, r3, #2
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	6812      	ldr	r2, [r2, #0]
 80026b8:	69b9      	ldr	r1, [r7, #24]
 80026ba:	430b      	orrs	r3, r1
 80026bc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d118      	bne.n	80026fa <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80026d2:	f023 0304 	bic.w	r3, r3, #4
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80026de:	4311      	orrs	r1, r2
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80026e4:	4311      	orrs	r1, r2
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80026ea:	430a      	orrs	r2, r1
 80026ec:	431a      	orrs	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 0201 	orr.w	r2, r2, #1
 80026f6:	611a      	str	r2, [r3, #16]
 80026f8:	e007      	b.n	800270a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	691a      	ldr	r2, [r3, #16]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 0201 	bic.w	r2, r2, #1
 8002708:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d10c      	bne.n	800272c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002718:	f023 010f 	bic.w	r1, r3, #15
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	69db      	ldr	r3, [r3, #28]
 8002720:	1e5a      	subs	r2, r3, #1
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	430a      	orrs	r2, r1
 8002728:	631a      	str	r2, [r3, #48]	@ 0x30
 800272a:	e007      	b.n	800273c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 020f 	bic.w	r2, r2, #15
 800273a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002740:	f023 0303 	bic.w	r3, r3, #3
 8002744:	f043 0201 	orr.w	r2, r3, #1
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	655a      	str	r2, [r3, #84]	@ 0x54
 800274c:	e007      	b.n	800275e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002752:	f043 0210 	orr.w	r2, r3, #16
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800275e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3724      	adds	r7, #36	@ 0x24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd90      	pop	{r4, r7, pc}
 8002768:	20000030 	.word	0x20000030
 800276c:	053e2d63 	.word	0x053e2d63
 8002770:	50040000 	.word	0x50040000
 8002774:	50040100 	.word	0x50040100
 8002778:	50040200 	.word	0x50040200
 800277c:	50040300 	.word	0x50040300
 8002780:	fff0c007 	.word	0xfff0c007

08002784 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800278c:	4857      	ldr	r0, [pc, #348]	@ (80028ec <HAL_ADC_Start+0x168>)
 800278e:	f7ff fd8f 	bl	80022b0 <LL_ADC_GetMultimode>
 8002792:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff fe69 	bl	8002470 <LL_ADC_REG_IsConversionOngoing>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f040 809c 	bne.w	80028de <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d101      	bne.n	80027b4 <HAL_ADC_Start+0x30>
 80027b0:	2302      	movs	r3, #2
 80027b2:	e097      	b.n	80028e4 <HAL_ADC_Start+0x160>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f000 fe63 	bl	8003488 <ADC_Enable>
 80027c2:	4603      	mov	r3, r0
 80027c4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80027c6:	7dfb      	ldrb	r3, [r7, #23]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f040 8083 	bne.w	80028d4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027d2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80027d6:	f023 0301 	bic.w	r3, r3, #1
 80027da:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a42      	ldr	r2, [pc, #264]	@ (80028f0 <HAL_ADC_Start+0x16c>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d002      	beq.n	80027f2 <HAL_ADC_Start+0x6e>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	e000      	b.n	80027f4 <HAL_ADC_Start+0x70>
 80027f2:	4b40      	ldr	r3, [pc, #256]	@ (80028f4 <HAL_ADC_Start+0x170>)
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	6812      	ldr	r2, [r2, #0]
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d002      	beq.n	8002802 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d105      	bne.n	800280e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002806:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002812:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800281a:	d106      	bne.n	800282a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002820:	f023 0206 	bic.w	r2, r3, #6
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	659a      	str	r2, [r3, #88]	@ 0x58
 8002828:	e002      	b.n	8002830 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	221c      	movs	r2, #28
 8002836:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a2a      	ldr	r2, [pc, #168]	@ (80028f0 <HAL_ADC_Start+0x16c>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d002      	beq.n	8002850 <HAL_ADC_Start+0xcc>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	e000      	b.n	8002852 <HAL_ADC_Start+0xce>
 8002850:	4b28      	ldr	r3, [pc, #160]	@ (80028f4 <HAL_ADC_Start+0x170>)
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6812      	ldr	r2, [r2, #0]
 8002856:	4293      	cmp	r3, r2
 8002858:	d008      	beq.n	800286c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d005      	beq.n	800286c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	2b05      	cmp	r3, #5
 8002864:	d002      	beq.n	800286c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	2b09      	cmp	r3, #9
 800286a:	d114      	bne.n	8002896 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d007      	beq.n	800288a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002882:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4618      	mov	r0, r3
 8002890:	f7ff fdc6 	bl	8002420 <LL_ADC_REG_StartConversion>
 8002894:	e025      	b.n	80028e2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800289a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a12      	ldr	r2, [pc, #72]	@ (80028f0 <HAL_ADC_Start+0x16c>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d002      	beq.n	80028b2 <HAL_ADC_Start+0x12e>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	e000      	b.n	80028b4 <HAL_ADC_Start+0x130>
 80028b2:	4b10      	ldr	r3, [pc, #64]	@ (80028f4 <HAL_ADC_Start+0x170>)
 80028b4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00f      	beq.n	80028e2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028ca:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	655a      	str	r2, [r3, #84]	@ 0x54
 80028d2:	e006      	b.n	80028e2 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80028dc:	e001      	b.n	80028e2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028de:	2302      	movs	r3, #2
 80028e0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80028e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	50040300 	.word	0x50040300
 80028f0:	50040100 	.word	0x50040100
 80028f4:	50040000 	.word	0x50040000

080028f8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002906:	2b01      	cmp	r3, #1
 8002908:	d101      	bne.n	800290e <HAL_ADC_Stop+0x16>
 800290a:	2302      	movs	r3, #2
 800290c:	e023      	b.n	8002956 <HAL_ADC_Stop+0x5e>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002916:	2103      	movs	r1, #3
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f000 fcf9 	bl	8003310 <ADC_ConversionStop>
 800291e:	4603      	mov	r3, r0
 8002920:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d111      	bne.n	800294c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 fe33 	bl	8003594 <ADC_Disable>
 800292e:	4603      	mov	r3, r0
 8002930:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002932:	7bfb      	ldrb	r3, [r7, #15]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d109      	bne.n	800294c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002940:	f023 0301 	bic.w	r3, r3, #1
 8002944:	f043 0201 	orr.w	r2, r3, #1
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002954:	7bfb      	ldrb	r3, [r7, #15]
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
	...

08002960 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800296a:	4866      	ldr	r0, [pc, #408]	@ (8002b04 <HAL_ADC_PollForConversion+0x1a4>)
 800296c:	f7ff fca0 	bl	80022b0 <LL_ADC_GetMultimode>
 8002970:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	2b08      	cmp	r3, #8
 8002978:	d102      	bne.n	8002980 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800297a:	2308      	movs	r3, #8
 800297c:	61fb      	str	r3, [r7, #28]
 800297e:	e02a      	b.n	80029d6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d005      	beq.n	8002992 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	2b05      	cmp	r3, #5
 800298a:	d002      	beq.n	8002992 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	2b09      	cmp	r3, #9
 8002990:	d111      	bne.n	80029b6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	2b00      	cmp	r3, #0
 800299e:	d007      	beq.n	80029b0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a4:	f043 0220 	orr.w	r2, r3, #32
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0a4      	b.n	8002afa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80029b0:	2304      	movs	r3, #4
 80029b2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80029b4:	e00f      	b.n	80029d6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80029b6:	4853      	ldr	r0, [pc, #332]	@ (8002b04 <HAL_ADC_PollForConversion+0x1a4>)
 80029b8:	f7ff fc88 	bl	80022cc <LL_ADC_GetMultiDMATransfer>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d007      	beq.n	80029d2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c6:	f043 0220 	orr.w	r2, r3, #32
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e093      	b.n	8002afa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80029d2:	2304      	movs	r3, #4
 80029d4:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80029d6:	f7ff fb23 	bl	8002020 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029dc:	e021      	b.n	8002a22 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e4:	d01d      	beq.n	8002a22 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80029e6:	f7ff fb1b 	bl	8002020 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d302      	bcc.n	80029fc <HAL_ADC_PollForConversion+0x9c>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d112      	bne.n	8002a22 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	4013      	ands	r3, r2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10b      	bne.n	8002a22 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a0e:	f043 0204 	orr.w	r2, r3, #4
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e06b      	b.n	8002afa <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0d6      	beq.n	80029de <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a34:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff fba6 	bl	8002192 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d01c      	beq.n	8002a86 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	7e5b      	ldrb	r3, [r3, #25]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d118      	bne.n	8002a86 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0308 	and.w	r3, r3, #8
 8002a5e:	2b08      	cmp	r3, #8
 8002a60:	d111      	bne.n	8002a86 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a66:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d105      	bne.n	8002a86 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7e:	f043 0201 	orr.w	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a1f      	ldr	r2, [pc, #124]	@ (8002b08 <HAL_ADC_PollForConversion+0x1a8>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d002      	beq.n	8002a96 <HAL_ADC_PollForConversion+0x136>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	e000      	b.n	8002a98 <HAL_ADC_PollForConversion+0x138>
 8002a96:	4b1d      	ldr	r3, [pc, #116]	@ (8002b0c <HAL_ADC_PollForConversion+0x1ac>)
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	6812      	ldr	r2, [r2, #0]
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d008      	beq.n	8002ab2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d005      	beq.n	8002ab2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	2b05      	cmp	r3, #5
 8002aaa:	d002      	beq.n	8002ab2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	2b09      	cmp	r3, #9
 8002ab0:	d104      	bne.n	8002abc <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	61bb      	str	r3, [r7, #24]
 8002aba:	e00c      	b.n	8002ad6 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a11      	ldr	r2, [pc, #68]	@ (8002b08 <HAL_ADC_PollForConversion+0x1a8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d002      	beq.n	8002acc <HAL_ADC_PollForConversion+0x16c>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	e000      	b.n	8002ace <HAL_ADC_PollForConversion+0x16e>
 8002acc:	4b0f      	ldr	r3, [pc, #60]	@ (8002b0c <HAL_ADC_PollForConversion+0x1ac>)
 8002ace:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	2b08      	cmp	r3, #8
 8002ada:	d104      	bne.n	8002ae6 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2208      	movs	r2, #8
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	e008      	b.n	8002af8 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d103      	bne.n	8002af8 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	220c      	movs	r2, #12
 8002af6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3720      	adds	r7, #32
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	50040300 	.word	0x50040300
 8002b08:	50040100 	.word	0x50040100
 8002b0c:	50040000 	.word	0x50040000

08002b10 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
	...

08002b2c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b0b6      	sub	sp, #216	@ 0xd8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b36:	2300      	movs	r3, #0
 8002b38:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d101      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x22>
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	e3c9      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x7b6>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fc88 	bl	8002470 <LL_ADC_REG_IsConversionOngoing>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f040 83aa 	bne.w	80032bc <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	2b05      	cmp	r3, #5
 8002b76:	d824      	bhi.n	8002bc2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	3b02      	subs	r3, #2
 8002b7e:	2b03      	cmp	r3, #3
 8002b80:	d81b      	bhi.n	8002bba <HAL_ADC_ConfigChannel+0x8e>
 8002b82:	a201      	add	r2, pc, #4	@ (adr r2, 8002b88 <HAL_ADC_ConfigChannel+0x5c>)
 8002b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b88:	08002b99 	.word	0x08002b99
 8002b8c:	08002ba1 	.word	0x08002ba1
 8002b90:	08002ba9 	.word	0x08002ba9
 8002b94:	08002bb1 	.word	0x08002bb1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002b98:	230c      	movs	r3, #12
 8002b9a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002b9e:	e010      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002ba0:	2312      	movs	r3, #18
 8002ba2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002ba6:	e00c      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002ba8:	2318      	movs	r3, #24
 8002baa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002bae:	e008      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002bb8:	e003      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002bba:	2306      	movs	r3, #6
 8002bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002bc0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6818      	ldr	r0, [r3, #0]
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002bd0:	f7ff faf2 	bl	80021b8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff fc49 	bl	8002470 <LL_ADC_REG_IsConversionOngoing>
 8002bde:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff fc69 	bl	80024be <LL_ADC_INJ_IsConversionOngoing>
 8002bec:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bf0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f040 81a4 	bne.w	8002f42 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f040 819f 	bne.w	8002f42 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6818      	ldr	r0, [r3, #0]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	6819      	ldr	r1, [r3, #0]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	461a      	mov	r2, r3
 8002c12:	f7ff fafd 	bl	8002210 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	695a      	ldr	r2, [r3, #20]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	08db      	lsrs	r3, r3, #3
 8002c22:	f003 0303 	and.w	r3, r3, #3
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	2b04      	cmp	r3, #4
 8002c36:	d00a      	beq.n	8002c4e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6818      	ldr	r0, [r3, #0]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	6919      	ldr	r1, [r3, #16]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c48:	f7ff fa4e 	bl	80020e8 <LL_ADC_SetOffset>
 8002c4c:	e179      	b.n	8002f42 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2100      	movs	r1, #0
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff fa6b 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10a      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x14e>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2100      	movs	r1, #0
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff fa60 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002c70:	4603      	mov	r3, r0
 8002c72:	0e9b      	lsrs	r3, r3, #26
 8002c74:	f003 021f 	and.w	r2, r3, #31
 8002c78:	e01e      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x18c>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2100      	movs	r1, #0
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff fa55 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002c86:	4603      	mov	r3, r0
 8002c88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002c90:	fa93 f3a3 	rbit	r3, r3
 8002c94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c9c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ca0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002ca8:	2320      	movs	r3, #32
 8002caa:	e004      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002cac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002cb0:	fab3 f383 	clz	r3, r3
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d105      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x1a4>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	0e9b      	lsrs	r3, r3, #26
 8002cca:	f003 031f 	and.w	r3, r3, #31
 8002cce:	e018      	b.n	8002d02 <HAL_ADC_ConfigChannel+0x1d6>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cdc:	fa93 f3a3 	rbit	r3, r3
 8002ce0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002ce4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ce8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002cec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002cf4:	2320      	movs	r3, #32
 8002cf6:	e004      	b.n	8002d02 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002cf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002cfc:	fab3 f383 	clz	r3, r3
 8002d00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d106      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff fa24 	bl	800215c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2101      	movs	r1, #1
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff fa08 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002d20:	4603      	mov	r3, r0
 8002d22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10a      	bne.n	8002d40 <HAL_ADC_ConfigChannel+0x214>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2101      	movs	r1, #1
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff f9fd 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002d36:	4603      	mov	r3, r0
 8002d38:	0e9b      	lsrs	r3, r3, #26
 8002d3a:	f003 021f 	and.w	r2, r3, #31
 8002d3e:	e01e      	b.n	8002d7e <HAL_ADC_ConfigChannel+0x252>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2101      	movs	r1, #1
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff f9f2 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d56:	fa93 f3a3 	rbit	r3, r3
 8002d5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002d5e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002d66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002d6e:	2320      	movs	r3, #32
 8002d70:	e004      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002d72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d76:	fab3 f383 	clz	r3, r3
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d105      	bne.n	8002d96 <HAL_ADC_ConfigChannel+0x26a>
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	0e9b      	lsrs	r3, r3, #26
 8002d90:	f003 031f 	and.w	r3, r3, #31
 8002d94:	e018      	b.n	8002dc8 <HAL_ADC_ConfigChannel+0x29c>
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002da2:	fa93 f3a3 	rbit	r3, r3
 8002da6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002daa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002dae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002db2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002dba:	2320      	movs	r3, #32
 8002dbc:	e004      	b.n	8002dc8 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002dbe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002dc2:	fab3 f383 	clz	r3, r3
 8002dc6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d106      	bne.n	8002dda <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff f9c1 	bl	800215c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2102      	movs	r1, #2
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff f9a5 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002de6:	4603      	mov	r3, r0
 8002de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10a      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x2da>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2102      	movs	r1, #2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff f99a 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	0e9b      	lsrs	r3, r3, #26
 8002e00:	f003 021f 	and.w	r2, r3, #31
 8002e04:	e01e      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x318>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2102      	movs	r1, #2
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff f98f 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002e12:	4603      	mov	r3, r0
 8002e14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e1c:	fa93 f3a3 	rbit	r3, r3
 8002e20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002e24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002e2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002e34:	2320      	movs	r3, #32
 8002e36:	e004      	b.n	8002e42 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002e38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e3c:	fab3 f383 	clz	r3, r3
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d105      	bne.n	8002e5c <HAL_ADC_ConfigChannel+0x330>
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	0e9b      	lsrs	r3, r3, #26
 8002e56:	f003 031f 	and.w	r3, r3, #31
 8002e5a:	e014      	b.n	8002e86 <HAL_ADC_ConfigChannel+0x35a>
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e64:	fa93 f3a3 	rbit	r3, r3
 8002e68:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002e6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002e70:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002e78:	2320      	movs	r3, #32
 8002e7a:	e004      	b.n	8002e86 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002e7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e80:	fab3 f383 	clz	r3, r3
 8002e84:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d106      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	2102      	movs	r1, #2
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7ff f962 	bl	800215c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2103      	movs	r1, #3
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff f946 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10a      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x398>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2103      	movs	r1, #3
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff f93b 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	0e9b      	lsrs	r3, r3, #26
 8002ebe:	f003 021f 	and.w	r2, r3, #31
 8002ec2:	e017      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x3c8>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2103      	movs	r1, #3
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff f930 	bl	8002130 <LL_ADC_GetOffsetChannel>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ed6:	fa93 f3a3 	rbit	r3, r3
 8002eda:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002edc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ede:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002ee0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d101      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002ee6:	2320      	movs	r3, #32
 8002ee8:	e003      	b.n	8002ef2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002eea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002eec:	fab3 f383 	clz	r3, r3
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d105      	bne.n	8002f0c <HAL_ADC_ConfigChannel+0x3e0>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	0e9b      	lsrs	r3, r3, #26
 8002f06:	f003 031f 	and.w	r3, r3, #31
 8002f0a:	e011      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x404>
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f14:	fa93 f3a3 	rbit	r3, r3
 8002f18:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002f1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002f1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002f24:	2320      	movs	r3, #32
 8002f26:	e003      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002f28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f2a:	fab3 f383 	clz	r3, r3
 8002f2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d106      	bne.n	8002f42 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	2103      	movs	r1, #3
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff f90d 	bl	800215c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fa44 	bl	80023d4 <LL_ADC_IsEnabled>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f040 8140 	bne.w	80031d4 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6818      	ldr	r0, [r3, #0]
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	6819      	ldr	r1, [r3, #0]
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	461a      	mov	r2, r3
 8002f62:	f7ff f981 	bl	8002268 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	4a8f      	ldr	r2, [pc, #572]	@ (80031a8 <HAL_ADC_ConfigChannel+0x67c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	f040 8131 	bne.w	80031d4 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10b      	bne.n	8002f9a <HAL_ADC_ConfigChannel+0x46e>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	0e9b      	lsrs	r3, r3, #26
 8002f88:	3301      	adds	r3, #1
 8002f8a:	f003 031f 	and.w	r3, r3, #31
 8002f8e:	2b09      	cmp	r3, #9
 8002f90:	bf94      	ite	ls
 8002f92:	2301      	movls	r3, #1
 8002f94:	2300      	movhi	r3, #0
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	e019      	b.n	8002fce <HAL_ADC_ConfigChannel+0x4a2>
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fa2:	fa93 f3a3 	rbit	r3, r3
 8002fa6:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002fa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002faa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002fac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002fb2:	2320      	movs	r3, #32
 8002fb4:	e003      	b.n	8002fbe <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002fb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fb8:	fab3 f383 	clz	r3, r3
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	2b09      	cmp	r3, #9
 8002fc6:	bf94      	ite	ls
 8002fc8:	2301      	movls	r3, #1
 8002fca:	2300      	movhi	r3, #0
 8002fcc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d079      	beq.n	80030c6 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d107      	bne.n	8002fee <HAL_ADC_ConfigChannel+0x4c2>
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	0e9b      	lsrs	r3, r3, #26
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	069b      	lsls	r3, r3, #26
 8002fe8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fec:	e015      	b.n	800301a <HAL_ADC_ConfigChannel+0x4ee>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ff6:	fa93 f3a3 	rbit	r3, r3
 8002ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002ffc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ffe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003000:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003006:	2320      	movs	r3, #32
 8003008:	e003      	b.n	8003012 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800300a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800300c:	fab3 f383 	clz	r3, r3
 8003010:	b2db      	uxtb	r3, r3
 8003012:	3301      	adds	r3, #1
 8003014:	069b      	lsls	r3, r3, #26
 8003016:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003022:	2b00      	cmp	r3, #0
 8003024:	d109      	bne.n	800303a <HAL_ADC_ConfigChannel+0x50e>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	0e9b      	lsrs	r3, r3, #26
 800302c:	3301      	adds	r3, #1
 800302e:	f003 031f 	and.w	r3, r3, #31
 8003032:	2101      	movs	r1, #1
 8003034:	fa01 f303 	lsl.w	r3, r1, r3
 8003038:	e017      	b.n	800306a <HAL_ADC_ConfigChannel+0x53e>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003040:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003042:	fa93 f3a3 	rbit	r3, r3
 8003046:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800304a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800304c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003052:	2320      	movs	r3, #32
 8003054:	e003      	b.n	800305e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003058:	fab3 f383 	clz	r3, r3
 800305c:	b2db      	uxtb	r3, r3
 800305e:	3301      	adds	r3, #1
 8003060:	f003 031f 	and.w	r3, r3, #31
 8003064:	2101      	movs	r1, #1
 8003066:	fa01 f303 	lsl.w	r3, r1, r3
 800306a:	ea42 0103 	orr.w	r1, r2, r3
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10a      	bne.n	8003090 <HAL_ADC_ConfigChannel+0x564>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	0e9b      	lsrs	r3, r3, #26
 8003080:	3301      	adds	r3, #1
 8003082:	f003 021f 	and.w	r2, r3, #31
 8003086:	4613      	mov	r3, r2
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	4413      	add	r3, r2
 800308c:	051b      	lsls	r3, r3, #20
 800308e:	e018      	b.n	80030c2 <HAL_ADC_ConfigChannel+0x596>
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003098:	fa93 f3a3 	rbit	r3, r3
 800309c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800309e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80030a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80030a8:	2320      	movs	r3, #32
 80030aa:	e003      	b.n	80030b4 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80030ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ae:	fab3 f383 	clz	r3, r3
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	3301      	adds	r3, #1
 80030b6:	f003 021f 	and.w	r2, r3, #31
 80030ba:	4613      	mov	r3, r2
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	4413      	add	r3, r2
 80030c0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030c2:	430b      	orrs	r3, r1
 80030c4:	e081      	b.n	80031ca <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d107      	bne.n	80030e2 <HAL_ADC_ConfigChannel+0x5b6>
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	0e9b      	lsrs	r3, r3, #26
 80030d8:	3301      	adds	r3, #1
 80030da:	069b      	lsls	r3, r3, #26
 80030dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030e0:	e015      	b.n	800310e <HAL_ADC_ConfigChannel+0x5e2>
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ea:	fa93 f3a3 	rbit	r3, r3
 80030ee:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80030f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80030f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80030fa:	2320      	movs	r3, #32
 80030fc:	e003      	b.n	8003106 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80030fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003100:	fab3 f383 	clz	r3, r3
 8003104:	b2db      	uxtb	r3, r3
 8003106:	3301      	adds	r3, #1
 8003108:	069b      	lsls	r3, r3, #26
 800310a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003116:	2b00      	cmp	r3, #0
 8003118:	d109      	bne.n	800312e <HAL_ADC_ConfigChannel+0x602>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	0e9b      	lsrs	r3, r3, #26
 8003120:	3301      	adds	r3, #1
 8003122:	f003 031f 	and.w	r3, r3, #31
 8003126:	2101      	movs	r1, #1
 8003128:	fa01 f303 	lsl.w	r3, r1, r3
 800312c:	e017      	b.n	800315e <HAL_ADC_ConfigChannel+0x632>
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	fa93 f3a3 	rbit	r3, r3
 800313a:	61bb      	str	r3, [r7, #24]
  return result;
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003146:	2320      	movs	r3, #32
 8003148:	e003      	b.n	8003152 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	fab3 f383 	clz	r3, r3
 8003150:	b2db      	uxtb	r3, r3
 8003152:	3301      	adds	r3, #1
 8003154:	f003 031f 	and.w	r3, r3, #31
 8003158:	2101      	movs	r1, #1
 800315a:	fa01 f303 	lsl.w	r3, r1, r3
 800315e:	ea42 0103 	orr.w	r1, r2, r3
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10d      	bne.n	800318a <HAL_ADC_ConfigChannel+0x65e>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	0e9b      	lsrs	r3, r3, #26
 8003174:	3301      	adds	r3, #1
 8003176:	f003 021f 	and.w	r2, r3, #31
 800317a:	4613      	mov	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	3b1e      	subs	r3, #30
 8003182:	051b      	lsls	r3, r3, #20
 8003184:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003188:	e01e      	b.n	80031c8 <HAL_ADC_ConfigChannel+0x69c>
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	fa93 f3a3 	rbit	r3, r3
 8003196:	60fb      	str	r3, [r7, #12]
  return result;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d104      	bne.n	80031ac <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80031a2:	2320      	movs	r3, #32
 80031a4:	e006      	b.n	80031b4 <HAL_ADC_ConfigChannel+0x688>
 80031a6:	bf00      	nop
 80031a8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	fab3 f383 	clz	r3, r3
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	3301      	adds	r3, #1
 80031b6:	f003 021f 	and.w	r2, r3, #31
 80031ba:	4613      	mov	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	4413      	add	r3, r2
 80031c0:	3b1e      	subs	r3, #30
 80031c2:	051b      	lsls	r3, r3, #20
 80031c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031c8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80031ca:	683a      	ldr	r2, [r7, #0]
 80031cc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031ce:	4619      	mov	r1, r3
 80031d0:	f7ff f81e 	bl	8002210 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	4b44      	ldr	r3, [pc, #272]	@ (80032ec <HAL_ADC_ConfigChannel+0x7c0>)
 80031da:	4013      	ands	r3, r2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d07a      	beq.n	80032d6 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80031e0:	4843      	ldr	r0, [pc, #268]	@ (80032f0 <HAL_ADC_ConfigChannel+0x7c4>)
 80031e2:	f7fe ff73 	bl	80020cc <LL_ADC_GetCommonPathInternalCh>
 80031e6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a41      	ldr	r2, [pc, #260]	@ (80032f4 <HAL_ADC_ConfigChannel+0x7c8>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d12c      	bne.n	800324e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80031f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80031f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d126      	bne.n	800324e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a3c      	ldr	r2, [pc, #240]	@ (80032f8 <HAL_ADC_ConfigChannel+0x7cc>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d004      	beq.n	8003214 <HAL_ADC_ConfigChannel+0x6e8>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a3b      	ldr	r2, [pc, #236]	@ (80032fc <HAL_ADC_ConfigChannel+0x7d0>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d15d      	bne.n	80032d0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003214:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003218:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800321c:	4619      	mov	r1, r3
 800321e:	4834      	ldr	r0, [pc, #208]	@ (80032f0 <HAL_ADC_ConfigChannel+0x7c4>)
 8003220:	f7fe ff41 	bl	80020a6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003224:	4b36      	ldr	r3, [pc, #216]	@ (8003300 <HAL_ADC_ConfigChannel+0x7d4>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	099b      	lsrs	r3, r3, #6
 800322a:	4a36      	ldr	r2, [pc, #216]	@ (8003304 <HAL_ADC_ConfigChannel+0x7d8>)
 800322c:	fba2 2303 	umull	r2, r3, r2, r3
 8003230:	099b      	lsrs	r3, r3, #6
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	4613      	mov	r3, r2
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	4413      	add	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800323e:	e002      	b.n	8003246 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	3b01      	subs	r3, #1
 8003244:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1f9      	bne.n	8003240 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800324c:	e040      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a2d      	ldr	r2, [pc, #180]	@ (8003308 <HAL_ADC_ConfigChannel+0x7dc>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d118      	bne.n	800328a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003258:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800325c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d112      	bne.n	800328a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a23      	ldr	r2, [pc, #140]	@ (80032f8 <HAL_ADC_ConfigChannel+0x7cc>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d004      	beq.n	8003278 <HAL_ADC_ConfigChannel+0x74c>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a22      	ldr	r2, [pc, #136]	@ (80032fc <HAL_ADC_ConfigChannel+0x7d0>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d12d      	bne.n	80032d4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003278:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800327c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003280:	4619      	mov	r1, r3
 8003282:	481b      	ldr	r0, [pc, #108]	@ (80032f0 <HAL_ADC_ConfigChannel+0x7c4>)
 8003284:	f7fe ff0f 	bl	80020a6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003288:	e024      	b.n	80032d4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a1f      	ldr	r2, [pc, #124]	@ (800330c <HAL_ADC_ConfigChannel+0x7e0>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d120      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003294:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003298:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d11a      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a14      	ldr	r2, [pc, #80]	@ (80032f8 <HAL_ADC_ConfigChannel+0x7cc>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d115      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80032b2:	4619      	mov	r1, r3
 80032b4:	480e      	ldr	r0, [pc, #56]	@ (80032f0 <HAL_ADC_ConfigChannel+0x7c4>)
 80032b6:	f7fe fef6 	bl	80020a6 <LL_ADC_SetCommonPathInternalCh>
 80032ba:	e00c      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c0:	f043 0220 	orr.w	r2, r3, #32
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80032ce:	e002      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032d0:	bf00      	nop
 80032d2:	e000      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032d4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80032de:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	37d8      	adds	r7, #216	@ 0xd8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	80080000 	.word	0x80080000
 80032f0:	50040300 	.word	0x50040300
 80032f4:	c7520000 	.word	0xc7520000
 80032f8:	50040000 	.word	0x50040000
 80032fc:	50040200 	.word	0x50040200
 8003300:	20000030 	.word	0x20000030
 8003304:	053e2d63 	.word	0x053e2d63
 8003308:	cb840000 	.word	0xcb840000
 800330c:	80000001 	.word	0x80000001

08003310 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b088      	sub	sp, #32
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff f8a2 	bl	8002470 <LL_ADC_REG_IsConversionOngoing>
 800332c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f7ff f8c3 	bl	80024be <LL_ADC_INJ_IsConversionOngoing>
 8003338:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d103      	bne.n	8003348 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2b00      	cmp	r3, #0
 8003344:	f000 8098 	beq.w	8003478 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d02a      	beq.n	80033ac <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	7e5b      	ldrb	r3, [r3, #25]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d126      	bne.n	80033ac <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	7e1b      	ldrb	r3, [r3, #24]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d122      	bne.n	80033ac <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003366:	2301      	movs	r3, #1
 8003368:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800336a:	e014      	b.n	8003396 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	4a45      	ldr	r2, [pc, #276]	@ (8003484 <ADC_ConversionStop+0x174>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d90d      	bls.n	8003390 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003378:	f043 0210 	orr.w	r2, r3, #16
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003384:	f043 0201 	orr.w	r2, r3, #1
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e074      	b.n	800347a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	3301      	adds	r3, #1
 8003394:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033a0:	2b40      	cmp	r3, #64	@ 0x40
 80033a2:	d1e3      	bne.n	800336c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2240      	movs	r2, #64	@ 0x40
 80033aa:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d014      	beq.n	80033dc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff f85a 	bl	8002470 <LL_ADC_REG_IsConversionOngoing>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00c      	beq.n	80033dc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff f817 	bl	80023fa <LL_ADC_IsDisableOngoing>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d104      	bne.n	80033dc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff f836 	bl	8002448 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d014      	beq.n	800340c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7ff f869 	bl	80024be <LL_ADC_INJ_IsConversionOngoing>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00c      	beq.n	800340c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7fe ffff 	bl	80023fa <LL_ADC_IsDisableOngoing>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d104      	bne.n	800340c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff f845 	bl	8002496 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	2b02      	cmp	r3, #2
 8003410:	d005      	beq.n	800341e <ADC_ConversionStop+0x10e>
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	2b03      	cmp	r3, #3
 8003416:	d105      	bne.n	8003424 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003418:	230c      	movs	r3, #12
 800341a:	617b      	str	r3, [r7, #20]
        break;
 800341c:	e005      	b.n	800342a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800341e:	2308      	movs	r3, #8
 8003420:	617b      	str	r3, [r7, #20]
        break;
 8003422:	e002      	b.n	800342a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003424:	2304      	movs	r3, #4
 8003426:	617b      	str	r3, [r7, #20]
        break;
 8003428:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800342a:	f7fe fdf9 	bl	8002020 <HAL_GetTick>
 800342e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003430:	e01b      	b.n	800346a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003432:	f7fe fdf5 	bl	8002020 <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b05      	cmp	r3, #5
 800343e:	d914      	bls.n	800346a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	689a      	ldr	r2, [r3, #8]
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	4013      	ands	r3, r2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00d      	beq.n	800346a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003452:	f043 0210 	orr.w	r2, r3, #16
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800345e:	f043 0201 	orr.w	r2, r3, #1
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e007      	b.n	800347a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	4013      	ands	r3, r2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1dc      	bne.n	8003432 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3720      	adds	r7, #32
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	a33fffff 	.word	0xa33fffff

08003488 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003490:	2300      	movs	r3, #0
 8003492:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4618      	mov	r0, r3
 800349a:	f7fe ff9b 	bl	80023d4 <LL_ADC_IsEnabled>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d169      	bne.n	8003578 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	4b36      	ldr	r3, [pc, #216]	@ (8003584 <ADC_Enable+0xfc>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00d      	beq.n	80034ce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b6:	f043 0210 	orr.w	r2, r3, #16
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c2:	f043 0201 	orr.w	r2, r3, #1
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e055      	b.n	800357a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7fe ff56 	bl	8002384 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80034d8:	482b      	ldr	r0, [pc, #172]	@ (8003588 <ADC_Enable+0x100>)
 80034da:	f7fe fdf7 	bl	80020cc <LL_ADC_GetCommonPathInternalCh>
 80034de:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80034e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d013      	beq.n	8003510 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034e8:	4b28      	ldr	r3, [pc, #160]	@ (800358c <ADC_Enable+0x104>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	099b      	lsrs	r3, r3, #6
 80034ee:	4a28      	ldr	r2, [pc, #160]	@ (8003590 <ADC_Enable+0x108>)
 80034f0:	fba2 2303 	umull	r2, r3, r2, r3
 80034f4:	099b      	lsrs	r3, r3, #6
 80034f6:	1c5a      	adds	r2, r3, #1
 80034f8:	4613      	mov	r3, r2
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	4413      	add	r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003502:	e002      	b.n	800350a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	3b01      	subs	r3, #1
 8003508:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1f9      	bne.n	8003504 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003510:	f7fe fd86 	bl	8002020 <HAL_GetTick>
 8003514:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003516:	e028      	b.n	800356a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4618      	mov	r0, r3
 800351e:	f7fe ff59 	bl	80023d4 <LL_ADC_IsEnabled>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d104      	bne.n	8003532 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4618      	mov	r0, r3
 800352e:	f7fe ff29 	bl	8002384 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003532:	f7fe fd75 	bl	8002020 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d914      	bls.n	800356a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b01      	cmp	r3, #1
 800354c:	d00d      	beq.n	800356a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003552:	f043 0210 	orr.w	r2, r3, #16
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355e:	f043 0201 	orr.w	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e007      	b.n	800357a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	2b01      	cmp	r3, #1
 8003576:	d1cf      	bne.n	8003518 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	8000003f 	.word	0x8000003f
 8003588:	50040300 	.word	0x50040300
 800358c:	20000030 	.word	0x20000030
 8003590:	053e2d63 	.word	0x053e2d63

08003594 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fe ff2a 	bl	80023fa <LL_ADC_IsDisableOngoing>
 80035a6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7fe ff11 	bl	80023d4 <LL_ADC_IsEnabled>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d047      	beq.n	8003648 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d144      	bne.n	8003648 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f003 030d 	and.w	r3, r3, #13
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d10c      	bne.n	80035e6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7fe feeb 	bl	80023ac <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2203      	movs	r2, #3
 80035dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80035de:	f7fe fd1f 	bl	8002020 <HAL_GetTick>
 80035e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80035e4:	e029      	b.n	800363a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ea:	f043 0210 	orr.w	r2, r3, #16
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f6:	f043 0201 	orr.w	r2, r3, #1
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e023      	b.n	800364a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003602:	f7fe fd0d 	bl	8002020 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b02      	cmp	r3, #2
 800360e:	d914      	bls.n	800363a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00d      	beq.n	800363a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003622:	f043 0210 	orr.w	r2, r3, #16
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800362e:	f043 0201 	orr.w	r2, r3, #1
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e007      	b.n	800364a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1dc      	bne.n	8003602 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <LL_ADC_IsEnabled>:
{
 8003652:	b480      	push	{r7}
 8003654:	b083      	sub	sp, #12
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b01      	cmp	r3, #1
 8003664:	d101      	bne.n	800366a <LL_ADC_IsEnabled+0x18>
 8003666:	2301      	movs	r3, #1
 8003668:	e000      	b.n	800366c <LL_ADC_IsEnabled+0x1a>
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <LL_ADC_REG_IsConversionOngoing>:
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b04      	cmp	r3, #4
 800368a:	d101      	bne.n	8003690 <LL_ADC_REG_IsConversionOngoing+0x18>
 800368c:	2301      	movs	r3, #1
 800368e:	e000      	b.n	8003692 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
	...

080036a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80036a0:	b590      	push	{r4, r7, lr}
 80036a2:	b09f      	sub	sp, #124	@ 0x7c
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036aa:	2300      	movs	r3, #0
 80036ac:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d101      	bne.n	80036be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80036ba:	2302      	movs	r3, #2
 80036bc:	e093      	b.n	80037e6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2201      	movs	r2, #1
 80036c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80036c6:	2300      	movs	r3, #0
 80036c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80036ca:	2300      	movs	r3, #0
 80036cc:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a47      	ldr	r2, [pc, #284]	@ (80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d102      	bne.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80036d8:	4b46      	ldr	r3, [pc, #280]	@ (80037f4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80036da:	60bb      	str	r3, [r7, #8]
 80036dc:	e001      	b.n	80036e2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80036de:	2300      	movs	r3, #0
 80036e0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10b      	bne.n	8003700 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ec:	f043 0220 	orr.w	r2, r3, #32
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e072      	b.n	80037e6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	4618      	mov	r0, r3
 8003704:	f7ff ffb8 	bl	8003678 <LL_ADC_REG_IsConversionOngoing>
 8003708:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff ffb2 	bl	8003678 <LL_ADC_REG_IsConversionOngoing>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d154      	bne.n	80037c4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800371a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800371c:	2b00      	cmp	r3, #0
 800371e:	d151      	bne.n	80037c4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003720:	4b35      	ldr	r3, [pc, #212]	@ (80037f8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003722:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d02c      	beq.n	8003786 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800372c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800373e:	035b      	lsls	r3, r3, #13
 8003740:	430b      	orrs	r3, r1
 8003742:	431a      	orrs	r2, r3
 8003744:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003746:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003748:	4829      	ldr	r0, [pc, #164]	@ (80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800374a:	f7ff ff82 	bl	8003652 <LL_ADC_IsEnabled>
 800374e:	4604      	mov	r4, r0
 8003750:	4828      	ldr	r0, [pc, #160]	@ (80037f4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003752:	f7ff ff7e 	bl	8003652 <LL_ADC_IsEnabled>
 8003756:	4603      	mov	r3, r0
 8003758:	431c      	orrs	r4, r3
 800375a:	4828      	ldr	r0, [pc, #160]	@ (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800375c:	f7ff ff79 	bl	8003652 <LL_ADC_IsEnabled>
 8003760:	4603      	mov	r3, r0
 8003762:	4323      	orrs	r3, r4
 8003764:	2b00      	cmp	r3, #0
 8003766:	d137      	bne.n	80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003768:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003770:	f023 030f 	bic.w	r3, r3, #15
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	6811      	ldr	r1, [r2, #0]
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	6892      	ldr	r2, [r2, #8]
 800377c:	430a      	orrs	r2, r1
 800377e:	431a      	orrs	r2, r3
 8003780:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003782:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003784:	e028      	b.n	80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003786:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800378e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003790:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003792:	4817      	ldr	r0, [pc, #92]	@ (80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003794:	f7ff ff5d 	bl	8003652 <LL_ADC_IsEnabled>
 8003798:	4604      	mov	r4, r0
 800379a:	4816      	ldr	r0, [pc, #88]	@ (80037f4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800379c:	f7ff ff59 	bl	8003652 <LL_ADC_IsEnabled>
 80037a0:	4603      	mov	r3, r0
 80037a2:	431c      	orrs	r4, r3
 80037a4:	4815      	ldr	r0, [pc, #84]	@ (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80037a6:	f7ff ff54 	bl	8003652 <LL_ADC_IsEnabled>
 80037aa:	4603      	mov	r3, r0
 80037ac:	4323      	orrs	r3, r4
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d112      	bne.n	80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80037b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80037ba:	f023 030f 	bic.w	r3, r3, #15
 80037be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80037c0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80037c2:	e009      	b.n	80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037c8:	f043 0220 	orr.w	r2, r3, #32
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80037d6:	e000      	b.n	80037da <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80037d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80037e2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	377c      	adds	r7, #124	@ 0x7c
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd90      	pop	{r4, r7, pc}
 80037ee:	bf00      	nop
 80037f0:	50040000 	.word	0x50040000
 80037f4:	50040100 	.word	0x50040100
 80037f8:	50040300 	.word	0x50040300
 80037fc:	50040200 	.word	0x50040200

08003800 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003810:	4b0c      	ldr	r3, [pc, #48]	@ (8003844 <__NVIC_SetPriorityGrouping+0x44>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003816:	68ba      	ldr	r2, [r7, #8]
 8003818:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800381c:	4013      	ands	r3, r2
 800381e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003828:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800382c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003832:	4a04      	ldr	r2, [pc, #16]	@ (8003844 <__NVIC_SetPriorityGrouping+0x44>)
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	60d3      	str	r3, [r2, #12]
}
 8003838:	bf00      	nop
 800383a:	3714      	adds	r7, #20
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	e000ed00 	.word	0xe000ed00

08003848 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800384c:	4b04      	ldr	r3, [pc, #16]	@ (8003860 <__NVIC_GetPriorityGrouping+0x18>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	0a1b      	lsrs	r3, r3, #8
 8003852:	f003 0307 	and.w	r3, r3, #7
}
 8003856:	4618      	mov	r0, r3
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	e000ed00 	.word	0xe000ed00

08003864 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	4603      	mov	r3, r0
 800386c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800386e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003872:	2b00      	cmp	r3, #0
 8003874:	db0b      	blt.n	800388e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003876:	79fb      	ldrb	r3, [r7, #7]
 8003878:	f003 021f 	and.w	r2, r3, #31
 800387c:	4907      	ldr	r1, [pc, #28]	@ (800389c <__NVIC_EnableIRQ+0x38>)
 800387e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003882:	095b      	lsrs	r3, r3, #5
 8003884:	2001      	movs	r0, #1
 8003886:	fa00 f202 	lsl.w	r2, r0, r2
 800388a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	e000e100 	.word	0xe000e100

080038a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	4603      	mov	r3, r0
 80038a8:	6039      	str	r1, [r7, #0]
 80038aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	db0a      	blt.n	80038ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	490c      	ldr	r1, [pc, #48]	@ (80038ec <__NVIC_SetPriority+0x4c>)
 80038ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038be:	0112      	lsls	r2, r2, #4
 80038c0:	b2d2      	uxtb	r2, r2
 80038c2:	440b      	add	r3, r1
 80038c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038c8:	e00a      	b.n	80038e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	b2da      	uxtb	r2, r3
 80038ce:	4908      	ldr	r1, [pc, #32]	@ (80038f0 <__NVIC_SetPriority+0x50>)
 80038d0:	79fb      	ldrb	r3, [r7, #7]
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	3b04      	subs	r3, #4
 80038d8:	0112      	lsls	r2, r2, #4
 80038da:	b2d2      	uxtb	r2, r2
 80038dc:	440b      	add	r3, r1
 80038de:	761a      	strb	r2, [r3, #24]
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	e000e100 	.word	0xe000e100
 80038f0:	e000ed00 	.word	0xe000ed00

080038f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b089      	sub	sp, #36	@ 0x24
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f003 0307 	and.w	r3, r3, #7
 8003906:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	f1c3 0307 	rsb	r3, r3, #7
 800390e:	2b04      	cmp	r3, #4
 8003910:	bf28      	it	cs
 8003912:	2304      	movcs	r3, #4
 8003914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	3304      	adds	r3, #4
 800391a:	2b06      	cmp	r3, #6
 800391c:	d902      	bls.n	8003924 <NVIC_EncodePriority+0x30>
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	3b03      	subs	r3, #3
 8003922:	e000      	b.n	8003926 <NVIC_EncodePriority+0x32>
 8003924:	2300      	movs	r3, #0
 8003926:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003928:	f04f 32ff 	mov.w	r2, #4294967295
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	43da      	mvns	r2, r3
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	401a      	ands	r2, r3
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800393c:	f04f 31ff 	mov.w	r1, #4294967295
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	fa01 f303 	lsl.w	r3, r1, r3
 8003946:	43d9      	mvns	r1, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800394c:	4313      	orrs	r3, r2
         );
}
 800394e:	4618      	mov	r0, r3
 8003950:	3724      	adds	r7, #36	@ 0x24
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
	...

0800395c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3b01      	subs	r3, #1
 8003968:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800396c:	d301      	bcc.n	8003972 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800396e:	2301      	movs	r3, #1
 8003970:	e00f      	b.n	8003992 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003972:	4a0a      	ldr	r2, [pc, #40]	@ (800399c <SysTick_Config+0x40>)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	3b01      	subs	r3, #1
 8003978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800397a:	210f      	movs	r1, #15
 800397c:	f04f 30ff 	mov.w	r0, #4294967295
 8003980:	f7ff ff8e 	bl	80038a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <SysTick_Config+0x40>)
 8003986:	2200      	movs	r2, #0
 8003988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800398a:	4b04      	ldr	r3, [pc, #16]	@ (800399c <SysTick_Config+0x40>)
 800398c:	2207      	movs	r2, #7
 800398e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	e000e010 	.word	0xe000e010

080039a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f7ff ff29 	bl	8003800 <__NVIC_SetPriorityGrouping>
}
 80039ae:	bf00      	nop
 80039b0:	3708      	adds	r7, #8
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b086      	sub	sp, #24
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	4603      	mov	r3, r0
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
 80039c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039c4:	2300      	movs	r3, #0
 80039c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039c8:	f7ff ff3e 	bl	8003848 <__NVIC_GetPriorityGrouping>
 80039cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	68b9      	ldr	r1, [r7, #8]
 80039d2:	6978      	ldr	r0, [r7, #20]
 80039d4:	f7ff ff8e 	bl	80038f4 <NVIC_EncodePriority>
 80039d8:	4602      	mov	r2, r0
 80039da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039de:	4611      	mov	r1, r2
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7ff ff5d 	bl	80038a0 <__NVIC_SetPriority>
}
 80039e6:	bf00      	nop
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b082      	sub	sp, #8
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	4603      	mov	r3, r0
 80039f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff ff31 	bl	8003864 <__NVIC_EnableIRQ>
}
 8003a02:	bf00      	nop
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff ffa2 	bl	800395c <SysTick_Config>
 8003a18:	4603      	mov	r3, r0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3708      	adds	r7, #8
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
	...

08003a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a32:	e17f      	b.n	8003d34 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	2101      	movs	r1, #1
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a40:	4013      	ands	r3, r2
 8003a42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	f000 8171 	beq.w	8003d2e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f003 0303 	and.w	r3, r3, #3
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d005      	beq.n	8003a64 <HAL_GPIO_Init+0x40>
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f003 0303 	and.w	r3, r3, #3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d130      	bne.n	8003ac6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	2203      	movs	r2, #3
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	43db      	mvns	r3, r3
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	68da      	ldr	r2, [r3, #12]
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	005b      	lsls	r3, r3, #1
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	091b      	lsrs	r3, r3, #4
 8003ab0:	f003 0201 	and.w	r2, r3, #1
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f003 0303 	and.w	r3, r3, #3
 8003ace:	2b03      	cmp	r3, #3
 8003ad0:	d118      	bne.n	8003b04 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003ad8:	2201      	movs	r2, #1
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae0:	43db      	mvns	r3, r3
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	08db      	lsrs	r3, r3, #3
 8003aee:	f003 0201 	and.w	r2, r3, #1
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 0303 	and.w	r3, r3, #3
 8003b0c:	2b03      	cmp	r3, #3
 8003b0e:	d017      	beq.n	8003b40 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	2203      	movs	r2, #3
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	43db      	mvns	r3, r3
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4013      	ands	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	689a      	ldr	r2, [r3, #8]
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 0303 	and.w	r3, r3, #3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d123      	bne.n	8003b94 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	08da      	lsrs	r2, r3, #3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	3208      	adds	r2, #8
 8003b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b58:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	f003 0307 	and.w	r3, r3, #7
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	220f      	movs	r2, #15
 8003b64:	fa02 f303 	lsl.w	r3, r2, r3
 8003b68:	43db      	mvns	r3, r3
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	691a      	ldr	r2, [r3, #16]
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	f003 0307 	and.w	r3, r3, #7
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	08da      	lsrs	r2, r3, #3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	3208      	adds	r2, #8
 8003b8e:	6939      	ldr	r1, [r7, #16]
 8003b90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	2203      	movs	r2, #3
 8003ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba4:	43db      	mvns	r3, r3
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f003 0203 	and.w	r2, r3, #3
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbc:	693a      	ldr	r2, [r7, #16]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	693a      	ldr	r2, [r7, #16]
 8003bc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f000 80ac 	beq.w	8003d2e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bd6:	4b5f      	ldr	r3, [pc, #380]	@ (8003d54 <HAL_GPIO_Init+0x330>)
 8003bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bda:	4a5e      	ldr	r2, [pc, #376]	@ (8003d54 <HAL_GPIO_Init+0x330>)
 8003bdc:	f043 0301 	orr.w	r3, r3, #1
 8003be0:	6613      	str	r3, [r2, #96]	@ 0x60
 8003be2:	4b5c      	ldr	r3, [pc, #368]	@ (8003d54 <HAL_GPIO_Init+0x330>)
 8003be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	60bb      	str	r3, [r7, #8]
 8003bec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003bee:	4a5a      	ldr	r2, [pc, #360]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	089b      	lsrs	r3, r3, #2
 8003bf4:	3302      	adds	r3, #2
 8003bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	220f      	movs	r2, #15
 8003c06:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0a:	43db      	mvns	r3, r3
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003c18:	d025      	beq.n	8003c66 <HAL_GPIO_Init+0x242>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a4f      	ldr	r2, [pc, #316]	@ (8003d5c <HAL_GPIO_Init+0x338>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d01f      	beq.n	8003c62 <HAL_GPIO_Init+0x23e>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a4e      	ldr	r2, [pc, #312]	@ (8003d60 <HAL_GPIO_Init+0x33c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d019      	beq.n	8003c5e <HAL_GPIO_Init+0x23a>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a4d      	ldr	r2, [pc, #308]	@ (8003d64 <HAL_GPIO_Init+0x340>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d013      	beq.n	8003c5a <HAL_GPIO_Init+0x236>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a4c      	ldr	r2, [pc, #304]	@ (8003d68 <HAL_GPIO_Init+0x344>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d00d      	beq.n	8003c56 <HAL_GPIO_Init+0x232>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a4b      	ldr	r2, [pc, #300]	@ (8003d6c <HAL_GPIO_Init+0x348>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d007      	beq.n	8003c52 <HAL_GPIO_Init+0x22e>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a4a      	ldr	r2, [pc, #296]	@ (8003d70 <HAL_GPIO_Init+0x34c>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d101      	bne.n	8003c4e <HAL_GPIO_Init+0x22a>
 8003c4a:	2306      	movs	r3, #6
 8003c4c:	e00c      	b.n	8003c68 <HAL_GPIO_Init+0x244>
 8003c4e:	2307      	movs	r3, #7
 8003c50:	e00a      	b.n	8003c68 <HAL_GPIO_Init+0x244>
 8003c52:	2305      	movs	r3, #5
 8003c54:	e008      	b.n	8003c68 <HAL_GPIO_Init+0x244>
 8003c56:	2304      	movs	r3, #4
 8003c58:	e006      	b.n	8003c68 <HAL_GPIO_Init+0x244>
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e004      	b.n	8003c68 <HAL_GPIO_Init+0x244>
 8003c5e:	2302      	movs	r3, #2
 8003c60:	e002      	b.n	8003c68 <HAL_GPIO_Init+0x244>
 8003c62:	2301      	movs	r3, #1
 8003c64:	e000      	b.n	8003c68 <HAL_GPIO_Init+0x244>
 8003c66:	2300      	movs	r3, #0
 8003c68:	697a      	ldr	r2, [r7, #20]
 8003c6a:	f002 0203 	and.w	r2, r2, #3
 8003c6e:	0092      	lsls	r2, r2, #2
 8003c70:	4093      	lsls	r3, r2
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c78:	4937      	ldr	r1, [pc, #220]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	089b      	lsrs	r3, r3, #2
 8003c7e:	3302      	adds	r3, #2
 8003c80:	693a      	ldr	r2, [r7, #16]
 8003c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c86:	4b3b      	ldr	r3, [pc, #236]	@ (8003d74 <HAL_GPIO_Init+0x350>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	43db      	mvns	r3, r3
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	4013      	ands	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003caa:	4a32      	ldr	r2, [pc, #200]	@ (8003d74 <HAL_GPIO_Init+0x350>)
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003cb0:	4b30      	ldr	r3, [pc, #192]	@ (8003d74 <HAL_GPIO_Init+0x350>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d003      	beq.n	8003cd4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cd4:	4a27      	ldr	r2, [pc, #156]	@ (8003d74 <HAL_GPIO_Init+0x350>)
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003cda:	4b26      	ldr	r3, [pc, #152]	@ (8003d74 <HAL_GPIO_Init+0x350>)
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	43db      	mvns	r3, r3
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d003      	beq.n	8003cfe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8003d74 <HAL_GPIO_Init+0x350>)
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003d04:	4b1b      	ldr	r3, [pc, #108]	@ (8003d74 <HAL_GPIO_Init+0x350>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	4013      	ands	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d003      	beq.n	8003d28 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d28:	4a12      	ldr	r2, [pc, #72]	@ (8003d74 <HAL_GPIO_Init+0x350>)
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	3301      	adds	r3, #1
 8003d32:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f47f ae78 	bne.w	8003a34 <HAL_GPIO_Init+0x10>
  }
}
 8003d44:	bf00      	nop
 8003d46:	bf00      	nop
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	40021000 	.word	0x40021000
 8003d58:	40010000 	.word	0x40010000
 8003d5c:	48000400 	.word	0x48000400
 8003d60:	48000800 	.word	0x48000800
 8003d64:	48000c00 	.word	0x48000c00
 8003d68:	48001000 	.word	0x48001000
 8003d6c:	48001400 	.word	0x48001400
 8003d70:	48001800 	.word	0x48001800
 8003d74:	40010400 	.word	0x40010400

08003d78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d101      	bne.n	8003d8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e08d      	b.n	8003ea6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d106      	bne.n	8003da4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f7fd fe6c 	bl	8001a7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2224      	movs	r2, #36	@ 0x24
 8003da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0201 	bic.w	r2, r2, #1
 8003dba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003dc8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003dd8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d107      	bne.n	8003df2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	689a      	ldr	r2, [r3, #8]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dee:	609a      	str	r2, [r3, #8]
 8003df0:	e006      	b.n	8003e00 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	689a      	ldr	r2, [r3, #8]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003dfe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d108      	bne.n	8003e1a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e16:	605a      	str	r2, [r3, #4]
 8003e18:	e007      	b.n	8003e2a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e28:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	6812      	ldr	r2, [r2, #0]
 8003e34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003e38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e3c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68da      	ldr	r2, [r3, #12]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e4c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691a      	ldr	r2, [r3, #16]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	430a      	orrs	r2, r1
 8003e66:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	69d9      	ldr	r1, [r3, #28]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6a1a      	ldr	r2, [r3, #32]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	430a      	orrs	r2, r1
 8003e76:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f042 0201 	orr.w	r2, r2, #1
 8003e86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2220      	movs	r2, #32
 8003e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
 8003eb6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	2b20      	cmp	r3, #32
 8003ec2:	d138      	bne.n	8003f36 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d101      	bne.n	8003ed2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	e032      	b.n	8003f38 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2224      	movs	r2, #36	@ 0x24
 8003ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 0201 	bic.w	r2, r2, #1
 8003ef0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003f00:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6819      	ldr	r1, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0201 	orr.w	r2, r2, #1
 8003f20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2220      	movs	r2, #32
 8003f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f32:	2300      	movs	r3, #0
 8003f34:	e000      	b.n	8003f38 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003f36:	2302      	movs	r3, #2
  }
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b20      	cmp	r3, #32
 8003f58:	d139      	bne.n	8003fce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d101      	bne.n	8003f68 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003f64:	2302      	movs	r3, #2
 8003f66:	e033      	b.n	8003fd0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2224      	movs	r2, #36	@ 0x24
 8003f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0201 	bic.w	r2, r2, #1
 8003f86:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f96:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	021b      	lsls	r3, r3, #8
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f042 0201 	orr.w	r2, r2, #1
 8003fb8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	e000      	b.n	8003fd0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003fce:	2302      	movs	r3, #2
  }
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3714      	adds	r7, #20
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003fe0:	4b04      	ldr	r3, [pc, #16]	@ (8003ff4 <HAL_PWREx_GetVoltageRange+0x18>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	40007000 	.word	0x40007000

08003ff8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b085      	sub	sp, #20
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004006:	d130      	bne.n	800406a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004008:	4b23      	ldr	r3, [pc, #140]	@ (8004098 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004014:	d038      	beq.n	8004088 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004016:	4b20      	ldr	r3, [pc, #128]	@ (8004098 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800401e:	4a1e      	ldr	r2, [pc, #120]	@ (8004098 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004020:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004024:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004026:	4b1d      	ldr	r3, [pc, #116]	@ (800409c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2232      	movs	r2, #50	@ 0x32
 800402c:	fb02 f303 	mul.w	r3, r2, r3
 8004030:	4a1b      	ldr	r2, [pc, #108]	@ (80040a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004032:	fba2 2303 	umull	r2, r3, r2, r3
 8004036:	0c9b      	lsrs	r3, r3, #18
 8004038:	3301      	adds	r3, #1
 800403a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800403c:	e002      	b.n	8004044 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	3b01      	subs	r3, #1
 8004042:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004044:	4b14      	ldr	r3, [pc, #80]	@ (8004098 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800404c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004050:	d102      	bne.n	8004058 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d1f2      	bne.n	800403e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004058:	4b0f      	ldr	r3, [pc, #60]	@ (8004098 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800405a:	695b      	ldr	r3, [r3, #20]
 800405c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004060:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004064:	d110      	bne.n	8004088 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e00f      	b.n	800408a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800406a:	4b0b      	ldr	r3, [pc, #44]	@ (8004098 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004072:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004076:	d007      	beq.n	8004088 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004078:	4b07      	ldr	r3, [pc, #28]	@ (8004098 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004080:	4a05      	ldr	r2, [pc, #20]	@ (8004098 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004082:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004086:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3714      	adds	r7, #20
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	40007000 	.word	0x40007000
 800409c:	20000030 	.word	0x20000030
 80040a0:	431bde83 	.word	0x431bde83

080040a4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e3ca      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040b6:	4b97      	ldr	r3, [pc, #604]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f003 030c 	and.w	r3, r3, #12
 80040be:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040c0:	4b94      	ldr	r3, [pc, #592]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	f003 0303 	and.w	r3, r3, #3
 80040c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0310 	and.w	r3, r3, #16
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f000 80e4 	beq.w	80042a0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d007      	beq.n	80040ee <HAL_RCC_OscConfig+0x4a>
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	2b0c      	cmp	r3, #12
 80040e2:	f040 808b 	bne.w	80041fc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	f040 8087 	bne.w	80041fc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040ee:	4b89      	ldr	r3, [pc, #548]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d005      	beq.n	8004106 <HAL_RCC_OscConfig+0x62>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	699b      	ldr	r3, [r3, #24]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e3a2      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a1a      	ldr	r2, [r3, #32]
 800410a:	4b82      	ldr	r3, [pc, #520]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0308 	and.w	r3, r3, #8
 8004112:	2b00      	cmp	r3, #0
 8004114:	d004      	beq.n	8004120 <HAL_RCC_OscConfig+0x7c>
 8004116:	4b7f      	ldr	r3, [pc, #508]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800411e:	e005      	b.n	800412c <HAL_RCC_OscConfig+0x88>
 8004120:	4b7c      	ldr	r3, [pc, #496]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004122:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004126:	091b      	lsrs	r3, r3, #4
 8004128:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800412c:	4293      	cmp	r3, r2
 800412e:	d223      	bcs.n	8004178 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	4618      	mov	r0, r3
 8004136:	f000 fd55 	bl	8004be4 <RCC_SetFlashLatencyFromMSIRange>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e383      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004144:	4b73      	ldr	r3, [pc, #460]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a72      	ldr	r2, [pc, #456]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800414a:	f043 0308 	orr.w	r3, r3, #8
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	4b70      	ldr	r3, [pc, #448]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a1b      	ldr	r3, [r3, #32]
 800415c:	496d      	ldr	r1, [pc, #436]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800415e:	4313      	orrs	r3, r2
 8004160:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004162:	4b6c      	ldr	r3, [pc, #432]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	021b      	lsls	r3, r3, #8
 8004170:	4968      	ldr	r1, [pc, #416]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004172:	4313      	orrs	r3, r2
 8004174:	604b      	str	r3, [r1, #4]
 8004176:	e025      	b.n	80041c4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004178:	4b66      	ldr	r3, [pc, #408]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a65      	ldr	r2, [pc, #404]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800417e:	f043 0308 	orr.w	r3, r3, #8
 8004182:	6013      	str	r3, [r2, #0]
 8004184:	4b63      	ldr	r3, [pc, #396]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	4960      	ldr	r1, [pc, #384]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004192:	4313      	orrs	r3, r2
 8004194:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004196:	4b5f      	ldr	r3, [pc, #380]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	021b      	lsls	r3, r3, #8
 80041a4:	495b      	ldr	r1, [pc, #364]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d109      	bne.n	80041c4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f000 fd15 	bl	8004be4 <RCC_SetFlashLatencyFromMSIRange>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e343      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041c4:	f000 fc4a 	bl	8004a5c <HAL_RCC_GetSysClockFreq>
 80041c8:	4602      	mov	r2, r0
 80041ca:	4b52      	ldr	r3, [pc, #328]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	091b      	lsrs	r3, r3, #4
 80041d0:	f003 030f 	and.w	r3, r3, #15
 80041d4:	4950      	ldr	r1, [pc, #320]	@ (8004318 <HAL_RCC_OscConfig+0x274>)
 80041d6:	5ccb      	ldrb	r3, [r1, r3]
 80041d8:	f003 031f 	and.w	r3, r3, #31
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
 80041e0:	4a4e      	ldr	r2, [pc, #312]	@ (800431c <HAL_RCC_OscConfig+0x278>)
 80041e2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80041e4:	4b4e      	ldr	r3, [pc, #312]	@ (8004320 <HAL_RCC_OscConfig+0x27c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7fd fec9 	bl	8001f80 <HAL_InitTick>
 80041ee:	4603      	mov	r3, r0
 80041f0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80041f2:	7bfb      	ldrb	r3, [r7, #15]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d052      	beq.n	800429e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80041f8:	7bfb      	ldrb	r3, [r7, #15]
 80041fa:	e327      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d032      	beq.n	800426a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004204:	4b43      	ldr	r3, [pc, #268]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a42      	ldr	r2, [pc, #264]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800420a:	f043 0301 	orr.w	r3, r3, #1
 800420e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004210:	f7fd ff06 	bl	8002020 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004218:	f7fd ff02 	bl	8002020 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e310      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800422a:	4b3a      	ldr	r3, [pc, #232]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0f0      	beq.n	8004218 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004236:	4b37      	ldr	r3, [pc, #220]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a36      	ldr	r2, [pc, #216]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800423c:	f043 0308 	orr.w	r3, r3, #8
 8004240:	6013      	str	r3, [r2, #0]
 8004242:	4b34      	ldr	r3, [pc, #208]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	4931      	ldr	r1, [pc, #196]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004250:	4313      	orrs	r3, r2
 8004252:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004254:	4b2f      	ldr	r3, [pc, #188]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	69db      	ldr	r3, [r3, #28]
 8004260:	021b      	lsls	r3, r3, #8
 8004262:	492c      	ldr	r1, [pc, #176]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004264:	4313      	orrs	r3, r2
 8004266:	604b      	str	r3, [r1, #4]
 8004268:	e01a      	b.n	80042a0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800426a:	4b2a      	ldr	r3, [pc, #168]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a29      	ldr	r2, [pc, #164]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004270:	f023 0301 	bic.w	r3, r3, #1
 8004274:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004276:	f7fd fed3 	bl	8002020 <HAL_GetTick>
 800427a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800427c:	e008      	b.n	8004290 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800427e:	f7fd fecf 	bl	8002020 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	2b02      	cmp	r3, #2
 800428a:	d901      	bls.n	8004290 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e2dd      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004290:	4b20      	ldr	r3, [pc, #128]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d1f0      	bne.n	800427e <HAL_RCC_OscConfig+0x1da>
 800429c:	e000      	b.n	80042a0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800429e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d074      	beq.n	8004396 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d005      	beq.n	80042be <HAL_RCC_OscConfig+0x21a>
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	2b0c      	cmp	r3, #12
 80042b6:	d10e      	bne.n	80042d6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	2b03      	cmp	r3, #3
 80042bc:	d10b      	bne.n	80042d6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042be:	4b15      	ldr	r3, [pc, #84]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d064      	beq.n	8004394 <HAL_RCC_OscConfig+0x2f0>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d160      	bne.n	8004394 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e2ba      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042de:	d106      	bne.n	80042ee <HAL_RCC_OscConfig+0x24a>
 80042e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80042e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042ea:	6013      	str	r3, [r2, #0]
 80042ec:	e026      	b.n	800433c <HAL_RCC_OscConfig+0x298>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042f6:	d115      	bne.n	8004324 <HAL_RCC_OscConfig+0x280>
 80042f8:	4b06      	ldr	r3, [pc, #24]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a05      	ldr	r2, [pc, #20]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 80042fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	4b03      	ldr	r3, [pc, #12]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a02      	ldr	r2, [pc, #8]	@ (8004314 <HAL_RCC_OscConfig+0x270>)
 800430a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800430e:	6013      	str	r3, [r2, #0]
 8004310:	e014      	b.n	800433c <HAL_RCC_OscConfig+0x298>
 8004312:	bf00      	nop
 8004314:	40021000 	.word	0x40021000
 8004318:	0800a514 	.word	0x0800a514
 800431c:	20000030 	.word	0x20000030
 8004320:	20000034 	.word	0x20000034
 8004324:	4ba0      	ldr	r3, [pc, #640]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a9f      	ldr	r2, [pc, #636]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800432a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800432e:	6013      	str	r3, [r2, #0]
 8004330:	4b9d      	ldr	r3, [pc, #628]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a9c      	ldr	r2, [pc, #624]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004336:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800433a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d013      	beq.n	800436c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004344:	f7fd fe6c 	bl	8002020 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800434c:	f7fd fe68 	bl	8002020 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b64      	cmp	r3, #100	@ 0x64
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e276      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800435e:	4b92      	ldr	r3, [pc, #584]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0f0      	beq.n	800434c <HAL_RCC_OscConfig+0x2a8>
 800436a:	e014      	b.n	8004396 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800436c:	f7fd fe58 	bl	8002020 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004374:	f7fd fe54 	bl	8002020 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b64      	cmp	r3, #100	@ 0x64
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e262      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004386:	4b88      	ldr	r3, [pc, #544]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1f0      	bne.n	8004374 <HAL_RCC_OscConfig+0x2d0>
 8004392:	e000      	b.n	8004396 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d060      	beq.n	8004464 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d005      	beq.n	80043b4 <HAL_RCC_OscConfig+0x310>
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	2b0c      	cmp	r3, #12
 80043ac:	d119      	bne.n	80043e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d116      	bne.n	80043e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043b4:	4b7c      	ldr	r3, [pc, #496]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d005      	beq.n	80043cc <HAL_RCC_OscConfig+0x328>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e23f      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043cc:	4b76      	ldr	r3, [pc, #472]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	061b      	lsls	r3, r3, #24
 80043da:	4973      	ldr	r1, [pc, #460]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043e0:	e040      	b.n	8004464 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d023      	beq.n	8004432 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ea:	4b6f      	ldr	r3, [pc, #444]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a6e      	ldr	r2, [pc, #440]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80043f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f6:	f7fd fe13 	bl	8002020 <HAL_GetTick>
 80043fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043fc:	e008      	b.n	8004410 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043fe:	f7fd fe0f 	bl	8002020 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	2b02      	cmp	r3, #2
 800440a:	d901      	bls.n	8004410 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e21d      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004410:	4b65      	ldr	r3, [pc, #404]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0f0      	beq.n	80043fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800441c:	4b62      	ldr	r3, [pc, #392]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	061b      	lsls	r3, r3, #24
 800442a:	495f      	ldr	r1, [pc, #380]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800442c:	4313      	orrs	r3, r2
 800442e:	604b      	str	r3, [r1, #4]
 8004430:	e018      	b.n	8004464 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004432:	4b5d      	ldr	r3, [pc, #372]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a5c      	ldr	r2, [pc, #368]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004438:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800443c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443e:	f7fd fdef 	bl	8002020 <HAL_GetTick>
 8004442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004444:	e008      	b.n	8004458 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004446:	f7fd fdeb 	bl	8002020 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	2b02      	cmp	r3, #2
 8004452:	d901      	bls.n	8004458 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e1f9      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004458:	4b53      	ldr	r3, [pc, #332]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1f0      	bne.n	8004446 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b00      	cmp	r3, #0
 800446e:	d03c      	beq.n	80044ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	695b      	ldr	r3, [r3, #20]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d01c      	beq.n	80044b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004478:	4b4b      	ldr	r3, [pc, #300]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800447a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800447e:	4a4a      	ldr	r2, [pc, #296]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004480:	f043 0301 	orr.w	r3, r3, #1
 8004484:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004488:	f7fd fdca 	bl	8002020 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004490:	f7fd fdc6 	bl	8002020 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e1d4      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044a2:	4b41      	ldr	r3, [pc, #260]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80044a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0ef      	beq.n	8004490 <HAL_RCC_OscConfig+0x3ec>
 80044b0:	e01b      	b.n	80044ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044b2:	4b3d      	ldr	r3, [pc, #244]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80044b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044b8:	4a3b      	ldr	r2, [pc, #236]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80044ba:	f023 0301 	bic.w	r3, r3, #1
 80044be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c2:	f7fd fdad 	bl	8002020 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044ca:	f7fd fda9 	bl	8002020 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e1b7      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044dc:	4b32      	ldr	r3, [pc, #200]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80044de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1ef      	bne.n	80044ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0304 	and.w	r3, r3, #4
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 80a6 	beq.w	8004644 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044f8:	2300      	movs	r3, #0
 80044fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80044fc:	4b2a      	ldr	r3, [pc, #168]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 80044fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004500:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10d      	bne.n	8004524 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004508:	4b27      	ldr	r3, [pc, #156]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800450a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800450c:	4a26      	ldr	r2, [pc, #152]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800450e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004512:	6593      	str	r3, [r2, #88]	@ 0x58
 8004514:	4b24      	ldr	r3, [pc, #144]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004518:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800451c:	60bb      	str	r3, [r7, #8]
 800451e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004520:	2301      	movs	r3, #1
 8004522:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004524:	4b21      	ldr	r3, [pc, #132]	@ (80045ac <HAL_RCC_OscConfig+0x508>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800452c:	2b00      	cmp	r3, #0
 800452e:	d118      	bne.n	8004562 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004530:	4b1e      	ldr	r3, [pc, #120]	@ (80045ac <HAL_RCC_OscConfig+0x508>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a1d      	ldr	r2, [pc, #116]	@ (80045ac <HAL_RCC_OscConfig+0x508>)
 8004536:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800453a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800453c:	f7fd fd70 	bl	8002020 <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004542:	e008      	b.n	8004556 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004544:	f7fd fd6c 	bl	8002020 <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	2b02      	cmp	r3, #2
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e17a      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004556:	4b15      	ldr	r3, [pc, #84]	@ (80045ac <HAL_RCC_OscConfig+0x508>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800455e:	2b00      	cmp	r3, #0
 8004560:	d0f0      	beq.n	8004544 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d108      	bne.n	800457c <HAL_RCC_OscConfig+0x4d8>
 800456a:	4b0f      	ldr	r3, [pc, #60]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800456c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004570:	4a0d      	ldr	r2, [pc, #52]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004572:	f043 0301 	orr.w	r3, r3, #1
 8004576:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800457a:	e029      	b.n	80045d0 <HAL_RCC_OscConfig+0x52c>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	2b05      	cmp	r3, #5
 8004582:	d115      	bne.n	80045b0 <HAL_RCC_OscConfig+0x50c>
 8004584:	4b08      	ldr	r3, [pc, #32]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458a:	4a07      	ldr	r2, [pc, #28]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800458c:	f043 0304 	orr.w	r3, r3, #4
 8004590:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004594:	4b04      	ldr	r3, [pc, #16]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 8004596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800459a:	4a03      	ldr	r2, [pc, #12]	@ (80045a8 <HAL_RCC_OscConfig+0x504>)
 800459c:	f043 0301 	orr.w	r3, r3, #1
 80045a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045a4:	e014      	b.n	80045d0 <HAL_RCC_OscConfig+0x52c>
 80045a6:	bf00      	nop
 80045a8:	40021000 	.word	0x40021000
 80045ac:	40007000 	.word	0x40007000
 80045b0:	4b9c      	ldr	r3, [pc, #624]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80045b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b6:	4a9b      	ldr	r2, [pc, #620]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045c0:	4b98      	ldr	r3, [pc, #608]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80045c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c6:	4a97      	ldr	r2, [pc, #604]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80045c8:	f023 0304 	bic.w	r3, r3, #4
 80045cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d016      	beq.n	8004606 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d8:	f7fd fd22 	bl	8002020 <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045de:	e00a      	b.n	80045f6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045e0:	f7fd fd1e 	bl	8002020 <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d901      	bls.n	80045f6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e12a      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045f6:	4b8b      	ldr	r3, [pc, #556]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80045f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045fc:	f003 0302 	and.w	r3, r3, #2
 8004600:	2b00      	cmp	r3, #0
 8004602:	d0ed      	beq.n	80045e0 <HAL_RCC_OscConfig+0x53c>
 8004604:	e015      	b.n	8004632 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004606:	f7fd fd0b 	bl	8002020 <HAL_GetTick>
 800460a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800460c:	e00a      	b.n	8004624 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460e:	f7fd fd07 	bl	8002020 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800461c:	4293      	cmp	r3, r2
 800461e:	d901      	bls.n	8004624 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e113      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004624:	4b7f      	ldr	r3, [pc, #508]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 8004626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1ed      	bne.n	800460e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004632:	7ffb      	ldrb	r3, [r7, #31]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d105      	bne.n	8004644 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004638:	4b7a      	ldr	r3, [pc, #488]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 800463a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800463c:	4a79      	ldr	r2, [pc, #484]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 800463e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004642:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 80fe 	beq.w	800484a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004652:	2b02      	cmp	r3, #2
 8004654:	f040 80d0 	bne.w	80047f8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004658:	4b72      	ldr	r3, [pc, #456]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f003 0203 	and.w	r2, r3, #3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004668:	429a      	cmp	r2, r3
 800466a:	d130      	bne.n	80046ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004676:	3b01      	subs	r3, #1
 8004678:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800467a:	429a      	cmp	r2, r3
 800467c:	d127      	bne.n	80046ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004688:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800468a:	429a      	cmp	r2, r3
 800468c:	d11f      	bne.n	80046ce <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004698:	2a07      	cmp	r2, #7
 800469a:	bf14      	ite	ne
 800469c:	2201      	movne	r2, #1
 800469e:	2200      	moveq	r2, #0
 80046a0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d113      	bne.n	80046ce <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b0:	085b      	lsrs	r3, r3, #1
 80046b2:	3b01      	subs	r3, #1
 80046b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d109      	bne.n	80046ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c4:	085b      	lsrs	r3, r3, #1
 80046c6:	3b01      	subs	r3, #1
 80046c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d06e      	beq.n	80047ac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	2b0c      	cmp	r3, #12
 80046d2:	d069      	beq.n	80047a8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80046d4:	4b53      	ldr	r3, [pc, #332]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d105      	bne.n	80046ec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80046e0:	4b50      	ldr	r3, [pc, #320]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d001      	beq.n	80046f0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e0ad      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80046f0:	4b4c      	ldr	r3, [pc, #304]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80046f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046fa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80046fc:	f7fd fc90 	bl	8002020 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004704:	f7fd fc8c 	bl	8002020 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e09a      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004716:	4b43      	ldr	r3, [pc, #268]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f0      	bne.n	8004704 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004722:	4b40      	ldr	r3, [pc, #256]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	4b40      	ldr	r3, [pc, #256]	@ (8004828 <HAL_RCC_OscConfig+0x784>)
 8004728:	4013      	ands	r3, r2
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004732:	3a01      	subs	r2, #1
 8004734:	0112      	lsls	r2, r2, #4
 8004736:	4311      	orrs	r1, r2
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800473c:	0212      	lsls	r2, r2, #8
 800473e:	4311      	orrs	r1, r2
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004744:	0852      	lsrs	r2, r2, #1
 8004746:	3a01      	subs	r2, #1
 8004748:	0552      	lsls	r2, r2, #21
 800474a:	4311      	orrs	r1, r2
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004750:	0852      	lsrs	r2, r2, #1
 8004752:	3a01      	subs	r2, #1
 8004754:	0652      	lsls	r2, r2, #25
 8004756:	4311      	orrs	r1, r2
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800475c:	0912      	lsrs	r2, r2, #4
 800475e:	0452      	lsls	r2, r2, #17
 8004760:	430a      	orrs	r2, r1
 8004762:	4930      	ldr	r1, [pc, #192]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 8004764:	4313      	orrs	r3, r2
 8004766:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004768:	4b2e      	ldr	r3, [pc, #184]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a2d      	ldr	r2, [pc, #180]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 800476e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004772:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004774:	4b2b      	ldr	r3, [pc, #172]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	4a2a      	ldr	r2, [pc, #168]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 800477a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800477e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004780:	f7fd fc4e 	bl	8002020 <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004786:	e008      	b.n	800479a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004788:	f7fd fc4a 	bl	8002020 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e058      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800479a:	4b22      	ldr	r3, [pc, #136]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d0f0      	beq.n	8004788 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047a6:	e050      	b.n	800484a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e04f      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d148      	bne.n	800484a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a19      	ldr	r2, [pc, #100]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80047be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047c4:	4b17      	ldr	r3, [pc, #92]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	4a16      	ldr	r2, [pc, #88]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80047ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047d0:	f7fd fc26 	bl	8002020 <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d8:	f7fd fc22 	bl	8002020 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e030      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0f0      	beq.n	80047d8 <HAL_RCC_OscConfig+0x734>
 80047f6:	e028      	b.n	800484a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	2b0c      	cmp	r3, #12
 80047fc:	d023      	beq.n	8004846 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047fe:	4b09      	ldr	r3, [pc, #36]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a08      	ldr	r2, [pc, #32]	@ (8004824 <HAL_RCC_OscConfig+0x780>)
 8004804:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004808:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480a:	f7fd fc09 	bl	8002020 <HAL_GetTick>
 800480e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004810:	e00c      	b.n	800482c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004812:	f7fd fc05 	bl	8002020 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d905      	bls.n	800482c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e013      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
 8004824:	40021000 	.word	0x40021000
 8004828:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800482c:	4b09      	ldr	r3, [pc, #36]	@ (8004854 <HAL_RCC_OscConfig+0x7b0>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1ec      	bne.n	8004812 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004838:	4b06      	ldr	r3, [pc, #24]	@ (8004854 <HAL_RCC_OscConfig+0x7b0>)
 800483a:	68da      	ldr	r2, [r3, #12]
 800483c:	4905      	ldr	r1, [pc, #20]	@ (8004854 <HAL_RCC_OscConfig+0x7b0>)
 800483e:	4b06      	ldr	r3, [pc, #24]	@ (8004858 <HAL_RCC_OscConfig+0x7b4>)
 8004840:	4013      	ands	r3, r2
 8004842:	60cb      	str	r3, [r1, #12]
 8004844:	e001      	b.n	800484a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e000      	b.n	800484c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3720      	adds	r7, #32
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	40021000 	.word	0x40021000
 8004858:	feeefffc 	.word	0xfeeefffc

0800485c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d101      	bne.n	8004870 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e0e7      	b.n	8004a40 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004870:	4b75      	ldr	r3, [pc, #468]	@ (8004a48 <HAL_RCC_ClockConfig+0x1ec>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	429a      	cmp	r2, r3
 800487c:	d910      	bls.n	80048a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487e:	4b72      	ldr	r3, [pc, #456]	@ (8004a48 <HAL_RCC_ClockConfig+0x1ec>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f023 0207 	bic.w	r2, r3, #7
 8004886:	4970      	ldr	r1, [pc, #448]	@ (8004a48 <HAL_RCC_ClockConfig+0x1ec>)
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	4313      	orrs	r3, r2
 800488c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800488e:	4b6e      	ldr	r3, [pc, #440]	@ (8004a48 <HAL_RCC_ClockConfig+0x1ec>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	683a      	ldr	r2, [r7, #0]
 8004898:	429a      	cmp	r2, r3
 800489a:	d001      	beq.n	80048a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e0cf      	b.n	8004a40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d010      	beq.n	80048ce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	689a      	ldr	r2, [r3, #8]
 80048b0:	4b66      	ldr	r3, [pc, #408]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d908      	bls.n	80048ce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048bc:	4b63      	ldr	r3, [pc, #396]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	4960      	ldr	r1, [pc, #384]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d04c      	beq.n	8004974 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b03      	cmp	r3, #3
 80048e0:	d107      	bne.n	80048f2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048e2:	4b5a      	ldr	r3, [pc, #360]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d121      	bne.n	8004932 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e0a6      	b.n	8004a40 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d107      	bne.n	800490a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048fa:	4b54      	ldr	r3, [pc, #336]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d115      	bne.n	8004932 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e09a      	b.n	8004a40 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d107      	bne.n	8004922 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004912:	4b4e      	ldr	r3, [pc, #312]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d109      	bne.n	8004932 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e08e      	b.n	8004a40 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004922:	4b4a      	ldr	r3, [pc, #296]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e086      	b.n	8004a40 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004932:	4b46      	ldr	r3, [pc, #280]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f023 0203 	bic.w	r2, r3, #3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	4943      	ldr	r1, [pc, #268]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004940:	4313      	orrs	r3, r2
 8004942:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004944:	f7fd fb6c 	bl	8002020 <HAL_GetTick>
 8004948:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494a:	e00a      	b.n	8004962 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800494c:	f7fd fb68 	bl	8002020 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800495a:	4293      	cmp	r3, r2
 800495c:	d901      	bls.n	8004962 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	e06e      	b.n	8004a40 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004962:	4b3a      	ldr	r3, [pc, #232]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f003 020c 	and.w	r2, r3, #12
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	429a      	cmp	r2, r3
 8004972:	d1eb      	bne.n	800494c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	2b00      	cmp	r3, #0
 800497e:	d010      	beq.n	80049a2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	4b31      	ldr	r3, [pc, #196]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800498c:	429a      	cmp	r2, r3
 800498e:	d208      	bcs.n	80049a2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004990:	4b2e      	ldr	r3, [pc, #184]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	492b      	ldr	r1, [pc, #172]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 800499e:	4313      	orrs	r3, r2
 80049a0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049a2:	4b29      	ldr	r3, [pc, #164]	@ (8004a48 <HAL_RCC_ClockConfig+0x1ec>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0307 	and.w	r3, r3, #7
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d210      	bcs.n	80049d2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049b0:	4b25      	ldr	r3, [pc, #148]	@ (8004a48 <HAL_RCC_ClockConfig+0x1ec>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f023 0207 	bic.w	r2, r3, #7
 80049b8:	4923      	ldr	r1, [pc, #140]	@ (8004a48 <HAL_RCC_ClockConfig+0x1ec>)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	4313      	orrs	r3, r2
 80049be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049c0:	4b21      	ldr	r3, [pc, #132]	@ (8004a48 <HAL_RCC_ClockConfig+0x1ec>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0307 	and.w	r3, r3, #7
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d001      	beq.n	80049d2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e036      	b.n	8004a40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0304 	and.w	r3, r3, #4
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d008      	beq.n	80049f0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049de:	4b1b      	ldr	r3, [pc, #108]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	4918      	ldr	r1, [pc, #96]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0308 	and.w	r3, r3, #8
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d009      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049fc:	4b13      	ldr	r3, [pc, #76]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	00db      	lsls	r3, r3, #3
 8004a0a:	4910      	ldr	r1, [pc, #64]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a10:	f000 f824 	bl	8004a5c <HAL_RCC_GetSysClockFreq>
 8004a14:	4602      	mov	r2, r0
 8004a16:	4b0d      	ldr	r3, [pc, #52]	@ (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	091b      	lsrs	r3, r3, #4
 8004a1c:	f003 030f 	and.w	r3, r3, #15
 8004a20:	490b      	ldr	r1, [pc, #44]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f4>)
 8004a22:	5ccb      	ldrb	r3, [r1, r3]
 8004a24:	f003 031f 	and.w	r3, r3, #31
 8004a28:	fa22 f303 	lsr.w	r3, r2, r3
 8004a2c:	4a09      	ldr	r2, [pc, #36]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 8004a2e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a30:	4b09      	ldr	r3, [pc, #36]	@ (8004a58 <HAL_RCC_ClockConfig+0x1fc>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4618      	mov	r0, r3
 8004a36:	f7fd faa3 	bl	8001f80 <HAL_InitTick>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a3e:	7afb      	ldrb	r3, [r7, #11]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	40022000 	.word	0x40022000
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	0800a514 	.word	0x0800a514
 8004a54:	20000030 	.word	0x20000030
 8004a58:	20000034 	.word	0x20000034

08004a5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b089      	sub	sp, #36	@ 0x24
 8004a60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a62:	2300      	movs	r3, #0
 8004a64:	61fb      	str	r3, [r7, #28]
 8004a66:	2300      	movs	r3, #0
 8004a68:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a6a:	4b3e      	ldr	r3, [pc, #248]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f003 030c 	and.w	r3, r3, #12
 8004a72:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a74:	4b3b      	ldr	r3, [pc, #236]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	f003 0303 	and.w	r3, r3, #3
 8004a7c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d005      	beq.n	8004a90 <HAL_RCC_GetSysClockFreq+0x34>
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	2b0c      	cmp	r3, #12
 8004a88:	d121      	bne.n	8004ace <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d11e      	bne.n	8004ace <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a90:	4b34      	ldr	r3, [pc, #208]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0308 	and.w	r3, r3, #8
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d107      	bne.n	8004aac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a9c:	4b31      	ldr	r3, [pc, #196]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa2:	0a1b      	lsrs	r3, r3, #8
 8004aa4:	f003 030f 	and.w	r3, r3, #15
 8004aa8:	61fb      	str	r3, [r7, #28]
 8004aaa:	e005      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004aac:	4b2d      	ldr	r3, [pc, #180]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	091b      	lsrs	r3, r3, #4
 8004ab2:	f003 030f 	and.w	r3, r3, #15
 8004ab6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ab8:	4a2b      	ldr	r2, [pc, #172]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d10d      	bne.n	8004ae4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004acc:	e00a      	b.n	8004ae4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	2b04      	cmp	r3, #4
 8004ad2:	d102      	bne.n	8004ada <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ad4:	4b25      	ldr	r3, [pc, #148]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x110>)
 8004ad6:	61bb      	str	r3, [r7, #24]
 8004ad8:	e004      	b.n	8004ae4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	2b08      	cmp	r3, #8
 8004ade:	d101      	bne.n	8004ae4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ae0:	4b23      	ldr	r3, [pc, #140]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x114>)
 8004ae2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	2b0c      	cmp	r3, #12
 8004ae8:	d134      	bne.n	8004b54 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004aea:	4b1e      	ldr	r3, [pc, #120]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	f003 0303 	and.w	r3, r3, #3
 8004af2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d003      	beq.n	8004b02 <HAL_RCC_GetSysClockFreq+0xa6>
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	2b03      	cmp	r3, #3
 8004afe:	d003      	beq.n	8004b08 <HAL_RCC_GetSysClockFreq+0xac>
 8004b00:	e005      	b.n	8004b0e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b02:	4b1a      	ldr	r3, [pc, #104]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x110>)
 8004b04:	617b      	str	r3, [r7, #20]
      break;
 8004b06:	e005      	b.n	8004b14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b08:	4b19      	ldr	r3, [pc, #100]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b0a:	617b      	str	r3, [r7, #20]
      break;
 8004b0c:	e002      	b.n	8004b14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	617b      	str	r3, [r7, #20]
      break;
 8004b12:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b14:	4b13      	ldr	r3, [pc, #76]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	091b      	lsrs	r3, r3, #4
 8004b1a:	f003 0307 	and.w	r3, r3, #7
 8004b1e:	3301      	adds	r3, #1
 8004b20:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b22:	4b10      	ldr	r3, [pc, #64]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	0a1b      	lsrs	r3, r3, #8
 8004b28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b2c:	697a      	ldr	r2, [r7, #20]
 8004b2e:	fb03 f202 	mul.w	r2, r3, r2
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b38:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	0e5b      	lsrs	r3, r3, #25
 8004b40:	f003 0303 	and.w	r3, r3, #3
 8004b44:	3301      	adds	r3, #1
 8004b46:	005b      	lsls	r3, r3, #1
 8004b48:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b52:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b54:	69bb      	ldr	r3, [r7, #24]
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3724      	adds	r7, #36	@ 0x24
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	40021000 	.word	0x40021000
 8004b68:	0800a52c 	.word	0x0800a52c
 8004b6c:	00f42400 	.word	0x00f42400
 8004b70:	007a1200 	.word	0x007a1200

08004b74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b74:	b480      	push	{r7}
 8004b76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b78:	4b03      	ldr	r3, [pc, #12]	@ (8004b88 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	20000030 	.word	0x20000030

08004b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b90:	f7ff fff0 	bl	8004b74 <HAL_RCC_GetHCLKFreq>
 8004b94:	4602      	mov	r2, r0
 8004b96:	4b06      	ldr	r3, [pc, #24]	@ (8004bb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	0a1b      	lsrs	r3, r3, #8
 8004b9c:	f003 0307 	and.w	r3, r3, #7
 8004ba0:	4904      	ldr	r1, [pc, #16]	@ (8004bb4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ba2:	5ccb      	ldrb	r3, [r1, r3]
 8004ba4:	f003 031f 	and.w	r3, r3, #31
 8004ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	40021000 	.word	0x40021000
 8004bb4:	0800a524 	.word	0x0800a524

08004bb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bbc:	f7ff ffda 	bl	8004b74 <HAL_RCC_GetHCLKFreq>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	4b06      	ldr	r3, [pc, #24]	@ (8004bdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	0adb      	lsrs	r3, r3, #11
 8004bc8:	f003 0307 	and.w	r3, r3, #7
 8004bcc:	4904      	ldr	r1, [pc, #16]	@ (8004be0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bce:	5ccb      	ldrb	r3, [r1, r3]
 8004bd0:	f003 031f 	and.w	r3, r3, #31
 8004bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	0800a524 	.word	0x0800a524

08004be4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b086      	sub	sp, #24
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004bec:	2300      	movs	r3, #0
 8004bee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004bf0:	4b2a      	ldr	r3, [pc, #168]	@ (8004c9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d003      	beq.n	8004c04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004bfc:	f7ff f9ee 	bl	8003fdc <HAL_PWREx_GetVoltageRange>
 8004c00:	6178      	str	r0, [r7, #20]
 8004c02:	e014      	b.n	8004c2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c04:	4b25      	ldr	r3, [pc, #148]	@ (8004c9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c08:	4a24      	ldr	r2, [pc, #144]	@ (8004c9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c10:	4b22      	ldr	r3, [pc, #136]	@ (8004c9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c1c:	f7ff f9de 	bl	8003fdc <HAL_PWREx_GetVoltageRange>
 8004c20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c22:	4b1e      	ldr	r3, [pc, #120]	@ (8004c9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c26:	4a1d      	ldr	r2, [pc, #116]	@ (8004c9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c34:	d10b      	bne.n	8004c4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b80      	cmp	r3, #128	@ 0x80
 8004c3a:	d919      	bls.n	8004c70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004c40:	d902      	bls.n	8004c48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c42:	2302      	movs	r3, #2
 8004c44:	613b      	str	r3, [r7, #16]
 8004c46:	e013      	b.n	8004c70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c48:	2301      	movs	r3, #1
 8004c4a:	613b      	str	r3, [r7, #16]
 8004c4c:	e010      	b.n	8004c70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b80      	cmp	r3, #128	@ 0x80
 8004c52:	d902      	bls.n	8004c5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c54:	2303      	movs	r3, #3
 8004c56:	613b      	str	r3, [r7, #16]
 8004c58:	e00a      	b.n	8004c70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2b80      	cmp	r3, #128	@ 0x80
 8004c5e:	d102      	bne.n	8004c66 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c60:	2302      	movs	r3, #2
 8004c62:	613b      	str	r3, [r7, #16]
 8004c64:	e004      	b.n	8004c70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b70      	cmp	r3, #112	@ 0x70
 8004c6a:	d101      	bne.n	8004c70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c70:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f023 0207 	bic.w	r2, r3, #7
 8004c78:	4909      	ldr	r1, [pc, #36]	@ (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c80:	4b07      	ldr	r3, [pc, #28]	@ (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0307 	and.w	r3, r3, #7
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d001      	beq.n	8004c92 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e000      	b.n	8004c94 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c92:	2300      	movs	r3, #0
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3718      	adds	r7, #24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	40022000 	.word	0x40022000

08004ca4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cac:	2300      	movs	r3, #0
 8004cae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d041      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004cc4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004cc8:	d02a      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004cca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004cce:	d824      	bhi.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cd0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cd4:	d008      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004cd6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cda:	d81e      	bhi.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d00a      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004ce0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ce4:	d010      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004ce6:	e018      	b.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ce8:	4b86      	ldr	r3, [pc, #536]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	4a85      	ldr	r2, [pc, #532]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cf2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cf4:	e015      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	3304      	adds	r3, #4
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f000 fabb 	bl	8005278 <RCCEx_PLLSAI1_Config>
 8004d02:	4603      	mov	r3, r0
 8004d04:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d06:	e00c      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	3320      	adds	r3, #32
 8004d0c:	2100      	movs	r1, #0
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 fba6 	bl	8005460 <RCCEx_PLLSAI2_Config>
 8004d14:	4603      	mov	r3, r0
 8004d16:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d18:	e003      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	74fb      	strb	r3, [r7, #19]
      break;
 8004d1e:	e000      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004d20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d22:	7cfb      	ldrb	r3, [r7, #19]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10b      	bne.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d28:	4b76      	ldr	r3, [pc, #472]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d2e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d36:	4973      	ldr	r1, [pc, #460]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004d3e:	e001      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d40:	7cfb      	ldrb	r3, [r7, #19]
 8004d42:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d041      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d54:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d58:	d02a      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004d5a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d5e:	d824      	bhi.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d64:	d008      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d6a:	d81e      	bhi.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00a      	beq.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004d70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d74:	d010      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d76:	e018      	b.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d78:	4b62      	ldr	r3, [pc, #392]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	4a61      	ldr	r2, [pc, #388]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d82:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d84:	e015      	b.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	3304      	adds	r3, #4
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f000 fa73 	bl	8005278 <RCCEx_PLLSAI1_Config>
 8004d92:	4603      	mov	r3, r0
 8004d94:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d96:	e00c      	b.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	3320      	adds	r3, #32
 8004d9c:	2100      	movs	r1, #0
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f000 fb5e 	bl	8005460 <RCCEx_PLLSAI2_Config>
 8004da4:	4603      	mov	r3, r0
 8004da6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004da8:	e003      	b.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	74fb      	strb	r3, [r7, #19]
      break;
 8004dae:	e000      	b.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004db0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004db2:	7cfb      	ldrb	r3, [r7, #19]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d10b      	bne.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004db8:	4b52      	ldr	r3, [pc, #328]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dbe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dc6:	494f      	ldr	r1, [pc, #316]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004dce:	e001      	b.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd0:	7cfb      	ldrb	r3, [r7, #19]
 8004dd2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f000 80a0 	beq.w	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004de2:	2300      	movs	r3, #0
 8004de4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004de6:	4b47      	ldr	r3, [pc, #284]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d101      	bne.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004df2:	2301      	movs	r3, #1
 8004df4:	e000      	b.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004df6:	2300      	movs	r3, #0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00d      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dfc:	4b41      	ldr	r3, [pc, #260]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e00:	4a40      	ldr	r2, [pc, #256]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e06:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e08:	4b3e      	ldr	r3, [pc, #248]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e10:	60bb      	str	r3, [r7, #8]
 8004e12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e14:	2301      	movs	r3, #1
 8004e16:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e18:	4b3b      	ldr	r3, [pc, #236]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a3a      	ldr	r2, [pc, #232]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e22:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e24:	f7fd f8fc 	bl	8002020 <HAL_GetTick>
 8004e28:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e2a:	e009      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e2c:	f7fd f8f8 	bl	8002020 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d902      	bls.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	74fb      	strb	r3, [r7, #19]
        break;
 8004e3e:	e005      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e40:	4b31      	ldr	r3, [pc, #196]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d0ef      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004e4c:	7cfb      	ldrb	r3, [r7, #19]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d15c      	bne.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e52:	4b2c      	ldr	r3, [pc, #176]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e5c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d01f      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d019      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e70:	4b24      	ldr	r3, [pc, #144]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e7a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e7c:	4b21      	ldr	r3, [pc, #132]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e82:	4a20      	ldr	r2, [pc, #128]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e92:	4a1c      	ldr	r2, [pc, #112]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e9c:	4a19      	ldr	r2, [pc, #100]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d016      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eae:	f7fd f8b7 	bl	8002020 <HAL_GetTick>
 8004eb2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eb4:	e00b      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eb6:	f7fd f8b3 	bl	8002020 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d902      	bls.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	74fb      	strb	r3, [r7, #19]
            break;
 8004ecc:	e006      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ece:	4b0d      	ldr	r3, [pc, #52]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d0ec      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004edc:	7cfb      	ldrb	r3, [r7, #19]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d10c      	bne.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ee2:	4b08      	ldr	r3, [pc, #32]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ef2:	4904      	ldr	r1, [pc, #16]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004efa:	e009      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004efc:	7cfb      	ldrb	r3, [r7, #19]
 8004efe:	74bb      	strb	r3, [r7, #18]
 8004f00:	e006      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f02:	bf00      	nop
 8004f04:	40021000 	.word	0x40021000
 8004f08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f0c:	7cfb      	ldrb	r3, [r7, #19]
 8004f0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f10:	7c7b      	ldrb	r3, [r7, #17]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d105      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f16:	4b9e      	ldr	r3, [pc, #632]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f1a:	4a9d      	ldr	r2, [pc, #628]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f20:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00a      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f2e:	4b98      	ldr	r3, [pc, #608]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f34:	f023 0203 	bic.w	r2, r3, #3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3c:	4994      	ldr	r1, [pc, #592]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00a      	beq.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f50:	4b8f      	ldr	r3, [pc, #572]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f56:	f023 020c 	bic.w	r2, r3, #12
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f5e:	498c      	ldr	r1, [pc, #560]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0304 	and.w	r3, r3, #4
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00a      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f72:	4b87      	ldr	r3, [pc, #540]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f78:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f80:	4983      	ldr	r1, [pc, #524]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0308 	and.w	r3, r3, #8
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d00a      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f94:	4b7e      	ldr	r3, [pc, #504]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f9a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa2:	497b      	ldr	r1, [pc, #492]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0310 	and.w	r3, r3, #16
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d00a      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fb6:	4b76      	ldr	r3, [pc, #472]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fc4:	4972      	ldr	r1, [pc, #456]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0320 	and.w	r3, r3, #32
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00a      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004fd8:	4b6d      	ldr	r3, [pc, #436]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fde:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fe6:	496a      	ldr	r1, [pc, #424]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00a      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ffa:	4b65      	ldr	r3, [pc, #404]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005000:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005008:	4961      	ldr	r1, [pc, #388]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800500a:	4313      	orrs	r3, r2
 800500c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00a      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800501c:	4b5c      	ldr	r3, [pc, #368]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005022:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800502a:	4959      	ldr	r1, [pc, #356]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800502c:	4313      	orrs	r3, r2
 800502e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00a      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800503e:	4b54      	ldr	r3, [pc, #336]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005044:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800504c:	4950      	ldr	r1, [pc, #320]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800504e:	4313      	orrs	r3, r2
 8005050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00a      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005060:	4b4b      	ldr	r3, [pc, #300]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005066:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506e:	4948      	ldr	r1, [pc, #288]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005070:	4313      	orrs	r3, r2
 8005072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00a      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005082:	4b43      	ldr	r3, [pc, #268]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005088:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005090:	493f      	ldr	r1, [pc, #252]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005092:	4313      	orrs	r3, r2
 8005094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d028      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050a4:	4b3a      	ldr	r3, [pc, #232]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050b2:	4937      	ldr	r1, [pc, #220]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050c2:	d106      	bne.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050c4:	4b32      	ldr	r3, [pc, #200]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	4a31      	ldr	r2, [pc, #196]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050ce:	60d3      	str	r3, [r2, #12]
 80050d0:	e011      	b.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050da:	d10c      	bne.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	3304      	adds	r3, #4
 80050e0:	2101      	movs	r1, #1
 80050e2:	4618      	mov	r0, r3
 80050e4:	f000 f8c8 	bl	8005278 <RCCEx_PLLSAI1_Config>
 80050e8:	4603      	mov	r3, r0
 80050ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80050ec:	7cfb      	ldrb	r3, [r7, #19]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80050f2:	7cfb      	ldrb	r3, [r7, #19]
 80050f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d028      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005102:	4b23      	ldr	r3, [pc, #140]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005104:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005108:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005110:	491f      	ldr	r1, [pc, #124]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005112:	4313      	orrs	r3, r2
 8005114:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800511c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005120:	d106      	bne.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005122:	4b1b      	ldr	r3, [pc, #108]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	4a1a      	ldr	r2, [pc, #104]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005128:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800512c:	60d3      	str	r3, [r2, #12]
 800512e:	e011      	b.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005134:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005138:	d10c      	bne.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	3304      	adds	r3, #4
 800513e:	2101      	movs	r1, #1
 8005140:	4618      	mov	r0, r3
 8005142:	f000 f899 	bl	8005278 <RCCEx_PLLSAI1_Config>
 8005146:	4603      	mov	r3, r0
 8005148:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800514a:	7cfb      	ldrb	r3, [r7, #19]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d001      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005150:	7cfb      	ldrb	r3, [r7, #19]
 8005152:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d02b      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005160:	4b0b      	ldr	r3, [pc, #44]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005166:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800516e:	4908      	ldr	r1, [pc, #32]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800517a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800517e:	d109      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005180:	4b03      	ldr	r3, [pc, #12]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	4a02      	ldr	r2, [pc, #8]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005186:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800518a:	60d3      	str	r3, [r2, #12]
 800518c:	e014      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800518e:	bf00      	nop
 8005190:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005198:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800519c:	d10c      	bne.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	3304      	adds	r3, #4
 80051a2:	2101      	movs	r1, #1
 80051a4:	4618      	mov	r0, r3
 80051a6:	f000 f867 	bl	8005278 <RCCEx_PLLSAI1_Config>
 80051aa:	4603      	mov	r3, r0
 80051ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051ae:	7cfb      	ldrb	r3, [r7, #19]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80051b4:	7cfb      	ldrb	r3, [r7, #19]
 80051b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d02f      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051d2:	4928      	ldr	r1, [pc, #160]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051d4:	4313      	orrs	r3, r2
 80051d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051e2:	d10d      	bne.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	3304      	adds	r3, #4
 80051e8:	2102      	movs	r1, #2
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 f844 	bl	8005278 <RCCEx_PLLSAI1_Config>
 80051f0:	4603      	mov	r3, r0
 80051f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051f4:	7cfb      	ldrb	r3, [r7, #19]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d014      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80051fa:	7cfb      	ldrb	r3, [r7, #19]
 80051fc:	74bb      	strb	r3, [r7, #18]
 80051fe:	e011      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005204:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005208:	d10c      	bne.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	3320      	adds	r3, #32
 800520e:	2102      	movs	r1, #2
 8005210:	4618      	mov	r0, r3
 8005212:	f000 f925 	bl	8005460 <RCCEx_PLLSAI2_Config>
 8005216:	4603      	mov	r3, r0
 8005218:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800521a:	7cfb      	ldrb	r3, [r7, #19]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005220:	7cfb      	ldrb	r3, [r7, #19]
 8005222:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00a      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005230:	4b10      	ldr	r3, [pc, #64]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005236:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800523e:	490d      	ldr	r1, [pc, #52]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005240:	4313      	orrs	r3, r2
 8005242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00b      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005252:	4b08      	ldr	r3, [pc, #32]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005258:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005262:	4904      	ldr	r1, [pc, #16]	@ (8005274 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005264:	4313      	orrs	r3, r2
 8005266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800526a:	7cbb      	ldrb	r3, [r7, #18]
}
 800526c:	4618      	mov	r0, r3
 800526e:	3718      	adds	r7, #24
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	40021000 	.word	0x40021000

08005278 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005282:	2300      	movs	r3, #0
 8005284:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005286:	4b75      	ldr	r3, [pc, #468]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	f003 0303 	and.w	r3, r3, #3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d018      	beq.n	80052c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005292:	4b72      	ldr	r3, [pc, #456]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	f003 0203 	and.w	r2, r3, #3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d10d      	bne.n	80052be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
       ||
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d009      	beq.n	80052be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80052aa:	4b6c      	ldr	r3, [pc, #432]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	091b      	lsrs	r3, r3, #4
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	1c5a      	adds	r2, r3, #1
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	685b      	ldr	r3, [r3, #4]
       ||
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d047      	beq.n	800534e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	73fb      	strb	r3, [r7, #15]
 80052c2:	e044      	b.n	800534e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2b03      	cmp	r3, #3
 80052ca:	d018      	beq.n	80052fe <RCCEx_PLLSAI1_Config+0x86>
 80052cc:	2b03      	cmp	r3, #3
 80052ce:	d825      	bhi.n	800531c <RCCEx_PLLSAI1_Config+0xa4>
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d002      	beq.n	80052da <RCCEx_PLLSAI1_Config+0x62>
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d009      	beq.n	80052ec <RCCEx_PLLSAI1_Config+0x74>
 80052d8:	e020      	b.n	800531c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052da:	4b60      	ldr	r3, [pc, #384]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d11d      	bne.n	8005322 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052ea:	e01a      	b.n	8005322 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80052ec:	4b5b      	ldr	r3, [pc, #364]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d116      	bne.n	8005326 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052fc:	e013      	b.n	8005326 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80052fe:	4b57      	ldr	r3, [pc, #348]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d10f      	bne.n	800532a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800530a:	4b54      	ldr	r3, [pc, #336]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d109      	bne.n	800532a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800531a:	e006      	b.n	800532a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	73fb      	strb	r3, [r7, #15]
      break;
 8005320:	e004      	b.n	800532c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005322:	bf00      	nop
 8005324:	e002      	b.n	800532c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005326:	bf00      	nop
 8005328:	e000      	b.n	800532c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800532a:	bf00      	nop
    }

    if(status == HAL_OK)
 800532c:	7bfb      	ldrb	r3, [r7, #15]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10d      	bne.n	800534e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005332:	4b4a      	ldr	r3, [pc, #296]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6819      	ldr	r1, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	3b01      	subs	r3, #1
 8005344:	011b      	lsls	r3, r3, #4
 8005346:	430b      	orrs	r3, r1
 8005348:	4944      	ldr	r1, [pc, #272]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 800534a:	4313      	orrs	r3, r2
 800534c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800534e:	7bfb      	ldrb	r3, [r7, #15]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d17d      	bne.n	8005450 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005354:	4b41      	ldr	r3, [pc, #260]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a40      	ldr	r2, [pc, #256]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 800535a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800535e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005360:	f7fc fe5e 	bl	8002020 <HAL_GetTick>
 8005364:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005366:	e009      	b.n	800537c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005368:	f7fc fe5a 	bl	8002020 <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	2b02      	cmp	r3, #2
 8005374:	d902      	bls.n	800537c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	73fb      	strb	r3, [r7, #15]
        break;
 800537a:	e005      	b.n	8005388 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800537c:	4b37      	ldr	r3, [pc, #220]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1ef      	bne.n	8005368 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005388:	7bfb      	ldrb	r3, [r7, #15]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d160      	bne.n	8005450 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d111      	bne.n	80053b8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005394:	4b31      	ldr	r3, [pc, #196]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800539c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	6892      	ldr	r2, [r2, #8]
 80053a4:	0211      	lsls	r1, r2, #8
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	68d2      	ldr	r2, [r2, #12]
 80053aa:	0912      	lsrs	r2, r2, #4
 80053ac:	0452      	lsls	r2, r2, #17
 80053ae:	430a      	orrs	r2, r1
 80053b0:	492a      	ldr	r1, [pc, #168]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	610b      	str	r3, [r1, #16]
 80053b6:	e027      	b.n	8005408 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d112      	bne.n	80053e4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053be:	4b27      	ldr	r3, [pc, #156]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80053c6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	6892      	ldr	r2, [r2, #8]
 80053ce:	0211      	lsls	r1, r2, #8
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	6912      	ldr	r2, [r2, #16]
 80053d4:	0852      	lsrs	r2, r2, #1
 80053d6:	3a01      	subs	r2, #1
 80053d8:	0552      	lsls	r2, r2, #21
 80053da:	430a      	orrs	r2, r1
 80053dc:	491f      	ldr	r1, [pc, #124]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	610b      	str	r3, [r1, #16]
 80053e2:	e011      	b.n	8005408 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053e4:	4b1d      	ldr	r3, [pc, #116]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80053ec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	6892      	ldr	r2, [r2, #8]
 80053f4:	0211      	lsls	r1, r2, #8
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	6952      	ldr	r2, [r2, #20]
 80053fa:	0852      	lsrs	r2, r2, #1
 80053fc:	3a01      	subs	r2, #1
 80053fe:	0652      	lsls	r2, r2, #25
 8005400:	430a      	orrs	r2, r1
 8005402:	4916      	ldr	r1, [pc, #88]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005404:	4313      	orrs	r3, r2
 8005406:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005408:	4b14      	ldr	r3, [pc, #80]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a13      	ldr	r2, [pc, #76]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 800540e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005412:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005414:	f7fc fe04 	bl	8002020 <HAL_GetTick>
 8005418:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800541a:	e009      	b.n	8005430 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800541c:	f7fc fe00 	bl	8002020 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b02      	cmp	r3, #2
 8005428:	d902      	bls.n	8005430 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	73fb      	strb	r3, [r7, #15]
          break;
 800542e:	e005      	b.n	800543c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005430:	4b0a      	ldr	r3, [pc, #40]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d0ef      	beq.n	800541c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800543c:	7bfb      	ldrb	r3, [r7, #15]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d106      	bne.n	8005450 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005442:	4b06      	ldr	r3, [pc, #24]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005444:	691a      	ldr	r2, [r3, #16]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	4904      	ldr	r1, [pc, #16]	@ (800545c <RCCEx_PLLSAI1_Config+0x1e4>)
 800544c:	4313      	orrs	r3, r2
 800544e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005450:	7bfb      	ldrb	r3, [r7, #15]
}
 8005452:	4618      	mov	r0, r3
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	40021000 	.word	0x40021000

08005460 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800546a:	2300      	movs	r3, #0
 800546c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800546e:	4b6a      	ldr	r3, [pc, #424]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	f003 0303 	and.w	r3, r3, #3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d018      	beq.n	80054ac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800547a:	4b67      	ldr	r3, [pc, #412]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	f003 0203 	and.w	r2, r3, #3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	429a      	cmp	r2, r3
 8005488:	d10d      	bne.n	80054a6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
       ||
 800548e:	2b00      	cmp	r3, #0
 8005490:	d009      	beq.n	80054a6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005492:	4b61      	ldr	r3, [pc, #388]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	091b      	lsrs	r3, r3, #4
 8005498:	f003 0307 	and.w	r3, r3, #7
 800549c:	1c5a      	adds	r2, r3, #1
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
       ||
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d047      	beq.n	8005536 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	73fb      	strb	r3, [r7, #15]
 80054aa:	e044      	b.n	8005536 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2b03      	cmp	r3, #3
 80054b2:	d018      	beq.n	80054e6 <RCCEx_PLLSAI2_Config+0x86>
 80054b4:	2b03      	cmp	r3, #3
 80054b6:	d825      	bhi.n	8005504 <RCCEx_PLLSAI2_Config+0xa4>
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d002      	beq.n	80054c2 <RCCEx_PLLSAI2_Config+0x62>
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d009      	beq.n	80054d4 <RCCEx_PLLSAI2_Config+0x74>
 80054c0:	e020      	b.n	8005504 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054c2:	4b55      	ldr	r3, [pc, #340]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0302 	and.w	r3, r3, #2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d11d      	bne.n	800550a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054d2:	e01a      	b.n	800550a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054d4:	4b50      	ldr	r3, [pc, #320]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d116      	bne.n	800550e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054e4:	e013      	b.n	800550e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80054e6:	4b4c      	ldr	r3, [pc, #304]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10f      	bne.n	8005512 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054f2:	4b49      	ldr	r3, [pc, #292]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d109      	bne.n	8005512 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005502:	e006      	b.n	8005512 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	73fb      	strb	r3, [r7, #15]
      break;
 8005508:	e004      	b.n	8005514 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800550a:	bf00      	nop
 800550c:	e002      	b.n	8005514 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800550e:	bf00      	nop
 8005510:	e000      	b.n	8005514 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005512:	bf00      	nop
    }

    if(status == HAL_OK)
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10d      	bne.n	8005536 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800551a:	4b3f      	ldr	r3, [pc, #252]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6819      	ldr	r1, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	3b01      	subs	r3, #1
 800552c:	011b      	lsls	r3, r3, #4
 800552e:	430b      	orrs	r3, r1
 8005530:	4939      	ldr	r1, [pc, #228]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005532:	4313      	orrs	r3, r2
 8005534:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005536:	7bfb      	ldrb	r3, [r7, #15]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d167      	bne.n	800560c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800553c:	4b36      	ldr	r3, [pc, #216]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a35      	ldr	r2, [pc, #212]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005542:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005546:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005548:	f7fc fd6a 	bl	8002020 <HAL_GetTick>
 800554c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800554e:	e009      	b.n	8005564 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005550:	f7fc fd66 	bl	8002020 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	2b02      	cmp	r3, #2
 800555c:	d902      	bls.n	8005564 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	73fb      	strb	r3, [r7, #15]
        break;
 8005562:	e005      	b.n	8005570 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005564:	4b2c      	ldr	r3, [pc, #176]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1ef      	bne.n	8005550 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005570:	7bfb      	ldrb	r3, [r7, #15]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d14a      	bne.n	800560c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d111      	bne.n	80055a0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800557c:	4b26      	ldr	r3, [pc, #152]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 800557e:	695b      	ldr	r3, [r3, #20]
 8005580:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005584:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	6892      	ldr	r2, [r2, #8]
 800558c:	0211      	lsls	r1, r2, #8
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	68d2      	ldr	r2, [r2, #12]
 8005592:	0912      	lsrs	r2, r2, #4
 8005594:	0452      	lsls	r2, r2, #17
 8005596:	430a      	orrs	r2, r1
 8005598:	491f      	ldr	r1, [pc, #124]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 800559a:	4313      	orrs	r3, r2
 800559c:	614b      	str	r3, [r1, #20]
 800559e:	e011      	b.n	80055c4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a2:	695b      	ldr	r3, [r3, #20]
 80055a4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80055a8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6892      	ldr	r2, [r2, #8]
 80055b0:	0211      	lsls	r1, r2, #8
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	6912      	ldr	r2, [r2, #16]
 80055b6:	0852      	lsrs	r2, r2, #1
 80055b8:	3a01      	subs	r2, #1
 80055ba:	0652      	lsls	r2, r2, #25
 80055bc:	430a      	orrs	r2, r1
 80055be:	4916      	ldr	r1, [pc, #88]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80055c4:	4b14      	ldr	r3, [pc, #80]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a13      	ldr	r2, [pc, #76]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055d0:	f7fc fd26 	bl	8002020 <HAL_GetTick>
 80055d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055d6:	e009      	b.n	80055ec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055d8:	f7fc fd22 	bl	8002020 <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	d902      	bls.n	80055ec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80055e6:	2303      	movs	r3, #3
 80055e8:	73fb      	strb	r3, [r7, #15]
          break;
 80055ea:	e005      	b.n	80055f8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d0ef      	beq.n	80055d8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80055f8:	7bfb      	ldrb	r3, [r7, #15]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d106      	bne.n	800560c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80055fe:	4b06      	ldr	r3, [pc, #24]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005600:	695a      	ldr	r2, [r3, #20]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	4904      	ldr	r1, [pc, #16]	@ (8005618 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005608:	4313      	orrs	r3, r2
 800560a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800560c:	7bfb      	ldrb	r3, [r7, #15]
}
 800560e:	4618      	mov	r0, r3
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	40021000 	.word	0x40021000

0800561c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e049      	b.n	80056c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d106      	bne.n	8005648 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f7fc fa78 	bl	8001b38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	3304      	adds	r3, #4
 8005658:	4619      	mov	r1, r3
 800565a:	4610      	mov	r0, r2
 800565c:	f000 fa38 	bl	8005ad0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3708      	adds	r7, #8
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056ca:	b580      	push	{r7, lr}
 80056cc:	b084      	sub	sp, #16
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	691b      	ldr	r3, [r3, #16]
 80056e0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	f003 0302 	and.w	r3, r3, #2
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d020      	beq.n	800572e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f003 0302 	and.w	r3, r3, #2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d01b      	beq.n	800572e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f06f 0202 	mvn.w	r2, #2
 80056fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	f003 0303 	and.w	r3, r3, #3
 8005710:	2b00      	cmp	r3, #0
 8005712:	d003      	beq.n	800571c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 f9bc 	bl	8005a92 <HAL_TIM_IC_CaptureCallback>
 800571a:	e005      	b.n	8005728 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f9ae 	bl	8005a7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f9bf 	bl	8005aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	f003 0304 	and.w	r3, r3, #4
 8005734:	2b00      	cmp	r3, #0
 8005736:	d020      	beq.n	800577a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f003 0304 	and.w	r3, r3, #4
 800573e:	2b00      	cmp	r3, #0
 8005740:	d01b      	beq.n	800577a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f06f 0204 	mvn.w	r2, #4
 800574a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2202      	movs	r2, #2
 8005750:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800575c:	2b00      	cmp	r3, #0
 800575e:	d003      	beq.n	8005768 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 f996 	bl	8005a92 <HAL_TIM_IC_CaptureCallback>
 8005766:	e005      	b.n	8005774 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 f988 	bl	8005a7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f999 	bl	8005aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	f003 0308 	and.w	r3, r3, #8
 8005780:	2b00      	cmp	r3, #0
 8005782:	d020      	beq.n	80057c6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b00      	cmp	r3, #0
 800578c:	d01b      	beq.n	80057c6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f06f 0208 	mvn.w	r2, #8
 8005796:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2204      	movs	r2, #4
 800579c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	69db      	ldr	r3, [r3, #28]
 80057a4:	f003 0303 	and.w	r3, r3, #3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d003      	beq.n	80057b4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 f970 	bl	8005a92 <HAL_TIM_IC_CaptureCallback>
 80057b2:	e005      	b.n	80057c0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f962 	bl	8005a7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f973 	bl	8005aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d020      	beq.n	8005812 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f003 0310 	and.w	r3, r3, #16
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d01b      	beq.n	8005812 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f06f 0210 	mvn.w	r2, #16
 80057e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2208      	movs	r2, #8
 80057e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	69db      	ldr	r3, [r3, #28]
 80057f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d003      	beq.n	8005800 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 f94a 	bl	8005a92 <HAL_TIM_IC_CaptureCallback>
 80057fe:	e005      	b.n	800580c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 f93c 	bl	8005a7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f94d 	bl	8005aa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f003 0301 	and.w	r3, r3, #1
 8005818:	2b00      	cmp	r3, #0
 800581a:	d00c      	beq.n	8005836 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	d007      	beq.n	8005836 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f06f 0201 	mvn.w	r2, #1
 800582e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 f91a 	bl	8005a6a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800583c:	2b00      	cmp	r3, #0
 800583e:	d104      	bne.n	800584a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00c      	beq.n	8005864 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005850:	2b00      	cmp	r3, #0
 8005852:	d007      	beq.n	8005864 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800585c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 fb08 	bl	8005e74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00c      	beq.n	8005888 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005874:	2b00      	cmp	r3, #0
 8005876:	d007      	beq.n	8005888 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fb00 	bl	8005e88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800588e:	2b00      	cmp	r3, #0
 8005890:	d00c      	beq.n	80058ac <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005898:	2b00      	cmp	r3, #0
 800589a:	d007      	beq.n	80058ac <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 f907 	bl	8005aba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f003 0320 	and.w	r3, r3, #32
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d00c      	beq.n	80058d0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f003 0320 	and.w	r3, r3, #32
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d007      	beq.n	80058d0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0220 	mvn.w	r2, #32
 80058c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 fac8 	bl	8005e60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058d0:	bf00      	nop
 80058d2:	3710      	adds	r7, #16
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058e2:	2300      	movs	r3, #0
 80058e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d101      	bne.n	80058f4 <HAL_TIM_ConfigClockSource+0x1c>
 80058f0:	2302      	movs	r3, #2
 80058f2:	e0b6      	b.n	8005a62 <HAL_TIM_ConfigClockSource+0x18a>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2202      	movs	r2, #2
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005912:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005916:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800591e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005930:	d03e      	beq.n	80059b0 <HAL_TIM_ConfigClockSource+0xd8>
 8005932:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005936:	f200 8087 	bhi.w	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 800593a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800593e:	f000 8086 	beq.w	8005a4e <HAL_TIM_ConfigClockSource+0x176>
 8005942:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005946:	d87f      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005948:	2b70      	cmp	r3, #112	@ 0x70
 800594a:	d01a      	beq.n	8005982 <HAL_TIM_ConfigClockSource+0xaa>
 800594c:	2b70      	cmp	r3, #112	@ 0x70
 800594e:	d87b      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005950:	2b60      	cmp	r3, #96	@ 0x60
 8005952:	d050      	beq.n	80059f6 <HAL_TIM_ConfigClockSource+0x11e>
 8005954:	2b60      	cmp	r3, #96	@ 0x60
 8005956:	d877      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005958:	2b50      	cmp	r3, #80	@ 0x50
 800595a:	d03c      	beq.n	80059d6 <HAL_TIM_ConfigClockSource+0xfe>
 800595c:	2b50      	cmp	r3, #80	@ 0x50
 800595e:	d873      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005960:	2b40      	cmp	r3, #64	@ 0x40
 8005962:	d058      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0x13e>
 8005964:	2b40      	cmp	r3, #64	@ 0x40
 8005966:	d86f      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005968:	2b30      	cmp	r3, #48	@ 0x30
 800596a:	d064      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x15e>
 800596c:	2b30      	cmp	r3, #48	@ 0x30
 800596e:	d86b      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005970:	2b20      	cmp	r3, #32
 8005972:	d060      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x15e>
 8005974:	2b20      	cmp	r3, #32
 8005976:	d867      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005978:	2b00      	cmp	r3, #0
 800597a:	d05c      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x15e>
 800597c:	2b10      	cmp	r3, #16
 800597e:	d05a      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x15e>
 8005980:	e062      	b.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005992:	f000 f9bd 	bl	8005d10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80059a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	609a      	str	r2, [r3, #8]
      break;
 80059ae:	e04f      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059c0:	f000 f9a6 	bl	8005d10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689a      	ldr	r2, [r3, #8]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059d2:	609a      	str	r2, [r3, #8]
      break;
 80059d4:	e03c      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059e2:	461a      	mov	r2, r3
 80059e4:	f000 f91a 	bl	8005c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2150      	movs	r1, #80	@ 0x50
 80059ee:	4618      	mov	r0, r3
 80059f0:	f000 f973 	bl	8005cda <TIM_ITRx_SetConfig>
      break;
 80059f4:	e02c      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a02:	461a      	mov	r2, r3
 8005a04:	f000 f939 	bl	8005c7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2160      	movs	r1, #96	@ 0x60
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f000 f963 	bl	8005cda <TIM_ITRx_SetConfig>
      break;
 8005a14:	e01c      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a22:	461a      	mov	r2, r3
 8005a24:	f000 f8fa 	bl	8005c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2140      	movs	r1, #64	@ 0x40
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f000 f953 	bl	8005cda <TIM_ITRx_SetConfig>
      break;
 8005a34:	e00c      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4619      	mov	r1, r3
 8005a40:	4610      	mov	r0, r2
 8005a42:	f000 f94a 	bl	8005cda <TIM_ITRx_SetConfig>
      break;
 8005a46:	e003      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a4c:	e000      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3710      	adds	r7, #16
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}

08005a6a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a6a:	b480      	push	{r7}
 8005a6c:	b083      	sub	sp, #12
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a72:	bf00      	nop
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr

08005a7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b083      	sub	sp, #12
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a86:	bf00      	nop
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr

08005a92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a92:	b480      	push	{r7}
 8005a94:	b083      	sub	sp, #12
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a9a:	bf00      	nop
 8005a9c:	370c      	adds	r7, #12
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr

08005aa6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005aa6:	b480      	push	{r7}
 8005aa8:	b083      	sub	sp, #12
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005aae:	bf00      	nop
 8005ab0:	370c      	adds	r7, #12
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr

08005aba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
	...

08005ad0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b085      	sub	sp, #20
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a46      	ldr	r2, [pc, #280]	@ (8005bfc <TIM_Base_SetConfig+0x12c>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d013      	beq.n	8005b10 <TIM_Base_SetConfig+0x40>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aee:	d00f      	beq.n	8005b10 <TIM_Base_SetConfig+0x40>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a43      	ldr	r2, [pc, #268]	@ (8005c00 <TIM_Base_SetConfig+0x130>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d00b      	beq.n	8005b10 <TIM_Base_SetConfig+0x40>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a42      	ldr	r2, [pc, #264]	@ (8005c04 <TIM_Base_SetConfig+0x134>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d007      	beq.n	8005b10 <TIM_Base_SetConfig+0x40>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a41      	ldr	r2, [pc, #260]	@ (8005c08 <TIM_Base_SetConfig+0x138>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d003      	beq.n	8005b10 <TIM_Base_SetConfig+0x40>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a40      	ldr	r2, [pc, #256]	@ (8005c0c <TIM_Base_SetConfig+0x13c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d108      	bne.n	8005b22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a35      	ldr	r2, [pc, #212]	@ (8005bfc <TIM_Base_SetConfig+0x12c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d01f      	beq.n	8005b6a <TIM_Base_SetConfig+0x9a>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b30:	d01b      	beq.n	8005b6a <TIM_Base_SetConfig+0x9a>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a32      	ldr	r2, [pc, #200]	@ (8005c00 <TIM_Base_SetConfig+0x130>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d017      	beq.n	8005b6a <TIM_Base_SetConfig+0x9a>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a31      	ldr	r2, [pc, #196]	@ (8005c04 <TIM_Base_SetConfig+0x134>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d013      	beq.n	8005b6a <TIM_Base_SetConfig+0x9a>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a30      	ldr	r2, [pc, #192]	@ (8005c08 <TIM_Base_SetConfig+0x138>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d00f      	beq.n	8005b6a <TIM_Base_SetConfig+0x9a>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a2f      	ldr	r2, [pc, #188]	@ (8005c0c <TIM_Base_SetConfig+0x13c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d00b      	beq.n	8005b6a <TIM_Base_SetConfig+0x9a>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a2e      	ldr	r2, [pc, #184]	@ (8005c10 <TIM_Base_SetConfig+0x140>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d007      	beq.n	8005b6a <TIM_Base_SetConfig+0x9a>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a2d      	ldr	r2, [pc, #180]	@ (8005c14 <TIM_Base_SetConfig+0x144>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d003      	beq.n	8005b6a <TIM_Base_SetConfig+0x9a>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a2c      	ldr	r2, [pc, #176]	@ (8005c18 <TIM_Base_SetConfig+0x148>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d108      	bne.n	8005b7c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	689a      	ldr	r2, [r3, #8]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a16      	ldr	r2, [pc, #88]	@ (8005bfc <TIM_Base_SetConfig+0x12c>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d00f      	beq.n	8005bc8 <TIM_Base_SetConfig+0xf8>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a18      	ldr	r2, [pc, #96]	@ (8005c0c <TIM_Base_SetConfig+0x13c>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d00b      	beq.n	8005bc8 <TIM_Base_SetConfig+0xf8>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a17      	ldr	r2, [pc, #92]	@ (8005c10 <TIM_Base_SetConfig+0x140>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d007      	beq.n	8005bc8 <TIM_Base_SetConfig+0xf8>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a16      	ldr	r2, [pc, #88]	@ (8005c14 <TIM_Base_SetConfig+0x144>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d003      	beq.n	8005bc8 <TIM_Base_SetConfig+0xf8>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a15      	ldr	r2, [pc, #84]	@ (8005c18 <TIM_Base_SetConfig+0x148>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d103      	bne.n	8005bd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	691a      	ldr	r2, [r3, #16]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d105      	bne.n	8005bee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	f023 0201 	bic.w	r2, r3, #1
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	611a      	str	r2, [r3, #16]
  }
}
 8005bee:	bf00      	nop
 8005bf0:	3714      	adds	r7, #20
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	40012c00 	.word	0x40012c00
 8005c00:	40000400 	.word	0x40000400
 8005c04:	40000800 	.word	0x40000800
 8005c08:	40000c00 	.word	0x40000c00
 8005c0c:	40013400 	.word	0x40013400
 8005c10:	40014000 	.word	0x40014000
 8005c14:	40014400 	.word	0x40014400
 8005c18:	40014800 	.word	0x40014800

08005c1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b087      	sub	sp, #28
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6a1b      	ldr	r3, [r3, #32]
 8005c32:	f023 0201 	bic.w	r2, r3, #1
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	011b      	lsls	r3, r3, #4
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f023 030a 	bic.w	r3, r3, #10
 8005c58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	693a      	ldr	r2, [r7, #16]
 8005c66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	621a      	str	r2, [r3, #32]
}
 8005c6e:	bf00      	nop
 8005c70:	371c      	adds	r7, #28
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr

08005c7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c7a:	b480      	push	{r7}
 8005c7c:	b087      	sub	sp, #28
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	60f8      	str	r0, [r7, #12]
 8005c82:	60b9      	str	r1, [r7, #8]
 8005c84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6a1b      	ldr	r3, [r3, #32]
 8005c90:	f023 0210 	bic.w	r2, r3, #16
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ca4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	031b      	lsls	r3, r3, #12
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005cb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	011b      	lsls	r3, r3, #4
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	621a      	str	r2, [r3, #32]
}
 8005cce:	bf00      	nop
 8005cd0:	371c      	adds	r7, #28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b085      	sub	sp, #20
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
 8005ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	f043 0307 	orr.w	r3, r3, #7
 8005cfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	609a      	str	r2, [r3, #8]
}
 8005d04:	bf00      	nop
 8005d06:	3714      	adds	r7, #20
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
 8005d1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	021a      	lsls	r2, r3, #8
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	431a      	orrs	r2, r3
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	609a      	str	r2, [r3, #8]
}
 8005d44:	bf00      	nop
 8005d46:	371c      	adds	r7, #28
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d101      	bne.n	8005d68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d64:	2302      	movs	r3, #2
 8005d66:	e068      	b.n	8005e3a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2202      	movs	r2, #2
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a2e      	ldr	r2, [pc, #184]	@ (8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d004      	beq.n	8005d9c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a2d      	ldr	r2, [pc, #180]	@ (8005e4c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d108      	bne.n	8005dae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005da2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005db4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68fa      	ldr	r2, [r7, #12]
 8005dc6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a1e      	ldr	r2, [pc, #120]	@ (8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d01d      	beq.n	8005e0e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dda:	d018      	beq.n	8005e0e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a1b      	ldr	r2, [pc, #108]	@ (8005e50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d013      	beq.n	8005e0e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a1a      	ldr	r2, [pc, #104]	@ (8005e54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d00e      	beq.n	8005e0e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a18      	ldr	r2, [pc, #96]	@ (8005e58 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d009      	beq.n	8005e0e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a13      	ldr	r2, [pc, #76]	@ (8005e4c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d004      	beq.n	8005e0e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a14      	ldr	r2, [pc, #80]	@ (8005e5c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d10c      	bne.n	8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68ba      	ldr	r2, [r7, #8]
 8005e26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e38:	2300      	movs	r3, #0
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3714      	adds	r7, #20
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	40012c00 	.word	0x40012c00
 8005e4c:	40013400 	.word	0x40013400
 8005e50:	40000400 	.word	0x40000400
 8005e54:	40000800 	.word	0x40000800
 8005e58:	40000c00 	.word	0x40000c00
 8005e5c:	40014000 	.word	0x40014000

08005e60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e68:	bf00      	nop
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e7c:	bf00      	nop
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e040      	b.n	8005f30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d106      	bne.n	8005ec4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f7fb fe5e 	bl	8001b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2224      	movs	r2, #36	@ 0x24
 8005ec8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f022 0201 	bic.w	r2, r2, #1
 8005ed8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fc32 	bl	800674c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 f977 	bl	80061dc <UART_SetConfig>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d101      	bne.n	8005ef8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e01b      	b.n	8005f30 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	685a      	ldr	r2, [r3, #4]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	689a      	ldr	r2, [r3, #8]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f042 0201 	orr.w	r2, r2, #1
 8005f26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 fcb1 	bl	8006890 <UART_CheckIdleState>
 8005f2e:	4603      	mov	r3, r0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3708      	adds	r7, #8
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b08a      	sub	sp, #40	@ 0x28
 8005f3c:	af02      	add	r7, sp, #8
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	603b      	str	r3, [r7, #0]
 8005f44:	4613      	mov	r3, r2
 8005f46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f4c:	2b20      	cmp	r3, #32
 8005f4e:	d177      	bne.n	8006040 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <HAL_UART_Transmit+0x24>
 8005f56:	88fb      	ldrh	r3, [r7, #6]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d101      	bne.n	8005f60 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e070      	b.n	8006042 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2221      	movs	r2, #33	@ 0x21
 8005f6c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f6e:	f7fc f857 	bl	8002020 <HAL_GetTick>
 8005f72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	88fa      	ldrh	r2, [r7, #6]
 8005f78:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	88fa      	ldrh	r2, [r7, #6]
 8005f80:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f8c:	d108      	bne.n	8005fa0 <HAL_UART_Transmit+0x68>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	691b      	ldr	r3, [r3, #16]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d104      	bne.n	8005fa0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005f96:	2300      	movs	r3, #0
 8005f98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	61bb      	str	r3, [r7, #24]
 8005f9e:	e003      	b.n	8005fa8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005fa8:	e02f      	b.n	800600a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2180      	movs	r1, #128	@ 0x80
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f000 fd13 	bl	80069e0 <UART_WaitOnFlagUntilTimeout>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d004      	beq.n	8005fca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2220      	movs	r2, #32
 8005fc4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e03b      	b.n	8006042 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d10b      	bne.n	8005fe8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	881a      	ldrh	r2, [r3, #0]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fdc:	b292      	uxth	r2, r2
 8005fde:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	3302      	adds	r3, #2
 8005fe4:	61bb      	str	r3, [r7, #24]
 8005fe6:	e007      	b.n	8005ff8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	781a      	ldrb	r2, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	3b01      	subs	r3, #1
 8006002:	b29a      	uxth	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006010:	b29b      	uxth	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1c9      	bne.n	8005faa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	2200      	movs	r2, #0
 800601e:	2140      	movs	r1, #64	@ 0x40
 8006020:	68f8      	ldr	r0, [r7, #12]
 8006022:	f000 fcdd 	bl	80069e0 <UART_WaitOnFlagUntilTimeout>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d004      	beq.n	8006036 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2220      	movs	r2, #32
 8006030:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e005      	b.n	8006042 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2220      	movs	r2, #32
 800603a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800603c:	2300      	movs	r3, #0
 800603e:	e000      	b.n	8006042 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006040:	2302      	movs	r3, #2
  }
}
 8006042:	4618      	mov	r0, r3
 8006044:	3720      	adds	r7, #32
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b08a      	sub	sp, #40	@ 0x28
 800604e:	af02      	add	r7, sp, #8
 8006050:	60f8      	str	r0, [r7, #12]
 8006052:	60b9      	str	r1, [r7, #8]
 8006054:	603b      	str	r3, [r7, #0]
 8006056:	4613      	mov	r3, r2
 8006058:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006060:	2b20      	cmp	r3, #32
 8006062:	f040 80b6 	bne.w	80061d2 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d002      	beq.n	8006072 <HAL_UART_Receive+0x28>
 800606c:	88fb      	ldrh	r3, [r7, #6]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e0ae      	b.n	80061d4 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2200      	movs	r2, #0
 800607a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2222      	movs	r2, #34	@ 0x22
 8006082:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2200      	movs	r2, #0
 800608a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800608c:	f7fb ffc8 	bl	8002020 <HAL_GetTick>
 8006090:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	88fa      	ldrh	r2, [r7, #6]
 8006096:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	88fa      	ldrh	r2, [r7, #6]
 800609e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060aa:	d10e      	bne.n	80060ca <HAL_UART_Receive+0x80>
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d105      	bne.n	80060c0 <HAL_UART_Receive+0x76>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80060ba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80060be:	e02d      	b.n	800611c <HAL_UART_Receive+0xd2>
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	22ff      	movs	r2, #255	@ 0xff
 80060c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80060c8:	e028      	b.n	800611c <HAL_UART_Receive+0xd2>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d10d      	bne.n	80060ee <HAL_UART_Receive+0xa4>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d104      	bne.n	80060e4 <HAL_UART_Receive+0x9a>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	22ff      	movs	r2, #255	@ 0xff
 80060de:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80060e2:	e01b      	b.n	800611c <HAL_UART_Receive+0xd2>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	227f      	movs	r2, #127	@ 0x7f
 80060e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80060ec:	e016      	b.n	800611c <HAL_UART_Receive+0xd2>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060f6:	d10d      	bne.n	8006114 <HAL_UART_Receive+0xca>
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d104      	bne.n	800610a <HAL_UART_Receive+0xc0>
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	227f      	movs	r2, #127	@ 0x7f
 8006104:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006108:	e008      	b.n	800611c <HAL_UART_Receive+0xd2>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	223f      	movs	r2, #63	@ 0x3f
 800610e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006112:	e003      	b.n	800611c <HAL_UART_Receive+0xd2>
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006122:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800612c:	d108      	bne.n	8006140 <HAL_UART_Receive+0xf6>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d104      	bne.n	8006140 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006136:	2300      	movs	r3, #0
 8006138:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	61bb      	str	r3, [r7, #24]
 800613e:	e003      	b.n	8006148 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006144:	2300      	movs	r3, #0
 8006146:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006148:	e037      	b.n	80061ba <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	2200      	movs	r2, #0
 8006152:	2120      	movs	r1, #32
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 fc43 	bl	80069e0 <UART_WaitOnFlagUntilTimeout>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d005      	beq.n	800616c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2220      	movs	r2, #32
 8006164:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e033      	b.n	80061d4 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10c      	bne.n	800618c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006178:	b29a      	uxth	r2, r3
 800617a:	8a7b      	ldrh	r3, [r7, #18]
 800617c:	4013      	ands	r3, r2
 800617e:	b29a      	uxth	r2, r3
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	3302      	adds	r3, #2
 8006188:	61bb      	str	r3, [r7, #24]
 800618a:	e00d      	b.n	80061a8 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006192:	b29b      	uxth	r3, r3
 8006194:	b2da      	uxtb	r2, r3
 8006196:	8a7b      	ldrh	r3, [r7, #18]
 8006198:	b2db      	uxtb	r3, r3
 800619a:	4013      	ands	r3, r2
 800619c:	b2da      	uxtb	r2, r3
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	3301      	adds	r3, #1
 80061a6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	3b01      	subs	r3, #1
 80061b2:	b29a      	uxth	r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1c1      	bne.n	800614a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2220      	movs	r2, #32
 80061ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80061ce:	2300      	movs	r3, #0
 80061d0:	e000      	b.n	80061d4 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80061d2:	2302      	movs	r3, #2
  }
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3720      	adds	r7, #32
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061e0:	b08a      	sub	sp, #40	@ 0x28
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061e6:	2300      	movs	r3, #0
 80061e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	689a      	ldr	r2, [r3, #8]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	431a      	orrs	r2, r3
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	431a      	orrs	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	69db      	ldr	r3, [r3, #28]
 8006200:	4313      	orrs	r3, r2
 8006202:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	4ba4      	ldr	r3, [pc, #656]	@ (800649c <UART_SetConfig+0x2c0>)
 800620c:	4013      	ands	r3, r2
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	6812      	ldr	r2, [r2, #0]
 8006212:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006214:	430b      	orrs	r3, r1
 8006216:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	68da      	ldr	r2, [r3, #12]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	699b      	ldr	r3, [r3, #24]
 8006232:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a99      	ldr	r2, [pc, #612]	@ (80064a0 <UART_SetConfig+0x2c4>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d004      	beq.n	8006248 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006244:	4313      	orrs	r3, r2
 8006246:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006258:	430a      	orrs	r2, r1
 800625a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a90      	ldr	r2, [pc, #576]	@ (80064a4 <UART_SetConfig+0x2c8>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d126      	bne.n	80062b4 <UART_SetConfig+0xd8>
 8006266:	4b90      	ldr	r3, [pc, #576]	@ (80064a8 <UART_SetConfig+0x2cc>)
 8006268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800626c:	f003 0303 	and.w	r3, r3, #3
 8006270:	2b03      	cmp	r3, #3
 8006272:	d81b      	bhi.n	80062ac <UART_SetConfig+0xd0>
 8006274:	a201      	add	r2, pc, #4	@ (adr r2, 800627c <UART_SetConfig+0xa0>)
 8006276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800627a:	bf00      	nop
 800627c:	0800628d 	.word	0x0800628d
 8006280:	0800629d 	.word	0x0800629d
 8006284:	08006295 	.word	0x08006295
 8006288:	080062a5 	.word	0x080062a5
 800628c:	2301      	movs	r3, #1
 800628e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006292:	e116      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006294:	2302      	movs	r3, #2
 8006296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800629a:	e112      	b.n	80064c2 <UART_SetConfig+0x2e6>
 800629c:	2304      	movs	r3, #4
 800629e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062a2:	e10e      	b.n	80064c2 <UART_SetConfig+0x2e6>
 80062a4:	2308      	movs	r3, #8
 80062a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062aa:	e10a      	b.n	80064c2 <UART_SetConfig+0x2e6>
 80062ac:	2310      	movs	r3, #16
 80062ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062b2:	e106      	b.n	80064c2 <UART_SetConfig+0x2e6>
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a7c      	ldr	r2, [pc, #496]	@ (80064ac <UART_SetConfig+0x2d0>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d138      	bne.n	8006330 <UART_SetConfig+0x154>
 80062be:	4b7a      	ldr	r3, [pc, #488]	@ (80064a8 <UART_SetConfig+0x2cc>)
 80062c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062c4:	f003 030c 	and.w	r3, r3, #12
 80062c8:	2b0c      	cmp	r3, #12
 80062ca:	d82d      	bhi.n	8006328 <UART_SetConfig+0x14c>
 80062cc:	a201      	add	r2, pc, #4	@ (adr r2, 80062d4 <UART_SetConfig+0xf8>)
 80062ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062d2:	bf00      	nop
 80062d4:	08006309 	.word	0x08006309
 80062d8:	08006329 	.word	0x08006329
 80062dc:	08006329 	.word	0x08006329
 80062e0:	08006329 	.word	0x08006329
 80062e4:	08006319 	.word	0x08006319
 80062e8:	08006329 	.word	0x08006329
 80062ec:	08006329 	.word	0x08006329
 80062f0:	08006329 	.word	0x08006329
 80062f4:	08006311 	.word	0x08006311
 80062f8:	08006329 	.word	0x08006329
 80062fc:	08006329 	.word	0x08006329
 8006300:	08006329 	.word	0x08006329
 8006304:	08006321 	.word	0x08006321
 8006308:	2300      	movs	r3, #0
 800630a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800630e:	e0d8      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006310:	2302      	movs	r3, #2
 8006312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006316:	e0d4      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006318:	2304      	movs	r3, #4
 800631a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800631e:	e0d0      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006320:	2308      	movs	r3, #8
 8006322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006326:	e0cc      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006328:	2310      	movs	r3, #16
 800632a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800632e:	e0c8      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a5e      	ldr	r2, [pc, #376]	@ (80064b0 <UART_SetConfig+0x2d4>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d125      	bne.n	8006386 <UART_SetConfig+0x1aa>
 800633a:	4b5b      	ldr	r3, [pc, #364]	@ (80064a8 <UART_SetConfig+0x2cc>)
 800633c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006340:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006344:	2b30      	cmp	r3, #48	@ 0x30
 8006346:	d016      	beq.n	8006376 <UART_SetConfig+0x19a>
 8006348:	2b30      	cmp	r3, #48	@ 0x30
 800634a:	d818      	bhi.n	800637e <UART_SetConfig+0x1a2>
 800634c:	2b20      	cmp	r3, #32
 800634e:	d00a      	beq.n	8006366 <UART_SetConfig+0x18a>
 8006350:	2b20      	cmp	r3, #32
 8006352:	d814      	bhi.n	800637e <UART_SetConfig+0x1a2>
 8006354:	2b00      	cmp	r3, #0
 8006356:	d002      	beq.n	800635e <UART_SetConfig+0x182>
 8006358:	2b10      	cmp	r3, #16
 800635a:	d008      	beq.n	800636e <UART_SetConfig+0x192>
 800635c:	e00f      	b.n	800637e <UART_SetConfig+0x1a2>
 800635e:	2300      	movs	r3, #0
 8006360:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006364:	e0ad      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006366:	2302      	movs	r3, #2
 8006368:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800636c:	e0a9      	b.n	80064c2 <UART_SetConfig+0x2e6>
 800636e:	2304      	movs	r3, #4
 8006370:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006374:	e0a5      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006376:	2308      	movs	r3, #8
 8006378:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800637c:	e0a1      	b.n	80064c2 <UART_SetConfig+0x2e6>
 800637e:	2310      	movs	r3, #16
 8006380:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006384:	e09d      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a4a      	ldr	r2, [pc, #296]	@ (80064b4 <UART_SetConfig+0x2d8>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d125      	bne.n	80063dc <UART_SetConfig+0x200>
 8006390:	4b45      	ldr	r3, [pc, #276]	@ (80064a8 <UART_SetConfig+0x2cc>)
 8006392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006396:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800639a:	2bc0      	cmp	r3, #192	@ 0xc0
 800639c:	d016      	beq.n	80063cc <UART_SetConfig+0x1f0>
 800639e:	2bc0      	cmp	r3, #192	@ 0xc0
 80063a0:	d818      	bhi.n	80063d4 <UART_SetConfig+0x1f8>
 80063a2:	2b80      	cmp	r3, #128	@ 0x80
 80063a4:	d00a      	beq.n	80063bc <UART_SetConfig+0x1e0>
 80063a6:	2b80      	cmp	r3, #128	@ 0x80
 80063a8:	d814      	bhi.n	80063d4 <UART_SetConfig+0x1f8>
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d002      	beq.n	80063b4 <UART_SetConfig+0x1d8>
 80063ae:	2b40      	cmp	r3, #64	@ 0x40
 80063b0:	d008      	beq.n	80063c4 <UART_SetConfig+0x1e8>
 80063b2:	e00f      	b.n	80063d4 <UART_SetConfig+0x1f8>
 80063b4:	2300      	movs	r3, #0
 80063b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063ba:	e082      	b.n	80064c2 <UART_SetConfig+0x2e6>
 80063bc:	2302      	movs	r3, #2
 80063be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063c2:	e07e      	b.n	80064c2 <UART_SetConfig+0x2e6>
 80063c4:	2304      	movs	r3, #4
 80063c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063ca:	e07a      	b.n	80064c2 <UART_SetConfig+0x2e6>
 80063cc:	2308      	movs	r3, #8
 80063ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063d2:	e076      	b.n	80064c2 <UART_SetConfig+0x2e6>
 80063d4:	2310      	movs	r3, #16
 80063d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063da:	e072      	b.n	80064c2 <UART_SetConfig+0x2e6>
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a35      	ldr	r2, [pc, #212]	@ (80064b8 <UART_SetConfig+0x2dc>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d12a      	bne.n	800643c <UART_SetConfig+0x260>
 80063e6:	4b30      	ldr	r3, [pc, #192]	@ (80064a8 <UART_SetConfig+0x2cc>)
 80063e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063f4:	d01a      	beq.n	800642c <UART_SetConfig+0x250>
 80063f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063fa:	d81b      	bhi.n	8006434 <UART_SetConfig+0x258>
 80063fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006400:	d00c      	beq.n	800641c <UART_SetConfig+0x240>
 8006402:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006406:	d815      	bhi.n	8006434 <UART_SetConfig+0x258>
 8006408:	2b00      	cmp	r3, #0
 800640a:	d003      	beq.n	8006414 <UART_SetConfig+0x238>
 800640c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006410:	d008      	beq.n	8006424 <UART_SetConfig+0x248>
 8006412:	e00f      	b.n	8006434 <UART_SetConfig+0x258>
 8006414:	2300      	movs	r3, #0
 8006416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800641a:	e052      	b.n	80064c2 <UART_SetConfig+0x2e6>
 800641c:	2302      	movs	r3, #2
 800641e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006422:	e04e      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006424:	2304      	movs	r3, #4
 8006426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800642a:	e04a      	b.n	80064c2 <UART_SetConfig+0x2e6>
 800642c:	2308      	movs	r3, #8
 800642e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006432:	e046      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006434:	2310      	movs	r3, #16
 8006436:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800643a:	e042      	b.n	80064c2 <UART_SetConfig+0x2e6>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a17      	ldr	r2, [pc, #92]	@ (80064a0 <UART_SetConfig+0x2c4>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d13a      	bne.n	80064bc <UART_SetConfig+0x2e0>
 8006446:	4b18      	ldr	r3, [pc, #96]	@ (80064a8 <UART_SetConfig+0x2cc>)
 8006448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006450:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006454:	d01a      	beq.n	800648c <UART_SetConfig+0x2b0>
 8006456:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800645a:	d81b      	bhi.n	8006494 <UART_SetConfig+0x2b8>
 800645c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006460:	d00c      	beq.n	800647c <UART_SetConfig+0x2a0>
 8006462:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006466:	d815      	bhi.n	8006494 <UART_SetConfig+0x2b8>
 8006468:	2b00      	cmp	r3, #0
 800646a:	d003      	beq.n	8006474 <UART_SetConfig+0x298>
 800646c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006470:	d008      	beq.n	8006484 <UART_SetConfig+0x2a8>
 8006472:	e00f      	b.n	8006494 <UART_SetConfig+0x2b8>
 8006474:	2300      	movs	r3, #0
 8006476:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800647a:	e022      	b.n	80064c2 <UART_SetConfig+0x2e6>
 800647c:	2302      	movs	r3, #2
 800647e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006482:	e01e      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006484:	2304      	movs	r3, #4
 8006486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800648a:	e01a      	b.n	80064c2 <UART_SetConfig+0x2e6>
 800648c:	2308      	movs	r3, #8
 800648e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006492:	e016      	b.n	80064c2 <UART_SetConfig+0x2e6>
 8006494:	2310      	movs	r3, #16
 8006496:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800649a:	e012      	b.n	80064c2 <UART_SetConfig+0x2e6>
 800649c:	efff69f3 	.word	0xefff69f3
 80064a0:	40008000 	.word	0x40008000
 80064a4:	40013800 	.word	0x40013800
 80064a8:	40021000 	.word	0x40021000
 80064ac:	40004400 	.word	0x40004400
 80064b0:	40004800 	.word	0x40004800
 80064b4:	40004c00 	.word	0x40004c00
 80064b8:	40005000 	.word	0x40005000
 80064bc:	2310      	movs	r3, #16
 80064be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a9f      	ldr	r2, [pc, #636]	@ (8006744 <UART_SetConfig+0x568>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d17a      	bne.n	80065c2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80064cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80064d0:	2b08      	cmp	r3, #8
 80064d2:	d824      	bhi.n	800651e <UART_SetConfig+0x342>
 80064d4:	a201      	add	r2, pc, #4	@ (adr r2, 80064dc <UART_SetConfig+0x300>)
 80064d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064da:	bf00      	nop
 80064dc:	08006501 	.word	0x08006501
 80064e0:	0800651f 	.word	0x0800651f
 80064e4:	08006509 	.word	0x08006509
 80064e8:	0800651f 	.word	0x0800651f
 80064ec:	0800650f 	.word	0x0800650f
 80064f0:	0800651f 	.word	0x0800651f
 80064f4:	0800651f 	.word	0x0800651f
 80064f8:	0800651f 	.word	0x0800651f
 80064fc:	08006517 	.word	0x08006517
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006500:	f7fe fb44 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 8006504:	61f8      	str	r0, [r7, #28]
        break;
 8006506:	e010      	b.n	800652a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006508:	4b8f      	ldr	r3, [pc, #572]	@ (8006748 <UART_SetConfig+0x56c>)
 800650a:	61fb      	str	r3, [r7, #28]
        break;
 800650c:	e00d      	b.n	800652a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800650e:	f7fe faa5 	bl	8004a5c <HAL_RCC_GetSysClockFreq>
 8006512:	61f8      	str	r0, [r7, #28]
        break;
 8006514:	e009      	b.n	800652a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006516:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800651a:	61fb      	str	r3, [r7, #28]
        break;
 800651c:	e005      	b.n	800652a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800651e:	2300      	movs	r3, #0
 8006520:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006528:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 80fb 	beq.w	8006728 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	4613      	mov	r3, r2
 8006538:	005b      	lsls	r3, r3, #1
 800653a:	4413      	add	r3, r2
 800653c:	69fa      	ldr	r2, [r7, #28]
 800653e:	429a      	cmp	r2, r3
 8006540:	d305      	bcc.n	800654e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006548:	69fa      	ldr	r2, [r7, #28]
 800654a:	429a      	cmp	r2, r3
 800654c:	d903      	bls.n	8006556 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006554:	e0e8      	b.n	8006728 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	2200      	movs	r2, #0
 800655a:	461c      	mov	r4, r3
 800655c:	4615      	mov	r5, r2
 800655e:	f04f 0200 	mov.w	r2, #0
 8006562:	f04f 0300 	mov.w	r3, #0
 8006566:	022b      	lsls	r3, r5, #8
 8006568:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800656c:	0222      	lsls	r2, r4, #8
 800656e:	68f9      	ldr	r1, [r7, #12]
 8006570:	6849      	ldr	r1, [r1, #4]
 8006572:	0849      	lsrs	r1, r1, #1
 8006574:	2000      	movs	r0, #0
 8006576:	4688      	mov	r8, r1
 8006578:	4681      	mov	r9, r0
 800657a:	eb12 0a08 	adds.w	sl, r2, r8
 800657e:	eb43 0b09 	adc.w	fp, r3, r9
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	603b      	str	r3, [r7, #0]
 800658a:	607a      	str	r2, [r7, #4]
 800658c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006590:	4650      	mov	r0, sl
 8006592:	4659      	mov	r1, fp
 8006594:	f7fa fb08 	bl	8000ba8 <__aeabi_uldivmod>
 8006598:	4602      	mov	r2, r0
 800659a:	460b      	mov	r3, r1
 800659c:	4613      	mov	r3, r2
 800659e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065a6:	d308      	bcc.n	80065ba <UART_SetConfig+0x3de>
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065ae:	d204      	bcs.n	80065ba <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	69ba      	ldr	r2, [r7, #24]
 80065b6:	60da      	str	r2, [r3, #12]
 80065b8:	e0b6      	b.n	8006728 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80065c0:	e0b2      	b.n	8006728 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	69db      	ldr	r3, [r3, #28]
 80065c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065ca:	d15e      	bne.n	800668a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80065cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80065d0:	2b08      	cmp	r3, #8
 80065d2:	d828      	bhi.n	8006626 <UART_SetConfig+0x44a>
 80065d4:	a201      	add	r2, pc, #4	@ (adr r2, 80065dc <UART_SetConfig+0x400>)
 80065d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065da:	bf00      	nop
 80065dc:	08006601 	.word	0x08006601
 80065e0:	08006609 	.word	0x08006609
 80065e4:	08006611 	.word	0x08006611
 80065e8:	08006627 	.word	0x08006627
 80065ec:	08006617 	.word	0x08006617
 80065f0:	08006627 	.word	0x08006627
 80065f4:	08006627 	.word	0x08006627
 80065f8:	08006627 	.word	0x08006627
 80065fc:	0800661f 	.word	0x0800661f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006600:	f7fe fac4 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 8006604:	61f8      	str	r0, [r7, #28]
        break;
 8006606:	e014      	b.n	8006632 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006608:	f7fe fad6 	bl	8004bb8 <HAL_RCC_GetPCLK2Freq>
 800660c:	61f8      	str	r0, [r7, #28]
        break;
 800660e:	e010      	b.n	8006632 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006610:	4b4d      	ldr	r3, [pc, #308]	@ (8006748 <UART_SetConfig+0x56c>)
 8006612:	61fb      	str	r3, [r7, #28]
        break;
 8006614:	e00d      	b.n	8006632 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006616:	f7fe fa21 	bl	8004a5c <HAL_RCC_GetSysClockFreq>
 800661a:	61f8      	str	r0, [r7, #28]
        break;
 800661c:	e009      	b.n	8006632 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800661e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006622:	61fb      	str	r3, [r7, #28]
        break;
 8006624:	e005      	b.n	8006632 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006626:	2300      	movs	r3, #0
 8006628:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006630:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d077      	beq.n	8006728 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	005a      	lsls	r2, r3, #1
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	085b      	lsrs	r3, r3, #1
 8006642:	441a      	add	r2, r3
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	fbb2 f3f3 	udiv	r3, r2, r3
 800664c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	2b0f      	cmp	r3, #15
 8006652:	d916      	bls.n	8006682 <UART_SetConfig+0x4a6>
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800665a:	d212      	bcs.n	8006682 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	b29b      	uxth	r3, r3
 8006660:	f023 030f 	bic.w	r3, r3, #15
 8006664:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	085b      	lsrs	r3, r3, #1
 800666a:	b29b      	uxth	r3, r3
 800666c:	f003 0307 	and.w	r3, r3, #7
 8006670:	b29a      	uxth	r2, r3
 8006672:	8afb      	ldrh	r3, [r7, #22]
 8006674:	4313      	orrs	r3, r2
 8006676:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	8afa      	ldrh	r2, [r7, #22]
 800667e:	60da      	str	r2, [r3, #12]
 8006680:	e052      	b.n	8006728 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006688:	e04e      	b.n	8006728 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800668a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800668e:	2b08      	cmp	r3, #8
 8006690:	d827      	bhi.n	80066e2 <UART_SetConfig+0x506>
 8006692:	a201      	add	r2, pc, #4	@ (adr r2, 8006698 <UART_SetConfig+0x4bc>)
 8006694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006698:	080066bd 	.word	0x080066bd
 800669c:	080066c5 	.word	0x080066c5
 80066a0:	080066cd 	.word	0x080066cd
 80066a4:	080066e3 	.word	0x080066e3
 80066a8:	080066d3 	.word	0x080066d3
 80066ac:	080066e3 	.word	0x080066e3
 80066b0:	080066e3 	.word	0x080066e3
 80066b4:	080066e3 	.word	0x080066e3
 80066b8:	080066db 	.word	0x080066db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066bc:	f7fe fa66 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 80066c0:	61f8      	str	r0, [r7, #28]
        break;
 80066c2:	e014      	b.n	80066ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066c4:	f7fe fa78 	bl	8004bb8 <HAL_RCC_GetPCLK2Freq>
 80066c8:	61f8      	str	r0, [r7, #28]
        break;
 80066ca:	e010      	b.n	80066ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066cc:	4b1e      	ldr	r3, [pc, #120]	@ (8006748 <UART_SetConfig+0x56c>)
 80066ce:	61fb      	str	r3, [r7, #28]
        break;
 80066d0:	e00d      	b.n	80066ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066d2:	f7fe f9c3 	bl	8004a5c <HAL_RCC_GetSysClockFreq>
 80066d6:	61f8      	str	r0, [r7, #28]
        break;
 80066d8:	e009      	b.n	80066ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066de:	61fb      	str	r3, [r7, #28]
        break;
 80066e0:	e005      	b.n	80066ee <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80066e2:	2300      	movs	r3, #0
 80066e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80066ec:	bf00      	nop
    }

    if (pclk != 0U)
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d019      	beq.n	8006728 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	085a      	lsrs	r2, r3, #1
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	441a      	add	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	fbb2 f3f3 	udiv	r3, r2, r3
 8006706:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	2b0f      	cmp	r3, #15
 800670c:	d909      	bls.n	8006722 <UART_SetConfig+0x546>
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006714:	d205      	bcs.n	8006722 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	b29a      	uxth	r2, r3
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	60da      	str	r2, [r3, #12]
 8006720:	e002      	b.n	8006728 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2200      	movs	r2, #0
 800672c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2200      	movs	r2, #0
 8006732:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006734:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006738:	4618      	mov	r0, r3
 800673a:	3728      	adds	r7, #40	@ 0x28
 800673c:	46bd      	mov	sp, r7
 800673e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006742:	bf00      	nop
 8006744:	40008000 	.word	0x40008000
 8006748:	00f42400 	.word	0x00f42400

0800674c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006758:	f003 0308 	and.w	r3, r3, #8
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00a      	beq.n	8006776 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	430a      	orrs	r2, r1
 8006774:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00a      	beq.n	8006798 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00a      	beq.n	80067ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	430a      	orrs	r2, r1
 80067b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067be:	f003 0304 	and.w	r3, r3, #4
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00a      	beq.n	80067dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	430a      	orrs	r2, r1
 80067da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e0:	f003 0310 	and.w	r3, r3, #16
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00a      	beq.n	80067fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	430a      	orrs	r2, r1
 80067fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006802:	f003 0320 	and.w	r3, r3, #32
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00a      	beq.n	8006820 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	430a      	orrs	r2, r1
 800681e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006828:	2b00      	cmp	r3, #0
 800682a:	d01a      	beq.n	8006862 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	430a      	orrs	r2, r1
 8006840:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006846:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800684a:	d10a      	bne.n	8006862 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	430a      	orrs	r2, r1
 8006860:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00a      	beq.n	8006884 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	430a      	orrs	r2, r1
 8006882:	605a      	str	r2, [r3, #4]
  }
}
 8006884:	bf00      	nop
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b098      	sub	sp, #96	@ 0x60
 8006894:	af02      	add	r7, sp, #8
 8006896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80068a0:	f7fb fbbe 	bl	8002020 <HAL_GetTick>
 80068a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 0308 	and.w	r3, r3, #8
 80068b0:	2b08      	cmp	r3, #8
 80068b2:	d12e      	bne.n	8006912 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80068b8:	9300      	str	r3, [sp, #0]
 80068ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068bc:	2200      	movs	r2, #0
 80068be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f88c 	bl	80069e0 <UART_WaitOnFlagUntilTimeout>
 80068c8:	4603      	mov	r3, r0
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d021      	beq.n	8006912 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d6:	e853 3f00 	ldrex	r3, [r3]
 80068da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	461a      	mov	r2, r3
 80068ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80068ee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068f4:	e841 2300 	strex	r3, r2, [r1]
 80068f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1e6      	bne.n	80068ce <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2220      	movs	r2, #32
 8006904:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e062      	b.n	80069d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 0304 	and.w	r3, r3, #4
 800691c:	2b04      	cmp	r3, #4
 800691e:	d149      	bne.n	80069b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006920:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006924:	9300      	str	r3, [sp, #0]
 8006926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006928:	2200      	movs	r2, #0
 800692a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f856 	bl	80069e0 <UART_WaitOnFlagUntilTimeout>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d03c      	beq.n	80069b4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006942:	e853 3f00 	ldrex	r3, [r3]
 8006946:	623b      	str	r3, [r7, #32]
   return(result);
 8006948:	6a3b      	ldr	r3, [r7, #32]
 800694a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800694e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	461a      	mov	r2, r3
 8006956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006958:	633b      	str	r3, [r7, #48]	@ 0x30
 800695a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800695e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006960:	e841 2300 	strex	r3, r2, [r1]
 8006964:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1e6      	bne.n	800693a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	3308      	adds	r3, #8
 8006972:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	e853 3f00 	ldrex	r3, [r3]
 800697a:	60fb      	str	r3, [r7, #12]
   return(result);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f023 0301 	bic.w	r3, r3, #1
 8006982:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	3308      	adds	r3, #8
 800698a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800698c:	61fa      	str	r2, [r7, #28]
 800698e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006990:	69b9      	ldr	r1, [r7, #24]
 8006992:	69fa      	ldr	r2, [r7, #28]
 8006994:	e841 2300 	strex	r3, r2, [r1]
 8006998:	617b      	str	r3, [r7, #20]
   return(result);
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d1e5      	bne.n	800696c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2220      	movs	r2, #32
 80069a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e011      	b.n	80069d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2220      	movs	r2, #32
 80069b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2220      	movs	r2, #32
 80069be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3758      	adds	r7, #88	@ 0x58
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	603b      	str	r3, [r7, #0]
 80069ec:	4613      	mov	r3, r2
 80069ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069f0:	e04f      	b.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f8:	d04b      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069fa:	f7fb fb11 	bl	8002020 <HAL_GetTick>
 80069fe:	4602      	mov	r2, r0
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	1ad3      	subs	r3, r2, r3
 8006a04:	69ba      	ldr	r2, [r7, #24]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d302      	bcc.n	8006a10 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d101      	bne.n	8006a14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e04e      	b.n	8006ab2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 0304 	and.w	r3, r3, #4
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d037      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	2b80      	cmp	r3, #128	@ 0x80
 8006a26:	d034      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	2b40      	cmp	r3, #64	@ 0x40
 8006a2c:	d031      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	69db      	ldr	r3, [r3, #28]
 8006a34:	f003 0308 	and.w	r3, r3, #8
 8006a38:	2b08      	cmp	r3, #8
 8006a3a:	d110      	bne.n	8006a5e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2208      	movs	r2, #8
 8006a42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a44:	68f8      	ldr	r0, [r7, #12]
 8006a46:	f000 f838 	bl	8006aba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2208      	movs	r2, #8
 8006a4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e029      	b.n	8006ab2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	69db      	ldr	r3, [r3, #28]
 8006a64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a6c:	d111      	bne.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 f81e 	bl	8006aba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2220      	movs	r2, #32
 8006a82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e00f      	b.n	8006ab2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	69da      	ldr	r2, [r3, #28]
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	68ba      	ldr	r2, [r7, #8]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	bf0c      	ite	eq
 8006aa2:	2301      	moveq	r3, #1
 8006aa4:	2300      	movne	r3, #0
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	79fb      	ldrb	r3, [r7, #7]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d0a0      	beq.n	80069f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b095      	sub	sp, #84	@ 0x54
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aca:	e853 3f00 	ldrex	r3, [r3]
 8006ace:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	461a      	mov	r2, r3
 8006ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ae0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ae2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ae6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ae8:	e841 2300 	strex	r3, r2, [r1]
 8006aec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1e6      	bne.n	8006ac2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	3308      	adds	r3, #8
 8006afa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afc:	6a3b      	ldr	r3, [r7, #32]
 8006afe:	e853 3f00 	ldrex	r3, [r3]
 8006b02:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	f023 0301 	bic.w	r3, r3, #1
 8006b0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	3308      	adds	r3, #8
 8006b12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b1c:	e841 2300 	strex	r3, r2, [r1]
 8006b20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d1e5      	bne.n	8006af4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d118      	bne.n	8006b62 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	e853 3f00 	ldrex	r3, [r3]
 8006b3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	f023 0310 	bic.w	r3, r3, #16
 8006b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b4e:	61bb      	str	r3, [r7, #24]
 8006b50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b52:	6979      	ldr	r1, [r7, #20]
 8006b54:	69ba      	ldr	r2, [r7, #24]
 8006b56:	e841 2300 	strex	r3, r2, [r1]
 8006b5a:	613b      	str	r3, [r7, #16]
   return(result);
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d1e6      	bne.n	8006b30 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2220      	movs	r2, #32
 8006b66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006b76:	bf00      	nop
 8006b78:	3754      	adds	r7, #84	@ 0x54
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr

08006b82 <__cvt>:
 8006b82:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b86:	ec57 6b10 	vmov	r6, r7, d0
 8006b8a:	2f00      	cmp	r7, #0
 8006b8c:	460c      	mov	r4, r1
 8006b8e:	4619      	mov	r1, r3
 8006b90:	463b      	mov	r3, r7
 8006b92:	bfbb      	ittet	lt
 8006b94:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006b98:	461f      	movlt	r7, r3
 8006b9a:	2300      	movge	r3, #0
 8006b9c:	232d      	movlt	r3, #45	@ 0x2d
 8006b9e:	700b      	strb	r3, [r1, #0]
 8006ba0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ba2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006ba6:	4691      	mov	r9, r2
 8006ba8:	f023 0820 	bic.w	r8, r3, #32
 8006bac:	bfbc      	itt	lt
 8006bae:	4632      	movlt	r2, r6
 8006bb0:	4616      	movlt	r6, r2
 8006bb2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006bb6:	d005      	beq.n	8006bc4 <__cvt+0x42>
 8006bb8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006bbc:	d100      	bne.n	8006bc0 <__cvt+0x3e>
 8006bbe:	3401      	adds	r4, #1
 8006bc0:	2102      	movs	r1, #2
 8006bc2:	e000      	b.n	8006bc6 <__cvt+0x44>
 8006bc4:	2103      	movs	r1, #3
 8006bc6:	ab03      	add	r3, sp, #12
 8006bc8:	9301      	str	r3, [sp, #4]
 8006bca:	ab02      	add	r3, sp, #8
 8006bcc:	9300      	str	r3, [sp, #0]
 8006bce:	ec47 6b10 	vmov	d0, r6, r7
 8006bd2:	4653      	mov	r3, sl
 8006bd4:	4622      	mov	r2, r4
 8006bd6:	f000 fee7 	bl	80079a8 <_dtoa_r>
 8006bda:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006bde:	4605      	mov	r5, r0
 8006be0:	d119      	bne.n	8006c16 <__cvt+0x94>
 8006be2:	f019 0f01 	tst.w	r9, #1
 8006be6:	d00e      	beq.n	8006c06 <__cvt+0x84>
 8006be8:	eb00 0904 	add.w	r9, r0, r4
 8006bec:	2200      	movs	r2, #0
 8006bee:	2300      	movs	r3, #0
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	4639      	mov	r1, r7
 8006bf4:	f7f9 ff68 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bf8:	b108      	cbz	r0, 8006bfe <__cvt+0x7c>
 8006bfa:	f8cd 900c 	str.w	r9, [sp, #12]
 8006bfe:	2230      	movs	r2, #48	@ 0x30
 8006c00:	9b03      	ldr	r3, [sp, #12]
 8006c02:	454b      	cmp	r3, r9
 8006c04:	d31e      	bcc.n	8006c44 <__cvt+0xc2>
 8006c06:	9b03      	ldr	r3, [sp, #12]
 8006c08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c0a:	1b5b      	subs	r3, r3, r5
 8006c0c:	4628      	mov	r0, r5
 8006c0e:	6013      	str	r3, [r2, #0]
 8006c10:	b004      	add	sp, #16
 8006c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c16:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c1a:	eb00 0904 	add.w	r9, r0, r4
 8006c1e:	d1e5      	bne.n	8006bec <__cvt+0x6a>
 8006c20:	7803      	ldrb	r3, [r0, #0]
 8006c22:	2b30      	cmp	r3, #48	@ 0x30
 8006c24:	d10a      	bne.n	8006c3c <__cvt+0xba>
 8006c26:	2200      	movs	r2, #0
 8006c28:	2300      	movs	r3, #0
 8006c2a:	4630      	mov	r0, r6
 8006c2c:	4639      	mov	r1, r7
 8006c2e:	f7f9 ff4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c32:	b918      	cbnz	r0, 8006c3c <__cvt+0xba>
 8006c34:	f1c4 0401 	rsb	r4, r4, #1
 8006c38:	f8ca 4000 	str.w	r4, [sl]
 8006c3c:	f8da 3000 	ldr.w	r3, [sl]
 8006c40:	4499      	add	r9, r3
 8006c42:	e7d3      	b.n	8006bec <__cvt+0x6a>
 8006c44:	1c59      	adds	r1, r3, #1
 8006c46:	9103      	str	r1, [sp, #12]
 8006c48:	701a      	strb	r2, [r3, #0]
 8006c4a:	e7d9      	b.n	8006c00 <__cvt+0x7e>

08006c4c <__exponent>:
 8006c4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c4e:	2900      	cmp	r1, #0
 8006c50:	bfba      	itte	lt
 8006c52:	4249      	neglt	r1, r1
 8006c54:	232d      	movlt	r3, #45	@ 0x2d
 8006c56:	232b      	movge	r3, #43	@ 0x2b
 8006c58:	2909      	cmp	r1, #9
 8006c5a:	7002      	strb	r2, [r0, #0]
 8006c5c:	7043      	strb	r3, [r0, #1]
 8006c5e:	dd29      	ble.n	8006cb4 <__exponent+0x68>
 8006c60:	f10d 0307 	add.w	r3, sp, #7
 8006c64:	461d      	mov	r5, r3
 8006c66:	270a      	movs	r7, #10
 8006c68:	461a      	mov	r2, r3
 8006c6a:	fbb1 f6f7 	udiv	r6, r1, r7
 8006c6e:	fb07 1416 	mls	r4, r7, r6, r1
 8006c72:	3430      	adds	r4, #48	@ 0x30
 8006c74:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006c78:	460c      	mov	r4, r1
 8006c7a:	2c63      	cmp	r4, #99	@ 0x63
 8006c7c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c80:	4631      	mov	r1, r6
 8006c82:	dcf1      	bgt.n	8006c68 <__exponent+0x1c>
 8006c84:	3130      	adds	r1, #48	@ 0x30
 8006c86:	1e94      	subs	r4, r2, #2
 8006c88:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c8c:	1c41      	adds	r1, r0, #1
 8006c8e:	4623      	mov	r3, r4
 8006c90:	42ab      	cmp	r3, r5
 8006c92:	d30a      	bcc.n	8006caa <__exponent+0x5e>
 8006c94:	f10d 0309 	add.w	r3, sp, #9
 8006c98:	1a9b      	subs	r3, r3, r2
 8006c9a:	42ac      	cmp	r4, r5
 8006c9c:	bf88      	it	hi
 8006c9e:	2300      	movhi	r3, #0
 8006ca0:	3302      	adds	r3, #2
 8006ca2:	4403      	add	r3, r0
 8006ca4:	1a18      	subs	r0, r3, r0
 8006ca6:	b003      	add	sp, #12
 8006ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006caa:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006cae:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006cb2:	e7ed      	b.n	8006c90 <__exponent+0x44>
 8006cb4:	2330      	movs	r3, #48	@ 0x30
 8006cb6:	3130      	adds	r1, #48	@ 0x30
 8006cb8:	7083      	strb	r3, [r0, #2]
 8006cba:	70c1      	strb	r1, [r0, #3]
 8006cbc:	1d03      	adds	r3, r0, #4
 8006cbe:	e7f1      	b.n	8006ca4 <__exponent+0x58>

08006cc0 <_printf_float>:
 8006cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc4:	b08d      	sub	sp, #52	@ 0x34
 8006cc6:	460c      	mov	r4, r1
 8006cc8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006ccc:	4616      	mov	r6, r2
 8006cce:	461f      	mov	r7, r3
 8006cd0:	4605      	mov	r5, r0
 8006cd2:	f000 fd67 	bl	80077a4 <_localeconv_r>
 8006cd6:	6803      	ldr	r3, [r0, #0]
 8006cd8:	9304      	str	r3, [sp, #16]
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7f9 fac8 	bl	8000270 <strlen>
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ce4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ce8:	9005      	str	r0, [sp, #20]
 8006cea:	3307      	adds	r3, #7
 8006cec:	f023 0307 	bic.w	r3, r3, #7
 8006cf0:	f103 0208 	add.w	r2, r3, #8
 8006cf4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006cf8:	f8d4 b000 	ldr.w	fp, [r4]
 8006cfc:	f8c8 2000 	str.w	r2, [r8]
 8006d00:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d04:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d08:	9307      	str	r3, [sp, #28]
 8006d0a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d0e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d16:	4b9c      	ldr	r3, [pc, #624]	@ (8006f88 <_printf_float+0x2c8>)
 8006d18:	f04f 32ff 	mov.w	r2, #4294967295
 8006d1c:	f7f9 ff06 	bl	8000b2c <__aeabi_dcmpun>
 8006d20:	bb70      	cbnz	r0, 8006d80 <_printf_float+0xc0>
 8006d22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d26:	4b98      	ldr	r3, [pc, #608]	@ (8006f88 <_printf_float+0x2c8>)
 8006d28:	f04f 32ff 	mov.w	r2, #4294967295
 8006d2c:	f7f9 fee0 	bl	8000af0 <__aeabi_dcmple>
 8006d30:	bb30      	cbnz	r0, 8006d80 <_printf_float+0xc0>
 8006d32:	2200      	movs	r2, #0
 8006d34:	2300      	movs	r3, #0
 8006d36:	4640      	mov	r0, r8
 8006d38:	4649      	mov	r1, r9
 8006d3a:	f7f9 fecf 	bl	8000adc <__aeabi_dcmplt>
 8006d3e:	b110      	cbz	r0, 8006d46 <_printf_float+0x86>
 8006d40:	232d      	movs	r3, #45	@ 0x2d
 8006d42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d46:	4a91      	ldr	r2, [pc, #580]	@ (8006f8c <_printf_float+0x2cc>)
 8006d48:	4b91      	ldr	r3, [pc, #580]	@ (8006f90 <_printf_float+0x2d0>)
 8006d4a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006d4e:	bf94      	ite	ls
 8006d50:	4690      	movls	r8, r2
 8006d52:	4698      	movhi	r8, r3
 8006d54:	2303      	movs	r3, #3
 8006d56:	6123      	str	r3, [r4, #16]
 8006d58:	f02b 0304 	bic.w	r3, fp, #4
 8006d5c:	6023      	str	r3, [r4, #0]
 8006d5e:	f04f 0900 	mov.w	r9, #0
 8006d62:	9700      	str	r7, [sp, #0]
 8006d64:	4633      	mov	r3, r6
 8006d66:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006d68:	4621      	mov	r1, r4
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	f000 f9d2 	bl	8007114 <_printf_common>
 8006d70:	3001      	adds	r0, #1
 8006d72:	f040 808d 	bne.w	8006e90 <_printf_float+0x1d0>
 8006d76:	f04f 30ff 	mov.w	r0, #4294967295
 8006d7a:	b00d      	add	sp, #52	@ 0x34
 8006d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d80:	4642      	mov	r2, r8
 8006d82:	464b      	mov	r3, r9
 8006d84:	4640      	mov	r0, r8
 8006d86:	4649      	mov	r1, r9
 8006d88:	f7f9 fed0 	bl	8000b2c <__aeabi_dcmpun>
 8006d8c:	b140      	cbz	r0, 8006da0 <_printf_float+0xe0>
 8006d8e:	464b      	mov	r3, r9
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	bfbc      	itt	lt
 8006d94:	232d      	movlt	r3, #45	@ 0x2d
 8006d96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006d9a:	4a7e      	ldr	r2, [pc, #504]	@ (8006f94 <_printf_float+0x2d4>)
 8006d9c:	4b7e      	ldr	r3, [pc, #504]	@ (8006f98 <_printf_float+0x2d8>)
 8006d9e:	e7d4      	b.n	8006d4a <_printf_float+0x8a>
 8006da0:	6863      	ldr	r3, [r4, #4]
 8006da2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006da6:	9206      	str	r2, [sp, #24]
 8006da8:	1c5a      	adds	r2, r3, #1
 8006daa:	d13b      	bne.n	8006e24 <_printf_float+0x164>
 8006dac:	2306      	movs	r3, #6
 8006dae:	6063      	str	r3, [r4, #4]
 8006db0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006db4:	2300      	movs	r3, #0
 8006db6:	6022      	str	r2, [r4, #0]
 8006db8:	9303      	str	r3, [sp, #12]
 8006dba:	ab0a      	add	r3, sp, #40	@ 0x28
 8006dbc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006dc0:	ab09      	add	r3, sp, #36	@ 0x24
 8006dc2:	9300      	str	r3, [sp, #0]
 8006dc4:	6861      	ldr	r1, [r4, #4]
 8006dc6:	ec49 8b10 	vmov	d0, r8, r9
 8006dca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006dce:	4628      	mov	r0, r5
 8006dd0:	f7ff fed7 	bl	8006b82 <__cvt>
 8006dd4:	9b06      	ldr	r3, [sp, #24]
 8006dd6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006dd8:	2b47      	cmp	r3, #71	@ 0x47
 8006dda:	4680      	mov	r8, r0
 8006ddc:	d129      	bne.n	8006e32 <_printf_float+0x172>
 8006dde:	1cc8      	adds	r0, r1, #3
 8006de0:	db02      	blt.n	8006de8 <_printf_float+0x128>
 8006de2:	6863      	ldr	r3, [r4, #4]
 8006de4:	4299      	cmp	r1, r3
 8006de6:	dd41      	ble.n	8006e6c <_printf_float+0x1ac>
 8006de8:	f1aa 0a02 	sub.w	sl, sl, #2
 8006dec:	fa5f fa8a 	uxtb.w	sl, sl
 8006df0:	3901      	subs	r1, #1
 8006df2:	4652      	mov	r2, sl
 8006df4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006df8:	9109      	str	r1, [sp, #36]	@ 0x24
 8006dfa:	f7ff ff27 	bl	8006c4c <__exponent>
 8006dfe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e00:	1813      	adds	r3, r2, r0
 8006e02:	2a01      	cmp	r2, #1
 8006e04:	4681      	mov	r9, r0
 8006e06:	6123      	str	r3, [r4, #16]
 8006e08:	dc02      	bgt.n	8006e10 <_printf_float+0x150>
 8006e0a:	6822      	ldr	r2, [r4, #0]
 8006e0c:	07d2      	lsls	r2, r2, #31
 8006e0e:	d501      	bpl.n	8006e14 <_printf_float+0x154>
 8006e10:	3301      	adds	r3, #1
 8006e12:	6123      	str	r3, [r4, #16]
 8006e14:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d0a2      	beq.n	8006d62 <_printf_float+0xa2>
 8006e1c:	232d      	movs	r3, #45	@ 0x2d
 8006e1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e22:	e79e      	b.n	8006d62 <_printf_float+0xa2>
 8006e24:	9a06      	ldr	r2, [sp, #24]
 8006e26:	2a47      	cmp	r2, #71	@ 0x47
 8006e28:	d1c2      	bne.n	8006db0 <_printf_float+0xf0>
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1c0      	bne.n	8006db0 <_printf_float+0xf0>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e7bd      	b.n	8006dae <_printf_float+0xee>
 8006e32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e36:	d9db      	bls.n	8006df0 <_printf_float+0x130>
 8006e38:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006e3c:	d118      	bne.n	8006e70 <_printf_float+0x1b0>
 8006e3e:	2900      	cmp	r1, #0
 8006e40:	6863      	ldr	r3, [r4, #4]
 8006e42:	dd0b      	ble.n	8006e5c <_printf_float+0x19c>
 8006e44:	6121      	str	r1, [r4, #16]
 8006e46:	b913      	cbnz	r3, 8006e4e <_printf_float+0x18e>
 8006e48:	6822      	ldr	r2, [r4, #0]
 8006e4a:	07d0      	lsls	r0, r2, #31
 8006e4c:	d502      	bpl.n	8006e54 <_printf_float+0x194>
 8006e4e:	3301      	adds	r3, #1
 8006e50:	440b      	add	r3, r1
 8006e52:	6123      	str	r3, [r4, #16]
 8006e54:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006e56:	f04f 0900 	mov.w	r9, #0
 8006e5a:	e7db      	b.n	8006e14 <_printf_float+0x154>
 8006e5c:	b913      	cbnz	r3, 8006e64 <_printf_float+0x1a4>
 8006e5e:	6822      	ldr	r2, [r4, #0]
 8006e60:	07d2      	lsls	r2, r2, #31
 8006e62:	d501      	bpl.n	8006e68 <_printf_float+0x1a8>
 8006e64:	3302      	adds	r3, #2
 8006e66:	e7f4      	b.n	8006e52 <_printf_float+0x192>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e7f2      	b.n	8006e52 <_printf_float+0x192>
 8006e6c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006e70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e72:	4299      	cmp	r1, r3
 8006e74:	db05      	blt.n	8006e82 <_printf_float+0x1c2>
 8006e76:	6823      	ldr	r3, [r4, #0]
 8006e78:	6121      	str	r1, [r4, #16]
 8006e7a:	07d8      	lsls	r0, r3, #31
 8006e7c:	d5ea      	bpl.n	8006e54 <_printf_float+0x194>
 8006e7e:	1c4b      	adds	r3, r1, #1
 8006e80:	e7e7      	b.n	8006e52 <_printf_float+0x192>
 8006e82:	2900      	cmp	r1, #0
 8006e84:	bfd4      	ite	le
 8006e86:	f1c1 0202 	rsble	r2, r1, #2
 8006e8a:	2201      	movgt	r2, #1
 8006e8c:	4413      	add	r3, r2
 8006e8e:	e7e0      	b.n	8006e52 <_printf_float+0x192>
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	055a      	lsls	r2, r3, #21
 8006e94:	d407      	bmi.n	8006ea6 <_printf_float+0x1e6>
 8006e96:	6923      	ldr	r3, [r4, #16]
 8006e98:	4642      	mov	r2, r8
 8006e9a:	4631      	mov	r1, r6
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	47b8      	blx	r7
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	d12b      	bne.n	8006efc <_printf_float+0x23c>
 8006ea4:	e767      	b.n	8006d76 <_printf_float+0xb6>
 8006ea6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006eaa:	f240 80dd 	bls.w	8007068 <_printf_float+0x3a8>
 8006eae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	f7f9 fe07 	bl	8000ac8 <__aeabi_dcmpeq>
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	d033      	beq.n	8006f26 <_printf_float+0x266>
 8006ebe:	4a37      	ldr	r2, [pc, #220]	@ (8006f9c <_printf_float+0x2dc>)
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	4631      	mov	r1, r6
 8006ec4:	4628      	mov	r0, r5
 8006ec6:	47b8      	blx	r7
 8006ec8:	3001      	adds	r0, #1
 8006eca:	f43f af54 	beq.w	8006d76 <_printf_float+0xb6>
 8006ece:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006ed2:	4543      	cmp	r3, r8
 8006ed4:	db02      	blt.n	8006edc <_printf_float+0x21c>
 8006ed6:	6823      	ldr	r3, [r4, #0]
 8006ed8:	07d8      	lsls	r0, r3, #31
 8006eda:	d50f      	bpl.n	8006efc <_printf_float+0x23c>
 8006edc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ee0:	4631      	mov	r1, r6
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	47b8      	blx	r7
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	f43f af45 	beq.w	8006d76 <_printf_float+0xb6>
 8006eec:	f04f 0900 	mov.w	r9, #0
 8006ef0:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ef4:	f104 0a1a 	add.w	sl, r4, #26
 8006ef8:	45c8      	cmp	r8, r9
 8006efa:	dc09      	bgt.n	8006f10 <_printf_float+0x250>
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	079b      	lsls	r3, r3, #30
 8006f00:	f100 8103 	bmi.w	800710a <_printf_float+0x44a>
 8006f04:	68e0      	ldr	r0, [r4, #12]
 8006f06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f08:	4298      	cmp	r0, r3
 8006f0a:	bfb8      	it	lt
 8006f0c:	4618      	movlt	r0, r3
 8006f0e:	e734      	b.n	8006d7a <_printf_float+0xba>
 8006f10:	2301      	movs	r3, #1
 8006f12:	4652      	mov	r2, sl
 8006f14:	4631      	mov	r1, r6
 8006f16:	4628      	mov	r0, r5
 8006f18:	47b8      	blx	r7
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	f43f af2b 	beq.w	8006d76 <_printf_float+0xb6>
 8006f20:	f109 0901 	add.w	r9, r9, #1
 8006f24:	e7e8      	b.n	8006ef8 <_printf_float+0x238>
 8006f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	dc39      	bgt.n	8006fa0 <_printf_float+0x2e0>
 8006f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8006f9c <_printf_float+0x2dc>)
 8006f2e:	2301      	movs	r3, #1
 8006f30:	4631      	mov	r1, r6
 8006f32:	4628      	mov	r0, r5
 8006f34:	47b8      	blx	r7
 8006f36:	3001      	adds	r0, #1
 8006f38:	f43f af1d 	beq.w	8006d76 <_printf_float+0xb6>
 8006f3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006f40:	ea59 0303 	orrs.w	r3, r9, r3
 8006f44:	d102      	bne.n	8006f4c <_printf_float+0x28c>
 8006f46:	6823      	ldr	r3, [r4, #0]
 8006f48:	07d9      	lsls	r1, r3, #31
 8006f4a:	d5d7      	bpl.n	8006efc <_printf_float+0x23c>
 8006f4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f50:	4631      	mov	r1, r6
 8006f52:	4628      	mov	r0, r5
 8006f54:	47b8      	blx	r7
 8006f56:	3001      	adds	r0, #1
 8006f58:	f43f af0d 	beq.w	8006d76 <_printf_float+0xb6>
 8006f5c:	f04f 0a00 	mov.w	sl, #0
 8006f60:	f104 0b1a 	add.w	fp, r4, #26
 8006f64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f66:	425b      	negs	r3, r3
 8006f68:	4553      	cmp	r3, sl
 8006f6a:	dc01      	bgt.n	8006f70 <_printf_float+0x2b0>
 8006f6c:	464b      	mov	r3, r9
 8006f6e:	e793      	b.n	8006e98 <_printf_float+0x1d8>
 8006f70:	2301      	movs	r3, #1
 8006f72:	465a      	mov	r2, fp
 8006f74:	4631      	mov	r1, r6
 8006f76:	4628      	mov	r0, r5
 8006f78:	47b8      	blx	r7
 8006f7a:	3001      	adds	r0, #1
 8006f7c:	f43f aefb 	beq.w	8006d76 <_printf_float+0xb6>
 8006f80:	f10a 0a01 	add.w	sl, sl, #1
 8006f84:	e7ee      	b.n	8006f64 <_printf_float+0x2a4>
 8006f86:	bf00      	nop
 8006f88:	7fefffff 	.word	0x7fefffff
 8006f8c:	0800a55c 	.word	0x0800a55c
 8006f90:	0800a560 	.word	0x0800a560
 8006f94:	0800a564 	.word	0x0800a564
 8006f98:	0800a568 	.word	0x0800a568
 8006f9c:	0800a797 	.word	0x0800a797
 8006fa0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fa2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006fa6:	4553      	cmp	r3, sl
 8006fa8:	bfa8      	it	ge
 8006faa:	4653      	movge	r3, sl
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	4699      	mov	r9, r3
 8006fb0:	dc36      	bgt.n	8007020 <_printf_float+0x360>
 8006fb2:	f04f 0b00 	mov.w	fp, #0
 8006fb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fba:	f104 021a 	add.w	r2, r4, #26
 8006fbe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fc0:	9306      	str	r3, [sp, #24]
 8006fc2:	eba3 0309 	sub.w	r3, r3, r9
 8006fc6:	455b      	cmp	r3, fp
 8006fc8:	dc31      	bgt.n	800702e <_printf_float+0x36e>
 8006fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fcc:	459a      	cmp	sl, r3
 8006fce:	dc3a      	bgt.n	8007046 <_printf_float+0x386>
 8006fd0:	6823      	ldr	r3, [r4, #0]
 8006fd2:	07da      	lsls	r2, r3, #31
 8006fd4:	d437      	bmi.n	8007046 <_printf_float+0x386>
 8006fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fd8:	ebaa 0903 	sub.w	r9, sl, r3
 8006fdc:	9b06      	ldr	r3, [sp, #24]
 8006fde:	ebaa 0303 	sub.w	r3, sl, r3
 8006fe2:	4599      	cmp	r9, r3
 8006fe4:	bfa8      	it	ge
 8006fe6:	4699      	movge	r9, r3
 8006fe8:	f1b9 0f00 	cmp.w	r9, #0
 8006fec:	dc33      	bgt.n	8007056 <_printf_float+0x396>
 8006fee:	f04f 0800 	mov.w	r8, #0
 8006ff2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ff6:	f104 0b1a 	add.w	fp, r4, #26
 8006ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ffc:	ebaa 0303 	sub.w	r3, sl, r3
 8007000:	eba3 0309 	sub.w	r3, r3, r9
 8007004:	4543      	cmp	r3, r8
 8007006:	f77f af79 	ble.w	8006efc <_printf_float+0x23c>
 800700a:	2301      	movs	r3, #1
 800700c:	465a      	mov	r2, fp
 800700e:	4631      	mov	r1, r6
 8007010:	4628      	mov	r0, r5
 8007012:	47b8      	blx	r7
 8007014:	3001      	adds	r0, #1
 8007016:	f43f aeae 	beq.w	8006d76 <_printf_float+0xb6>
 800701a:	f108 0801 	add.w	r8, r8, #1
 800701e:	e7ec      	b.n	8006ffa <_printf_float+0x33a>
 8007020:	4642      	mov	r2, r8
 8007022:	4631      	mov	r1, r6
 8007024:	4628      	mov	r0, r5
 8007026:	47b8      	blx	r7
 8007028:	3001      	adds	r0, #1
 800702a:	d1c2      	bne.n	8006fb2 <_printf_float+0x2f2>
 800702c:	e6a3      	b.n	8006d76 <_printf_float+0xb6>
 800702e:	2301      	movs	r3, #1
 8007030:	4631      	mov	r1, r6
 8007032:	4628      	mov	r0, r5
 8007034:	9206      	str	r2, [sp, #24]
 8007036:	47b8      	blx	r7
 8007038:	3001      	adds	r0, #1
 800703a:	f43f ae9c 	beq.w	8006d76 <_printf_float+0xb6>
 800703e:	9a06      	ldr	r2, [sp, #24]
 8007040:	f10b 0b01 	add.w	fp, fp, #1
 8007044:	e7bb      	b.n	8006fbe <_printf_float+0x2fe>
 8007046:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800704a:	4631      	mov	r1, r6
 800704c:	4628      	mov	r0, r5
 800704e:	47b8      	blx	r7
 8007050:	3001      	adds	r0, #1
 8007052:	d1c0      	bne.n	8006fd6 <_printf_float+0x316>
 8007054:	e68f      	b.n	8006d76 <_printf_float+0xb6>
 8007056:	9a06      	ldr	r2, [sp, #24]
 8007058:	464b      	mov	r3, r9
 800705a:	4442      	add	r2, r8
 800705c:	4631      	mov	r1, r6
 800705e:	4628      	mov	r0, r5
 8007060:	47b8      	blx	r7
 8007062:	3001      	adds	r0, #1
 8007064:	d1c3      	bne.n	8006fee <_printf_float+0x32e>
 8007066:	e686      	b.n	8006d76 <_printf_float+0xb6>
 8007068:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800706c:	f1ba 0f01 	cmp.w	sl, #1
 8007070:	dc01      	bgt.n	8007076 <_printf_float+0x3b6>
 8007072:	07db      	lsls	r3, r3, #31
 8007074:	d536      	bpl.n	80070e4 <_printf_float+0x424>
 8007076:	2301      	movs	r3, #1
 8007078:	4642      	mov	r2, r8
 800707a:	4631      	mov	r1, r6
 800707c:	4628      	mov	r0, r5
 800707e:	47b8      	blx	r7
 8007080:	3001      	adds	r0, #1
 8007082:	f43f ae78 	beq.w	8006d76 <_printf_float+0xb6>
 8007086:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800708a:	4631      	mov	r1, r6
 800708c:	4628      	mov	r0, r5
 800708e:	47b8      	blx	r7
 8007090:	3001      	adds	r0, #1
 8007092:	f43f ae70 	beq.w	8006d76 <_printf_float+0xb6>
 8007096:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800709a:	2200      	movs	r2, #0
 800709c:	2300      	movs	r3, #0
 800709e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070a2:	f7f9 fd11 	bl	8000ac8 <__aeabi_dcmpeq>
 80070a6:	b9c0      	cbnz	r0, 80070da <_printf_float+0x41a>
 80070a8:	4653      	mov	r3, sl
 80070aa:	f108 0201 	add.w	r2, r8, #1
 80070ae:	4631      	mov	r1, r6
 80070b0:	4628      	mov	r0, r5
 80070b2:	47b8      	blx	r7
 80070b4:	3001      	adds	r0, #1
 80070b6:	d10c      	bne.n	80070d2 <_printf_float+0x412>
 80070b8:	e65d      	b.n	8006d76 <_printf_float+0xb6>
 80070ba:	2301      	movs	r3, #1
 80070bc:	465a      	mov	r2, fp
 80070be:	4631      	mov	r1, r6
 80070c0:	4628      	mov	r0, r5
 80070c2:	47b8      	blx	r7
 80070c4:	3001      	adds	r0, #1
 80070c6:	f43f ae56 	beq.w	8006d76 <_printf_float+0xb6>
 80070ca:	f108 0801 	add.w	r8, r8, #1
 80070ce:	45d0      	cmp	r8, sl
 80070d0:	dbf3      	blt.n	80070ba <_printf_float+0x3fa>
 80070d2:	464b      	mov	r3, r9
 80070d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80070d8:	e6df      	b.n	8006e9a <_printf_float+0x1da>
 80070da:	f04f 0800 	mov.w	r8, #0
 80070de:	f104 0b1a 	add.w	fp, r4, #26
 80070e2:	e7f4      	b.n	80070ce <_printf_float+0x40e>
 80070e4:	2301      	movs	r3, #1
 80070e6:	4642      	mov	r2, r8
 80070e8:	e7e1      	b.n	80070ae <_printf_float+0x3ee>
 80070ea:	2301      	movs	r3, #1
 80070ec:	464a      	mov	r2, r9
 80070ee:	4631      	mov	r1, r6
 80070f0:	4628      	mov	r0, r5
 80070f2:	47b8      	blx	r7
 80070f4:	3001      	adds	r0, #1
 80070f6:	f43f ae3e 	beq.w	8006d76 <_printf_float+0xb6>
 80070fa:	f108 0801 	add.w	r8, r8, #1
 80070fe:	68e3      	ldr	r3, [r4, #12]
 8007100:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007102:	1a5b      	subs	r3, r3, r1
 8007104:	4543      	cmp	r3, r8
 8007106:	dcf0      	bgt.n	80070ea <_printf_float+0x42a>
 8007108:	e6fc      	b.n	8006f04 <_printf_float+0x244>
 800710a:	f04f 0800 	mov.w	r8, #0
 800710e:	f104 0919 	add.w	r9, r4, #25
 8007112:	e7f4      	b.n	80070fe <_printf_float+0x43e>

08007114 <_printf_common>:
 8007114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007118:	4616      	mov	r6, r2
 800711a:	4698      	mov	r8, r3
 800711c:	688a      	ldr	r2, [r1, #8]
 800711e:	690b      	ldr	r3, [r1, #16]
 8007120:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007124:	4293      	cmp	r3, r2
 8007126:	bfb8      	it	lt
 8007128:	4613      	movlt	r3, r2
 800712a:	6033      	str	r3, [r6, #0]
 800712c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007130:	4607      	mov	r7, r0
 8007132:	460c      	mov	r4, r1
 8007134:	b10a      	cbz	r2, 800713a <_printf_common+0x26>
 8007136:	3301      	adds	r3, #1
 8007138:	6033      	str	r3, [r6, #0]
 800713a:	6823      	ldr	r3, [r4, #0]
 800713c:	0699      	lsls	r1, r3, #26
 800713e:	bf42      	ittt	mi
 8007140:	6833      	ldrmi	r3, [r6, #0]
 8007142:	3302      	addmi	r3, #2
 8007144:	6033      	strmi	r3, [r6, #0]
 8007146:	6825      	ldr	r5, [r4, #0]
 8007148:	f015 0506 	ands.w	r5, r5, #6
 800714c:	d106      	bne.n	800715c <_printf_common+0x48>
 800714e:	f104 0a19 	add.w	sl, r4, #25
 8007152:	68e3      	ldr	r3, [r4, #12]
 8007154:	6832      	ldr	r2, [r6, #0]
 8007156:	1a9b      	subs	r3, r3, r2
 8007158:	42ab      	cmp	r3, r5
 800715a:	dc26      	bgt.n	80071aa <_printf_common+0x96>
 800715c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007160:	6822      	ldr	r2, [r4, #0]
 8007162:	3b00      	subs	r3, #0
 8007164:	bf18      	it	ne
 8007166:	2301      	movne	r3, #1
 8007168:	0692      	lsls	r2, r2, #26
 800716a:	d42b      	bmi.n	80071c4 <_printf_common+0xb0>
 800716c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007170:	4641      	mov	r1, r8
 8007172:	4638      	mov	r0, r7
 8007174:	47c8      	blx	r9
 8007176:	3001      	adds	r0, #1
 8007178:	d01e      	beq.n	80071b8 <_printf_common+0xa4>
 800717a:	6823      	ldr	r3, [r4, #0]
 800717c:	6922      	ldr	r2, [r4, #16]
 800717e:	f003 0306 	and.w	r3, r3, #6
 8007182:	2b04      	cmp	r3, #4
 8007184:	bf02      	ittt	eq
 8007186:	68e5      	ldreq	r5, [r4, #12]
 8007188:	6833      	ldreq	r3, [r6, #0]
 800718a:	1aed      	subeq	r5, r5, r3
 800718c:	68a3      	ldr	r3, [r4, #8]
 800718e:	bf0c      	ite	eq
 8007190:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007194:	2500      	movne	r5, #0
 8007196:	4293      	cmp	r3, r2
 8007198:	bfc4      	itt	gt
 800719a:	1a9b      	subgt	r3, r3, r2
 800719c:	18ed      	addgt	r5, r5, r3
 800719e:	2600      	movs	r6, #0
 80071a0:	341a      	adds	r4, #26
 80071a2:	42b5      	cmp	r5, r6
 80071a4:	d11a      	bne.n	80071dc <_printf_common+0xc8>
 80071a6:	2000      	movs	r0, #0
 80071a8:	e008      	b.n	80071bc <_printf_common+0xa8>
 80071aa:	2301      	movs	r3, #1
 80071ac:	4652      	mov	r2, sl
 80071ae:	4641      	mov	r1, r8
 80071b0:	4638      	mov	r0, r7
 80071b2:	47c8      	blx	r9
 80071b4:	3001      	adds	r0, #1
 80071b6:	d103      	bne.n	80071c0 <_printf_common+0xac>
 80071b8:	f04f 30ff 	mov.w	r0, #4294967295
 80071bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c0:	3501      	adds	r5, #1
 80071c2:	e7c6      	b.n	8007152 <_printf_common+0x3e>
 80071c4:	18e1      	adds	r1, r4, r3
 80071c6:	1c5a      	adds	r2, r3, #1
 80071c8:	2030      	movs	r0, #48	@ 0x30
 80071ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071ce:	4422      	add	r2, r4
 80071d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071d8:	3302      	adds	r3, #2
 80071da:	e7c7      	b.n	800716c <_printf_common+0x58>
 80071dc:	2301      	movs	r3, #1
 80071de:	4622      	mov	r2, r4
 80071e0:	4641      	mov	r1, r8
 80071e2:	4638      	mov	r0, r7
 80071e4:	47c8      	blx	r9
 80071e6:	3001      	adds	r0, #1
 80071e8:	d0e6      	beq.n	80071b8 <_printf_common+0xa4>
 80071ea:	3601      	adds	r6, #1
 80071ec:	e7d9      	b.n	80071a2 <_printf_common+0x8e>
	...

080071f0 <_printf_i>:
 80071f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071f4:	7e0f      	ldrb	r7, [r1, #24]
 80071f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80071f8:	2f78      	cmp	r7, #120	@ 0x78
 80071fa:	4691      	mov	r9, r2
 80071fc:	4680      	mov	r8, r0
 80071fe:	460c      	mov	r4, r1
 8007200:	469a      	mov	sl, r3
 8007202:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007206:	d807      	bhi.n	8007218 <_printf_i+0x28>
 8007208:	2f62      	cmp	r7, #98	@ 0x62
 800720a:	d80a      	bhi.n	8007222 <_printf_i+0x32>
 800720c:	2f00      	cmp	r7, #0
 800720e:	f000 80d2 	beq.w	80073b6 <_printf_i+0x1c6>
 8007212:	2f58      	cmp	r7, #88	@ 0x58
 8007214:	f000 80b9 	beq.w	800738a <_printf_i+0x19a>
 8007218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800721c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007220:	e03a      	b.n	8007298 <_printf_i+0xa8>
 8007222:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007226:	2b15      	cmp	r3, #21
 8007228:	d8f6      	bhi.n	8007218 <_printf_i+0x28>
 800722a:	a101      	add	r1, pc, #4	@ (adr r1, 8007230 <_printf_i+0x40>)
 800722c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007230:	08007289 	.word	0x08007289
 8007234:	0800729d 	.word	0x0800729d
 8007238:	08007219 	.word	0x08007219
 800723c:	08007219 	.word	0x08007219
 8007240:	08007219 	.word	0x08007219
 8007244:	08007219 	.word	0x08007219
 8007248:	0800729d 	.word	0x0800729d
 800724c:	08007219 	.word	0x08007219
 8007250:	08007219 	.word	0x08007219
 8007254:	08007219 	.word	0x08007219
 8007258:	08007219 	.word	0x08007219
 800725c:	0800739d 	.word	0x0800739d
 8007260:	080072c7 	.word	0x080072c7
 8007264:	08007357 	.word	0x08007357
 8007268:	08007219 	.word	0x08007219
 800726c:	08007219 	.word	0x08007219
 8007270:	080073bf 	.word	0x080073bf
 8007274:	08007219 	.word	0x08007219
 8007278:	080072c7 	.word	0x080072c7
 800727c:	08007219 	.word	0x08007219
 8007280:	08007219 	.word	0x08007219
 8007284:	0800735f 	.word	0x0800735f
 8007288:	6833      	ldr	r3, [r6, #0]
 800728a:	1d1a      	adds	r2, r3, #4
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	6032      	str	r2, [r6, #0]
 8007290:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007294:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007298:	2301      	movs	r3, #1
 800729a:	e09d      	b.n	80073d8 <_printf_i+0x1e8>
 800729c:	6833      	ldr	r3, [r6, #0]
 800729e:	6820      	ldr	r0, [r4, #0]
 80072a0:	1d19      	adds	r1, r3, #4
 80072a2:	6031      	str	r1, [r6, #0]
 80072a4:	0606      	lsls	r6, r0, #24
 80072a6:	d501      	bpl.n	80072ac <_printf_i+0xbc>
 80072a8:	681d      	ldr	r5, [r3, #0]
 80072aa:	e003      	b.n	80072b4 <_printf_i+0xc4>
 80072ac:	0645      	lsls	r5, r0, #25
 80072ae:	d5fb      	bpl.n	80072a8 <_printf_i+0xb8>
 80072b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072b4:	2d00      	cmp	r5, #0
 80072b6:	da03      	bge.n	80072c0 <_printf_i+0xd0>
 80072b8:	232d      	movs	r3, #45	@ 0x2d
 80072ba:	426d      	negs	r5, r5
 80072bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072c0:	4859      	ldr	r0, [pc, #356]	@ (8007428 <_printf_i+0x238>)
 80072c2:	230a      	movs	r3, #10
 80072c4:	e011      	b.n	80072ea <_printf_i+0xfa>
 80072c6:	6821      	ldr	r1, [r4, #0]
 80072c8:	6833      	ldr	r3, [r6, #0]
 80072ca:	0608      	lsls	r0, r1, #24
 80072cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80072d0:	d402      	bmi.n	80072d8 <_printf_i+0xe8>
 80072d2:	0649      	lsls	r1, r1, #25
 80072d4:	bf48      	it	mi
 80072d6:	b2ad      	uxthmi	r5, r5
 80072d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80072da:	4853      	ldr	r0, [pc, #332]	@ (8007428 <_printf_i+0x238>)
 80072dc:	6033      	str	r3, [r6, #0]
 80072de:	bf14      	ite	ne
 80072e0:	230a      	movne	r3, #10
 80072e2:	2308      	moveq	r3, #8
 80072e4:	2100      	movs	r1, #0
 80072e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80072ea:	6866      	ldr	r6, [r4, #4]
 80072ec:	60a6      	str	r6, [r4, #8]
 80072ee:	2e00      	cmp	r6, #0
 80072f0:	bfa2      	ittt	ge
 80072f2:	6821      	ldrge	r1, [r4, #0]
 80072f4:	f021 0104 	bicge.w	r1, r1, #4
 80072f8:	6021      	strge	r1, [r4, #0]
 80072fa:	b90d      	cbnz	r5, 8007300 <_printf_i+0x110>
 80072fc:	2e00      	cmp	r6, #0
 80072fe:	d04b      	beq.n	8007398 <_printf_i+0x1a8>
 8007300:	4616      	mov	r6, r2
 8007302:	fbb5 f1f3 	udiv	r1, r5, r3
 8007306:	fb03 5711 	mls	r7, r3, r1, r5
 800730a:	5dc7      	ldrb	r7, [r0, r7]
 800730c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007310:	462f      	mov	r7, r5
 8007312:	42bb      	cmp	r3, r7
 8007314:	460d      	mov	r5, r1
 8007316:	d9f4      	bls.n	8007302 <_printf_i+0x112>
 8007318:	2b08      	cmp	r3, #8
 800731a:	d10b      	bne.n	8007334 <_printf_i+0x144>
 800731c:	6823      	ldr	r3, [r4, #0]
 800731e:	07df      	lsls	r7, r3, #31
 8007320:	d508      	bpl.n	8007334 <_printf_i+0x144>
 8007322:	6923      	ldr	r3, [r4, #16]
 8007324:	6861      	ldr	r1, [r4, #4]
 8007326:	4299      	cmp	r1, r3
 8007328:	bfde      	ittt	le
 800732a:	2330      	movle	r3, #48	@ 0x30
 800732c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007330:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007334:	1b92      	subs	r2, r2, r6
 8007336:	6122      	str	r2, [r4, #16]
 8007338:	f8cd a000 	str.w	sl, [sp]
 800733c:	464b      	mov	r3, r9
 800733e:	aa03      	add	r2, sp, #12
 8007340:	4621      	mov	r1, r4
 8007342:	4640      	mov	r0, r8
 8007344:	f7ff fee6 	bl	8007114 <_printf_common>
 8007348:	3001      	adds	r0, #1
 800734a:	d14a      	bne.n	80073e2 <_printf_i+0x1f2>
 800734c:	f04f 30ff 	mov.w	r0, #4294967295
 8007350:	b004      	add	sp, #16
 8007352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007356:	6823      	ldr	r3, [r4, #0]
 8007358:	f043 0320 	orr.w	r3, r3, #32
 800735c:	6023      	str	r3, [r4, #0]
 800735e:	4833      	ldr	r0, [pc, #204]	@ (800742c <_printf_i+0x23c>)
 8007360:	2778      	movs	r7, #120	@ 0x78
 8007362:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	6831      	ldr	r1, [r6, #0]
 800736a:	061f      	lsls	r7, r3, #24
 800736c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007370:	d402      	bmi.n	8007378 <_printf_i+0x188>
 8007372:	065f      	lsls	r7, r3, #25
 8007374:	bf48      	it	mi
 8007376:	b2ad      	uxthmi	r5, r5
 8007378:	6031      	str	r1, [r6, #0]
 800737a:	07d9      	lsls	r1, r3, #31
 800737c:	bf44      	itt	mi
 800737e:	f043 0320 	orrmi.w	r3, r3, #32
 8007382:	6023      	strmi	r3, [r4, #0]
 8007384:	b11d      	cbz	r5, 800738e <_printf_i+0x19e>
 8007386:	2310      	movs	r3, #16
 8007388:	e7ac      	b.n	80072e4 <_printf_i+0xf4>
 800738a:	4827      	ldr	r0, [pc, #156]	@ (8007428 <_printf_i+0x238>)
 800738c:	e7e9      	b.n	8007362 <_printf_i+0x172>
 800738e:	6823      	ldr	r3, [r4, #0]
 8007390:	f023 0320 	bic.w	r3, r3, #32
 8007394:	6023      	str	r3, [r4, #0]
 8007396:	e7f6      	b.n	8007386 <_printf_i+0x196>
 8007398:	4616      	mov	r6, r2
 800739a:	e7bd      	b.n	8007318 <_printf_i+0x128>
 800739c:	6833      	ldr	r3, [r6, #0]
 800739e:	6825      	ldr	r5, [r4, #0]
 80073a0:	6961      	ldr	r1, [r4, #20]
 80073a2:	1d18      	adds	r0, r3, #4
 80073a4:	6030      	str	r0, [r6, #0]
 80073a6:	062e      	lsls	r6, r5, #24
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	d501      	bpl.n	80073b0 <_printf_i+0x1c0>
 80073ac:	6019      	str	r1, [r3, #0]
 80073ae:	e002      	b.n	80073b6 <_printf_i+0x1c6>
 80073b0:	0668      	lsls	r0, r5, #25
 80073b2:	d5fb      	bpl.n	80073ac <_printf_i+0x1bc>
 80073b4:	8019      	strh	r1, [r3, #0]
 80073b6:	2300      	movs	r3, #0
 80073b8:	6123      	str	r3, [r4, #16]
 80073ba:	4616      	mov	r6, r2
 80073bc:	e7bc      	b.n	8007338 <_printf_i+0x148>
 80073be:	6833      	ldr	r3, [r6, #0]
 80073c0:	1d1a      	adds	r2, r3, #4
 80073c2:	6032      	str	r2, [r6, #0]
 80073c4:	681e      	ldr	r6, [r3, #0]
 80073c6:	6862      	ldr	r2, [r4, #4]
 80073c8:	2100      	movs	r1, #0
 80073ca:	4630      	mov	r0, r6
 80073cc:	f7f8 ff00 	bl	80001d0 <memchr>
 80073d0:	b108      	cbz	r0, 80073d6 <_printf_i+0x1e6>
 80073d2:	1b80      	subs	r0, r0, r6
 80073d4:	6060      	str	r0, [r4, #4]
 80073d6:	6863      	ldr	r3, [r4, #4]
 80073d8:	6123      	str	r3, [r4, #16]
 80073da:	2300      	movs	r3, #0
 80073dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073e0:	e7aa      	b.n	8007338 <_printf_i+0x148>
 80073e2:	6923      	ldr	r3, [r4, #16]
 80073e4:	4632      	mov	r2, r6
 80073e6:	4649      	mov	r1, r9
 80073e8:	4640      	mov	r0, r8
 80073ea:	47d0      	blx	sl
 80073ec:	3001      	adds	r0, #1
 80073ee:	d0ad      	beq.n	800734c <_printf_i+0x15c>
 80073f0:	6823      	ldr	r3, [r4, #0]
 80073f2:	079b      	lsls	r3, r3, #30
 80073f4:	d413      	bmi.n	800741e <_printf_i+0x22e>
 80073f6:	68e0      	ldr	r0, [r4, #12]
 80073f8:	9b03      	ldr	r3, [sp, #12]
 80073fa:	4298      	cmp	r0, r3
 80073fc:	bfb8      	it	lt
 80073fe:	4618      	movlt	r0, r3
 8007400:	e7a6      	b.n	8007350 <_printf_i+0x160>
 8007402:	2301      	movs	r3, #1
 8007404:	4632      	mov	r2, r6
 8007406:	4649      	mov	r1, r9
 8007408:	4640      	mov	r0, r8
 800740a:	47d0      	blx	sl
 800740c:	3001      	adds	r0, #1
 800740e:	d09d      	beq.n	800734c <_printf_i+0x15c>
 8007410:	3501      	adds	r5, #1
 8007412:	68e3      	ldr	r3, [r4, #12]
 8007414:	9903      	ldr	r1, [sp, #12]
 8007416:	1a5b      	subs	r3, r3, r1
 8007418:	42ab      	cmp	r3, r5
 800741a:	dcf2      	bgt.n	8007402 <_printf_i+0x212>
 800741c:	e7eb      	b.n	80073f6 <_printf_i+0x206>
 800741e:	2500      	movs	r5, #0
 8007420:	f104 0619 	add.w	r6, r4, #25
 8007424:	e7f5      	b.n	8007412 <_printf_i+0x222>
 8007426:	bf00      	nop
 8007428:	0800a56c 	.word	0x0800a56c
 800742c:	0800a57d 	.word	0x0800a57d

08007430 <std>:
 8007430:	2300      	movs	r3, #0
 8007432:	b510      	push	{r4, lr}
 8007434:	4604      	mov	r4, r0
 8007436:	e9c0 3300 	strd	r3, r3, [r0]
 800743a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800743e:	6083      	str	r3, [r0, #8]
 8007440:	8181      	strh	r1, [r0, #12]
 8007442:	6643      	str	r3, [r0, #100]	@ 0x64
 8007444:	81c2      	strh	r2, [r0, #14]
 8007446:	6183      	str	r3, [r0, #24]
 8007448:	4619      	mov	r1, r3
 800744a:	2208      	movs	r2, #8
 800744c:	305c      	adds	r0, #92	@ 0x5c
 800744e:	f000 f954 	bl	80076fa <memset>
 8007452:	4b0d      	ldr	r3, [pc, #52]	@ (8007488 <std+0x58>)
 8007454:	6263      	str	r3, [r4, #36]	@ 0x24
 8007456:	4b0d      	ldr	r3, [pc, #52]	@ (800748c <std+0x5c>)
 8007458:	62a3      	str	r3, [r4, #40]	@ 0x28
 800745a:	4b0d      	ldr	r3, [pc, #52]	@ (8007490 <std+0x60>)
 800745c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800745e:	4b0d      	ldr	r3, [pc, #52]	@ (8007494 <std+0x64>)
 8007460:	6323      	str	r3, [r4, #48]	@ 0x30
 8007462:	4b0d      	ldr	r3, [pc, #52]	@ (8007498 <std+0x68>)
 8007464:	6224      	str	r4, [r4, #32]
 8007466:	429c      	cmp	r4, r3
 8007468:	d006      	beq.n	8007478 <std+0x48>
 800746a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800746e:	4294      	cmp	r4, r2
 8007470:	d002      	beq.n	8007478 <std+0x48>
 8007472:	33d0      	adds	r3, #208	@ 0xd0
 8007474:	429c      	cmp	r4, r3
 8007476:	d105      	bne.n	8007484 <std+0x54>
 8007478:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800747c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007480:	f000 ba04 	b.w	800788c <__retarget_lock_init_recursive>
 8007484:	bd10      	pop	{r4, pc}
 8007486:	bf00      	nop
 8007488:	08007671 	.word	0x08007671
 800748c:	08007697 	.word	0x08007697
 8007490:	080076cf 	.word	0x080076cf
 8007494:	080076f3 	.word	0x080076f3
 8007498:	200008ac 	.word	0x200008ac

0800749c <stdio_exit_handler>:
 800749c:	4a02      	ldr	r2, [pc, #8]	@ (80074a8 <stdio_exit_handler+0xc>)
 800749e:	4903      	ldr	r1, [pc, #12]	@ (80074ac <stdio_exit_handler+0x10>)
 80074a0:	4803      	ldr	r0, [pc, #12]	@ (80074b0 <stdio_exit_handler+0x14>)
 80074a2:	f000 b869 	b.w	8007578 <_fwalk_sglue>
 80074a6:	bf00      	nop
 80074a8:	2000003c 	.word	0x2000003c
 80074ac:	08009821 	.word	0x08009821
 80074b0:	2000004c 	.word	0x2000004c

080074b4 <cleanup_stdio>:
 80074b4:	6841      	ldr	r1, [r0, #4]
 80074b6:	4b0c      	ldr	r3, [pc, #48]	@ (80074e8 <cleanup_stdio+0x34>)
 80074b8:	4299      	cmp	r1, r3
 80074ba:	b510      	push	{r4, lr}
 80074bc:	4604      	mov	r4, r0
 80074be:	d001      	beq.n	80074c4 <cleanup_stdio+0x10>
 80074c0:	f002 f9ae 	bl	8009820 <_fflush_r>
 80074c4:	68a1      	ldr	r1, [r4, #8]
 80074c6:	4b09      	ldr	r3, [pc, #36]	@ (80074ec <cleanup_stdio+0x38>)
 80074c8:	4299      	cmp	r1, r3
 80074ca:	d002      	beq.n	80074d2 <cleanup_stdio+0x1e>
 80074cc:	4620      	mov	r0, r4
 80074ce:	f002 f9a7 	bl	8009820 <_fflush_r>
 80074d2:	68e1      	ldr	r1, [r4, #12]
 80074d4:	4b06      	ldr	r3, [pc, #24]	@ (80074f0 <cleanup_stdio+0x3c>)
 80074d6:	4299      	cmp	r1, r3
 80074d8:	d004      	beq.n	80074e4 <cleanup_stdio+0x30>
 80074da:	4620      	mov	r0, r4
 80074dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074e0:	f002 b99e 	b.w	8009820 <_fflush_r>
 80074e4:	bd10      	pop	{r4, pc}
 80074e6:	bf00      	nop
 80074e8:	200008ac 	.word	0x200008ac
 80074ec:	20000914 	.word	0x20000914
 80074f0:	2000097c 	.word	0x2000097c

080074f4 <global_stdio_init.part.0>:
 80074f4:	b510      	push	{r4, lr}
 80074f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007524 <global_stdio_init.part.0+0x30>)
 80074f8:	4c0b      	ldr	r4, [pc, #44]	@ (8007528 <global_stdio_init.part.0+0x34>)
 80074fa:	4a0c      	ldr	r2, [pc, #48]	@ (800752c <global_stdio_init.part.0+0x38>)
 80074fc:	601a      	str	r2, [r3, #0]
 80074fe:	4620      	mov	r0, r4
 8007500:	2200      	movs	r2, #0
 8007502:	2104      	movs	r1, #4
 8007504:	f7ff ff94 	bl	8007430 <std>
 8007508:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800750c:	2201      	movs	r2, #1
 800750e:	2109      	movs	r1, #9
 8007510:	f7ff ff8e 	bl	8007430 <std>
 8007514:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007518:	2202      	movs	r2, #2
 800751a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800751e:	2112      	movs	r1, #18
 8007520:	f7ff bf86 	b.w	8007430 <std>
 8007524:	200009e4 	.word	0x200009e4
 8007528:	200008ac 	.word	0x200008ac
 800752c:	0800749d 	.word	0x0800749d

08007530 <__sfp_lock_acquire>:
 8007530:	4801      	ldr	r0, [pc, #4]	@ (8007538 <__sfp_lock_acquire+0x8>)
 8007532:	f000 b9ac 	b.w	800788e <__retarget_lock_acquire_recursive>
 8007536:	bf00      	nop
 8007538:	200009ed 	.word	0x200009ed

0800753c <__sfp_lock_release>:
 800753c:	4801      	ldr	r0, [pc, #4]	@ (8007544 <__sfp_lock_release+0x8>)
 800753e:	f000 b9a7 	b.w	8007890 <__retarget_lock_release_recursive>
 8007542:	bf00      	nop
 8007544:	200009ed 	.word	0x200009ed

08007548 <__sinit>:
 8007548:	b510      	push	{r4, lr}
 800754a:	4604      	mov	r4, r0
 800754c:	f7ff fff0 	bl	8007530 <__sfp_lock_acquire>
 8007550:	6a23      	ldr	r3, [r4, #32]
 8007552:	b11b      	cbz	r3, 800755c <__sinit+0x14>
 8007554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007558:	f7ff bff0 	b.w	800753c <__sfp_lock_release>
 800755c:	4b04      	ldr	r3, [pc, #16]	@ (8007570 <__sinit+0x28>)
 800755e:	6223      	str	r3, [r4, #32]
 8007560:	4b04      	ldr	r3, [pc, #16]	@ (8007574 <__sinit+0x2c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1f5      	bne.n	8007554 <__sinit+0xc>
 8007568:	f7ff ffc4 	bl	80074f4 <global_stdio_init.part.0>
 800756c:	e7f2      	b.n	8007554 <__sinit+0xc>
 800756e:	bf00      	nop
 8007570:	080074b5 	.word	0x080074b5
 8007574:	200009e4 	.word	0x200009e4

08007578 <_fwalk_sglue>:
 8007578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800757c:	4607      	mov	r7, r0
 800757e:	4688      	mov	r8, r1
 8007580:	4614      	mov	r4, r2
 8007582:	2600      	movs	r6, #0
 8007584:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007588:	f1b9 0901 	subs.w	r9, r9, #1
 800758c:	d505      	bpl.n	800759a <_fwalk_sglue+0x22>
 800758e:	6824      	ldr	r4, [r4, #0]
 8007590:	2c00      	cmp	r4, #0
 8007592:	d1f7      	bne.n	8007584 <_fwalk_sglue+0xc>
 8007594:	4630      	mov	r0, r6
 8007596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800759a:	89ab      	ldrh	r3, [r5, #12]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d907      	bls.n	80075b0 <_fwalk_sglue+0x38>
 80075a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075a4:	3301      	adds	r3, #1
 80075a6:	d003      	beq.n	80075b0 <_fwalk_sglue+0x38>
 80075a8:	4629      	mov	r1, r5
 80075aa:	4638      	mov	r0, r7
 80075ac:	47c0      	blx	r8
 80075ae:	4306      	orrs	r6, r0
 80075b0:	3568      	adds	r5, #104	@ 0x68
 80075b2:	e7e9      	b.n	8007588 <_fwalk_sglue+0x10>

080075b4 <sniprintf>:
 80075b4:	b40c      	push	{r2, r3}
 80075b6:	b530      	push	{r4, r5, lr}
 80075b8:	4b17      	ldr	r3, [pc, #92]	@ (8007618 <sniprintf+0x64>)
 80075ba:	1e0c      	subs	r4, r1, #0
 80075bc:	681d      	ldr	r5, [r3, #0]
 80075be:	b09d      	sub	sp, #116	@ 0x74
 80075c0:	da08      	bge.n	80075d4 <sniprintf+0x20>
 80075c2:	238b      	movs	r3, #139	@ 0x8b
 80075c4:	602b      	str	r3, [r5, #0]
 80075c6:	f04f 30ff 	mov.w	r0, #4294967295
 80075ca:	b01d      	add	sp, #116	@ 0x74
 80075cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075d0:	b002      	add	sp, #8
 80075d2:	4770      	bx	lr
 80075d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80075d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80075dc:	bf14      	ite	ne
 80075de:	f104 33ff 	addne.w	r3, r4, #4294967295
 80075e2:	4623      	moveq	r3, r4
 80075e4:	9304      	str	r3, [sp, #16]
 80075e6:	9307      	str	r3, [sp, #28]
 80075e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80075ec:	9002      	str	r0, [sp, #8]
 80075ee:	9006      	str	r0, [sp, #24]
 80075f0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80075f4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80075f6:	ab21      	add	r3, sp, #132	@ 0x84
 80075f8:	a902      	add	r1, sp, #8
 80075fa:	4628      	mov	r0, r5
 80075fc:	9301      	str	r3, [sp, #4]
 80075fe:	f001 fc75 	bl	8008eec <_svfiprintf_r>
 8007602:	1c43      	adds	r3, r0, #1
 8007604:	bfbc      	itt	lt
 8007606:	238b      	movlt	r3, #139	@ 0x8b
 8007608:	602b      	strlt	r3, [r5, #0]
 800760a:	2c00      	cmp	r4, #0
 800760c:	d0dd      	beq.n	80075ca <sniprintf+0x16>
 800760e:	9b02      	ldr	r3, [sp, #8]
 8007610:	2200      	movs	r2, #0
 8007612:	701a      	strb	r2, [r3, #0]
 8007614:	e7d9      	b.n	80075ca <sniprintf+0x16>
 8007616:	bf00      	nop
 8007618:	20000048 	.word	0x20000048

0800761c <siscanf>:
 800761c:	b40e      	push	{r1, r2, r3}
 800761e:	b530      	push	{r4, r5, lr}
 8007620:	b09c      	sub	sp, #112	@ 0x70
 8007622:	ac1f      	add	r4, sp, #124	@ 0x7c
 8007624:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007628:	f854 5b04 	ldr.w	r5, [r4], #4
 800762c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007630:	9002      	str	r0, [sp, #8]
 8007632:	9006      	str	r0, [sp, #24]
 8007634:	f7f8 fe1c 	bl	8000270 <strlen>
 8007638:	4b0b      	ldr	r3, [pc, #44]	@ (8007668 <siscanf+0x4c>)
 800763a:	9003      	str	r0, [sp, #12]
 800763c:	9007      	str	r0, [sp, #28]
 800763e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007640:	480a      	ldr	r0, [pc, #40]	@ (800766c <siscanf+0x50>)
 8007642:	9401      	str	r4, [sp, #4]
 8007644:	2300      	movs	r3, #0
 8007646:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007648:	9314      	str	r3, [sp, #80]	@ 0x50
 800764a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800764e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007652:	462a      	mov	r2, r5
 8007654:	4623      	mov	r3, r4
 8007656:	a902      	add	r1, sp, #8
 8007658:	6800      	ldr	r0, [r0, #0]
 800765a:	f001 fd9b 	bl	8009194 <__ssvfiscanf_r>
 800765e:	b01c      	add	sp, #112	@ 0x70
 8007660:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007664:	b003      	add	sp, #12
 8007666:	4770      	bx	lr
 8007668:	08007693 	.word	0x08007693
 800766c:	20000048 	.word	0x20000048

08007670 <__sread>:
 8007670:	b510      	push	{r4, lr}
 8007672:	460c      	mov	r4, r1
 8007674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007678:	f000 f8ba 	bl	80077f0 <_read_r>
 800767c:	2800      	cmp	r0, #0
 800767e:	bfab      	itete	ge
 8007680:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007682:	89a3      	ldrhlt	r3, [r4, #12]
 8007684:	181b      	addge	r3, r3, r0
 8007686:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800768a:	bfac      	ite	ge
 800768c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800768e:	81a3      	strhlt	r3, [r4, #12]
 8007690:	bd10      	pop	{r4, pc}

08007692 <__seofread>:
 8007692:	2000      	movs	r0, #0
 8007694:	4770      	bx	lr

08007696 <__swrite>:
 8007696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800769a:	461f      	mov	r7, r3
 800769c:	898b      	ldrh	r3, [r1, #12]
 800769e:	05db      	lsls	r3, r3, #23
 80076a0:	4605      	mov	r5, r0
 80076a2:	460c      	mov	r4, r1
 80076a4:	4616      	mov	r6, r2
 80076a6:	d505      	bpl.n	80076b4 <__swrite+0x1e>
 80076a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076ac:	2302      	movs	r3, #2
 80076ae:	2200      	movs	r2, #0
 80076b0:	f000 f88c 	bl	80077cc <_lseek_r>
 80076b4:	89a3      	ldrh	r3, [r4, #12]
 80076b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80076be:	81a3      	strh	r3, [r4, #12]
 80076c0:	4632      	mov	r2, r6
 80076c2:	463b      	mov	r3, r7
 80076c4:	4628      	mov	r0, r5
 80076c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076ca:	f000 b8a3 	b.w	8007814 <_write_r>

080076ce <__sseek>:
 80076ce:	b510      	push	{r4, lr}
 80076d0:	460c      	mov	r4, r1
 80076d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076d6:	f000 f879 	bl	80077cc <_lseek_r>
 80076da:	1c43      	adds	r3, r0, #1
 80076dc:	89a3      	ldrh	r3, [r4, #12]
 80076de:	bf15      	itete	ne
 80076e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80076e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80076e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80076ea:	81a3      	strheq	r3, [r4, #12]
 80076ec:	bf18      	it	ne
 80076ee:	81a3      	strhne	r3, [r4, #12]
 80076f0:	bd10      	pop	{r4, pc}

080076f2 <__sclose>:
 80076f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076f6:	f000 b859 	b.w	80077ac <_close_r>

080076fa <memset>:
 80076fa:	4402      	add	r2, r0
 80076fc:	4603      	mov	r3, r0
 80076fe:	4293      	cmp	r3, r2
 8007700:	d100      	bne.n	8007704 <memset+0xa>
 8007702:	4770      	bx	lr
 8007704:	f803 1b01 	strb.w	r1, [r3], #1
 8007708:	e7f9      	b.n	80076fe <memset+0x4>

0800770a <strchr>:
 800770a:	b2c9      	uxtb	r1, r1
 800770c:	4603      	mov	r3, r0
 800770e:	4618      	mov	r0, r3
 8007710:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007714:	b112      	cbz	r2, 800771c <strchr+0x12>
 8007716:	428a      	cmp	r2, r1
 8007718:	d1f9      	bne.n	800770e <strchr+0x4>
 800771a:	4770      	bx	lr
 800771c:	2900      	cmp	r1, #0
 800771e:	bf18      	it	ne
 8007720:	2000      	movne	r0, #0
 8007722:	4770      	bx	lr

08007724 <strncpy>:
 8007724:	b510      	push	{r4, lr}
 8007726:	3901      	subs	r1, #1
 8007728:	4603      	mov	r3, r0
 800772a:	b132      	cbz	r2, 800773a <strncpy+0x16>
 800772c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007730:	f803 4b01 	strb.w	r4, [r3], #1
 8007734:	3a01      	subs	r2, #1
 8007736:	2c00      	cmp	r4, #0
 8007738:	d1f7      	bne.n	800772a <strncpy+0x6>
 800773a:	441a      	add	r2, r3
 800773c:	2100      	movs	r1, #0
 800773e:	4293      	cmp	r3, r2
 8007740:	d100      	bne.n	8007744 <strncpy+0x20>
 8007742:	bd10      	pop	{r4, pc}
 8007744:	f803 1b01 	strb.w	r1, [r3], #1
 8007748:	e7f9      	b.n	800773e <strncpy+0x1a>

0800774a <strrchr>:
 800774a:	b538      	push	{r3, r4, r5, lr}
 800774c:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 8007750:	4603      	mov	r3, r0
 8007752:	d10e      	bne.n	8007772 <strrchr+0x28>
 8007754:	4621      	mov	r1, r4
 8007756:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800775a:	f7ff bfd6 	b.w	800770a <strchr>
 800775e:	1c43      	adds	r3, r0, #1
 8007760:	4605      	mov	r5, r0
 8007762:	4621      	mov	r1, r4
 8007764:	4618      	mov	r0, r3
 8007766:	f7ff ffd0 	bl	800770a <strchr>
 800776a:	2800      	cmp	r0, #0
 800776c:	d1f7      	bne.n	800775e <strrchr+0x14>
 800776e:	4628      	mov	r0, r5
 8007770:	bd38      	pop	{r3, r4, r5, pc}
 8007772:	2500      	movs	r5, #0
 8007774:	e7f5      	b.n	8007762 <strrchr+0x18>

08007776 <strstr>:
 8007776:	780a      	ldrb	r2, [r1, #0]
 8007778:	b570      	push	{r4, r5, r6, lr}
 800777a:	b96a      	cbnz	r2, 8007798 <strstr+0x22>
 800777c:	bd70      	pop	{r4, r5, r6, pc}
 800777e:	429a      	cmp	r2, r3
 8007780:	d109      	bne.n	8007796 <strstr+0x20>
 8007782:	460c      	mov	r4, r1
 8007784:	4605      	mov	r5, r0
 8007786:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800778a:	2b00      	cmp	r3, #0
 800778c:	d0f6      	beq.n	800777c <strstr+0x6>
 800778e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007792:	429e      	cmp	r6, r3
 8007794:	d0f7      	beq.n	8007786 <strstr+0x10>
 8007796:	3001      	adds	r0, #1
 8007798:	7803      	ldrb	r3, [r0, #0]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d1ef      	bne.n	800777e <strstr+0x8>
 800779e:	4618      	mov	r0, r3
 80077a0:	e7ec      	b.n	800777c <strstr+0x6>
	...

080077a4 <_localeconv_r>:
 80077a4:	4800      	ldr	r0, [pc, #0]	@ (80077a8 <_localeconv_r+0x4>)
 80077a6:	4770      	bx	lr
 80077a8:	20000188 	.word	0x20000188

080077ac <_close_r>:
 80077ac:	b538      	push	{r3, r4, r5, lr}
 80077ae:	4d06      	ldr	r5, [pc, #24]	@ (80077c8 <_close_r+0x1c>)
 80077b0:	2300      	movs	r3, #0
 80077b2:	4604      	mov	r4, r0
 80077b4:	4608      	mov	r0, r1
 80077b6:	602b      	str	r3, [r5, #0]
 80077b8:	f7fa fb1c 	bl	8001df4 <_close>
 80077bc:	1c43      	adds	r3, r0, #1
 80077be:	d102      	bne.n	80077c6 <_close_r+0x1a>
 80077c0:	682b      	ldr	r3, [r5, #0]
 80077c2:	b103      	cbz	r3, 80077c6 <_close_r+0x1a>
 80077c4:	6023      	str	r3, [r4, #0]
 80077c6:	bd38      	pop	{r3, r4, r5, pc}
 80077c8:	200009e8 	.word	0x200009e8

080077cc <_lseek_r>:
 80077cc:	b538      	push	{r3, r4, r5, lr}
 80077ce:	4d07      	ldr	r5, [pc, #28]	@ (80077ec <_lseek_r+0x20>)
 80077d0:	4604      	mov	r4, r0
 80077d2:	4608      	mov	r0, r1
 80077d4:	4611      	mov	r1, r2
 80077d6:	2200      	movs	r2, #0
 80077d8:	602a      	str	r2, [r5, #0]
 80077da:	461a      	mov	r2, r3
 80077dc:	f7fa fb31 	bl	8001e42 <_lseek>
 80077e0:	1c43      	adds	r3, r0, #1
 80077e2:	d102      	bne.n	80077ea <_lseek_r+0x1e>
 80077e4:	682b      	ldr	r3, [r5, #0]
 80077e6:	b103      	cbz	r3, 80077ea <_lseek_r+0x1e>
 80077e8:	6023      	str	r3, [r4, #0]
 80077ea:	bd38      	pop	{r3, r4, r5, pc}
 80077ec:	200009e8 	.word	0x200009e8

080077f0 <_read_r>:
 80077f0:	b538      	push	{r3, r4, r5, lr}
 80077f2:	4d07      	ldr	r5, [pc, #28]	@ (8007810 <_read_r+0x20>)
 80077f4:	4604      	mov	r4, r0
 80077f6:	4608      	mov	r0, r1
 80077f8:	4611      	mov	r1, r2
 80077fa:	2200      	movs	r2, #0
 80077fc:	602a      	str	r2, [r5, #0]
 80077fe:	461a      	mov	r2, r3
 8007800:	f7fa fabf 	bl	8001d82 <_read>
 8007804:	1c43      	adds	r3, r0, #1
 8007806:	d102      	bne.n	800780e <_read_r+0x1e>
 8007808:	682b      	ldr	r3, [r5, #0]
 800780a:	b103      	cbz	r3, 800780e <_read_r+0x1e>
 800780c:	6023      	str	r3, [r4, #0]
 800780e:	bd38      	pop	{r3, r4, r5, pc}
 8007810:	200009e8 	.word	0x200009e8

08007814 <_write_r>:
 8007814:	b538      	push	{r3, r4, r5, lr}
 8007816:	4d07      	ldr	r5, [pc, #28]	@ (8007834 <_write_r+0x20>)
 8007818:	4604      	mov	r4, r0
 800781a:	4608      	mov	r0, r1
 800781c:	4611      	mov	r1, r2
 800781e:	2200      	movs	r2, #0
 8007820:	602a      	str	r2, [r5, #0]
 8007822:	461a      	mov	r2, r3
 8007824:	f7fa faca 	bl	8001dbc <_write>
 8007828:	1c43      	adds	r3, r0, #1
 800782a:	d102      	bne.n	8007832 <_write_r+0x1e>
 800782c:	682b      	ldr	r3, [r5, #0]
 800782e:	b103      	cbz	r3, 8007832 <_write_r+0x1e>
 8007830:	6023      	str	r3, [r4, #0]
 8007832:	bd38      	pop	{r3, r4, r5, pc}
 8007834:	200009e8 	.word	0x200009e8

08007838 <__errno>:
 8007838:	4b01      	ldr	r3, [pc, #4]	@ (8007840 <__errno+0x8>)
 800783a:	6818      	ldr	r0, [r3, #0]
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	20000048 	.word	0x20000048

08007844 <__libc_init_array>:
 8007844:	b570      	push	{r4, r5, r6, lr}
 8007846:	4d0d      	ldr	r5, [pc, #52]	@ (800787c <__libc_init_array+0x38>)
 8007848:	4c0d      	ldr	r4, [pc, #52]	@ (8007880 <__libc_init_array+0x3c>)
 800784a:	1b64      	subs	r4, r4, r5
 800784c:	10a4      	asrs	r4, r4, #2
 800784e:	2600      	movs	r6, #0
 8007850:	42a6      	cmp	r6, r4
 8007852:	d109      	bne.n	8007868 <__libc_init_array+0x24>
 8007854:	4d0b      	ldr	r5, [pc, #44]	@ (8007884 <__libc_init_array+0x40>)
 8007856:	4c0c      	ldr	r4, [pc, #48]	@ (8007888 <__libc_init_array+0x44>)
 8007858:	f002 fce0 	bl	800a21c <_init>
 800785c:	1b64      	subs	r4, r4, r5
 800785e:	10a4      	asrs	r4, r4, #2
 8007860:	2600      	movs	r6, #0
 8007862:	42a6      	cmp	r6, r4
 8007864:	d105      	bne.n	8007872 <__libc_init_array+0x2e>
 8007866:	bd70      	pop	{r4, r5, r6, pc}
 8007868:	f855 3b04 	ldr.w	r3, [r5], #4
 800786c:	4798      	blx	r3
 800786e:	3601      	adds	r6, #1
 8007870:	e7ee      	b.n	8007850 <__libc_init_array+0xc>
 8007872:	f855 3b04 	ldr.w	r3, [r5], #4
 8007876:	4798      	blx	r3
 8007878:	3601      	adds	r6, #1
 800787a:	e7f2      	b.n	8007862 <__libc_init_array+0x1e>
 800787c:	0800a8ec 	.word	0x0800a8ec
 8007880:	0800a8ec 	.word	0x0800a8ec
 8007884:	0800a8ec 	.word	0x0800a8ec
 8007888:	0800a8f0 	.word	0x0800a8f0

0800788c <__retarget_lock_init_recursive>:
 800788c:	4770      	bx	lr

0800788e <__retarget_lock_acquire_recursive>:
 800788e:	4770      	bx	lr

08007890 <__retarget_lock_release_recursive>:
 8007890:	4770      	bx	lr

08007892 <quorem>:
 8007892:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007896:	6903      	ldr	r3, [r0, #16]
 8007898:	690c      	ldr	r4, [r1, #16]
 800789a:	42a3      	cmp	r3, r4
 800789c:	4607      	mov	r7, r0
 800789e:	db7e      	blt.n	800799e <quorem+0x10c>
 80078a0:	3c01      	subs	r4, #1
 80078a2:	f101 0814 	add.w	r8, r1, #20
 80078a6:	00a3      	lsls	r3, r4, #2
 80078a8:	f100 0514 	add.w	r5, r0, #20
 80078ac:	9300      	str	r3, [sp, #0]
 80078ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078b2:	9301      	str	r3, [sp, #4]
 80078b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80078b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078bc:	3301      	adds	r3, #1
 80078be:	429a      	cmp	r2, r3
 80078c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80078c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80078c8:	d32e      	bcc.n	8007928 <quorem+0x96>
 80078ca:	f04f 0a00 	mov.w	sl, #0
 80078ce:	46c4      	mov	ip, r8
 80078d0:	46ae      	mov	lr, r5
 80078d2:	46d3      	mov	fp, sl
 80078d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80078d8:	b298      	uxth	r0, r3
 80078da:	fb06 a000 	mla	r0, r6, r0, sl
 80078de:	0c02      	lsrs	r2, r0, #16
 80078e0:	0c1b      	lsrs	r3, r3, #16
 80078e2:	fb06 2303 	mla	r3, r6, r3, r2
 80078e6:	f8de 2000 	ldr.w	r2, [lr]
 80078ea:	b280      	uxth	r0, r0
 80078ec:	b292      	uxth	r2, r2
 80078ee:	1a12      	subs	r2, r2, r0
 80078f0:	445a      	add	r2, fp
 80078f2:	f8de 0000 	ldr.w	r0, [lr]
 80078f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007900:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007904:	b292      	uxth	r2, r2
 8007906:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800790a:	45e1      	cmp	r9, ip
 800790c:	f84e 2b04 	str.w	r2, [lr], #4
 8007910:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007914:	d2de      	bcs.n	80078d4 <quorem+0x42>
 8007916:	9b00      	ldr	r3, [sp, #0]
 8007918:	58eb      	ldr	r3, [r5, r3]
 800791a:	b92b      	cbnz	r3, 8007928 <quorem+0x96>
 800791c:	9b01      	ldr	r3, [sp, #4]
 800791e:	3b04      	subs	r3, #4
 8007920:	429d      	cmp	r5, r3
 8007922:	461a      	mov	r2, r3
 8007924:	d32f      	bcc.n	8007986 <quorem+0xf4>
 8007926:	613c      	str	r4, [r7, #16]
 8007928:	4638      	mov	r0, r7
 800792a:	f001 f97b 	bl	8008c24 <__mcmp>
 800792e:	2800      	cmp	r0, #0
 8007930:	db25      	blt.n	800797e <quorem+0xec>
 8007932:	4629      	mov	r1, r5
 8007934:	2000      	movs	r0, #0
 8007936:	f858 2b04 	ldr.w	r2, [r8], #4
 800793a:	f8d1 c000 	ldr.w	ip, [r1]
 800793e:	fa1f fe82 	uxth.w	lr, r2
 8007942:	fa1f f38c 	uxth.w	r3, ip
 8007946:	eba3 030e 	sub.w	r3, r3, lr
 800794a:	4403      	add	r3, r0
 800794c:	0c12      	lsrs	r2, r2, #16
 800794e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007952:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007956:	b29b      	uxth	r3, r3
 8007958:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800795c:	45c1      	cmp	r9, r8
 800795e:	f841 3b04 	str.w	r3, [r1], #4
 8007962:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007966:	d2e6      	bcs.n	8007936 <quorem+0xa4>
 8007968:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800796c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007970:	b922      	cbnz	r2, 800797c <quorem+0xea>
 8007972:	3b04      	subs	r3, #4
 8007974:	429d      	cmp	r5, r3
 8007976:	461a      	mov	r2, r3
 8007978:	d30b      	bcc.n	8007992 <quorem+0x100>
 800797a:	613c      	str	r4, [r7, #16]
 800797c:	3601      	adds	r6, #1
 800797e:	4630      	mov	r0, r6
 8007980:	b003      	add	sp, #12
 8007982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007986:	6812      	ldr	r2, [r2, #0]
 8007988:	3b04      	subs	r3, #4
 800798a:	2a00      	cmp	r2, #0
 800798c:	d1cb      	bne.n	8007926 <quorem+0x94>
 800798e:	3c01      	subs	r4, #1
 8007990:	e7c6      	b.n	8007920 <quorem+0x8e>
 8007992:	6812      	ldr	r2, [r2, #0]
 8007994:	3b04      	subs	r3, #4
 8007996:	2a00      	cmp	r2, #0
 8007998:	d1ef      	bne.n	800797a <quorem+0xe8>
 800799a:	3c01      	subs	r4, #1
 800799c:	e7ea      	b.n	8007974 <quorem+0xe2>
 800799e:	2000      	movs	r0, #0
 80079a0:	e7ee      	b.n	8007980 <quorem+0xee>
 80079a2:	0000      	movs	r0, r0
 80079a4:	0000      	movs	r0, r0
	...

080079a8 <_dtoa_r>:
 80079a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ac:	69c7      	ldr	r7, [r0, #28]
 80079ae:	b099      	sub	sp, #100	@ 0x64
 80079b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80079b4:	ec55 4b10 	vmov	r4, r5, d0
 80079b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80079ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80079bc:	4683      	mov	fp, r0
 80079be:	920e      	str	r2, [sp, #56]	@ 0x38
 80079c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079c2:	b97f      	cbnz	r7, 80079e4 <_dtoa_r+0x3c>
 80079c4:	2010      	movs	r0, #16
 80079c6:	f000 fdfd 	bl	80085c4 <malloc>
 80079ca:	4602      	mov	r2, r0
 80079cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80079d0:	b920      	cbnz	r0, 80079dc <_dtoa_r+0x34>
 80079d2:	4ba7      	ldr	r3, [pc, #668]	@ (8007c70 <_dtoa_r+0x2c8>)
 80079d4:	21ef      	movs	r1, #239	@ 0xef
 80079d6:	48a7      	ldr	r0, [pc, #668]	@ (8007c74 <_dtoa_r+0x2cc>)
 80079d8:	f001 fff6 	bl	80099c8 <__assert_func>
 80079dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80079e0:	6007      	str	r7, [r0, #0]
 80079e2:	60c7      	str	r7, [r0, #12]
 80079e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80079e8:	6819      	ldr	r1, [r3, #0]
 80079ea:	b159      	cbz	r1, 8007a04 <_dtoa_r+0x5c>
 80079ec:	685a      	ldr	r2, [r3, #4]
 80079ee:	604a      	str	r2, [r1, #4]
 80079f0:	2301      	movs	r3, #1
 80079f2:	4093      	lsls	r3, r2
 80079f4:	608b      	str	r3, [r1, #8]
 80079f6:	4658      	mov	r0, fp
 80079f8:	f000 feda 	bl	80087b0 <_Bfree>
 80079fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007a00:	2200      	movs	r2, #0
 8007a02:	601a      	str	r2, [r3, #0]
 8007a04:	1e2b      	subs	r3, r5, #0
 8007a06:	bfb9      	ittee	lt
 8007a08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007a0c:	9303      	strlt	r3, [sp, #12]
 8007a0e:	2300      	movge	r3, #0
 8007a10:	6033      	strge	r3, [r6, #0]
 8007a12:	9f03      	ldr	r7, [sp, #12]
 8007a14:	4b98      	ldr	r3, [pc, #608]	@ (8007c78 <_dtoa_r+0x2d0>)
 8007a16:	bfbc      	itt	lt
 8007a18:	2201      	movlt	r2, #1
 8007a1a:	6032      	strlt	r2, [r6, #0]
 8007a1c:	43bb      	bics	r3, r7
 8007a1e:	d112      	bne.n	8007a46 <_dtoa_r+0x9e>
 8007a20:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007a22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007a26:	6013      	str	r3, [r2, #0]
 8007a28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007a2c:	4323      	orrs	r3, r4
 8007a2e:	f000 854d 	beq.w	80084cc <_dtoa_r+0xb24>
 8007a32:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a34:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007c8c <_dtoa_r+0x2e4>
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f000 854f 	beq.w	80084dc <_dtoa_r+0xb34>
 8007a3e:	f10a 0303 	add.w	r3, sl, #3
 8007a42:	f000 bd49 	b.w	80084d8 <_dtoa_r+0xb30>
 8007a46:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	ec51 0b17 	vmov	r0, r1, d7
 8007a50:	2300      	movs	r3, #0
 8007a52:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007a56:	f7f9 f837 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a5a:	4680      	mov	r8, r0
 8007a5c:	b158      	cbz	r0, 8007a76 <_dtoa_r+0xce>
 8007a5e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007a60:	2301      	movs	r3, #1
 8007a62:	6013      	str	r3, [r2, #0]
 8007a64:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a66:	b113      	cbz	r3, 8007a6e <_dtoa_r+0xc6>
 8007a68:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007a6a:	4b84      	ldr	r3, [pc, #528]	@ (8007c7c <_dtoa_r+0x2d4>)
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007c90 <_dtoa_r+0x2e8>
 8007a72:	f000 bd33 	b.w	80084dc <_dtoa_r+0xb34>
 8007a76:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007a7a:	aa16      	add	r2, sp, #88	@ 0x58
 8007a7c:	a917      	add	r1, sp, #92	@ 0x5c
 8007a7e:	4658      	mov	r0, fp
 8007a80:	f001 f980 	bl	8008d84 <__d2b>
 8007a84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007a88:	4681      	mov	r9, r0
 8007a8a:	2e00      	cmp	r6, #0
 8007a8c:	d077      	beq.n	8007b7e <_dtoa_r+0x1d6>
 8007a8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a90:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007a94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007aa0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007aa4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	2200      	movs	r2, #0
 8007aac:	4b74      	ldr	r3, [pc, #464]	@ (8007c80 <_dtoa_r+0x2d8>)
 8007aae:	f7f8 fbeb 	bl	8000288 <__aeabi_dsub>
 8007ab2:	a369      	add	r3, pc, #420	@ (adr r3, 8007c58 <_dtoa_r+0x2b0>)
 8007ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab8:	f7f8 fd9e 	bl	80005f8 <__aeabi_dmul>
 8007abc:	a368      	add	r3, pc, #416	@ (adr r3, 8007c60 <_dtoa_r+0x2b8>)
 8007abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac2:	f7f8 fbe3 	bl	800028c <__adddf3>
 8007ac6:	4604      	mov	r4, r0
 8007ac8:	4630      	mov	r0, r6
 8007aca:	460d      	mov	r5, r1
 8007acc:	f7f8 fd2a 	bl	8000524 <__aeabi_i2d>
 8007ad0:	a365      	add	r3, pc, #404	@ (adr r3, 8007c68 <_dtoa_r+0x2c0>)
 8007ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad6:	f7f8 fd8f 	bl	80005f8 <__aeabi_dmul>
 8007ada:	4602      	mov	r2, r0
 8007adc:	460b      	mov	r3, r1
 8007ade:	4620      	mov	r0, r4
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	f7f8 fbd3 	bl	800028c <__adddf3>
 8007ae6:	4604      	mov	r4, r0
 8007ae8:	460d      	mov	r5, r1
 8007aea:	f7f9 f835 	bl	8000b58 <__aeabi_d2iz>
 8007aee:	2200      	movs	r2, #0
 8007af0:	4607      	mov	r7, r0
 8007af2:	2300      	movs	r3, #0
 8007af4:	4620      	mov	r0, r4
 8007af6:	4629      	mov	r1, r5
 8007af8:	f7f8 fff0 	bl	8000adc <__aeabi_dcmplt>
 8007afc:	b140      	cbz	r0, 8007b10 <_dtoa_r+0x168>
 8007afe:	4638      	mov	r0, r7
 8007b00:	f7f8 fd10 	bl	8000524 <__aeabi_i2d>
 8007b04:	4622      	mov	r2, r4
 8007b06:	462b      	mov	r3, r5
 8007b08:	f7f8 ffde 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b0c:	b900      	cbnz	r0, 8007b10 <_dtoa_r+0x168>
 8007b0e:	3f01      	subs	r7, #1
 8007b10:	2f16      	cmp	r7, #22
 8007b12:	d851      	bhi.n	8007bb8 <_dtoa_r+0x210>
 8007b14:	4b5b      	ldr	r3, [pc, #364]	@ (8007c84 <_dtoa_r+0x2dc>)
 8007b16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b22:	f7f8 ffdb 	bl	8000adc <__aeabi_dcmplt>
 8007b26:	2800      	cmp	r0, #0
 8007b28:	d048      	beq.n	8007bbc <_dtoa_r+0x214>
 8007b2a:	3f01      	subs	r7, #1
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007b30:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007b32:	1b9b      	subs	r3, r3, r6
 8007b34:	1e5a      	subs	r2, r3, #1
 8007b36:	bf44      	itt	mi
 8007b38:	f1c3 0801 	rsbmi	r8, r3, #1
 8007b3c:	2300      	movmi	r3, #0
 8007b3e:	9208      	str	r2, [sp, #32]
 8007b40:	bf54      	ite	pl
 8007b42:	f04f 0800 	movpl.w	r8, #0
 8007b46:	9308      	strmi	r3, [sp, #32]
 8007b48:	2f00      	cmp	r7, #0
 8007b4a:	db39      	blt.n	8007bc0 <_dtoa_r+0x218>
 8007b4c:	9b08      	ldr	r3, [sp, #32]
 8007b4e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007b50:	443b      	add	r3, r7
 8007b52:	9308      	str	r3, [sp, #32]
 8007b54:	2300      	movs	r3, #0
 8007b56:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b5a:	2b09      	cmp	r3, #9
 8007b5c:	d864      	bhi.n	8007c28 <_dtoa_r+0x280>
 8007b5e:	2b05      	cmp	r3, #5
 8007b60:	bfc4      	itt	gt
 8007b62:	3b04      	subgt	r3, #4
 8007b64:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b68:	f1a3 0302 	sub.w	r3, r3, #2
 8007b6c:	bfcc      	ite	gt
 8007b6e:	2400      	movgt	r4, #0
 8007b70:	2401      	movle	r4, #1
 8007b72:	2b03      	cmp	r3, #3
 8007b74:	d863      	bhi.n	8007c3e <_dtoa_r+0x296>
 8007b76:	e8df f003 	tbb	[pc, r3]
 8007b7a:	372a      	.short	0x372a
 8007b7c:	5535      	.short	0x5535
 8007b7e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007b82:	441e      	add	r6, r3
 8007b84:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007b88:	2b20      	cmp	r3, #32
 8007b8a:	bfc1      	itttt	gt
 8007b8c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007b90:	409f      	lslgt	r7, r3
 8007b92:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007b96:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007b9a:	bfd6      	itet	le
 8007b9c:	f1c3 0320 	rsble	r3, r3, #32
 8007ba0:	ea47 0003 	orrgt.w	r0, r7, r3
 8007ba4:	fa04 f003 	lslle.w	r0, r4, r3
 8007ba8:	f7f8 fcac 	bl	8000504 <__aeabi_ui2d>
 8007bac:	2201      	movs	r2, #1
 8007bae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007bb2:	3e01      	subs	r6, #1
 8007bb4:	9214      	str	r2, [sp, #80]	@ 0x50
 8007bb6:	e777      	b.n	8007aa8 <_dtoa_r+0x100>
 8007bb8:	2301      	movs	r3, #1
 8007bba:	e7b8      	b.n	8007b2e <_dtoa_r+0x186>
 8007bbc:	9012      	str	r0, [sp, #72]	@ 0x48
 8007bbe:	e7b7      	b.n	8007b30 <_dtoa_r+0x188>
 8007bc0:	427b      	negs	r3, r7
 8007bc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	eba8 0807 	sub.w	r8, r8, r7
 8007bca:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007bcc:	e7c4      	b.n	8007b58 <_dtoa_r+0x1b0>
 8007bce:	2300      	movs	r3, #0
 8007bd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007bd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	dc35      	bgt.n	8007c44 <_dtoa_r+0x29c>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	9300      	str	r3, [sp, #0]
 8007bdc:	9307      	str	r3, [sp, #28]
 8007bde:	461a      	mov	r2, r3
 8007be0:	920e      	str	r2, [sp, #56]	@ 0x38
 8007be2:	e00b      	b.n	8007bfc <_dtoa_r+0x254>
 8007be4:	2301      	movs	r3, #1
 8007be6:	e7f3      	b.n	8007bd0 <_dtoa_r+0x228>
 8007be8:	2300      	movs	r3, #0
 8007bea:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007bec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bee:	18fb      	adds	r3, r7, r3
 8007bf0:	9300      	str	r3, [sp, #0]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	9307      	str	r3, [sp, #28]
 8007bf8:	bfb8      	it	lt
 8007bfa:	2301      	movlt	r3, #1
 8007bfc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007c00:	2100      	movs	r1, #0
 8007c02:	2204      	movs	r2, #4
 8007c04:	f102 0514 	add.w	r5, r2, #20
 8007c08:	429d      	cmp	r5, r3
 8007c0a:	d91f      	bls.n	8007c4c <_dtoa_r+0x2a4>
 8007c0c:	6041      	str	r1, [r0, #4]
 8007c0e:	4658      	mov	r0, fp
 8007c10:	f000 fd8e 	bl	8008730 <_Balloc>
 8007c14:	4682      	mov	sl, r0
 8007c16:	2800      	cmp	r0, #0
 8007c18:	d13c      	bne.n	8007c94 <_dtoa_r+0x2ec>
 8007c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8007c88 <_dtoa_r+0x2e0>)
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007c22:	e6d8      	b.n	80079d6 <_dtoa_r+0x2e>
 8007c24:	2301      	movs	r3, #1
 8007c26:	e7e0      	b.n	8007bea <_dtoa_r+0x242>
 8007c28:	2401      	movs	r4, #1
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c2e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007c30:	f04f 33ff 	mov.w	r3, #4294967295
 8007c34:	9300      	str	r3, [sp, #0]
 8007c36:	9307      	str	r3, [sp, #28]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	2312      	movs	r3, #18
 8007c3c:	e7d0      	b.n	8007be0 <_dtoa_r+0x238>
 8007c3e:	2301      	movs	r3, #1
 8007c40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c42:	e7f5      	b.n	8007c30 <_dtoa_r+0x288>
 8007c44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	9307      	str	r3, [sp, #28]
 8007c4a:	e7d7      	b.n	8007bfc <_dtoa_r+0x254>
 8007c4c:	3101      	adds	r1, #1
 8007c4e:	0052      	lsls	r2, r2, #1
 8007c50:	e7d8      	b.n	8007c04 <_dtoa_r+0x25c>
 8007c52:	bf00      	nop
 8007c54:	f3af 8000 	nop.w
 8007c58:	636f4361 	.word	0x636f4361
 8007c5c:	3fd287a7 	.word	0x3fd287a7
 8007c60:	8b60c8b3 	.word	0x8b60c8b3
 8007c64:	3fc68a28 	.word	0x3fc68a28
 8007c68:	509f79fb 	.word	0x509f79fb
 8007c6c:	3fd34413 	.word	0x3fd34413
 8007c70:	0800a59b 	.word	0x0800a59b
 8007c74:	0800a5b2 	.word	0x0800a5b2
 8007c78:	7ff00000 	.word	0x7ff00000
 8007c7c:	0800a798 	.word	0x0800a798
 8007c80:	3ff80000 	.word	0x3ff80000
 8007c84:	0800a6a8 	.word	0x0800a6a8
 8007c88:	0800a60a 	.word	0x0800a60a
 8007c8c:	0800a597 	.word	0x0800a597
 8007c90:	0800a797 	.word	0x0800a797
 8007c94:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007c98:	6018      	str	r0, [r3, #0]
 8007c9a:	9b07      	ldr	r3, [sp, #28]
 8007c9c:	2b0e      	cmp	r3, #14
 8007c9e:	f200 80a4 	bhi.w	8007dea <_dtoa_r+0x442>
 8007ca2:	2c00      	cmp	r4, #0
 8007ca4:	f000 80a1 	beq.w	8007dea <_dtoa_r+0x442>
 8007ca8:	2f00      	cmp	r7, #0
 8007caa:	dd33      	ble.n	8007d14 <_dtoa_r+0x36c>
 8007cac:	4bad      	ldr	r3, [pc, #692]	@ (8007f64 <_dtoa_r+0x5bc>)
 8007cae:	f007 020f 	and.w	r2, r7, #15
 8007cb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cb6:	ed93 7b00 	vldr	d7, [r3]
 8007cba:	05f8      	lsls	r0, r7, #23
 8007cbc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007cc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007cc4:	d516      	bpl.n	8007cf4 <_dtoa_r+0x34c>
 8007cc6:	4ba8      	ldr	r3, [pc, #672]	@ (8007f68 <_dtoa_r+0x5c0>)
 8007cc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ccc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007cd0:	f7f8 fdbc 	bl	800084c <__aeabi_ddiv>
 8007cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cd8:	f004 040f 	and.w	r4, r4, #15
 8007cdc:	2603      	movs	r6, #3
 8007cde:	4da2      	ldr	r5, [pc, #648]	@ (8007f68 <_dtoa_r+0x5c0>)
 8007ce0:	b954      	cbnz	r4, 8007cf8 <_dtoa_r+0x350>
 8007ce2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ce6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cea:	f7f8 fdaf 	bl	800084c <__aeabi_ddiv>
 8007cee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cf2:	e028      	b.n	8007d46 <_dtoa_r+0x39e>
 8007cf4:	2602      	movs	r6, #2
 8007cf6:	e7f2      	b.n	8007cde <_dtoa_r+0x336>
 8007cf8:	07e1      	lsls	r1, r4, #31
 8007cfa:	d508      	bpl.n	8007d0e <_dtoa_r+0x366>
 8007cfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d04:	f7f8 fc78 	bl	80005f8 <__aeabi_dmul>
 8007d08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d0c:	3601      	adds	r6, #1
 8007d0e:	1064      	asrs	r4, r4, #1
 8007d10:	3508      	adds	r5, #8
 8007d12:	e7e5      	b.n	8007ce0 <_dtoa_r+0x338>
 8007d14:	f000 80d2 	beq.w	8007ebc <_dtoa_r+0x514>
 8007d18:	427c      	negs	r4, r7
 8007d1a:	4b92      	ldr	r3, [pc, #584]	@ (8007f64 <_dtoa_r+0x5bc>)
 8007d1c:	4d92      	ldr	r5, [pc, #584]	@ (8007f68 <_dtoa_r+0x5c0>)
 8007d1e:	f004 020f 	and.w	r2, r4, #15
 8007d22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d2e:	f7f8 fc63 	bl	80005f8 <__aeabi_dmul>
 8007d32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d36:	1124      	asrs	r4, r4, #4
 8007d38:	2300      	movs	r3, #0
 8007d3a:	2602      	movs	r6, #2
 8007d3c:	2c00      	cmp	r4, #0
 8007d3e:	f040 80b2 	bne.w	8007ea6 <_dtoa_r+0x4fe>
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1d3      	bne.n	8007cee <_dtoa_r+0x346>
 8007d46:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007d48:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f000 80b7 	beq.w	8007ec0 <_dtoa_r+0x518>
 8007d52:	4b86      	ldr	r3, [pc, #536]	@ (8007f6c <_dtoa_r+0x5c4>)
 8007d54:	2200      	movs	r2, #0
 8007d56:	4620      	mov	r0, r4
 8007d58:	4629      	mov	r1, r5
 8007d5a:	f7f8 febf 	bl	8000adc <__aeabi_dcmplt>
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	f000 80ae 	beq.w	8007ec0 <_dtoa_r+0x518>
 8007d64:	9b07      	ldr	r3, [sp, #28]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f000 80aa 	beq.w	8007ec0 <_dtoa_r+0x518>
 8007d6c:	9b00      	ldr	r3, [sp, #0]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	dd37      	ble.n	8007de2 <_dtoa_r+0x43a>
 8007d72:	1e7b      	subs	r3, r7, #1
 8007d74:	9304      	str	r3, [sp, #16]
 8007d76:	4620      	mov	r0, r4
 8007d78:	4b7d      	ldr	r3, [pc, #500]	@ (8007f70 <_dtoa_r+0x5c8>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	f7f8 fc3b 	bl	80005f8 <__aeabi_dmul>
 8007d82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d86:	9c00      	ldr	r4, [sp, #0]
 8007d88:	3601      	adds	r6, #1
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7f8 fbca 	bl	8000524 <__aeabi_i2d>
 8007d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d94:	f7f8 fc30 	bl	80005f8 <__aeabi_dmul>
 8007d98:	4b76      	ldr	r3, [pc, #472]	@ (8007f74 <_dtoa_r+0x5cc>)
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f7f8 fa76 	bl	800028c <__adddf3>
 8007da0:	4605      	mov	r5, r0
 8007da2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007da6:	2c00      	cmp	r4, #0
 8007da8:	f040 808d 	bne.w	8007ec6 <_dtoa_r+0x51e>
 8007dac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007db0:	4b71      	ldr	r3, [pc, #452]	@ (8007f78 <_dtoa_r+0x5d0>)
 8007db2:	2200      	movs	r2, #0
 8007db4:	f7f8 fa68 	bl	8000288 <__aeabi_dsub>
 8007db8:	4602      	mov	r2, r0
 8007dba:	460b      	mov	r3, r1
 8007dbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007dc0:	462a      	mov	r2, r5
 8007dc2:	4633      	mov	r3, r6
 8007dc4:	f7f8 fea8 	bl	8000b18 <__aeabi_dcmpgt>
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	f040 828b 	bne.w	80082e4 <_dtoa_r+0x93c>
 8007dce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dd2:	462a      	mov	r2, r5
 8007dd4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007dd8:	f7f8 fe80 	bl	8000adc <__aeabi_dcmplt>
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	f040 8128 	bne.w	8008032 <_dtoa_r+0x68a>
 8007de2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007de6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007dea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f2c0 815a 	blt.w	80080a6 <_dtoa_r+0x6fe>
 8007df2:	2f0e      	cmp	r7, #14
 8007df4:	f300 8157 	bgt.w	80080a6 <_dtoa_r+0x6fe>
 8007df8:	4b5a      	ldr	r3, [pc, #360]	@ (8007f64 <_dtoa_r+0x5bc>)
 8007dfa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007dfe:	ed93 7b00 	vldr	d7, [r3]
 8007e02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	ed8d 7b00 	vstr	d7, [sp]
 8007e0a:	da03      	bge.n	8007e14 <_dtoa_r+0x46c>
 8007e0c:	9b07      	ldr	r3, [sp, #28]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	f340 8101 	ble.w	8008016 <_dtoa_r+0x66e>
 8007e14:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007e18:	4656      	mov	r6, sl
 8007e1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e1e:	4620      	mov	r0, r4
 8007e20:	4629      	mov	r1, r5
 8007e22:	f7f8 fd13 	bl	800084c <__aeabi_ddiv>
 8007e26:	f7f8 fe97 	bl	8000b58 <__aeabi_d2iz>
 8007e2a:	4680      	mov	r8, r0
 8007e2c:	f7f8 fb7a 	bl	8000524 <__aeabi_i2d>
 8007e30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e34:	f7f8 fbe0 	bl	80005f8 <__aeabi_dmul>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	460b      	mov	r3, r1
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	4629      	mov	r1, r5
 8007e40:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007e44:	f7f8 fa20 	bl	8000288 <__aeabi_dsub>
 8007e48:	f806 4b01 	strb.w	r4, [r6], #1
 8007e4c:	9d07      	ldr	r5, [sp, #28]
 8007e4e:	eba6 040a 	sub.w	r4, r6, sl
 8007e52:	42a5      	cmp	r5, r4
 8007e54:	4602      	mov	r2, r0
 8007e56:	460b      	mov	r3, r1
 8007e58:	f040 8117 	bne.w	800808a <_dtoa_r+0x6e2>
 8007e5c:	f7f8 fa16 	bl	800028c <__adddf3>
 8007e60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e64:	4604      	mov	r4, r0
 8007e66:	460d      	mov	r5, r1
 8007e68:	f7f8 fe56 	bl	8000b18 <__aeabi_dcmpgt>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	f040 80f9 	bne.w	8008064 <_dtoa_r+0x6bc>
 8007e72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e76:	4620      	mov	r0, r4
 8007e78:	4629      	mov	r1, r5
 8007e7a:	f7f8 fe25 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e7e:	b118      	cbz	r0, 8007e88 <_dtoa_r+0x4e0>
 8007e80:	f018 0f01 	tst.w	r8, #1
 8007e84:	f040 80ee 	bne.w	8008064 <_dtoa_r+0x6bc>
 8007e88:	4649      	mov	r1, r9
 8007e8a:	4658      	mov	r0, fp
 8007e8c:	f000 fc90 	bl	80087b0 <_Bfree>
 8007e90:	2300      	movs	r3, #0
 8007e92:	7033      	strb	r3, [r6, #0]
 8007e94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007e96:	3701      	adds	r7, #1
 8007e98:	601f      	str	r7, [r3, #0]
 8007e9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	f000 831d 	beq.w	80084dc <_dtoa_r+0xb34>
 8007ea2:	601e      	str	r6, [r3, #0]
 8007ea4:	e31a      	b.n	80084dc <_dtoa_r+0xb34>
 8007ea6:	07e2      	lsls	r2, r4, #31
 8007ea8:	d505      	bpl.n	8007eb6 <_dtoa_r+0x50e>
 8007eaa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007eae:	f7f8 fba3 	bl	80005f8 <__aeabi_dmul>
 8007eb2:	3601      	adds	r6, #1
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	1064      	asrs	r4, r4, #1
 8007eb8:	3508      	adds	r5, #8
 8007eba:	e73f      	b.n	8007d3c <_dtoa_r+0x394>
 8007ebc:	2602      	movs	r6, #2
 8007ebe:	e742      	b.n	8007d46 <_dtoa_r+0x39e>
 8007ec0:	9c07      	ldr	r4, [sp, #28]
 8007ec2:	9704      	str	r7, [sp, #16]
 8007ec4:	e761      	b.n	8007d8a <_dtoa_r+0x3e2>
 8007ec6:	4b27      	ldr	r3, [pc, #156]	@ (8007f64 <_dtoa_r+0x5bc>)
 8007ec8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007eca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ece:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ed2:	4454      	add	r4, sl
 8007ed4:	2900      	cmp	r1, #0
 8007ed6:	d053      	beq.n	8007f80 <_dtoa_r+0x5d8>
 8007ed8:	4928      	ldr	r1, [pc, #160]	@ (8007f7c <_dtoa_r+0x5d4>)
 8007eda:	2000      	movs	r0, #0
 8007edc:	f7f8 fcb6 	bl	800084c <__aeabi_ddiv>
 8007ee0:	4633      	mov	r3, r6
 8007ee2:	462a      	mov	r2, r5
 8007ee4:	f7f8 f9d0 	bl	8000288 <__aeabi_dsub>
 8007ee8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007eec:	4656      	mov	r6, sl
 8007eee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ef2:	f7f8 fe31 	bl	8000b58 <__aeabi_d2iz>
 8007ef6:	4605      	mov	r5, r0
 8007ef8:	f7f8 fb14 	bl	8000524 <__aeabi_i2d>
 8007efc:	4602      	mov	r2, r0
 8007efe:	460b      	mov	r3, r1
 8007f00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f04:	f7f8 f9c0 	bl	8000288 <__aeabi_dsub>
 8007f08:	3530      	adds	r5, #48	@ 0x30
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007f12:	f806 5b01 	strb.w	r5, [r6], #1
 8007f16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007f1a:	f7f8 fddf 	bl	8000adc <__aeabi_dcmplt>
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	d171      	bne.n	8008006 <_dtoa_r+0x65e>
 8007f22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f26:	4911      	ldr	r1, [pc, #68]	@ (8007f6c <_dtoa_r+0x5c4>)
 8007f28:	2000      	movs	r0, #0
 8007f2a:	f7f8 f9ad 	bl	8000288 <__aeabi_dsub>
 8007f2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007f32:	f7f8 fdd3 	bl	8000adc <__aeabi_dcmplt>
 8007f36:	2800      	cmp	r0, #0
 8007f38:	f040 8095 	bne.w	8008066 <_dtoa_r+0x6be>
 8007f3c:	42a6      	cmp	r6, r4
 8007f3e:	f43f af50 	beq.w	8007de2 <_dtoa_r+0x43a>
 8007f42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007f46:	4b0a      	ldr	r3, [pc, #40]	@ (8007f70 <_dtoa_r+0x5c8>)
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f7f8 fb55 	bl	80005f8 <__aeabi_dmul>
 8007f4e:	4b08      	ldr	r3, [pc, #32]	@ (8007f70 <_dtoa_r+0x5c8>)
 8007f50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007f54:	2200      	movs	r2, #0
 8007f56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f5a:	f7f8 fb4d 	bl	80005f8 <__aeabi_dmul>
 8007f5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f62:	e7c4      	b.n	8007eee <_dtoa_r+0x546>
 8007f64:	0800a6a8 	.word	0x0800a6a8
 8007f68:	0800a680 	.word	0x0800a680
 8007f6c:	3ff00000 	.word	0x3ff00000
 8007f70:	40240000 	.word	0x40240000
 8007f74:	401c0000 	.word	0x401c0000
 8007f78:	40140000 	.word	0x40140000
 8007f7c:	3fe00000 	.word	0x3fe00000
 8007f80:	4631      	mov	r1, r6
 8007f82:	4628      	mov	r0, r5
 8007f84:	f7f8 fb38 	bl	80005f8 <__aeabi_dmul>
 8007f88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007f8c:	9415      	str	r4, [sp, #84]	@ 0x54
 8007f8e:	4656      	mov	r6, sl
 8007f90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f94:	f7f8 fde0 	bl	8000b58 <__aeabi_d2iz>
 8007f98:	4605      	mov	r5, r0
 8007f9a:	f7f8 fac3 	bl	8000524 <__aeabi_i2d>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fa6:	f7f8 f96f 	bl	8000288 <__aeabi_dsub>
 8007faa:	3530      	adds	r5, #48	@ 0x30
 8007fac:	f806 5b01 	strb.w	r5, [r6], #1
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	42a6      	cmp	r6, r4
 8007fb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007fba:	f04f 0200 	mov.w	r2, #0
 8007fbe:	d124      	bne.n	800800a <_dtoa_r+0x662>
 8007fc0:	4bac      	ldr	r3, [pc, #688]	@ (8008274 <_dtoa_r+0x8cc>)
 8007fc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007fc6:	f7f8 f961 	bl	800028c <__adddf3>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fd2:	f7f8 fda1 	bl	8000b18 <__aeabi_dcmpgt>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	d145      	bne.n	8008066 <_dtoa_r+0x6be>
 8007fda:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007fde:	49a5      	ldr	r1, [pc, #660]	@ (8008274 <_dtoa_r+0x8cc>)
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	f7f8 f951 	bl	8000288 <__aeabi_dsub>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	460b      	mov	r3, r1
 8007fea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fee:	f7f8 fd75 	bl	8000adc <__aeabi_dcmplt>
 8007ff2:	2800      	cmp	r0, #0
 8007ff4:	f43f aef5 	beq.w	8007de2 <_dtoa_r+0x43a>
 8007ff8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007ffa:	1e73      	subs	r3, r6, #1
 8007ffc:	9315      	str	r3, [sp, #84]	@ 0x54
 8007ffe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008002:	2b30      	cmp	r3, #48	@ 0x30
 8008004:	d0f8      	beq.n	8007ff8 <_dtoa_r+0x650>
 8008006:	9f04      	ldr	r7, [sp, #16]
 8008008:	e73e      	b.n	8007e88 <_dtoa_r+0x4e0>
 800800a:	4b9b      	ldr	r3, [pc, #620]	@ (8008278 <_dtoa_r+0x8d0>)
 800800c:	f7f8 faf4 	bl	80005f8 <__aeabi_dmul>
 8008010:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008014:	e7bc      	b.n	8007f90 <_dtoa_r+0x5e8>
 8008016:	d10c      	bne.n	8008032 <_dtoa_r+0x68a>
 8008018:	4b98      	ldr	r3, [pc, #608]	@ (800827c <_dtoa_r+0x8d4>)
 800801a:	2200      	movs	r2, #0
 800801c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008020:	f7f8 faea 	bl	80005f8 <__aeabi_dmul>
 8008024:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008028:	f7f8 fd6c 	bl	8000b04 <__aeabi_dcmpge>
 800802c:	2800      	cmp	r0, #0
 800802e:	f000 8157 	beq.w	80082e0 <_dtoa_r+0x938>
 8008032:	2400      	movs	r4, #0
 8008034:	4625      	mov	r5, r4
 8008036:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008038:	43db      	mvns	r3, r3
 800803a:	9304      	str	r3, [sp, #16]
 800803c:	4656      	mov	r6, sl
 800803e:	2700      	movs	r7, #0
 8008040:	4621      	mov	r1, r4
 8008042:	4658      	mov	r0, fp
 8008044:	f000 fbb4 	bl	80087b0 <_Bfree>
 8008048:	2d00      	cmp	r5, #0
 800804a:	d0dc      	beq.n	8008006 <_dtoa_r+0x65e>
 800804c:	b12f      	cbz	r7, 800805a <_dtoa_r+0x6b2>
 800804e:	42af      	cmp	r7, r5
 8008050:	d003      	beq.n	800805a <_dtoa_r+0x6b2>
 8008052:	4639      	mov	r1, r7
 8008054:	4658      	mov	r0, fp
 8008056:	f000 fbab 	bl	80087b0 <_Bfree>
 800805a:	4629      	mov	r1, r5
 800805c:	4658      	mov	r0, fp
 800805e:	f000 fba7 	bl	80087b0 <_Bfree>
 8008062:	e7d0      	b.n	8008006 <_dtoa_r+0x65e>
 8008064:	9704      	str	r7, [sp, #16]
 8008066:	4633      	mov	r3, r6
 8008068:	461e      	mov	r6, r3
 800806a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800806e:	2a39      	cmp	r2, #57	@ 0x39
 8008070:	d107      	bne.n	8008082 <_dtoa_r+0x6da>
 8008072:	459a      	cmp	sl, r3
 8008074:	d1f8      	bne.n	8008068 <_dtoa_r+0x6c0>
 8008076:	9a04      	ldr	r2, [sp, #16]
 8008078:	3201      	adds	r2, #1
 800807a:	9204      	str	r2, [sp, #16]
 800807c:	2230      	movs	r2, #48	@ 0x30
 800807e:	f88a 2000 	strb.w	r2, [sl]
 8008082:	781a      	ldrb	r2, [r3, #0]
 8008084:	3201      	adds	r2, #1
 8008086:	701a      	strb	r2, [r3, #0]
 8008088:	e7bd      	b.n	8008006 <_dtoa_r+0x65e>
 800808a:	4b7b      	ldr	r3, [pc, #492]	@ (8008278 <_dtoa_r+0x8d0>)
 800808c:	2200      	movs	r2, #0
 800808e:	f7f8 fab3 	bl	80005f8 <__aeabi_dmul>
 8008092:	2200      	movs	r2, #0
 8008094:	2300      	movs	r3, #0
 8008096:	4604      	mov	r4, r0
 8008098:	460d      	mov	r5, r1
 800809a:	f7f8 fd15 	bl	8000ac8 <__aeabi_dcmpeq>
 800809e:	2800      	cmp	r0, #0
 80080a0:	f43f aebb 	beq.w	8007e1a <_dtoa_r+0x472>
 80080a4:	e6f0      	b.n	8007e88 <_dtoa_r+0x4e0>
 80080a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80080a8:	2a00      	cmp	r2, #0
 80080aa:	f000 80db 	beq.w	8008264 <_dtoa_r+0x8bc>
 80080ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080b0:	2a01      	cmp	r2, #1
 80080b2:	f300 80bf 	bgt.w	8008234 <_dtoa_r+0x88c>
 80080b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80080b8:	2a00      	cmp	r2, #0
 80080ba:	f000 80b7 	beq.w	800822c <_dtoa_r+0x884>
 80080be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80080c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80080c4:	4646      	mov	r6, r8
 80080c6:	9a08      	ldr	r2, [sp, #32]
 80080c8:	2101      	movs	r1, #1
 80080ca:	441a      	add	r2, r3
 80080cc:	4658      	mov	r0, fp
 80080ce:	4498      	add	r8, r3
 80080d0:	9208      	str	r2, [sp, #32]
 80080d2:	f000 fc21 	bl	8008918 <__i2b>
 80080d6:	4605      	mov	r5, r0
 80080d8:	b15e      	cbz	r6, 80080f2 <_dtoa_r+0x74a>
 80080da:	9b08      	ldr	r3, [sp, #32]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	dd08      	ble.n	80080f2 <_dtoa_r+0x74a>
 80080e0:	42b3      	cmp	r3, r6
 80080e2:	9a08      	ldr	r2, [sp, #32]
 80080e4:	bfa8      	it	ge
 80080e6:	4633      	movge	r3, r6
 80080e8:	eba8 0803 	sub.w	r8, r8, r3
 80080ec:	1af6      	subs	r6, r6, r3
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	9308      	str	r3, [sp, #32]
 80080f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080f4:	b1f3      	cbz	r3, 8008134 <_dtoa_r+0x78c>
 80080f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	f000 80b7 	beq.w	800826c <_dtoa_r+0x8c4>
 80080fe:	b18c      	cbz	r4, 8008124 <_dtoa_r+0x77c>
 8008100:	4629      	mov	r1, r5
 8008102:	4622      	mov	r2, r4
 8008104:	4658      	mov	r0, fp
 8008106:	f000 fcc7 	bl	8008a98 <__pow5mult>
 800810a:	464a      	mov	r2, r9
 800810c:	4601      	mov	r1, r0
 800810e:	4605      	mov	r5, r0
 8008110:	4658      	mov	r0, fp
 8008112:	f000 fc17 	bl	8008944 <__multiply>
 8008116:	4649      	mov	r1, r9
 8008118:	9004      	str	r0, [sp, #16]
 800811a:	4658      	mov	r0, fp
 800811c:	f000 fb48 	bl	80087b0 <_Bfree>
 8008120:	9b04      	ldr	r3, [sp, #16]
 8008122:	4699      	mov	r9, r3
 8008124:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008126:	1b1a      	subs	r2, r3, r4
 8008128:	d004      	beq.n	8008134 <_dtoa_r+0x78c>
 800812a:	4649      	mov	r1, r9
 800812c:	4658      	mov	r0, fp
 800812e:	f000 fcb3 	bl	8008a98 <__pow5mult>
 8008132:	4681      	mov	r9, r0
 8008134:	2101      	movs	r1, #1
 8008136:	4658      	mov	r0, fp
 8008138:	f000 fbee 	bl	8008918 <__i2b>
 800813c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800813e:	4604      	mov	r4, r0
 8008140:	2b00      	cmp	r3, #0
 8008142:	f000 81cf 	beq.w	80084e4 <_dtoa_r+0xb3c>
 8008146:	461a      	mov	r2, r3
 8008148:	4601      	mov	r1, r0
 800814a:	4658      	mov	r0, fp
 800814c:	f000 fca4 	bl	8008a98 <__pow5mult>
 8008150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008152:	2b01      	cmp	r3, #1
 8008154:	4604      	mov	r4, r0
 8008156:	f300 8095 	bgt.w	8008284 <_dtoa_r+0x8dc>
 800815a:	9b02      	ldr	r3, [sp, #8]
 800815c:	2b00      	cmp	r3, #0
 800815e:	f040 8087 	bne.w	8008270 <_dtoa_r+0x8c8>
 8008162:	9b03      	ldr	r3, [sp, #12]
 8008164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008168:	2b00      	cmp	r3, #0
 800816a:	f040 8089 	bne.w	8008280 <_dtoa_r+0x8d8>
 800816e:	9b03      	ldr	r3, [sp, #12]
 8008170:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008174:	0d1b      	lsrs	r3, r3, #20
 8008176:	051b      	lsls	r3, r3, #20
 8008178:	b12b      	cbz	r3, 8008186 <_dtoa_r+0x7de>
 800817a:	9b08      	ldr	r3, [sp, #32]
 800817c:	3301      	adds	r3, #1
 800817e:	9308      	str	r3, [sp, #32]
 8008180:	f108 0801 	add.w	r8, r8, #1
 8008184:	2301      	movs	r3, #1
 8008186:	930a      	str	r3, [sp, #40]	@ 0x28
 8008188:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800818a:	2b00      	cmp	r3, #0
 800818c:	f000 81b0 	beq.w	80084f0 <_dtoa_r+0xb48>
 8008190:	6923      	ldr	r3, [r4, #16]
 8008192:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008196:	6918      	ldr	r0, [r3, #16]
 8008198:	f000 fb72 	bl	8008880 <__hi0bits>
 800819c:	f1c0 0020 	rsb	r0, r0, #32
 80081a0:	9b08      	ldr	r3, [sp, #32]
 80081a2:	4418      	add	r0, r3
 80081a4:	f010 001f 	ands.w	r0, r0, #31
 80081a8:	d077      	beq.n	800829a <_dtoa_r+0x8f2>
 80081aa:	f1c0 0320 	rsb	r3, r0, #32
 80081ae:	2b04      	cmp	r3, #4
 80081b0:	dd6b      	ble.n	800828a <_dtoa_r+0x8e2>
 80081b2:	9b08      	ldr	r3, [sp, #32]
 80081b4:	f1c0 001c 	rsb	r0, r0, #28
 80081b8:	4403      	add	r3, r0
 80081ba:	4480      	add	r8, r0
 80081bc:	4406      	add	r6, r0
 80081be:	9308      	str	r3, [sp, #32]
 80081c0:	f1b8 0f00 	cmp.w	r8, #0
 80081c4:	dd05      	ble.n	80081d2 <_dtoa_r+0x82a>
 80081c6:	4649      	mov	r1, r9
 80081c8:	4642      	mov	r2, r8
 80081ca:	4658      	mov	r0, fp
 80081cc:	f000 fcbe 	bl	8008b4c <__lshift>
 80081d0:	4681      	mov	r9, r0
 80081d2:	9b08      	ldr	r3, [sp, #32]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	dd05      	ble.n	80081e4 <_dtoa_r+0x83c>
 80081d8:	4621      	mov	r1, r4
 80081da:	461a      	mov	r2, r3
 80081dc:	4658      	mov	r0, fp
 80081de:	f000 fcb5 	bl	8008b4c <__lshift>
 80081e2:	4604      	mov	r4, r0
 80081e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d059      	beq.n	800829e <_dtoa_r+0x8f6>
 80081ea:	4621      	mov	r1, r4
 80081ec:	4648      	mov	r0, r9
 80081ee:	f000 fd19 	bl	8008c24 <__mcmp>
 80081f2:	2800      	cmp	r0, #0
 80081f4:	da53      	bge.n	800829e <_dtoa_r+0x8f6>
 80081f6:	1e7b      	subs	r3, r7, #1
 80081f8:	9304      	str	r3, [sp, #16]
 80081fa:	4649      	mov	r1, r9
 80081fc:	2300      	movs	r3, #0
 80081fe:	220a      	movs	r2, #10
 8008200:	4658      	mov	r0, fp
 8008202:	f000 faf7 	bl	80087f4 <__multadd>
 8008206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008208:	4681      	mov	r9, r0
 800820a:	2b00      	cmp	r3, #0
 800820c:	f000 8172 	beq.w	80084f4 <_dtoa_r+0xb4c>
 8008210:	2300      	movs	r3, #0
 8008212:	4629      	mov	r1, r5
 8008214:	220a      	movs	r2, #10
 8008216:	4658      	mov	r0, fp
 8008218:	f000 faec 	bl	80087f4 <__multadd>
 800821c:	9b00      	ldr	r3, [sp, #0]
 800821e:	2b00      	cmp	r3, #0
 8008220:	4605      	mov	r5, r0
 8008222:	dc67      	bgt.n	80082f4 <_dtoa_r+0x94c>
 8008224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008226:	2b02      	cmp	r3, #2
 8008228:	dc41      	bgt.n	80082ae <_dtoa_r+0x906>
 800822a:	e063      	b.n	80082f4 <_dtoa_r+0x94c>
 800822c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800822e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008232:	e746      	b.n	80080c2 <_dtoa_r+0x71a>
 8008234:	9b07      	ldr	r3, [sp, #28]
 8008236:	1e5c      	subs	r4, r3, #1
 8008238:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800823a:	42a3      	cmp	r3, r4
 800823c:	bfbf      	itttt	lt
 800823e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008240:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008242:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008244:	1ae3      	sublt	r3, r4, r3
 8008246:	bfb4      	ite	lt
 8008248:	18d2      	addlt	r2, r2, r3
 800824a:	1b1c      	subge	r4, r3, r4
 800824c:	9b07      	ldr	r3, [sp, #28]
 800824e:	bfbc      	itt	lt
 8008250:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008252:	2400      	movlt	r4, #0
 8008254:	2b00      	cmp	r3, #0
 8008256:	bfb5      	itete	lt
 8008258:	eba8 0603 	sublt.w	r6, r8, r3
 800825c:	9b07      	ldrge	r3, [sp, #28]
 800825e:	2300      	movlt	r3, #0
 8008260:	4646      	movge	r6, r8
 8008262:	e730      	b.n	80080c6 <_dtoa_r+0x71e>
 8008264:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008266:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008268:	4646      	mov	r6, r8
 800826a:	e735      	b.n	80080d8 <_dtoa_r+0x730>
 800826c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800826e:	e75c      	b.n	800812a <_dtoa_r+0x782>
 8008270:	2300      	movs	r3, #0
 8008272:	e788      	b.n	8008186 <_dtoa_r+0x7de>
 8008274:	3fe00000 	.word	0x3fe00000
 8008278:	40240000 	.word	0x40240000
 800827c:	40140000 	.word	0x40140000
 8008280:	9b02      	ldr	r3, [sp, #8]
 8008282:	e780      	b.n	8008186 <_dtoa_r+0x7de>
 8008284:	2300      	movs	r3, #0
 8008286:	930a      	str	r3, [sp, #40]	@ 0x28
 8008288:	e782      	b.n	8008190 <_dtoa_r+0x7e8>
 800828a:	d099      	beq.n	80081c0 <_dtoa_r+0x818>
 800828c:	9a08      	ldr	r2, [sp, #32]
 800828e:	331c      	adds	r3, #28
 8008290:	441a      	add	r2, r3
 8008292:	4498      	add	r8, r3
 8008294:	441e      	add	r6, r3
 8008296:	9208      	str	r2, [sp, #32]
 8008298:	e792      	b.n	80081c0 <_dtoa_r+0x818>
 800829a:	4603      	mov	r3, r0
 800829c:	e7f6      	b.n	800828c <_dtoa_r+0x8e4>
 800829e:	9b07      	ldr	r3, [sp, #28]
 80082a0:	9704      	str	r7, [sp, #16]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	dc20      	bgt.n	80082e8 <_dtoa_r+0x940>
 80082a6:	9300      	str	r3, [sp, #0]
 80082a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082aa:	2b02      	cmp	r3, #2
 80082ac:	dd1e      	ble.n	80082ec <_dtoa_r+0x944>
 80082ae:	9b00      	ldr	r3, [sp, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f47f aec0 	bne.w	8008036 <_dtoa_r+0x68e>
 80082b6:	4621      	mov	r1, r4
 80082b8:	2205      	movs	r2, #5
 80082ba:	4658      	mov	r0, fp
 80082bc:	f000 fa9a 	bl	80087f4 <__multadd>
 80082c0:	4601      	mov	r1, r0
 80082c2:	4604      	mov	r4, r0
 80082c4:	4648      	mov	r0, r9
 80082c6:	f000 fcad 	bl	8008c24 <__mcmp>
 80082ca:	2800      	cmp	r0, #0
 80082cc:	f77f aeb3 	ble.w	8008036 <_dtoa_r+0x68e>
 80082d0:	4656      	mov	r6, sl
 80082d2:	2331      	movs	r3, #49	@ 0x31
 80082d4:	f806 3b01 	strb.w	r3, [r6], #1
 80082d8:	9b04      	ldr	r3, [sp, #16]
 80082da:	3301      	adds	r3, #1
 80082dc:	9304      	str	r3, [sp, #16]
 80082de:	e6ae      	b.n	800803e <_dtoa_r+0x696>
 80082e0:	9c07      	ldr	r4, [sp, #28]
 80082e2:	9704      	str	r7, [sp, #16]
 80082e4:	4625      	mov	r5, r4
 80082e6:	e7f3      	b.n	80082d0 <_dtoa_r+0x928>
 80082e8:	9b07      	ldr	r3, [sp, #28]
 80082ea:	9300      	str	r3, [sp, #0]
 80082ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	f000 8104 	beq.w	80084fc <_dtoa_r+0xb54>
 80082f4:	2e00      	cmp	r6, #0
 80082f6:	dd05      	ble.n	8008304 <_dtoa_r+0x95c>
 80082f8:	4629      	mov	r1, r5
 80082fa:	4632      	mov	r2, r6
 80082fc:	4658      	mov	r0, fp
 80082fe:	f000 fc25 	bl	8008b4c <__lshift>
 8008302:	4605      	mov	r5, r0
 8008304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008306:	2b00      	cmp	r3, #0
 8008308:	d05a      	beq.n	80083c0 <_dtoa_r+0xa18>
 800830a:	6869      	ldr	r1, [r5, #4]
 800830c:	4658      	mov	r0, fp
 800830e:	f000 fa0f 	bl	8008730 <_Balloc>
 8008312:	4606      	mov	r6, r0
 8008314:	b928      	cbnz	r0, 8008322 <_dtoa_r+0x97a>
 8008316:	4b84      	ldr	r3, [pc, #528]	@ (8008528 <_dtoa_r+0xb80>)
 8008318:	4602      	mov	r2, r0
 800831a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800831e:	f7ff bb5a 	b.w	80079d6 <_dtoa_r+0x2e>
 8008322:	692a      	ldr	r2, [r5, #16]
 8008324:	3202      	adds	r2, #2
 8008326:	0092      	lsls	r2, r2, #2
 8008328:	f105 010c 	add.w	r1, r5, #12
 800832c:	300c      	adds	r0, #12
 800832e:	f001 fb3d 	bl	80099ac <memcpy>
 8008332:	2201      	movs	r2, #1
 8008334:	4631      	mov	r1, r6
 8008336:	4658      	mov	r0, fp
 8008338:	f000 fc08 	bl	8008b4c <__lshift>
 800833c:	f10a 0301 	add.w	r3, sl, #1
 8008340:	9307      	str	r3, [sp, #28]
 8008342:	9b00      	ldr	r3, [sp, #0]
 8008344:	4453      	add	r3, sl
 8008346:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008348:	9b02      	ldr	r3, [sp, #8]
 800834a:	f003 0301 	and.w	r3, r3, #1
 800834e:	462f      	mov	r7, r5
 8008350:	930a      	str	r3, [sp, #40]	@ 0x28
 8008352:	4605      	mov	r5, r0
 8008354:	9b07      	ldr	r3, [sp, #28]
 8008356:	4621      	mov	r1, r4
 8008358:	3b01      	subs	r3, #1
 800835a:	4648      	mov	r0, r9
 800835c:	9300      	str	r3, [sp, #0]
 800835e:	f7ff fa98 	bl	8007892 <quorem>
 8008362:	4639      	mov	r1, r7
 8008364:	9002      	str	r0, [sp, #8]
 8008366:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800836a:	4648      	mov	r0, r9
 800836c:	f000 fc5a 	bl	8008c24 <__mcmp>
 8008370:	462a      	mov	r2, r5
 8008372:	9008      	str	r0, [sp, #32]
 8008374:	4621      	mov	r1, r4
 8008376:	4658      	mov	r0, fp
 8008378:	f000 fc70 	bl	8008c5c <__mdiff>
 800837c:	68c2      	ldr	r2, [r0, #12]
 800837e:	4606      	mov	r6, r0
 8008380:	bb02      	cbnz	r2, 80083c4 <_dtoa_r+0xa1c>
 8008382:	4601      	mov	r1, r0
 8008384:	4648      	mov	r0, r9
 8008386:	f000 fc4d 	bl	8008c24 <__mcmp>
 800838a:	4602      	mov	r2, r0
 800838c:	4631      	mov	r1, r6
 800838e:	4658      	mov	r0, fp
 8008390:	920e      	str	r2, [sp, #56]	@ 0x38
 8008392:	f000 fa0d 	bl	80087b0 <_Bfree>
 8008396:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008398:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800839a:	9e07      	ldr	r6, [sp, #28]
 800839c:	ea43 0102 	orr.w	r1, r3, r2
 80083a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083a2:	4319      	orrs	r1, r3
 80083a4:	d110      	bne.n	80083c8 <_dtoa_r+0xa20>
 80083a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80083aa:	d029      	beq.n	8008400 <_dtoa_r+0xa58>
 80083ac:	9b08      	ldr	r3, [sp, #32]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	dd02      	ble.n	80083b8 <_dtoa_r+0xa10>
 80083b2:	9b02      	ldr	r3, [sp, #8]
 80083b4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80083b8:	9b00      	ldr	r3, [sp, #0]
 80083ba:	f883 8000 	strb.w	r8, [r3]
 80083be:	e63f      	b.n	8008040 <_dtoa_r+0x698>
 80083c0:	4628      	mov	r0, r5
 80083c2:	e7bb      	b.n	800833c <_dtoa_r+0x994>
 80083c4:	2201      	movs	r2, #1
 80083c6:	e7e1      	b.n	800838c <_dtoa_r+0x9e4>
 80083c8:	9b08      	ldr	r3, [sp, #32]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	db04      	blt.n	80083d8 <_dtoa_r+0xa30>
 80083ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80083d0:	430b      	orrs	r3, r1
 80083d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80083d4:	430b      	orrs	r3, r1
 80083d6:	d120      	bne.n	800841a <_dtoa_r+0xa72>
 80083d8:	2a00      	cmp	r2, #0
 80083da:	dded      	ble.n	80083b8 <_dtoa_r+0xa10>
 80083dc:	4649      	mov	r1, r9
 80083de:	2201      	movs	r2, #1
 80083e0:	4658      	mov	r0, fp
 80083e2:	f000 fbb3 	bl	8008b4c <__lshift>
 80083e6:	4621      	mov	r1, r4
 80083e8:	4681      	mov	r9, r0
 80083ea:	f000 fc1b 	bl	8008c24 <__mcmp>
 80083ee:	2800      	cmp	r0, #0
 80083f0:	dc03      	bgt.n	80083fa <_dtoa_r+0xa52>
 80083f2:	d1e1      	bne.n	80083b8 <_dtoa_r+0xa10>
 80083f4:	f018 0f01 	tst.w	r8, #1
 80083f8:	d0de      	beq.n	80083b8 <_dtoa_r+0xa10>
 80083fa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80083fe:	d1d8      	bne.n	80083b2 <_dtoa_r+0xa0a>
 8008400:	9a00      	ldr	r2, [sp, #0]
 8008402:	2339      	movs	r3, #57	@ 0x39
 8008404:	7013      	strb	r3, [r2, #0]
 8008406:	4633      	mov	r3, r6
 8008408:	461e      	mov	r6, r3
 800840a:	3b01      	subs	r3, #1
 800840c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008410:	2a39      	cmp	r2, #57	@ 0x39
 8008412:	d052      	beq.n	80084ba <_dtoa_r+0xb12>
 8008414:	3201      	adds	r2, #1
 8008416:	701a      	strb	r2, [r3, #0]
 8008418:	e612      	b.n	8008040 <_dtoa_r+0x698>
 800841a:	2a00      	cmp	r2, #0
 800841c:	dd07      	ble.n	800842e <_dtoa_r+0xa86>
 800841e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008422:	d0ed      	beq.n	8008400 <_dtoa_r+0xa58>
 8008424:	9a00      	ldr	r2, [sp, #0]
 8008426:	f108 0301 	add.w	r3, r8, #1
 800842a:	7013      	strb	r3, [r2, #0]
 800842c:	e608      	b.n	8008040 <_dtoa_r+0x698>
 800842e:	9b07      	ldr	r3, [sp, #28]
 8008430:	9a07      	ldr	r2, [sp, #28]
 8008432:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008436:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008438:	4293      	cmp	r3, r2
 800843a:	d028      	beq.n	800848e <_dtoa_r+0xae6>
 800843c:	4649      	mov	r1, r9
 800843e:	2300      	movs	r3, #0
 8008440:	220a      	movs	r2, #10
 8008442:	4658      	mov	r0, fp
 8008444:	f000 f9d6 	bl	80087f4 <__multadd>
 8008448:	42af      	cmp	r7, r5
 800844a:	4681      	mov	r9, r0
 800844c:	f04f 0300 	mov.w	r3, #0
 8008450:	f04f 020a 	mov.w	r2, #10
 8008454:	4639      	mov	r1, r7
 8008456:	4658      	mov	r0, fp
 8008458:	d107      	bne.n	800846a <_dtoa_r+0xac2>
 800845a:	f000 f9cb 	bl	80087f4 <__multadd>
 800845e:	4607      	mov	r7, r0
 8008460:	4605      	mov	r5, r0
 8008462:	9b07      	ldr	r3, [sp, #28]
 8008464:	3301      	adds	r3, #1
 8008466:	9307      	str	r3, [sp, #28]
 8008468:	e774      	b.n	8008354 <_dtoa_r+0x9ac>
 800846a:	f000 f9c3 	bl	80087f4 <__multadd>
 800846e:	4629      	mov	r1, r5
 8008470:	4607      	mov	r7, r0
 8008472:	2300      	movs	r3, #0
 8008474:	220a      	movs	r2, #10
 8008476:	4658      	mov	r0, fp
 8008478:	f000 f9bc 	bl	80087f4 <__multadd>
 800847c:	4605      	mov	r5, r0
 800847e:	e7f0      	b.n	8008462 <_dtoa_r+0xaba>
 8008480:	9b00      	ldr	r3, [sp, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	bfcc      	ite	gt
 8008486:	461e      	movgt	r6, r3
 8008488:	2601      	movle	r6, #1
 800848a:	4456      	add	r6, sl
 800848c:	2700      	movs	r7, #0
 800848e:	4649      	mov	r1, r9
 8008490:	2201      	movs	r2, #1
 8008492:	4658      	mov	r0, fp
 8008494:	f000 fb5a 	bl	8008b4c <__lshift>
 8008498:	4621      	mov	r1, r4
 800849a:	4681      	mov	r9, r0
 800849c:	f000 fbc2 	bl	8008c24 <__mcmp>
 80084a0:	2800      	cmp	r0, #0
 80084a2:	dcb0      	bgt.n	8008406 <_dtoa_r+0xa5e>
 80084a4:	d102      	bne.n	80084ac <_dtoa_r+0xb04>
 80084a6:	f018 0f01 	tst.w	r8, #1
 80084aa:	d1ac      	bne.n	8008406 <_dtoa_r+0xa5e>
 80084ac:	4633      	mov	r3, r6
 80084ae:	461e      	mov	r6, r3
 80084b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084b4:	2a30      	cmp	r2, #48	@ 0x30
 80084b6:	d0fa      	beq.n	80084ae <_dtoa_r+0xb06>
 80084b8:	e5c2      	b.n	8008040 <_dtoa_r+0x698>
 80084ba:	459a      	cmp	sl, r3
 80084bc:	d1a4      	bne.n	8008408 <_dtoa_r+0xa60>
 80084be:	9b04      	ldr	r3, [sp, #16]
 80084c0:	3301      	adds	r3, #1
 80084c2:	9304      	str	r3, [sp, #16]
 80084c4:	2331      	movs	r3, #49	@ 0x31
 80084c6:	f88a 3000 	strb.w	r3, [sl]
 80084ca:	e5b9      	b.n	8008040 <_dtoa_r+0x698>
 80084cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80084ce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800852c <_dtoa_r+0xb84>
 80084d2:	b11b      	cbz	r3, 80084dc <_dtoa_r+0xb34>
 80084d4:	f10a 0308 	add.w	r3, sl, #8
 80084d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80084da:	6013      	str	r3, [r2, #0]
 80084dc:	4650      	mov	r0, sl
 80084de:	b019      	add	sp, #100	@ 0x64
 80084e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	f77f ae37 	ble.w	800815a <_dtoa_r+0x7b2>
 80084ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80084f0:	2001      	movs	r0, #1
 80084f2:	e655      	b.n	80081a0 <_dtoa_r+0x7f8>
 80084f4:	9b00      	ldr	r3, [sp, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f77f aed6 	ble.w	80082a8 <_dtoa_r+0x900>
 80084fc:	4656      	mov	r6, sl
 80084fe:	4621      	mov	r1, r4
 8008500:	4648      	mov	r0, r9
 8008502:	f7ff f9c6 	bl	8007892 <quorem>
 8008506:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800850a:	f806 8b01 	strb.w	r8, [r6], #1
 800850e:	9b00      	ldr	r3, [sp, #0]
 8008510:	eba6 020a 	sub.w	r2, r6, sl
 8008514:	4293      	cmp	r3, r2
 8008516:	ddb3      	ble.n	8008480 <_dtoa_r+0xad8>
 8008518:	4649      	mov	r1, r9
 800851a:	2300      	movs	r3, #0
 800851c:	220a      	movs	r2, #10
 800851e:	4658      	mov	r0, fp
 8008520:	f000 f968 	bl	80087f4 <__multadd>
 8008524:	4681      	mov	r9, r0
 8008526:	e7ea      	b.n	80084fe <_dtoa_r+0xb56>
 8008528:	0800a60a 	.word	0x0800a60a
 800852c:	0800a58e 	.word	0x0800a58e

08008530 <_free_r>:
 8008530:	b538      	push	{r3, r4, r5, lr}
 8008532:	4605      	mov	r5, r0
 8008534:	2900      	cmp	r1, #0
 8008536:	d041      	beq.n	80085bc <_free_r+0x8c>
 8008538:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800853c:	1f0c      	subs	r4, r1, #4
 800853e:	2b00      	cmp	r3, #0
 8008540:	bfb8      	it	lt
 8008542:	18e4      	addlt	r4, r4, r3
 8008544:	f000 f8e8 	bl	8008718 <__malloc_lock>
 8008548:	4a1d      	ldr	r2, [pc, #116]	@ (80085c0 <_free_r+0x90>)
 800854a:	6813      	ldr	r3, [r2, #0]
 800854c:	b933      	cbnz	r3, 800855c <_free_r+0x2c>
 800854e:	6063      	str	r3, [r4, #4]
 8008550:	6014      	str	r4, [r2, #0]
 8008552:	4628      	mov	r0, r5
 8008554:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008558:	f000 b8e4 	b.w	8008724 <__malloc_unlock>
 800855c:	42a3      	cmp	r3, r4
 800855e:	d908      	bls.n	8008572 <_free_r+0x42>
 8008560:	6820      	ldr	r0, [r4, #0]
 8008562:	1821      	adds	r1, r4, r0
 8008564:	428b      	cmp	r3, r1
 8008566:	bf01      	itttt	eq
 8008568:	6819      	ldreq	r1, [r3, #0]
 800856a:	685b      	ldreq	r3, [r3, #4]
 800856c:	1809      	addeq	r1, r1, r0
 800856e:	6021      	streq	r1, [r4, #0]
 8008570:	e7ed      	b.n	800854e <_free_r+0x1e>
 8008572:	461a      	mov	r2, r3
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	b10b      	cbz	r3, 800857c <_free_r+0x4c>
 8008578:	42a3      	cmp	r3, r4
 800857a:	d9fa      	bls.n	8008572 <_free_r+0x42>
 800857c:	6811      	ldr	r1, [r2, #0]
 800857e:	1850      	adds	r0, r2, r1
 8008580:	42a0      	cmp	r0, r4
 8008582:	d10b      	bne.n	800859c <_free_r+0x6c>
 8008584:	6820      	ldr	r0, [r4, #0]
 8008586:	4401      	add	r1, r0
 8008588:	1850      	adds	r0, r2, r1
 800858a:	4283      	cmp	r3, r0
 800858c:	6011      	str	r1, [r2, #0]
 800858e:	d1e0      	bne.n	8008552 <_free_r+0x22>
 8008590:	6818      	ldr	r0, [r3, #0]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	6053      	str	r3, [r2, #4]
 8008596:	4408      	add	r0, r1
 8008598:	6010      	str	r0, [r2, #0]
 800859a:	e7da      	b.n	8008552 <_free_r+0x22>
 800859c:	d902      	bls.n	80085a4 <_free_r+0x74>
 800859e:	230c      	movs	r3, #12
 80085a0:	602b      	str	r3, [r5, #0]
 80085a2:	e7d6      	b.n	8008552 <_free_r+0x22>
 80085a4:	6820      	ldr	r0, [r4, #0]
 80085a6:	1821      	adds	r1, r4, r0
 80085a8:	428b      	cmp	r3, r1
 80085aa:	bf04      	itt	eq
 80085ac:	6819      	ldreq	r1, [r3, #0]
 80085ae:	685b      	ldreq	r3, [r3, #4]
 80085b0:	6063      	str	r3, [r4, #4]
 80085b2:	bf04      	itt	eq
 80085b4:	1809      	addeq	r1, r1, r0
 80085b6:	6021      	streq	r1, [r4, #0]
 80085b8:	6054      	str	r4, [r2, #4]
 80085ba:	e7ca      	b.n	8008552 <_free_r+0x22>
 80085bc:	bd38      	pop	{r3, r4, r5, pc}
 80085be:	bf00      	nop
 80085c0:	200009f4 	.word	0x200009f4

080085c4 <malloc>:
 80085c4:	4b02      	ldr	r3, [pc, #8]	@ (80085d0 <malloc+0xc>)
 80085c6:	4601      	mov	r1, r0
 80085c8:	6818      	ldr	r0, [r3, #0]
 80085ca:	f000 b825 	b.w	8008618 <_malloc_r>
 80085ce:	bf00      	nop
 80085d0:	20000048 	.word	0x20000048

080085d4 <sbrk_aligned>:
 80085d4:	b570      	push	{r4, r5, r6, lr}
 80085d6:	4e0f      	ldr	r6, [pc, #60]	@ (8008614 <sbrk_aligned+0x40>)
 80085d8:	460c      	mov	r4, r1
 80085da:	6831      	ldr	r1, [r6, #0]
 80085dc:	4605      	mov	r5, r0
 80085de:	b911      	cbnz	r1, 80085e6 <sbrk_aligned+0x12>
 80085e0:	f001 f9d4 	bl	800998c <_sbrk_r>
 80085e4:	6030      	str	r0, [r6, #0]
 80085e6:	4621      	mov	r1, r4
 80085e8:	4628      	mov	r0, r5
 80085ea:	f001 f9cf 	bl	800998c <_sbrk_r>
 80085ee:	1c43      	adds	r3, r0, #1
 80085f0:	d103      	bne.n	80085fa <sbrk_aligned+0x26>
 80085f2:	f04f 34ff 	mov.w	r4, #4294967295
 80085f6:	4620      	mov	r0, r4
 80085f8:	bd70      	pop	{r4, r5, r6, pc}
 80085fa:	1cc4      	adds	r4, r0, #3
 80085fc:	f024 0403 	bic.w	r4, r4, #3
 8008600:	42a0      	cmp	r0, r4
 8008602:	d0f8      	beq.n	80085f6 <sbrk_aligned+0x22>
 8008604:	1a21      	subs	r1, r4, r0
 8008606:	4628      	mov	r0, r5
 8008608:	f001 f9c0 	bl	800998c <_sbrk_r>
 800860c:	3001      	adds	r0, #1
 800860e:	d1f2      	bne.n	80085f6 <sbrk_aligned+0x22>
 8008610:	e7ef      	b.n	80085f2 <sbrk_aligned+0x1e>
 8008612:	bf00      	nop
 8008614:	200009f0 	.word	0x200009f0

08008618 <_malloc_r>:
 8008618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800861c:	1ccd      	adds	r5, r1, #3
 800861e:	f025 0503 	bic.w	r5, r5, #3
 8008622:	3508      	adds	r5, #8
 8008624:	2d0c      	cmp	r5, #12
 8008626:	bf38      	it	cc
 8008628:	250c      	movcc	r5, #12
 800862a:	2d00      	cmp	r5, #0
 800862c:	4606      	mov	r6, r0
 800862e:	db01      	blt.n	8008634 <_malloc_r+0x1c>
 8008630:	42a9      	cmp	r1, r5
 8008632:	d904      	bls.n	800863e <_malloc_r+0x26>
 8008634:	230c      	movs	r3, #12
 8008636:	6033      	str	r3, [r6, #0]
 8008638:	2000      	movs	r0, #0
 800863a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800863e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008714 <_malloc_r+0xfc>
 8008642:	f000 f869 	bl	8008718 <__malloc_lock>
 8008646:	f8d8 3000 	ldr.w	r3, [r8]
 800864a:	461c      	mov	r4, r3
 800864c:	bb44      	cbnz	r4, 80086a0 <_malloc_r+0x88>
 800864e:	4629      	mov	r1, r5
 8008650:	4630      	mov	r0, r6
 8008652:	f7ff ffbf 	bl	80085d4 <sbrk_aligned>
 8008656:	1c43      	adds	r3, r0, #1
 8008658:	4604      	mov	r4, r0
 800865a:	d158      	bne.n	800870e <_malloc_r+0xf6>
 800865c:	f8d8 4000 	ldr.w	r4, [r8]
 8008660:	4627      	mov	r7, r4
 8008662:	2f00      	cmp	r7, #0
 8008664:	d143      	bne.n	80086ee <_malloc_r+0xd6>
 8008666:	2c00      	cmp	r4, #0
 8008668:	d04b      	beq.n	8008702 <_malloc_r+0xea>
 800866a:	6823      	ldr	r3, [r4, #0]
 800866c:	4639      	mov	r1, r7
 800866e:	4630      	mov	r0, r6
 8008670:	eb04 0903 	add.w	r9, r4, r3
 8008674:	f001 f98a 	bl	800998c <_sbrk_r>
 8008678:	4581      	cmp	r9, r0
 800867a:	d142      	bne.n	8008702 <_malloc_r+0xea>
 800867c:	6821      	ldr	r1, [r4, #0]
 800867e:	1a6d      	subs	r5, r5, r1
 8008680:	4629      	mov	r1, r5
 8008682:	4630      	mov	r0, r6
 8008684:	f7ff ffa6 	bl	80085d4 <sbrk_aligned>
 8008688:	3001      	adds	r0, #1
 800868a:	d03a      	beq.n	8008702 <_malloc_r+0xea>
 800868c:	6823      	ldr	r3, [r4, #0]
 800868e:	442b      	add	r3, r5
 8008690:	6023      	str	r3, [r4, #0]
 8008692:	f8d8 3000 	ldr.w	r3, [r8]
 8008696:	685a      	ldr	r2, [r3, #4]
 8008698:	bb62      	cbnz	r2, 80086f4 <_malloc_r+0xdc>
 800869a:	f8c8 7000 	str.w	r7, [r8]
 800869e:	e00f      	b.n	80086c0 <_malloc_r+0xa8>
 80086a0:	6822      	ldr	r2, [r4, #0]
 80086a2:	1b52      	subs	r2, r2, r5
 80086a4:	d420      	bmi.n	80086e8 <_malloc_r+0xd0>
 80086a6:	2a0b      	cmp	r2, #11
 80086a8:	d917      	bls.n	80086da <_malloc_r+0xc2>
 80086aa:	1961      	adds	r1, r4, r5
 80086ac:	42a3      	cmp	r3, r4
 80086ae:	6025      	str	r5, [r4, #0]
 80086b0:	bf18      	it	ne
 80086b2:	6059      	strne	r1, [r3, #4]
 80086b4:	6863      	ldr	r3, [r4, #4]
 80086b6:	bf08      	it	eq
 80086b8:	f8c8 1000 	streq.w	r1, [r8]
 80086bc:	5162      	str	r2, [r4, r5]
 80086be:	604b      	str	r3, [r1, #4]
 80086c0:	4630      	mov	r0, r6
 80086c2:	f000 f82f 	bl	8008724 <__malloc_unlock>
 80086c6:	f104 000b 	add.w	r0, r4, #11
 80086ca:	1d23      	adds	r3, r4, #4
 80086cc:	f020 0007 	bic.w	r0, r0, #7
 80086d0:	1ac2      	subs	r2, r0, r3
 80086d2:	bf1c      	itt	ne
 80086d4:	1a1b      	subne	r3, r3, r0
 80086d6:	50a3      	strne	r3, [r4, r2]
 80086d8:	e7af      	b.n	800863a <_malloc_r+0x22>
 80086da:	6862      	ldr	r2, [r4, #4]
 80086dc:	42a3      	cmp	r3, r4
 80086de:	bf0c      	ite	eq
 80086e0:	f8c8 2000 	streq.w	r2, [r8]
 80086e4:	605a      	strne	r2, [r3, #4]
 80086e6:	e7eb      	b.n	80086c0 <_malloc_r+0xa8>
 80086e8:	4623      	mov	r3, r4
 80086ea:	6864      	ldr	r4, [r4, #4]
 80086ec:	e7ae      	b.n	800864c <_malloc_r+0x34>
 80086ee:	463c      	mov	r4, r7
 80086f0:	687f      	ldr	r7, [r7, #4]
 80086f2:	e7b6      	b.n	8008662 <_malloc_r+0x4a>
 80086f4:	461a      	mov	r2, r3
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	42a3      	cmp	r3, r4
 80086fa:	d1fb      	bne.n	80086f4 <_malloc_r+0xdc>
 80086fc:	2300      	movs	r3, #0
 80086fe:	6053      	str	r3, [r2, #4]
 8008700:	e7de      	b.n	80086c0 <_malloc_r+0xa8>
 8008702:	230c      	movs	r3, #12
 8008704:	6033      	str	r3, [r6, #0]
 8008706:	4630      	mov	r0, r6
 8008708:	f000 f80c 	bl	8008724 <__malloc_unlock>
 800870c:	e794      	b.n	8008638 <_malloc_r+0x20>
 800870e:	6005      	str	r5, [r0, #0]
 8008710:	e7d6      	b.n	80086c0 <_malloc_r+0xa8>
 8008712:	bf00      	nop
 8008714:	200009f4 	.word	0x200009f4

08008718 <__malloc_lock>:
 8008718:	4801      	ldr	r0, [pc, #4]	@ (8008720 <__malloc_lock+0x8>)
 800871a:	f7ff b8b8 	b.w	800788e <__retarget_lock_acquire_recursive>
 800871e:	bf00      	nop
 8008720:	200009ec 	.word	0x200009ec

08008724 <__malloc_unlock>:
 8008724:	4801      	ldr	r0, [pc, #4]	@ (800872c <__malloc_unlock+0x8>)
 8008726:	f7ff b8b3 	b.w	8007890 <__retarget_lock_release_recursive>
 800872a:	bf00      	nop
 800872c:	200009ec 	.word	0x200009ec

08008730 <_Balloc>:
 8008730:	b570      	push	{r4, r5, r6, lr}
 8008732:	69c6      	ldr	r6, [r0, #28]
 8008734:	4604      	mov	r4, r0
 8008736:	460d      	mov	r5, r1
 8008738:	b976      	cbnz	r6, 8008758 <_Balloc+0x28>
 800873a:	2010      	movs	r0, #16
 800873c:	f7ff ff42 	bl	80085c4 <malloc>
 8008740:	4602      	mov	r2, r0
 8008742:	61e0      	str	r0, [r4, #28]
 8008744:	b920      	cbnz	r0, 8008750 <_Balloc+0x20>
 8008746:	4b18      	ldr	r3, [pc, #96]	@ (80087a8 <_Balloc+0x78>)
 8008748:	4818      	ldr	r0, [pc, #96]	@ (80087ac <_Balloc+0x7c>)
 800874a:	216b      	movs	r1, #107	@ 0x6b
 800874c:	f001 f93c 	bl	80099c8 <__assert_func>
 8008750:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008754:	6006      	str	r6, [r0, #0]
 8008756:	60c6      	str	r6, [r0, #12]
 8008758:	69e6      	ldr	r6, [r4, #28]
 800875a:	68f3      	ldr	r3, [r6, #12]
 800875c:	b183      	cbz	r3, 8008780 <_Balloc+0x50>
 800875e:	69e3      	ldr	r3, [r4, #28]
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008766:	b9b8      	cbnz	r0, 8008798 <_Balloc+0x68>
 8008768:	2101      	movs	r1, #1
 800876a:	fa01 f605 	lsl.w	r6, r1, r5
 800876e:	1d72      	adds	r2, r6, #5
 8008770:	0092      	lsls	r2, r2, #2
 8008772:	4620      	mov	r0, r4
 8008774:	f001 f946 	bl	8009a04 <_calloc_r>
 8008778:	b160      	cbz	r0, 8008794 <_Balloc+0x64>
 800877a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800877e:	e00e      	b.n	800879e <_Balloc+0x6e>
 8008780:	2221      	movs	r2, #33	@ 0x21
 8008782:	2104      	movs	r1, #4
 8008784:	4620      	mov	r0, r4
 8008786:	f001 f93d 	bl	8009a04 <_calloc_r>
 800878a:	69e3      	ldr	r3, [r4, #28]
 800878c:	60f0      	str	r0, [r6, #12]
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d1e4      	bne.n	800875e <_Balloc+0x2e>
 8008794:	2000      	movs	r0, #0
 8008796:	bd70      	pop	{r4, r5, r6, pc}
 8008798:	6802      	ldr	r2, [r0, #0]
 800879a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800879e:	2300      	movs	r3, #0
 80087a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80087a4:	e7f7      	b.n	8008796 <_Balloc+0x66>
 80087a6:	bf00      	nop
 80087a8:	0800a59b 	.word	0x0800a59b
 80087ac:	0800a61b 	.word	0x0800a61b

080087b0 <_Bfree>:
 80087b0:	b570      	push	{r4, r5, r6, lr}
 80087b2:	69c6      	ldr	r6, [r0, #28]
 80087b4:	4605      	mov	r5, r0
 80087b6:	460c      	mov	r4, r1
 80087b8:	b976      	cbnz	r6, 80087d8 <_Bfree+0x28>
 80087ba:	2010      	movs	r0, #16
 80087bc:	f7ff ff02 	bl	80085c4 <malloc>
 80087c0:	4602      	mov	r2, r0
 80087c2:	61e8      	str	r0, [r5, #28]
 80087c4:	b920      	cbnz	r0, 80087d0 <_Bfree+0x20>
 80087c6:	4b09      	ldr	r3, [pc, #36]	@ (80087ec <_Bfree+0x3c>)
 80087c8:	4809      	ldr	r0, [pc, #36]	@ (80087f0 <_Bfree+0x40>)
 80087ca:	218f      	movs	r1, #143	@ 0x8f
 80087cc:	f001 f8fc 	bl	80099c8 <__assert_func>
 80087d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087d4:	6006      	str	r6, [r0, #0]
 80087d6:	60c6      	str	r6, [r0, #12]
 80087d8:	b13c      	cbz	r4, 80087ea <_Bfree+0x3a>
 80087da:	69eb      	ldr	r3, [r5, #28]
 80087dc:	6862      	ldr	r2, [r4, #4]
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087e4:	6021      	str	r1, [r4, #0]
 80087e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80087ea:	bd70      	pop	{r4, r5, r6, pc}
 80087ec:	0800a59b 	.word	0x0800a59b
 80087f0:	0800a61b 	.word	0x0800a61b

080087f4 <__multadd>:
 80087f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087f8:	690d      	ldr	r5, [r1, #16]
 80087fa:	4607      	mov	r7, r0
 80087fc:	460c      	mov	r4, r1
 80087fe:	461e      	mov	r6, r3
 8008800:	f101 0c14 	add.w	ip, r1, #20
 8008804:	2000      	movs	r0, #0
 8008806:	f8dc 3000 	ldr.w	r3, [ip]
 800880a:	b299      	uxth	r1, r3
 800880c:	fb02 6101 	mla	r1, r2, r1, r6
 8008810:	0c1e      	lsrs	r6, r3, #16
 8008812:	0c0b      	lsrs	r3, r1, #16
 8008814:	fb02 3306 	mla	r3, r2, r6, r3
 8008818:	b289      	uxth	r1, r1
 800881a:	3001      	adds	r0, #1
 800881c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008820:	4285      	cmp	r5, r0
 8008822:	f84c 1b04 	str.w	r1, [ip], #4
 8008826:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800882a:	dcec      	bgt.n	8008806 <__multadd+0x12>
 800882c:	b30e      	cbz	r6, 8008872 <__multadd+0x7e>
 800882e:	68a3      	ldr	r3, [r4, #8]
 8008830:	42ab      	cmp	r3, r5
 8008832:	dc19      	bgt.n	8008868 <__multadd+0x74>
 8008834:	6861      	ldr	r1, [r4, #4]
 8008836:	4638      	mov	r0, r7
 8008838:	3101      	adds	r1, #1
 800883a:	f7ff ff79 	bl	8008730 <_Balloc>
 800883e:	4680      	mov	r8, r0
 8008840:	b928      	cbnz	r0, 800884e <__multadd+0x5a>
 8008842:	4602      	mov	r2, r0
 8008844:	4b0c      	ldr	r3, [pc, #48]	@ (8008878 <__multadd+0x84>)
 8008846:	480d      	ldr	r0, [pc, #52]	@ (800887c <__multadd+0x88>)
 8008848:	21ba      	movs	r1, #186	@ 0xba
 800884a:	f001 f8bd 	bl	80099c8 <__assert_func>
 800884e:	6922      	ldr	r2, [r4, #16]
 8008850:	3202      	adds	r2, #2
 8008852:	f104 010c 	add.w	r1, r4, #12
 8008856:	0092      	lsls	r2, r2, #2
 8008858:	300c      	adds	r0, #12
 800885a:	f001 f8a7 	bl	80099ac <memcpy>
 800885e:	4621      	mov	r1, r4
 8008860:	4638      	mov	r0, r7
 8008862:	f7ff ffa5 	bl	80087b0 <_Bfree>
 8008866:	4644      	mov	r4, r8
 8008868:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800886c:	3501      	adds	r5, #1
 800886e:	615e      	str	r6, [r3, #20]
 8008870:	6125      	str	r5, [r4, #16]
 8008872:	4620      	mov	r0, r4
 8008874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008878:	0800a60a 	.word	0x0800a60a
 800887c:	0800a61b 	.word	0x0800a61b

08008880 <__hi0bits>:
 8008880:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008884:	4603      	mov	r3, r0
 8008886:	bf36      	itet	cc
 8008888:	0403      	lslcc	r3, r0, #16
 800888a:	2000      	movcs	r0, #0
 800888c:	2010      	movcc	r0, #16
 800888e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008892:	bf3c      	itt	cc
 8008894:	021b      	lslcc	r3, r3, #8
 8008896:	3008      	addcc	r0, #8
 8008898:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800889c:	bf3c      	itt	cc
 800889e:	011b      	lslcc	r3, r3, #4
 80088a0:	3004      	addcc	r0, #4
 80088a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088a6:	bf3c      	itt	cc
 80088a8:	009b      	lslcc	r3, r3, #2
 80088aa:	3002      	addcc	r0, #2
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	db05      	blt.n	80088bc <__hi0bits+0x3c>
 80088b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80088b4:	f100 0001 	add.w	r0, r0, #1
 80088b8:	bf08      	it	eq
 80088ba:	2020      	moveq	r0, #32
 80088bc:	4770      	bx	lr

080088be <__lo0bits>:
 80088be:	6803      	ldr	r3, [r0, #0]
 80088c0:	4602      	mov	r2, r0
 80088c2:	f013 0007 	ands.w	r0, r3, #7
 80088c6:	d00b      	beq.n	80088e0 <__lo0bits+0x22>
 80088c8:	07d9      	lsls	r1, r3, #31
 80088ca:	d421      	bmi.n	8008910 <__lo0bits+0x52>
 80088cc:	0798      	lsls	r0, r3, #30
 80088ce:	bf49      	itett	mi
 80088d0:	085b      	lsrmi	r3, r3, #1
 80088d2:	089b      	lsrpl	r3, r3, #2
 80088d4:	2001      	movmi	r0, #1
 80088d6:	6013      	strmi	r3, [r2, #0]
 80088d8:	bf5c      	itt	pl
 80088da:	6013      	strpl	r3, [r2, #0]
 80088dc:	2002      	movpl	r0, #2
 80088de:	4770      	bx	lr
 80088e0:	b299      	uxth	r1, r3
 80088e2:	b909      	cbnz	r1, 80088e8 <__lo0bits+0x2a>
 80088e4:	0c1b      	lsrs	r3, r3, #16
 80088e6:	2010      	movs	r0, #16
 80088e8:	b2d9      	uxtb	r1, r3
 80088ea:	b909      	cbnz	r1, 80088f0 <__lo0bits+0x32>
 80088ec:	3008      	adds	r0, #8
 80088ee:	0a1b      	lsrs	r3, r3, #8
 80088f0:	0719      	lsls	r1, r3, #28
 80088f2:	bf04      	itt	eq
 80088f4:	091b      	lsreq	r3, r3, #4
 80088f6:	3004      	addeq	r0, #4
 80088f8:	0799      	lsls	r1, r3, #30
 80088fa:	bf04      	itt	eq
 80088fc:	089b      	lsreq	r3, r3, #2
 80088fe:	3002      	addeq	r0, #2
 8008900:	07d9      	lsls	r1, r3, #31
 8008902:	d403      	bmi.n	800890c <__lo0bits+0x4e>
 8008904:	085b      	lsrs	r3, r3, #1
 8008906:	f100 0001 	add.w	r0, r0, #1
 800890a:	d003      	beq.n	8008914 <__lo0bits+0x56>
 800890c:	6013      	str	r3, [r2, #0]
 800890e:	4770      	bx	lr
 8008910:	2000      	movs	r0, #0
 8008912:	4770      	bx	lr
 8008914:	2020      	movs	r0, #32
 8008916:	4770      	bx	lr

08008918 <__i2b>:
 8008918:	b510      	push	{r4, lr}
 800891a:	460c      	mov	r4, r1
 800891c:	2101      	movs	r1, #1
 800891e:	f7ff ff07 	bl	8008730 <_Balloc>
 8008922:	4602      	mov	r2, r0
 8008924:	b928      	cbnz	r0, 8008932 <__i2b+0x1a>
 8008926:	4b05      	ldr	r3, [pc, #20]	@ (800893c <__i2b+0x24>)
 8008928:	4805      	ldr	r0, [pc, #20]	@ (8008940 <__i2b+0x28>)
 800892a:	f240 1145 	movw	r1, #325	@ 0x145
 800892e:	f001 f84b 	bl	80099c8 <__assert_func>
 8008932:	2301      	movs	r3, #1
 8008934:	6144      	str	r4, [r0, #20]
 8008936:	6103      	str	r3, [r0, #16]
 8008938:	bd10      	pop	{r4, pc}
 800893a:	bf00      	nop
 800893c:	0800a60a 	.word	0x0800a60a
 8008940:	0800a61b 	.word	0x0800a61b

08008944 <__multiply>:
 8008944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008948:	4614      	mov	r4, r2
 800894a:	690a      	ldr	r2, [r1, #16]
 800894c:	6923      	ldr	r3, [r4, #16]
 800894e:	429a      	cmp	r2, r3
 8008950:	bfa8      	it	ge
 8008952:	4623      	movge	r3, r4
 8008954:	460f      	mov	r7, r1
 8008956:	bfa4      	itt	ge
 8008958:	460c      	movge	r4, r1
 800895a:	461f      	movge	r7, r3
 800895c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008960:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008964:	68a3      	ldr	r3, [r4, #8]
 8008966:	6861      	ldr	r1, [r4, #4]
 8008968:	eb0a 0609 	add.w	r6, sl, r9
 800896c:	42b3      	cmp	r3, r6
 800896e:	b085      	sub	sp, #20
 8008970:	bfb8      	it	lt
 8008972:	3101      	addlt	r1, #1
 8008974:	f7ff fedc 	bl	8008730 <_Balloc>
 8008978:	b930      	cbnz	r0, 8008988 <__multiply+0x44>
 800897a:	4602      	mov	r2, r0
 800897c:	4b44      	ldr	r3, [pc, #272]	@ (8008a90 <__multiply+0x14c>)
 800897e:	4845      	ldr	r0, [pc, #276]	@ (8008a94 <__multiply+0x150>)
 8008980:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008984:	f001 f820 	bl	80099c8 <__assert_func>
 8008988:	f100 0514 	add.w	r5, r0, #20
 800898c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008990:	462b      	mov	r3, r5
 8008992:	2200      	movs	r2, #0
 8008994:	4543      	cmp	r3, r8
 8008996:	d321      	bcc.n	80089dc <__multiply+0x98>
 8008998:	f107 0114 	add.w	r1, r7, #20
 800899c:	f104 0214 	add.w	r2, r4, #20
 80089a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80089a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80089a8:	9302      	str	r3, [sp, #8]
 80089aa:	1b13      	subs	r3, r2, r4
 80089ac:	3b15      	subs	r3, #21
 80089ae:	f023 0303 	bic.w	r3, r3, #3
 80089b2:	3304      	adds	r3, #4
 80089b4:	f104 0715 	add.w	r7, r4, #21
 80089b8:	42ba      	cmp	r2, r7
 80089ba:	bf38      	it	cc
 80089bc:	2304      	movcc	r3, #4
 80089be:	9301      	str	r3, [sp, #4]
 80089c0:	9b02      	ldr	r3, [sp, #8]
 80089c2:	9103      	str	r1, [sp, #12]
 80089c4:	428b      	cmp	r3, r1
 80089c6:	d80c      	bhi.n	80089e2 <__multiply+0x9e>
 80089c8:	2e00      	cmp	r6, #0
 80089ca:	dd03      	ble.n	80089d4 <__multiply+0x90>
 80089cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d05b      	beq.n	8008a8c <__multiply+0x148>
 80089d4:	6106      	str	r6, [r0, #16]
 80089d6:	b005      	add	sp, #20
 80089d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089dc:	f843 2b04 	str.w	r2, [r3], #4
 80089e0:	e7d8      	b.n	8008994 <__multiply+0x50>
 80089e2:	f8b1 a000 	ldrh.w	sl, [r1]
 80089e6:	f1ba 0f00 	cmp.w	sl, #0
 80089ea:	d024      	beq.n	8008a36 <__multiply+0xf2>
 80089ec:	f104 0e14 	add.w	lr, r4, #20
 80089f0:	46a9      	mov	r9, r5
 80089f2:	f04f 0c00 	mov.w	ip, #0
 80089f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80089fa:	f8d9 3000 	ldr.w	r3, [r9]
 80089fe:	fa1f fb87 	uxth.w	fp, r7
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	fb0a 330b 	mla	r3, sl, fp, r3
 8008a08:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008a0c:	f8d9 7000 	ldr.w	r7, [r9]
 8008a10:	4463      	add	r3, ip
 8008a12:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008a16:	fb0a c70b 	mla	r7, sl, fp, ip
 8008a1a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008a24:	4572      	cmp	r2, lr
 8008a26:	f849 3b04 	str.w	r3, [r9], #4
 8008a2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008a2e:	d8e2      	bhi.n	80089f6 <__multiply+0xb2>
 8008a30:	9b01      	ldr	r3, [sp, #4]
 8008a32:	f845 c003 	str.w	ip, [r5, r3]
 8008a36:	9b03      	ldr	r3, [sp, #12]
 8008a38:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008a3c:	3104      	adds	r1, #4
 8008a3e:	f1b9 0f00 	cmp.w	r9, #0
 8008a42:	d021      	beq.n	8008a88 <__multiply+0x144>
 8008a44:	682b      	ldr	r3, [r5, #0]
 8008a46:	f104 0c14 	add.w	ip, r4, #20
 8008a4a:	46ae      	mov	lr, r5
 8008a4c:	f04f 0a00 	mov.w	sl, #0
 8008a50:	f8bc b000 	ldrh.w	fp, [ip]
 8008a54:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008a58:	fb09 770b 	mla	r7, r9, fp, r7
 8008a5c:	4457      	add	r7, sl
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008a64:	f84e 3b04 	str.w	r3, [lr], #4
 8008a68:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008a6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a70:	f8be 3000 	ldrh.w	r3, [lr]
 8008a74:	fb09 330a 	mla	r3, r9, sl, r3
 8008a78:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008a7c:	4562      	cmp	r2, ip
 8008a7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a82:	d8e5      	bhi.n	8008a50 <__multiply+0x10c>
 8008a84:	9f01      	ldr	r7, [sp, #4]
 8008a86:	51eb      	str	r3, [r5, r7]
 8008a88:	3504      	adds	r5, #4
 8008a8a:	e799      	b.n	80089c0 <__multiply+0x7c>
 8008a8c:	3e01      	subs	r6, #1
 8008a8e:	e79b      	b.n	80089c8 <__multiply+0x84>
 8008a90:	0800a60a 	.word	0x0800a60a
 8008a94:	0800a61b 	.word	0x0800a61b

08008a98 <__pow5mult>:
 8008a98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a9c:	4615      	mov	r5, r2
 8008a9e:	f012 0203 	ands.w	r2, r2, #3
 8008aa2:	4607      	mov	r7, r0
 8008aa4:	460e      	mov	r6, r1
 8008aa6:	d007      	beq.n	8008ab8 <__pow5mult+0x20>
 8008aa8:	4c25      	ldr	r4, [pc, #148]	@ (8008b40 <__pow5mult+0xa8>)
 8008aaa:	3a01      	subs	r2, #1
 8008aac:	2300      	movs	r3, #0
 8008aae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008ab2:	f7ff fe9f 	bl	80087f4 <__multadd>
 8008ab6:	4606      	mov	r6, r0
 8008ab8:	10ad      	asrs	r5, r5, #2
 8008aba:	d03d      	beq.n	8008b38 <__pow5mult+0xa0>
 8008abc:	69fc      	ldr	r4, [r7, #28]
 8008abe:	b97c      	cbnz	r4, 8008ae0 <__pow5mult+0x48>
 8008ac0:	2010      	movs	r0, #16
 8008ac2:	f7ff fd7f 	bl	80085c4 <malloc>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	61f8      	str	r0, [r7, #28]
 8008aca:	b928      	cbnz	r0, 8008ad8 <__pow5mult+0x40>
 8008acc:	4b1d      	ldr	r3, [pc, #116]	@ (8008b44 <__pow5mult+0xac>)
 8008ace:	481e      	ldr	r0, [pc, #120]	@ (8008b48 <__pow5mult+0xb0>)
 8008ad0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008ad4:	f000 ff78 	bl	80099c8 <__assert_func>
 8008ad8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008adc:	6004      	str	r4, [r0, #0]
 8008ade:	60c4      	str	r4, [r0, #12]
 8008ae0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ae4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ae8:	b94c      	cbnz	r4, 8008afe <__pow5mult+0x66>
 8008aea:	f240 2171 	movw	r1, #625	@ 0x271
 8008aee:	4638      	mov	r0, r7
 8008af0:	f7ff ff12 	bl	8008918 <__i2b>
 8008af4:	2300      	movs	r3, #0
 8008af6:	f8c8 0008 	str.w	r0, [r8, #8]
 8008afa:	4604      	mov	r4, r0
 8008afc:	6003      	str	r3, [r0, #0]
 8008afe:	f04f 0900 	mov.w	r9, #0
 8008b02:	07eb      	lsls	r3, r5, #31
 8008b04:	d50a      	bpl.n	8008b1c <__pow5mult+0x84>
 8008b06:	4631      	mov	r1, r6
 8008b08:	4622      	mov	r2, r4
 8008b0a:	4638      	mov	r0, r7
 8008b0c:	f7ff ff1a 	bl	8008944 <__multiply>
 8008b10:	4631      	mov	r1, r6
 8008b12:	4680      	mov	r8, r0
 8008b14:	4638      	mov	r0, r7
 8008b16:	f7ff fe4b 	bl	80087b0 <_Bfree>
 8008b1a:	4646      	mov	r6, r8
 8008b1c:	106d      	asrs	r5, r5, #1
 8008b1e:	d00b      	beq.n	8008b38 <__pow5mult+0xa0>
 8008b20:	6820      	ldr	r0, [r4, #0]
 8008b22:	b938      	cbnz	r0, 8008b34 <__pow5mult+0x9c>
 8008b24:	4622      	mov	r2, r4
 8008b26:	4621      	mov	r1, r4
 8008b28:	4638      	mov	r0, r7
 8008b2a:	f7ff ff0b 	bl	8008944 <__multiply>
 8008b2e:	6020      	str	r0, [r4, #0]
 8008b30:	f8c0 9000 	str.w	r9, [r0]
 8008b34:	4604      	mov	r4, r0
 8008b36:	e7e4      	b.n	8008b02 <__pow5mult+0x6a>
 8008b38:	4630      	mov	r0, r6
 8008b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b3e:	bf00      	nop
 8008b40:	0800a674 	.word	0x0800a674
 8008b44:	0800a59b 	.word	0x0800a59b
 8008b48:	0800a61b 	.word	0x0800a61b

08008b4c <__lshift>:
 8008b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b50:	460c      	mov	r4, r1
 8008b52:	6849      	ldr	r1, [r1, #4]
 8008b54:	6923      	ldr	r3, [r4, #16]
 8008b56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008b5a:	68a3      	ldr	r3, [r4, #8]
 8008b5c:	4607      	mov	r7, r0
 8008b5e:	4691      	mov	r9, r2
 8008b60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008b64:	f108 0601 	add.w	r6, r8, #1
 8008b68:	42b3      	cmp	r3, r6
 8008b6a:	db0b      	blt.n	8008b84 <__lshift+0x38>
 8008b6c:	4638      	mov	r0, r7
 8008b6e:	f7ff fddf 	bl	8008730 <_Balloc>
 8008b72:	4605      	mov	r5, r0
 8008b74:	b948      	cbnz	r0, 8008b8a <__lshift+0x3e>
 8008b76:	4602      	mov	r2, r0
 8008b78:	4b28      	ldr	r3, [pc, #160]	@ (8008c1c <__lshift+0xd0>)
 8008b7a:	4829      	ldr	r0, [pc, #164]	@ (8008c20 <__lshift+0xd4>)
 8008b7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008b80:	f000 ff22 	bl	80099c8 <__assert_func>
 8008b84:	3101      	adds	r1, #1
 8008b86:	005b      	lsls	r3, r3, #1
 8008b88:	e7ee      	b.n	8008b68 <__lshift+0x1c>
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	f100 0114 	add.w	r1, r0, #20
 8008b90:	f100 0210 	add.w	r2, r0, #16
 8008b94:	4618      	mov	r0, r3
 8008b96:	4553      	cmp	r3, sl
 8008b98:	db33      	blt.n	8008c02 <__lshift+0xb6>
 8008b9a:	6920      	ldr	r0, [r4, #16]
 8008b9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ba0:	f104 0314 	add.w	r3, r4, #20
 8008ba4:	f019 091f 	ands.w	r9, r9, #31
 8008ba8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008bac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008bb0:	d02b      	beq.n	8008c0a <__lshift+0xbe>
 8008bb2:	f1c9 0e20 	rsb	lr, r9, #32
 8008bb6:	468a      	mov	sl, r1
 8008bb8:	2200      	movs	r2, #0
 8008bba:	6818      	ldr	r0, [r3, #0]
 8008bbc:	fa00 f009 	lsl.w	r0, r0, r9
 8008bc0:	4310      	orrs	r0, r2
 8008bc2:	f84a 0b04 	str.w	r0, [sl], #4
 8008bc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bca:	459c      	cmp	ip, r3
 8008bcc:	fa22 f20e 	lsr.w	r2, r2, lr
 8008bd0:	d8f3      	bhi.n	8008bba <__lshift+0x6e>
 8008bd2:	ebac 0304 	sub.w	r3, ip, r4
 8008bd6:	3b15      	subs	r3, #21
 8008bd8:	f023 0303 	bic.w	r3, r3, #3
 8008bdc:	3304      	adds	r3, #4
 8008bde:	f104 0015 	add.w	r0, r4, #21
 8008be2:	4584      	cmp	ip, r0
 8008be4:	bf38      	it	cc
 8008be6:	2304      	movcc	r3, #4
 8008be8:	50ca      	str	r2, [r1, r3]
 8008bea:	b10a      	cbz	r2, 8008bf0 <__lshift+0xa4>
 8008bec:	f108 0602 	add.w	r6, r8, #2
 8008bf0:	3e01      	subs	r6, #1
 8008bf2:	4638      	mov	r0, r7
 8008bf4:	612e      	str	r6, [r5, #16]
 8008bf6:	4621      	mov	r1, r4
 8008bf8:	f7ff fdda 	bl	80087b0 <_Bfree>
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c02:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c06:	3301      	adds	r3, #1
 8008c08:	e7c5      	b.n	8008b96 <__lshift+0x4a>
 8008c0a:	3904      	subs	r1, #4
 8008c0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c10:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c14:	459c      	cmp	ip, r3
 8008c16:	d8f9      	bhi.n	8008c0c <__lshift+0xc0>
 8008c18:	e7ea      	b.n	8008bf0 <__lshift+0xa4>
 8008c1a:	bf00      	nop
 8008c1c:	0800a60a 	.word	0x0800a60a
 8008c20:	0800a61b 	.word	0x0800a61b

08008c24 <__mcmp>:
 8008c24:	690a      	ldr	r2, [r1, #16]
 8008c26:	4603      	mov	r3, r0
 8008c28:	6900      	ldr	r0, [r0, #16]
 8008c2a:	1a80      	subs	r0, r0, r2
 8008c2c:	b530      	push	{r4, r5, lr}
 8008c2e:	d10e      	bne.n	8008c4e <__mcmp+0x2a>
 8008c30:	3314      	adds	r3, #20
 8008c32:	3114      	adds	r1, #20
 8008c34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008c38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008c3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008c44:	4295      	cmp	r5, r2
 8008c46:	d003      	beq.n	8008c50 <__mcmp+0x2c>
 8008c48:	d205      	bcs.n	8008c56 <__mcmp+0x32>
 8008c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4e:	bd30      	pop	{r4, r5, pc}
 8008c50:	42a3      	cmp	r3, r4
 8008c52:	d3f3      	bcc.n	8008c3c <__mcmp+0x18>
 8008c54:	e7fb      	b.n	8008c4e <__mcmp+0x2a>
 8008c56:	2001      	movs	r0, #1
 8008c58:	e7f9      	b.n	8008c4e <__mcmp+0x2a>
	...

08008c5c <__mdiff>:
 8008c5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c60:	4689      	mov	r9, r1
 8008c62:	4606      	mov	r6, r0
 8008c64:	4611      	mov	r1, r2
 8008c66:	4648      	mov	r0, r9
 8008c68:	4614      	mov	r4, r2
 8008c6a:	f7ff ffdb 	bl	8008c24 <__mcmp>
 8008c6e:	1e05      	subs	r5, r0, #0
 8008c70:	d112      	bne.n	8008c98 <__mdiff+0x3c>
 8008c72:	4629      	mov	r1, r5
 8008c74:	4630      	mov	r0, r6
 8008c76:	f7ff fd5b 	bl	8008730 <_Balloc>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	b928      	cbnz	r0, 8008c8a <__mdiff+0x2e>
 8008c7e:	4b3f      	ldr	r3, [pc, #252]	@ (8008d7c <__mdiff+0x120>)
 8008c80:	f240 2137 	movw	r1, #567	@ 0x237
 8008c84:	483e      	ldr	r0, [pc, #248]	@ (8008d80 <__mdiff+0x124>)
 8008c86:	f000 fe9f 	bl	80099c8 <__assert_func>
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008c90:	4610      	mov	r0, r2
 8008c92:	b003      	add	sp, #12
 8008c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c98:	bfbc      	itt	lt
 8008c9a:	464b      	movlt	r3, r9
 8008c9c:	46a1      	movlt	r9, r4
 8008c9e:	4630      	mov	r0, r6
 8008ca0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008ca4:	bfba      	itte	lt
 8008ca6:	461c      	movlt	r4, r3
 8008ca8:	2501      	movlt	r5, #1
 8008caa:	2500      	movge	r5, #0
 8008cac:	f7ff fd40 	bl	8008730 <_Balloc>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	b918      	cbnz	r0, 8008cbc <__mdiff+0x60>
 8008cb4:	4b31      	ldr	r3, [pc, #196]	@ (8008d7c <__mdiff+0x120>)
 8008cb6:	f240 2145 	movw	r1, #581	@ 0x245
 8008cba:	e7e3      	b.n	8008c84 <__mdiff+0x28>
 8008cbc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008cc0:	6926      	ldr	r6, [r4, #16]
 8008cc2:	60c5      	str	r5, [r0, #12]
 8008cc4:	f109 0310 	add.w	r3, r9, #16
 8008cc8:	f109 0514 	add.w	r5, r9, #20
 8008ccc:	f104 0e14 	add.w	lr, r4, #20
 8008cd0:	f100 0b14 	add.w	fp, r0, #20
 8008cd4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008cd8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008cdc:	9301      	str	r3, [sp, #4]
 8008cde:	46d9      	mov	r9, fp
 8008ce0:	f04f 0c00 	mov.w	ip, #0
 8008ce4:	9b01      	ldr	r3, [sp, #4]
 8008ce6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008cea:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008cee:	9301      	str	r3, [sp, #4]
 8008cf0:	fa1f f38a 	uxth.w	r3, sl
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	b283      	uxth	r3, r0
 8008cf8:	1acb      	subs	r3, r1, r3
 8008cfa:	0c00      	lsrs	r0, r0, #16
 8008cfc:	4463      	add	r3, ip
 8008cfe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008d02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008d0c:	4576      	cmp	r6, lr
 8008d0e:	f849 3b04 	str.w	r3, [r9], #4
 8008d12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008d16:	d8e5      	bhi.n	8008ce4 <__mdiff+0x88>
 8008d18:	1b33      	subs	r3, r6, r4
 8008d1a:	3b15      	subs	r3, #21
 8008d1c:	f023 0303 	bic.w	r3, r3, #3
 8008d20:	3415      	adds	r4, #21
 8008d22:	3304      	adds	r3, #4
 8008d24:	42a6      	cmp	r6, r4
 8008d26:	bf38      	it	cc
 8008d28:	2304      	movcc	r3, #4
 8008d2a:	441d      	add	r5, r3
 8008d2c:	445b      	add	r3, fp
 8008d2e:	461e      	mov	r6, r3
 8008d30:	462c      	mov	r4, r5
 8008d32:	4544      	cmp	r4, r8
 8008d34:	d30e      	bcc.n	8008d54 <__mdiff+0xf8>
 8008d36:	f108 0103 	add.w	r1, r8, #3
 8008d3a:	1b49      	subs	r1, r1, r5
 8008d3c:	f021 0103 	bic.w	r1, r1, #3
 8008d40:	3d03      	subs	r5, #3
 8008d42:	45a8      	cmp	r8, r5
 8008d44:	bf38      	it	cc
 8008d46:	2100      	movcc	r1, #0
 8008d48:	440b      	add	r3, r1
 8008d4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008d4e:	b191      	cbz	r1, 8008d76 <__mdiff+0x11a>
 8008d50:	6117      	str	r7, [r2, #16]
 8008d52:	e79d      	b.n	8008c90 <__mdiff+0x34>
 8008d54:	f854 1b04 	ldr.w	r1, [r4], #4
 8008d58:	46e6      	mov	lr, ip
 8008d5a:	0c08      	lsrs	r0, r1, #16
 8008d5c:	fa1c fc81 	uxtah	ip, ip, r1
 8008d60:	4471      	add	r1, lr
 8008d62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008d66:	b289      	uxth	r1, r1
 8008d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008d6c:	f846 1b04 	str.w	r1, [r6], #4
 8008d70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008d74:	e7dd      	b.n	8008d32 <__mdiff+0xd6>
 8008d76:	3f01      	subs	r7, #1
 8008d78:	e7e7      	b.n	8008d4a <__mdiff+0xee>
 8008d7a:	bf00      	nop
 8008d7c:	0800a60a 	.word	0x0800a60a
 8008d80:	0800a61b 	.word	0x0800a61b

08008d84 <__d2b>:
 8008d84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d88:	460f      	mov	r7, r1
 8008d8a:	2101      	movs	r1, #1
 8008d8c:	ec59 8b10 	vmov	r8, r9, d0
 8008d90:	4616      	mov	r6, r2
 8008d92:	f7ff fccd 	bl	8008730 <_Balloc>
 8008d96:	4604      	mov	r4, r0
 8008d98:	b930      	cbnz	r0, 8008da8 <__d2b+0x24>
 8008d9a:	4602      	mov	r2, r0
 8008d9c:	4b23      	ldr	r3, [pc, #140]	@ (8008e2c <__d2b+0xa8>)
 8008d9e:	4824      	ldr	r0, [pc, #144]	@ (8008e30 <__d2b+0xac>)
 8008da0:	f240 310f 	movw	r1, #783	@ 0x30f
 8008da4:	f000 fe10 	bl	80099c8 <__assert_func>
 8008da8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008dac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008db0:	b10d      	cbz	r5, 8008db6 <__d2b+0x32>
 8008db2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008db6:	9301      	str	r3, [sp, #4]
 8008db8:	f1b8 0300 	subs.w	r3, r8, #0
 8008dbc:	d023      	beq.n	8008e06 <__d2b+0x82>
 8008dbe:	4668      	mov	r0, sp
 8008dc0:	9300      	str	r3, [sp, #0]
 8008dc2:	f7ff fd7c 	bl	80088be <__lo0bits>
 8008dc6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008dca:	b1d0      	cbz	r0, 8008e02 <__d2b+0x7e>
 8008dcc:	f1c0 0320 	rsb	r3, r0, #32
 8008dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd4:	430b      	orrs	r3, r1
 8008dd6:	40c2      	lsrs	r2, r0
 8008dd8:	6163      	str	r3, [r4, #20]
 8008dda:	9201      	str	r2, [sp, #4]
 8008ddc:	9b01      	ldr	r3, [sp, #4]
 8008dde:	61a3      	str	r3, [r4, #24]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	bf0c      	ite	eq
 8008de4:	2201      	moveq	r2, #1
 8008de6:	2202      	movne	r2, #2
 8008de8:	6122      	str	r2, [r4, #16]
 8008dea:	b1a5      	cbz	r5, 8008e16 <__d2b+0x92>
 8008dec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008df0:	4405      	add	r5, r0
 8008df2:	603d      	str	r5, [r7, #0]
 8008df4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008df8:	6030      	str	r0, [r6, #0]
 8008dfa:	4620      	mov	r0, r4
 8008dfc:	b003      	add	sp, #12
 8008dfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e02:	6161      	str	r1, [r4, #20]
 8008e04:	e7ea      	b.n	8008ddc <__d2b+0x58>
 8008e06:	a801      	add	r0, sp, #4
 8008e08:	f7ff fd59 	bl	80088be <__lo0bits>
 8008e0c:	9b01      	ldr	r3, [sp, #4]
 8008e0e:	6163      	str	r3, [r4, #20]
 8008e10:	3020      	adds	r0, #32
 8008e12:	2201      	movs	r2, #1
 8008e14:	e7e8      	b.n	8008de8 <__d2b+0x64>
 8008e16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008e1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008e1e:	6038      	str	r0, [r7, #0]
 8008e20:	6918      	ldr	r0, [r3, #16]
 8008e22:	f7ff fd2d 	bl	8008880 <__hi0bits>
 8008e26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008e2a:	e7e5      	b.n	8008df8 <__d2b+0x74>
 8008e2c:	0800a60a 	.word	0x0800a60a
 8008e30:	0800a61b 	.word	0x0800a61b

08008e34 <__ssputs_r>:
 8008e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e38:	688e      	ldr	r6, [r1, #8]
 8008e3a:	461f      	mov	r7, r3
 8008e3c:	42be      	cmp	r6, r7
 8008e3e:	680b      	ldr	r3, [r1, #0]
 8008e40:	4682      	mov	sl, r0
 8008e42:	460c      	mov	r4, r1
 8008e44:	4690      	mov	r8, r2
 8008e46:	d82d      	bhi.n	8008ea4 <__ssputs_r+0x70>
 8008e48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008e50:	d026      	beq.n	8008ea0 <__ssputs_r+0x6c>
 8008e52:	6965      	ldr	r5, [r4, #20]
 8008e54:	6909      	ldr	r1, [r1, #16]
 8008e56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e5a:	eba3 0901 	sub.w	r9, r3, r1
 8008e5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e62:	1c7b      	adds	r3, r7, #1
 8008e64:	444b      	add	r3, r9
 8008e66:	106d      	asrs	r5, r5, #1
 8008e68:	429d      	cmp	r5, r3
 8008e6a:	bf38      	it	cc
 8008e6c:	461d      	movcc	r5, r3
 8008e6e:	0553      	lsls	r3, r2, #21
 8008e70:	d527      	bpl.n	8008ec2 <__ssputs_r+0x8e>
 8008e72:	4629      	mov	r1, r5
 8008e74:	f7ff fbd0 	bl	8008618 <_malloc_r>
 8008e78:	4606      	mov	r6, r0
 8008e7a:	b360      	cbz	r0, 8008ed6 <__ssputs_r+0xa2>
 8008e7c:	6921      	ldr	r1, [r4, #16]
 8008e7e:	464a      	mov	r2, r9
 8008e80:	f000 fd94 	bl	80099ac <memcpy>
 8008e84:	89a3      	ldrh	r3, [r4, #12]
 8008e86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e8e:	81a3      	strh	r3, [r4, #12]
 8008e90:	6126      	str	r6, [r4, #16]
 8008e92:	6165      	str	r5, [r4, #20]
 8008e94:	444e      	add	r6, r9
 8008e96:	eba5 0509 	sub.w	r5, r5, r9
 8008e9a:	6026      	str	r6, [r4, #0]
 8008e9c:	60a5      	str	r5, [r4, #8]
 8008e9e:	463e      	mov	r6, r7
 8008ea0:	42be      	cmp	r6, r7
 8008ea2:	d900      	bls.n	8008ea6 <__ssputs_r+0x72>
 8008ea4:	463e      	mov	r6, r7
 8008ea6:	6820      	ldr	r0, [r4, #0]
 8008ea8:	4632      	mov	r2, r6
 8008eaa:	4641      	mov	r1, r8
 8008eac:	f000 fd53 	bl	8009956 <memmove>
 8008eb0:	68a3      	ldr	r3, [r4, #8]
 8008eb2:	1b9b      	subs	r3, r3, r6
 8008eb4:	60a3      	str	r3, [r4, #8]
 8008eb6:	6823      	ldr	r3, [r4, #0]
 8008eb8:	4433      	add	r3, r6
 8008eba:	6023      	str	r3, [r4, #0]
 8008ebc:	2000      	movs	r0, #0
 8008ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ec2:	462a      	mov	r2, r5
 8008ec4:	f000 fdc4 	bl	8009a50 <_realloc_r>
 8008ec8:	4606      	mov	r6, r0
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	d1e0      	bne.n	8008e90 <__ssputs_r+0x5c>
 8008ece:	6921      	ldr	r1, [r4, #16]
 8008ed0:	4650      	mov	r0, sl
 8008ed2:	f7ff fb2d 	bl	8008530 <_free_r>
 8008ed6:	230c      	movs	r3, #12
 8008ed8:	f8ca 3000 	str.w	r3, [sl]
 8008edc:	89a3      	ldrh	r3, [r4, #12]
 8008ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ee2:	81a3      	strh	r3, [r4, #12]
 8008ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee8:	e7e9      	b.n	8008ebe <__ssputs_r+0x8a>
	...

08008eec <_svfiprintf_r>:
 8008eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef0:	4698      	mov	r8, r3
 8008ef2:	898b      	ldrh	r3, [r1, #12]
 8008ef4:	061b      	lsls	r3, r3, #24
 8008ef6:	b09d      	sub	sp, #116	@ 0x74
 8008ef8:	4607      	mov	r7, r0
 8008efa:	460d      	mov	r5, r1
 8008efc:	4614      	mov	r4, r2
 8008efe:	d510      	bpl.n	8008f22 <_svfiprintf_r+0x36>
 8008f00:	690b      	ldr	r3, [r1, #16]
 8008f02:	b973      	cbnz	r3, 8008f22 <_svfiprintf_r+0x36>
 8008f04:	2140      	movs	r1, #64	@ 0x40
 8008f06:	f7ff fb87 	bl	8008618 <_malloc_r>
 8008f0a:	6028      	str	r0, [r5, #0]
 8008f0c:	6128      	str	r0, [r5, #16]
 8008f0e:	b930      	cbnz	r0, 8008f1e <_svfiprintf_r+0x32>
 8008f10:	230c      	movs	r3, #12
 8008f12:	603b      	str	r3, [r7, #0]
 8008f14:	f04f 30ff 	mov.w	r0, #4294967295
 8008f18:	b01d      	add	sp, #116	@ 0x74
 8008f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f1e:	2340      	movs	r3, #64	@ 0x40
 8008f20:	616b      	str	r3, [r5, #20]
 8008f22:	2300      	movs	r3, #0
 8008f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f26:	2320      	movs	r3, #32
 8008f28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f30:	2330      	movs	r3, #48	@ 0x30
 8008f32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80090d0 <_svfiprintf_r+0x1e4>
 8008f36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f3a:	f04f 0901 	mov.w	r9, #1
 8008f3e:	4623      	mov	r3, r4
 8008f40:	469a      	mov	sl, r3
 8008f42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f46:	b10a      	cbz	r2, 8008f4c <_svfiprintf_r+0x60>
 8008f48:	2a25      	cmp	r2, #37	@ 0x25
 8008f4a:	d1f9      	bne.n	8008f40 <_svfiprintf_r+0x54>
 8008f4c:	ebba 0b04 	subs.w	fp, sl, r4
 8008f50:	d00b      	beq.n	8008f6a <_svfiprintf_r+0x7e>
 8008f52:	465b      	mov	r3, fp
 8008f54:	4622      	mov	r2, r4
 8008f56:	4629      	mov	r1, r5
 8008f58:	4638      	mov	r0, r7
 8008f5a:	f7ff ff6b 	bl	8008e34 <__ssputs_r>
 8008f5e:	3001      	adds	r0, #1
 8008f60:	f000 80a7 	beq.w	80090b2 <_svfiprintf_r+0x1c6>
 8008f64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f66:	445a      	add	r2, fp
 8008f68:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f6a:	f89a 3000 	ldrb.w	r3, [sl]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	f000 809f 	beq.w	80090b2 <_svfiprintf_r+0x1c6>
 8008f74:	2300      	movs	r3, #0
 8008f76:	f04f 32ff 	mov.w	r2, #4294967295
 8008f7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f7e:	f10a 0a01 	add.w	sl, sl, #1
 8008f82:	9304      	str	r3, [sp, #16]
 8008f84:	9307      	str	r3, [sp, #28]
 8008f86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f8c:	4654      	mov	r4, sl
 8008f8e:	2205      	movs	r2, #5
 8008f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f94:	484e      	ldr	r0, [pc, #312]	@ (80090d0 <_svfiprintf_r+0x1e4>)
 8008f96:	f7f7 f91b 	bl	80001d0 <memchr>
 8008f9a:	9a04      	ldr	r2, [sp, #16]
 8008f9c:	b9d8      	cbnz	r0, 8008fd6 <_svfiprintf_r+0xea>
 8008f9e:	06d0      	lsls	r0, r2, #27
 8008fa0:	bf44      	itt	mi
 8008fa2:	2320      	movmi	r3, #32
 8008fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fa8:	0711      	lsls	r1, r2, #28
 8008faa:	bf44      	itt	mi
 8008fac:	232b      	movmi	r3, #43	@ 0x2b
 8008fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fb2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fb8:	d015      	beq.n	8008fe6 <_svfiprintf_r+0xfa>
 8008fba:	9a07      	ldr	r2, [sp, #28]
 8008fbc:	4654      	mov	r4, sl
 8008fbe:	2000      	movs	r0, #0
 8008fc0:	f04f 0c0a 	mov.w	ip, #10
 8008fc4:	4621      	mov	r1, r4
 8008fc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fca:	3b30      	subs	r3, #48	@ 0x30
 8008fcc:	2b09      	cmp	r3, #9
 8008fce:	d94b      	bls.n	8009068 <_svfiprintf_r+0x17c>
 8008fd0:	b1b0      	cbz	r0, 8009000 <_svfiprintf_r+0x114>
 8008fd2:	9207      	str	r2, [sp, #28]
 8008fd4:	e014      	b.n	8009000 <_svfiprintf_r+0x114>
 8008fd6:	eba0 0308 	sub.w	r3, r0, r8
 8008fda:	fa09 f303 	lsl.w	r3, r9, r3
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	9304      	str	r3, [sp, #16]
 8008fe2:	46a2      	mov	sl, r4
 8008fe4:	e7d2      	b.n	8008f8c <_svfiprintf_r+0xa0>
 8008fe6:	9b03      	ldr	r3, [sp, #12]
 8008fe8:	1d19      	adds	r1, r3, #4
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	9103      	str	r1, [sp, #12]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	bfbb      	ittet	lt
 8008ff2:	425b      	neglt	r3, r3
 8008ff4:	f042 0202 	orrlt.w	r2, r2, #2
 8008ff8:	9307      	strge	r3, [sp, #28]
 8008ffa:	9307      	strlt	r3, [sp, #28]
 8008ffc:	bfb8      	it	lt
 8008ffe:	9204      	strlt	r2, [sp, #16]
 8009000:	7823      	ldrb	r3, [r4, #0]
 8009002:	2b2e      	cmp	r3, #46	@ 0x2e
 8009004:	d10a      	bne.n	800901c <_svfiprintf_r+0x130>
 8009006:	7863      	ldrb	r3, [r4, #1]
 8009008:	2b2a      	cmp	r3, #42	@ 0x2a
 800900a:	d132      	bne.n	8009072 <_svfiprintf_r+0x186>
 800900c:	9b03      	ldr	r3, [sp, #12]
 800900e:	1d1a      	adds	r2, r3, #4
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	9203      	str	r2, [sp, #12]
 8009014:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009018:	3402      	adds	r4, #2
 800901a:	9305      	str	r3, [sp, #20]
 800901c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80090e0 <_svfiprintf_r+0x1f4>
 8009020:	7821      	ldrb	r1, [r4, #0]
 8009022:	2203      	movs	r2, #3
 8009024:	4650      	mov	r0, sl
 8009026:	f7f7 f8d3 	bl	80001d0 <memchr>
 800902a:	b138      	cbz	r0, 800903c <_svfiprintf_r+0x150>
 800902c:	9b04      	ldr	r3, [sp, #16]
 800902e:	eba0 000a 	sub.w	r0, r0, sl
 8009032:	2240      	movs	r2, #64	@ 0x40
 8009034:	4082      	lsls	r2, r0
 8009036:	4313      	orrs	r3, r2
 8009038:	3401      	adds	r4, #1
 800903a:	9304      	str	r3, [sp, #16]
 800903c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009040:	4824      	ldr	r0, [pc, #144]	@ (80090d4 <_svfiprintf_r+0x1e8>)
 8009042:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009046:	2206      	movs	r2, #6
 8009048:	f7f7 f8c2 	bl	80001d0 <memchr>
 800904c:	2800      	cmp	r0, #0
 800904e:	d036      	beq.n	80090be <_svfiprintf_r+0x1d2>
 8009050:	4b21      	ldr	r3, [pc, #132]	@ (80090d8 <_svfiprintf_r+0x1ec>)
 8009052:	bb1b      	cbnz	r3, 800909c <_svfiprintf_r+0x1b0>
 8009054:	9b03      	ldr	r3, [sp, #12]
 8009056:	3307      	adds	r3, #7
 8009058:	f023 0307 	bic.w	r3, r3, #7
 800905c:	3308      	adds	r3, #8
 800905e:	9303      	str	r3, [sp, #12]
 8009060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009062:	4433      	add	r3, r6
 8009064:	9309      	str	r3, [sp, #36]	@ 0x24
 8009066:	e76a      	b.n	8008f3e <_svfiprintf_r+0x52>
 8009068:	fb0c 3202 	mla	r2, ip, r2, r3
 800906c:	460c      	mov	r4, r1
 800906e:	2001      	movs	r0, #1
 8009070:	e7a8      	b.n	8008fc4 <_svfiprintf_r+0xd8>
 8009072:	2300      	movs	r3, #0
 8009074:	3401      	adds	r4, #1
 8009076:	9305      	str	r3, [sp, #20]
 8009078:	4619      	mov	r1, r3
 800907a:	f04f 0c0a 	mov.w	ip, #10
 800907e:	4620      	mov	r0, r4
 8009080:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009084:	3a30      	subs	r2, #48	@ 0x30
 8009086:	2a09      	cmp	r2, #9
 8009088:	d903      	bls.n	8009092 <_svfiprintf_r+0x1a6>
 800908a:	2b00      	cmp	r3, #0
 800908c:	d0c6      	beq.n	800901c <_svfiprintf_r+0x130>
 800908e:	9105      	str	r1, [sp, #20]
 8009090:	e7c4      	b.n	800901c <_svfiprintf_r+0x130>
 8009092:	fb0c 2101 	mla	r1, ip, r1, r2
 8009096:	4604      	mov	r4, r0
 8009098:	2301      	movs	r3, #1
 800909a:	e7f0      	b.n	800907e <_svfiprintf_r+0x192>
 800909c:	ab03      	add	r3, sp, #12
 800909e:	9300      	str	r3, [sp, #0]
 80090a0:	462a      	mov	r2, r5
 80090a2:	4b0e      	ldr	r3, [pc, #56]	@ (80090dc <_svfiprintf_r+0x1f0>)
 80090a4:	a904      	add	r1, sp, #16
 80090a6:	4638      	mov	r0, r7
 80090a8:	f7fd fe0a 	bl	8006cc0 <_printf_float>
 80090ac:	1c42      	adds	r2, r0, #1
 80090ae:	4606      	mov	r6, r0
 80090b0:	d1d6      	bne.n	8009060 <_svfiprintf_r+0x174>
 80090b2:	89ab      	ldrh	r3, [r5, #12]
 80090b4:	065b      	lsls	r3, r3, #25
 80090b6:	f53f af2d 	bmi.w	8008f14 <_svfiprintf_r+0x28>
 80090ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090bc:	e72c      	b.n	8008f18 <_svfiprintf_r+0x2c>
 80090be:	ab03      	add	r3, sp, #12
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	462a      	mov	r2, r5
 80090c4:	4b05      	ldr	r3, [pc, #20]	@ (80090dc <_svfiprintf_r+0x1f0>)
 80090c6:	a904      	add	r1, sp, #16
 80090c8:	4638      	mov	r0, r7
 80090ca:	f7fe f891 	bl	80071f0 <_printf_i>
 80090ce:	e7ed      	b.n	80090ac <_svfiprintf_r+0x1c0>
 80090d0:	0800a770 	.word	0x0800a770
 80090d4:	0800a77a 	.word	0x0800a77a
 80090d8:	08006cc1 	.word	0x08006cc1
 80090dc:	08008e35 	.word	0x08008e35
 80090e0:	0800a776 	.word	0x0800a776

080090e4 <_sungetc_r>:
 80090e4:	b538      	push	{r3, r4, r5, lr}
 80090e6:	1c4b      	adds	r3, r1, #1
 80090e8:	4614      	mov	r4, r2
 80090ea:	d103      	bne.n	80090f4 <_sungetc_r+0x10>
 80090ec:	f04f 35ff 	mov.w	r5, #4294967295
 80090f0:	4628      	mov	r0, r5
 80090f2:	bd38      	pop	{r3, r4, r5, pc}
 80090f4:	8993      	ldrh	r3, [r2, #12]
 80090f6:	f023 0320 	bic.w	r3, r3, #32
 80090fa:	8193      	strh	r3, [r2, #12]
 80090fc:	6853      	ldr	r3, [r2, #4]
 80090fe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009100:	b2cd      	uxtb	r5, r1
 8009102:	b18a      	cbz	r2, 8009128 <_sungetc_r+0x44>
 8009104:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009106:	429a      	cmp	r2, r3
 8009108:	dd08      	ble.n	800911c <_sungetc_r+0x38>
 800910a:	6823      	ldr	r3, [r4, #0]
 800910c:	1e5a      	subs	r2, r3, #1
 800910e:	6022      	str	r2, [r4, #0]
 8009110:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009114:	6863      	ldr	r3, [r4, #4]
 8009116:	3301      	adds	r3, #1
 8009118:	6063      	str	r3, [r4, #4]
 800911a:	e7e9      	b.n	80090f0 <_sungetc_r+0xc>
 800911c:	4621      	mov	r1, r4
 800911e:	f000 fbe0 	bl	80098e2 <__submore>
 8009122:	2800      	cmp	r0, #0
 8009124:	d0f1      	beq.n	800910a <_sungetc_r+0x26>
 8009126:	e7e1      	b.n	80090ec <_sungetc_r+0x8>
 8009128:	6921      	ldr	r1, [r4, #16]
 800912a:	6822      	ldr	r2, [r4, #0]
 800912c:	b141      	cbz	r1, 8009140 <_sungetc_r+0x5c>
 800912e:	4291      	cmp	r1, r2
 8009130:	d206      	bcs.n	8009140 <_sungetc_r+0x5c>
 8009132:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8009136:	42a9      	cmp	r1, r5
 8009138:	d102      	bne.n	8009140 <_sungetc_r+0x5c>
 800913a:	3a01      	subs	r2, #1
 800913c:	6022      	str	r2, [r4, #0]
 800913e:	e7ea      	b.n	8009116 <_sungetc_r+0x32>
 8009140:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8009144:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009148:	6363      	str	r3, [r4, #52]	@ 0x34
 800914a:	2303      	movs	r3, #3
 800914c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800914e:	4623      	mov	r3, r4
 8009150:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009154:	6023      	str	r3, [r4, #0]
 8009156:	2301      	movs	r3, #1
 8009158:	e7de      	b.n	8009118 <_sungetc_r+0x34>

0800915a <__ssrefill_r>:
 800915a:	b510      	push	{r4, lr}
 800915c:	460c      	mov	r4, r1
 800915e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009160:	b169      	cbz	r1, 800917e <__ssrefill_r+0x24>
 8009162:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009166:	4299      	cmp	r1, r3
 8009168:	d001      	beq.n	800916e <__ssrefill_r+0x14>
 800916a:	f7ff f9e1 	bl	8008530 <_free_r>
 800916e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009170:	6063      	str	r3, [r4, #4]
 8009172:	2000      	movs	r0, #0
 8009174:	6360      	str	r0, [r4, #52]	@ 0x34
 8009176:	b113      	cbz	r3, 800917e <__ssrefill_r+0x24>
 8009178:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800917a:	6023      	str	r3, [r4, #0]
 800917c:	bd10      	pop	{r4, pc}
 800917e:	6923      	ldr	r3, [r4, #16]
 8009180:	6023      	str	r3, [r4, #0]
 8009182:	2300      	movs	r3, #0
 8009184:	6063      	str	r3, [r4, #4]
 8009186:	89a3      	ldrh	r3, [r4, #12]
 8009188:	f043 0320 	orr.w	r3, r3, #32
 800918c:	81a3      	strh	r3, [r4, #12]
 800918e:	f04f 30ff 	mov.w	r0, #4294967295
 8009192:	e7f3      	b.n	800917c <__ssrefill_r+0x22>

08009194 <__ssvfiscanf_r>:
 8009194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009198:	460c      	mov	r4, r1
 800919a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800919e:	2100      	movs	r1, #0
 80091a0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80091a4:	49a5      	ldr	r1, [pc, #660]	@ (800943c <__ssvfiscanf_r+0x2a8>)
 80091a6:	91a0      	str	r1, [sp, #640]	@ 0x280
 80091a8:	f10d 0804 	add.w	r8, sp, #4
 80091ac:	49a4      	ldr	r1, [pc, #656]	@ (8009440 <__ssvfiscanf_r+0x2ac>)
 80091ae:	4fa5      	ldr	r7, [pc, #660]	@ (8009444 <__ssvfiscanf_r+0x2b0>)
 80091b0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80091b4:	4606      	mov	r6, r0
 80091b6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80091b8:	9300      	str	r3, [sp, #0]
 80091ba:	7813      	ldrb	r3, [r2, #0]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	f000 8158 	beq.w	8009472 <__ssvfiscanf_r+0x2de>
 80091c2:	5cf9      	ldrb	r1, [r7, r3]
 80091c4:	f011 0108 	ands.w	r1, r1, #8
 80091c8:	f102 0501 	add.w	r5, r2, #1
 80091cc:	d019      	beq.n	8009202 <__ssvfiscanf_r+0x6e>
 80091ce:	6863      	ldr	r3, [r4, #4]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	dd0f      	ble.n	80091f4 <__ssvfiscanf_r+0x60>
 80091d4:	6823      	ldr	r3, [r4, #0]
 80091d6:	781a      	ldrb	r2, [r3, #0]
 80091d8:	5cba      	ldrb	r2, [r7, r2]
 80091da:	0712      	lsls	r2, r2, #28
 80091dc:	d401      	bmi.n	80091e2 <__ssvfiscanf_r+0x4e>
 80091de:	462a      	mov	r2, r5
 80091e0:	e7eb      	b.n	80091ba <__ssvfiscanf_r+0x26>
 80091e2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80091e4:	3201      	adds	r2, #1
 80091e6:	9245      	str	r2, [sp, #276]	@ 0x114
 80091e8:	6862      	ldr	r2, [r4, #4]
 80091ea:	3301      	adds	r3, #1
 80091ec:	3a01      	subs	r2, #1
 80091ee:	6062      	str	r2, [r4, #4]
 80091f0:	6023      	str	r3, [r4, #0]
 80091f2:	e7ec      	b.n	80091ce <__ssvfiscanf_r+0x3a>
 80091f4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80091f6:	4621      	mov	r1, r4
 80091f8:	4630      	mov	r0, r6
 80091fa:	4798      	blx	r3
 80091fc:	2800      	cmp	r0, #0
 80091fe:	d0e9      	beq.n	80091d4 <__ssvfiscanf_r+0x40>
 8009200:	e7ed      	b.n	80091de <__ssvfiscanf_r+0x4a>
 8009202:	2b25      	cmp	r3, #37	@ 0x25
 8009204:	d012      	beq.n	800922c <__ssvfiscanf_r+0x98>
 8009206:	4699      	mov	r9, r3
 8009208:	6863      	ldr	r3, [r4, #4]
 800920a:	2b00      	cmp	r3, #0
 800920c:	f340 8093 	ble.w	8009336 <__ssvfiscanf_r+0x1a2>
 8009210:	6822      	ldr	r2, [r4, #0]
 8009212:	7813      	ldrb	r3, [r2, #0]
 8009214:	454b      	cmp	r3, r9
 8009216:	f040 812c 	bne.w	8009472 <__ssvfiscanf_r+0x2de>
 800921a:	6863      	ldr	r3, [r4, #4]
 800921c:	3b01      	subs	r3, #1
 800921e:	6063      	str	r3, [r4, #4]
 8009220:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8009222:	3201      	adds	r2, #1
 8009224:	3301      	adds	r3, #1
 8009226:	6022      	str	r2, [r4, #0]
 8009228:	9345      	str	r3, [sp, #276]	@ 0x114
 800922a:	e7d8      	b.n	80091de <__ssvfiscanf_r+0x4a>
 800922c:	9141      	str	r1, [sp, #260]	@ 0x104
 800922e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8009230:	7853      	ldrb	r3, [r2, #1]
 8009232:	2b2a      	cmp	r3, #42	@ 0x2a
 8009234:	bf02      	ittt	eq
 8009236:	2310      	moveq	r3, #16
 8009238:	1c95      	addeq	r5, r2, #2
 800923a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800923c:	220a      	movs	r2, #10
 800923e:	46a9      	mov	r9, r5
 8009240:	f819 1b01 	ldrb.w	r1, [r9], #1
 8009244:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8009248:	2b09      	cmp	r3, #9
 800924a:	d91e      	bls.n	800928a <__ssvfiscanf_r+0xf6>
 800924c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8009448 <__ssvfiscanf_r+0x2b4>
 8009250:	2203      	movs	r2, #3
 8009252:	4650      	mov	r0, sl
 8009254:	f7f6 ffbc 	bl	80001d0 <memchr>
 8009258:	b138      	cbz	r0, 800926a <__ssvfiscanf_r+0xd6>
 800925a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800925c:	eba0 000a 	sub.w	r0, r0, sl
 8009260:	2301      	movs	r3, #1
 8009262:	4083      	lsls	r3, r0
 8009264:	4313      	orrs	r3, r2
 8009266:	9341      	str	r3, [sp, #260]	@ 0x104
 8009268:	464d      	mov	r5, r9
 800926a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800926e:	2b78      	cmp	r3, #120	@ 0x78
 8009270:	d806      	bhi.n	8009280 <__ssvfiscanf_r+0xec>
 8009272:	2b57      	cmp	r3, #87	@ 0x57
 8009274:	d810      	bhi.n	8009298 <__ssvfiscanf_r+0x104>
 8009276:	2b25      	cmp	r3, #37	@ 0x25
 8009278:	d0c5      	beq.n	8009206 <__ssvfiscanf_r+0x72>
 800927a:	d857      	bhi.n	800932c <__ssvfiscanf_r+0x198>
 800927c:	2b00      	cmp	r3, #0
 800927e:	d065      	beq.n	800934c <__ssvfiscanf_r+0x1b8>
 8009280:	2303      	movs	r3, #3
 8009282:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009284:	230a      	movs	r3, #10
 8009286:	9342      	str	r3, [sp, #264]	@ 0x108
 8009288:	e078      	b.n	800937c <__ssvfiscanf_r+0x1e8>
 800928a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800928c:	fb02 1103 	mla	r1, r2, r3, r1
 8009290:	3930      	subs	r1, #48	@ 0x30
 8009292:	9143      	str	r1, [sp, #268]	@ 0x10c
 8009294:	464d      	mov	r5, r9
 8009296:	e7d2      	b.n	800923e <__ssvfiscanf_r+0xaa>
 8009298:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800929c:	2a20      	cmp	r2, #32
 800929e:	d8ef      	bhi.n	8009280 <__ssvfiscanf_r+0xec>
 80092a0:	a101      	add	r1, pc, #4	@ (adr r1, 80092a8 <__ssvfiscanf_r+0x114>)
 80092a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80092a6:	bf00      	nop
 80092a8:	0800935b 	.word	0x0800935b
 80092ac:	08009281 	.word	0x08009281
 80092b0:	08009281 	.word	0x08009281
 80092b4:	080093b5 	.word	0x080093b5
 80092b8:	08009281 	.word	0x08009281
 80092bc:	08009281 	.word	0x08009281
 80092c0:	08009281 	.word	0x08009281
 80092c4:	08009281 	.word	0x08009281
 80092c8:	08009281 	.word	0x08009281
 80092cc:	08009281 	.word	0x08009281
 80092d0:	08009281 	.word	0x08009281
 80092d4:	080093cb 	.word	0x080093cb
 80092d8:	080093b1 	.word	0x080093b1
 80092dc:	08009333 	.word	0x08009333
 80092e0:	08009333 	.word	0x08009333
 80092e4:	08009333 	.word	0x08009333
 80092e8:	08009281 	.word	0x08009281
 80092ec:	0800936d 	.word	0x0800936d
 80092f0:	08009281 	.word	0x08009281
 80092f4:	08009281 	.word	0x08009281
 80092f8:	08009281 	.word	0x08009281
 80092fc:	08009281 	.word	0x08009281
 8009300:	080093db 	.word	0x080093db
 8009304:	08009375 	.word	0x08009375
 8009308:	08009353 	.word	0x08009353
 800930c:	08009281 	.word	0x08009281
 8009310:	08009281 	.word	0x08009281
 8009314:	080093d7 	.word	0x080093d7
 8009318:	08009281 	.word	0x08009281
 800931c:	080093b1 	.word	0x080093b1
 8009320:	08009281 	.word	0x08009281
 8009324:	08009281 	.word	0x08009281
 8009328:	0800935b 	.word	0x0800935b
 800932c:	3b45      	subs	r3, #69	@ 0x45
 800932e:	2b02      	cmp	r3, #2
 8009330:	d8a6      	bhi.n	8009280 <__ssvfiscanf_r+0xec>
 8009332:	2305      	movs	r3, #5
 8009334:	e021      	b.n	800937a <__ssvfiscanf_r+0x1e6>
 8009336:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009338:	4621      	mov	r1, r4
 800933a:	4630      	mov	r0, r6
 800933c:	4798      	blx	r3
 800933e:	2800      	cmp	r0, #0
 8009340:	f43f af66 	beq.w	8009210 <__ssvfiscanf_r+0x7c>
 8009344:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8009346:	2800      	cmp	r0, #0
 8009348:	f040 808b 	bne.w	8009462 <__ssvfiscanf_r+0x2ce>
 800934c:	f04f 30ff 	mov.w	r0, #4294967295
 8009350:	e08b      	b.n	800946a <__ssvfiscanf_r+0x2d6>
 8009352:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009354:	f042 0220 	orr.w	r2, r2, #32
 8009358:	9241      	str	r2, [sp, #260]	@ 0x104
 800935a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800935c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009360:	9241      	str	r2, [sp, #260]	@ 0x104
 8009362:	2210      	movs	r2, #16
 8009364:	2b6e      	cmp	r3, #110	@ 0x6e
 8009366:	9242      	str	r2, [sp, #264]	@ 0x108
 8009368:	d902      	bls.n	8009370 <__ssvfiscanf_r+0x1dc>
 800936a:	e005      	b.n	8009378 <__ssvfiscanf_r+0x1e4>
 800936c:	2300      	movs	r3, #0
 800936e:	9342      	str	r3, [sp, #264]	@ 0x108
 8009370:	2303      	movs	r3, #3
 8009372:	e002      	b.n	800937a <__ssvfiscanf_r+0x1e6>
 8009374:	2308      	movs	r3, #8
 8009376:	9342      	str	r3, [sp, #264]	@ 0x108
 8009378:	2304      	movs	r3, #4
 800937a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800937c:	6863      	ldr	r3, [r4, #4]
 800937e:	2b00      	cmp	r3, #0
 8009380:	dd39      	ble.n	80093f6 <__ssvfiscanf_r+0x262>
 8009382:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009384:	0659      	lsls	r1, r3, #25
 8009386:	d404      	bmi.n	8009392 <__ssvfiscanf_r+0x1fe>
 8009388:	6823      	ldr	r3, [r4, #0]
 800938a:	781a      	ldrb	r2, [r3, #0]
 800938c:	5cba      	ldrb	r2, [r7, r2]
 800938e:	0712      	lsls	r2, r2, #28
 8009390:	d438      	bmi.n	8009404 <__ssvfiscanf_r+0x270>
 8009392:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8009394:	2b02      	cmp	r3, #2
 8009396:	dc47      	bgt.n	8009428 <__ssvfiscanf_r+0x294>
 8009398:	466b      	mov	r3, sp
 800939a:	4622      	mov	r2, r4
 800939c:	a941      	add	r1, sp, #260	@ 0x104
 800939e:	4630      	mov	r0, r6
 80093a0:	f000 f86c 	bl	800947c <_scanf_chars>
 80093a4:	2801      	cmp	r0, #1
 80093a6:	d064      	beq.n	8009472 <__ssvfiscanf_r+0x2de>
 80093a8:	2802      	cmp	r0, #2
 80093aa:	f47f af18 	bne.w	80091de <__ssvfiscanf_r+0x4a>
 80093ae:	e7c9      	b.n	8009344 <__ssvfiscanf_r+0x1b0>
 80093b0:	220a      	movs	r2, #10
 80093b2:	e7d7      	b.n	8009364 <__ssvfiscanf_r+0x1d0>
 80093b4:	4629      	mov	r1, r5
 80093b6:	4640      	mov	r0, r8
 80093b8:	f000 fa5a 	bl	8009870 <__sccl>
 80093bc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80093be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093c2:	9341      	str	r3, [sp, #260]	@ 0x104
 80093c4:	4605      	mov	r5, r0
 80093c6:	2301      	movs	r3, #1
 80093c8:	e7d7      	b.n	800937a <__ssvfiscanf_r+0x1e6>
 80093ca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80093cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093d0:	9341      	str	r3, [sp, #260]	@ 0x104
 80093d2:	2300      	movs	r3, #0
 80093d4:	e7d1      	b.n	800937a <__ssvfiscanf_r+0x1e6>
 80093d6:	2302      	movs	r3, #2
 80093d8:	e7cf      	b.n	800937a <__ssvfiscanf_r+0x1e6>
 80093da:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80093dc:	06c3      	lsls	r3, r0, #27
 80093de:	f53f aefe 	bmi.w	80091de <__ssvfiscanf_r+0x4a>
 80093e2:	9b00      	ldr	r3, [sp, #0]
 80093e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80093e6:	1d19      	adds	r1, r3, #4
 80093e8:	9100      	str	r1, [sp, #0]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	07c0      	lsls	r0, r0, #31
 80093ee:	bf4c      	ite	mi
 80093f0:	801a      	strhmi	r2, [r3, #0]
 80093f2:	601a      	strpl	r2, [r3, #0]
 80093f4:	e6f3      	b.n	80091de <__ssvfiscanf_r+0x4a>
 80093f6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80093f8:	4621      	mov	r1, r4
 80093fa:	4630      	mov	r0, r6
 80093fc:	4798      	blx	r3
 80093fe:	2800      	cmp	r0, #0
 8009400:	d0bf      	beq.n	8009382 <__ssvfiscanf_r+0x1ee>
 8009402:	e79f      	b.n	8009344 <__ssvfiscanf_r+0x1b0>
 8009404:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009406:	3201      	adds	r2, #1
 8009408:	9245      	str	r2, [sp, #276]	@ 0x114
 800940a:	6862      	ldr	r2, [r4, #4]
 800940c:	3a01      	subs	r2, #1
 800940e:	2a00      	cmp	r2, #0
 8009410:	6062      	str	r2, [r4, #4]
 8009412:	dd02      	ble.n	800941a <__ssvfiscanf_r+0x286>
 8009414:	3301      	adds	r3, #1
 8009416:	6023      	str	r3, [r4, #0]
 8009418:	e7b6      	b.n	8009388 <__ssvfiscanf_r+0x1f4>
 800941a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800941c:	4621      	mov	r1, r4
 800941e:	4630      	mov	r0, r6
 8009420:	4798      	blx	r3
 8009422:	2800      	cmp	r0, #0
 8009424:	d0b0      	beq.n	8009388 <__ssvfiscanf_r+0x1f4>
 8009426:	e78d      	b.n	8009344 <__ssvfiscanf_r+0x1b0>
 8009428:	2b04      	cmp	r3, #4
 800942a:	dc0f      	bgt.n	800944c <__ssvfiscanf_r+0x2b8>
 800942c:	466b      	mov	r3, sp
 800942e:	4622      	mov	r2, r4
 8009430:	a941      	add	r1, sp, #260	@ 0x104
 8009432:	4630      	mov	r0, r6
 8009434:	f000 f87c 	bl	8009530 <_scanf_i>
 8009438:	e7b4      	b.n	80093a4 <__ssvfiscanf_r+0x210>
 800943a:	bf00      	nop
 800943c:	080090e5 	.word	0x080090e5
 8009440:	0800915b 	.word	0x0800915b
 8009444:	0800a7e3 	.word	0x0800a7e3
 8009448:	0800a776 	.word	0x0800a776
 800944c:	4b0a      	ldr	r3, [pc, #40]	@ (8009478 <__ssvfiscanf_r+0x2e4>)
 800944e:	2b00      	cmp	r3, #0
 8009450:	f43f aec5 	beq.w	80091de <__ssvfiscanf_r+0x4a>
 8009454:	466b      	mov	r3, sp
 8009456:	4622      	mov	r2, r4
 8009458:	a941      	add	r1, sp, #260	@ 0x104
 800945a:	4630      	mov	r0, r6
 800945c:	f3af 8000 	nop.w
 8009460:	e7a0      	b.n	80093a4 <__ssvfiscanf_r+0x210>
 8009462:	89a3      	ldrh	r3, [r4, #12]
 8009464:	065b      	lsls	r3, r3, #25
 8009466:	f53f af71 	bmi.w	800934c <__ssvfiscanf_r+0x1b8>
 800946a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800946e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009472:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8009474:	e7f9      	b.n	800946a <__ssvfiscanf_r+0x2d6>
 8009476:	bf00      	nop
 8009478:	00000000 	.word	0x00000000

0800947c <_scanf_chars>:
 800947c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009480:	4615      	mov	r5, r2
 8009482:	688a      	ldr	r2, [r1, #8]
 8009484:	4680      	mov	r8, r0
 8009486:	460c      	mov	r4, r1
 8009488:	b932      	cbnz	r2, 8009498 <_scanf_chars+0x1c>
 800948a:	698a      	ldr	r2, [r1, #24]
 800948c:	2a00      	cmp	r2, #0
 800948e:	bf14      	ite	ne
 8009490:	f04f 32ff 	movne.w	r2, #4294967295
 8009494:	2201      	moveq	r2, #1
 8009496:	608a      	str	r2, [r1, #8]
 8009498:	6822      	ldr	r2, [r4, #0]
 800949a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800952c <_scanf_chars+0xb0>
 800949e:	06d1      	lsls	r1, r2, #27
 80094a0:	bf5f      	itttt	pl
 80094a2:	681a      	ldrpl	r2, [r3, #0]
 80094a4:	1d11      	addpl	r1, r2, #4
 80094a6:	6019      	strpl	r1, [r3, #0]
 80094a8:	6816      	ldrpl	r6, [r2, #0]
 80094aa:	2700      	movs	r7, #0
 80094ac:	69a0      	ldr	r0, [r4, #24]
 80094ae:	b188      	cbz	r0, 80094d4 <_scanf_chars+0x58>
 80094b0:	2801      	cmp	r0, #1
 80094b2:	d107      	bne.n	80094c4 <_scanf_chars+0x48>
 80094b4:	682b      	ldr	r3, [r5, #0]
 80094b6:	781a      	ldrb	r2, [r3, #0]
 80094b8:	6963      	ldr	r3, [r4, #20]
 80094ba:	5c9b      	ldrb	r3, [r3, r2]
 80094bc:	b953      	cbnz	r3, 80094d4 <_scanf_chars+0x58>
 80094be:	2f00      	cmp	r7, #0
 80094c0:	d031      	beq.n	8009526 <_scanf_chars+0xaa>
 80094c2:	e022      	b.n	800950a <_scanf_chars+0x8e>
 80094c4:	2802      	cmp	r0, #2
 80094c6:	d120      	bne.n	800950a <_scanf_chars+0x8e>
 80094c8:	682b      	ldr	r3, [r5, #0]
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	f819 3003 	ldrb.w	r3, [r9, r3]
 80094d0:	071b      	lsls	r3, r3, #28
 80094d2:	d41a      	bmi.n	800950a <_scanf_chars+0x8e>
 80094d4:	6823      	ldr	r3, [r4, #0]
 80094d6:	06da      	lsls	r2, r3, #27
 80094d8:	bf5e      	ittt	pl
 80094da:	682b      	ldrpl	r3, [r5, #0]
 80094dc:	781b      	ldrbpl	r3, [r3, #0]
 80094de:	f806 3b01 	strbpl.w	r3, [r6], #1
 80094e2:	682a      	ldr	r2, [r5, #0]
 80094e4:	686b      	ldr	r3, [r5, #4]
 80094e6:	3201      	adds	r2, #1
 80094e8:	602a      	str	r2, [r5, #0]
 80094ea:	68a2      	ldr	r2, [r4, #8]
 80094ec:	3b01      	subs	r3, #1
 80094ee:	3a01      	subs	r2, #1
 80094f0:	606b      	str	r3, [r5, #4]
 80094f2:	3701      	adds	r7, #1
 80094f4:	60a2      	str	r2, [r4, #8]
 80094f6:	b142      	cbz	r2, 800950a <_scanf_chars+0x8e>
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	dcd7      	bgt.n	80094ac <_scanf_chars+0x30>
 80094fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009500:	4629      	mov	r1, r5
 8009502:	4640      	mov	r0, r8
 8009504:	4798      	blx	r3
 8009506:	2800      	cmp	r0, #0
 8009508:	d0d0      	beq.n	80094ac <_scanf_chars+0x30>
 800950a:	6823      	ldr	r3, [r4, #0]
 800950c:	f013 0310 	ands.w	r3, r3, #16
 8009510:	d105      	bne.n	800951e <_scanf_chars+0xa2>
 8009512:	68e2      	ldr	r2, [r4, #12]
 8009514:	3201      	adds	r2, #1
 8009516:	60e2      	str	r2, [r4, #12]
 8009518:	69a2      	ldr	r2, [r4, #24]
 800951a:	b102      	cbz	r2, 800951e <_scanf_chars+0xa2>
 800951c:	7033      	strb	r3, [r6, #0]
 800951e:	6923      	ldr	r3, [r4, #16]
 8009520:	443b      	add	r3, r7
 8009522:	6123      	str	r3, [r4, #16]
 8009524:	2000      	movs	r0, #0
 8009526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800952a:	bf00      	nop
 800952c:	0800a7e3 	.word	0x0800a7e3

08009530 <_scanf_i>:
 8009530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009534:	4698      	mov	r8, r3
 8009536:	4b74      	ldr	r3, [pc, #464]	@ (8009708 <_scanf_i+0x1d8>)
 8009538:	460c      	mov	r4, r1
 800953a:	4682      	mov	sl, r0
 800953c:	4616      	mov	r6, r2
 800953e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009542:	b087      	sub	sp, #28
 8009544:	ab03      	add	r3, sp, #12
 8009546:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800954a:	4b70      	ldr	r3, [pc, #448]	@ (800970c <_scanf_i+0x1dc>)
 800954c:	69a1      	ldr	r1, [r4, #24]
 800954e:	4a70      	ldr	r2, [pc, #448]	@ (8009710 <_scanf_i+0x1e0>)
 8009550:	2903      	cmp	r1, #3
 8009552:	bf08      	it	eq
 8009554:	461a      	moveq	r2, r3
 8009556:	68a3      	ldr	r3, [r4, #8]
 8009558:	9201      	str	r2, [sp, #4]
 800955a:	1e5a      	subs	r2, r3, #1
 800955c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009560:	bf88      	it	hi
 8009562:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009566:	4627      	mov	r7, r4
 8009568:	bf82      	ittt	hi
 800956a:	eb03 0905 	addhi.w	r9, r3, r5
 800956e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009572:	60a3      	strhi	r3, [r4, #8]
 8009574:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009578:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800957c:	bf98      	it	ls
 800957e:	f04f 0900 	movls.w	r9, #0
 8009582:	6023      	str	r3, [r4, #0]
 8009584:	463d      	mov	r5, r7
 8009586:	f04f 0b00 	mov.w	fp, #0
 800958a:	6831      	ldr	r1, [r6, #0]
 800958c:	ab03      	add	r3, sp, #12
 800958e:	7809      	ldrb	r1, [r1, #0]
 8009590:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009594:	2202      	movs	r2, #2
 8009596:	f7f6 fe1b 	bl	80001d0 <memchr>
 800959a:	b328      	cbz	r0, 80095e8 <_scanf_i+0xb8>
 800959c:	f1bb 0f01 	cmp.w	fp, #1
 80095a0:	d159      	bne.n	8009656 <_scanf_i+0x126>
 80095a2:	6862      	ldr	r2, [r4, #4]
 80095a4:	b92a      	cbnz	r2, 80095b2 <_scanf_i+0x82>
 80095a6:	6822      	ldr	r2, [r4, #0]
 80095a8:	2108      	movs	r1, #8
 80095aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80095ae:	6061      	str	r1, [r4, #4]
 80095b0:	6022      	str	r2, [r4, #0]
 80095b2:	6822      	ldr	r2, [r4, #0]
 80095b4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80095b8:	6022      	str	r2, [r4, #0]
 80095ba:	68a2      	ldr	r2, [r4, #8]
 80095bc:	1e51      	subs	r1, r2, #1
 80095be:	60a1      	str	r1, [r4, #8]
 80095c0:	b192      	cbz	r2, 80095e8 <_scanf_i+0xb8>
 80095c2:	6832      	ldr	r2, [r6, #0]
 80095c4:	1c51      	adds	r1, r2, #1
 80095c6:	6031      	str	r1, [r6, #0]
 80095c8:	7812      	ldrb	r2, [r2, #0]
 80095ca:	f805 2b01 	strb.w	r2, [r5], #1
 80095ce:	6872      	ldr	r2, [r6, #4]
 80095d0:	3a01      	subs	r2, #1
 80095d2:	2a00      	cmp	r2, #0
 80095d4:	6072      	str	r2, [r6, #4]
 80095d6:	dc07      	bgt.n	80095e8 <_scanf_i+0xb8>
 80095d8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80095dc:	4631      	mov	r1, r6
 80095de:	4650      	mov	r0, sl
 80095e0:	4790      	blx	r2
 80095e2:	2800      	cmp	r0, #0
 80095e4:	f040 8085 	bne.w	80096f2 <_scanf_i+0x1c2>
 80095e8:	f10b 0b01 	add.w	fp, fp, #1
 80095ec:	f1bb 0f03 	cmp.w	fp, #3
 80095f0:	d1cb      	bne.n	800958a <_scanf_i+0x5a>
 80095f2:	6863      	ldr	r3, [r4, #4]
 80095f4:	b90b      	cbnz	r3, 80095fa <_scanf_i+0xca>
 80095f6:	230a      	movs	r3, #10
 80095f8:	6063      	str	r3, [r4, #4]
 80095fa:	6863      	ldr	r3, [r4, #4]
 80095fc:	4945      	ldr	r1, [pc, #276]	@ (8009714 <_scanf_i+0x1e4>)
 80095fe:	6960      	ldr	r0, [r4, #20]
 8009600:	1ac9      	subs	r1, r1, r3
 8009602:	f000 f935 	bl	8009870 <__sccl>
 8009606:	f04f 0b00 	mov.w	fp, #0
 800960a:	68a3      	ldr	r3, [r4, #8]
 800960c:	6822      	ldr	r2, [r4, #0]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d03d      	beq.n	800968e <_scanf_i+0x15e>
 8009612:	6831      	ldr	r1, [r6, #0]
 8009614:	6960      	ldr	r0, [r4, #20]
 8009616:	f891 c000 	ldrb.w	ip, [r1]
 800961a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800961e:	2800      	cmp	r0, #0
 8009620:	d035      	beq.n	800968e <_scanf_i+0x15e>
 8009622:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8009626:	d124      	bne.n	8009672 <_scanf_i+0x142>
 8009628:	0510      	lsls	r0, r2, #20
 800962a:	d522      	bpl.n	8009672 <_scanf_i+0x142>
 800962c:	f10b 0b01 	add.w	fp, fp, #1
 8009630:	f1b9 0f00 	cmp.w	r9, #0
 8009634:	d003      	beq.n	800963e <_scanf_i+0x10e>
 8009636:	3301      	adds	r3, #1
 8009638:	f109 39ff 	add.w	r9, r9, #4294967295
 800963c:	60a3      	str	r3, [r4, #8]
 800963e:	6873      	ldr	r3, [r6, #4]
 8009640:	3b01      	subs	r3, #1
 8009642:	2b00      	cmp	r3, #0
 8009644:	6073      	str	r3, [r6, #4]
 8009646:	dd1b      	ble.n	8009680 <_scanf_i+0x150>
 8009648:	6833      	ldr	r3, [r6, #0]
 800964a:	3301      	adds	r3, #1
 800964c:	6033      	str	r3, [r6, #0]
 800964e:	68a3      	ldr	r3, [r4, #8]
 8009650:	3b01      	subs	r3, #1
 8009652:	60a3      	str	r3, [r4, #8]
 8009654:	e7d9      	b.n	800960a <_scanf_i+0xda>
 8009656:	f1bb 0f02 	cmp.w	fp, #2
 800965a:	d1ae      	bne.n	80095ba <_scanf_i+0x8a>
 800965c:	6822      	ldr	r2, [r4, #0]
 800965e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8009662:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009666:	d1bf      	bne.n	80095e8 <_scanf_i+0xb8>
 8009668:	2110      	movs	r1, #16
 800966a:	6061      	str	r1, [r4, #4]
 800966c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009670:	e7a2      	b.n	80095b8 <_scanf_i+0x88>
 8009672:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8009676:	6022      	str	r2, [r4, #0]
 8009678:	780b      	ldrb	r3, [r1, #0]
 800967a:	f805 3b01 	strb.w	r3, [r5], #1
 800967e:	e7de      	b.n	800963e <_scanf_i+0x10e>
 8009680:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009684:	4631      	mov	r1, r6
 8009686:	4650      	mov	r0, sl
 8009688:	4798      	blx	r3
 800968a:	2800      	cmp	r0, #0
 800968c:	d0df      	beq.n	800964e <_scanf_i+0x11e>
 800968e:	6823      	ldr	r3, [r4, #0]
 8009690:	05d9      	lsls	r1, r3, #23
 8009692:	d50d      	bpl.n	80096b0 <_scanf_i+0x180>
 8009694:	42bd      	cmp	r5, r7
 8009696:	d909      	bls.n	80096ac <_scanf_i+0x17c>
 8009698:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800969c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096a0:	4632      	mov	r2, r6
 80096a2:	4650      	mov	r0, sl
 80096a4:	4798      	blx	r3
 80096a6:	f105 39ff 	add.w	r9, r5, #4294967295
 80096aa:	464d      	mov	r5, r9
 80096ac:	42bd      	cmp	r5, r7
 80096ae:	d028      	beq.n	8009702 <_scanf_i+0x1d2>
 80096b0:	6822      	ldr	r2, [r4, #0]
 80096b2:	f012 0210 	ands.w	r2, r2, #16
 80096b6:	d113      	bne.n	80096e0 <_scanf_i+0x1b0>
 80096b8:	702a      	strb	r2, [r5, #0]
 80096ba:	6863      	ldr	r3, [r4, #4]
 80096bc:	9e01      	ldr	r6, [sp, #4]
 80096be:	4639      	mov	r1, r7
 80096c0:	4650      	mov	r0, sl
 80096c2:	47b0      	blx	r6
 80096c4:	f8d8 3000 	ldr.w	r3, [r8]
 80096c8:	6821      	ldr	r1, [r4, #0]
 80096ca:	1d1a      	adds	r2, r3, #4
 80096cc:	f8c8 2000 	str.w	r2, [r8]
 80096d0:	f011 0f20 	tst.w	r1, #32
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	d00f      	beq.n	80096f8 <_scanf_i+0x1c8>
 80096d8:	6018      	str	r0, [r3, #0]
 80096da:	68e3      	ldr	r3, [r4, #12]
 80096dc:	3301      	adds	r3, #1
 80096de:	60e3      	str	r3, [r4, #12]
 80096e0:	6923      	ldr	r3, [r4, #16]
 80096e2:	1bed      	subs	r5, r5, r7
 80096e4:	445d      	add	r5, fp
 80096e6:	442b      	add	r3, r5
 80096e8:	6123      	str	r3, [r4, #16]
 80096ea:	2000      	movs	r0, #0
 80096ec:	b007      	add	sp, #28
 80096ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f2:	f04f 0b00 	mov.w	fp, #0
 80096f6:	e7ca      	b.n	800968e <_scanf_i+0x15e>
 80096f8:	07ca      	lsls	r2, r1, #31
 80096fa:	bf4c      	ite	mi
 80096fc:	8018      	strhmi	r0, [r3, #0]
 80096fe:	6018      	strpl	r0, [r3, #0]
 8009700:	e7eb      	b.n	80096da <_scanf_i+0x1aa>
 8009702:	2001      	movs	r0, #1
 8009704:	e7f2      	b.n	80096ec <_scanf_i+0x1bc>
 8009706:	bf00      	nop
 8009708:	0800a508 	.word	0x0800a508
 800970c:	08009ba1 	.word	0x08009ba1
 8009710:	08009c81 	.word	0x08009c81
 8009714:	0800a791 	.word	0x0800a791

08009718 <__sflush_r>:
 8009718:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800971c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009720:	0716      	lsls	r6, r2, #28
 8009722:	4605      	mov	r5, r0
 8009724:	460c      	mov	r4, r1
 8009726:	d454      	bmi.n	80097d2 <__sflush_r+0xba>
 8009728:	684b      	ldr	r3, [r1, #4]
 800972a:	2b00      	cmp	r3, #0
 800972c:	dc02      	bgt.n	8009734 <__sflush_r+0x1c>
 800972e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009730:	2b00      	cmp	r3, #0
 8009732:	dd48      	ble.n	80097c6 <__sflush_r+0xae>
 8009734:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009736:	2e00      	cmp	r6, #0
 8009738:	d045      	beq.n	80097c6 <__sflush_r+0xae>
 800973a:	2300      	movs	r3, #0
 800973c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009740:	682f      	ldr	r7, [r5, #0]
 8009742:	6a21      	ldr	r1, [r4, #32]
 8009744:	602b      	str	r3, [r5, #0]
 8009746:	d030      	beq.n	80097aa <__sflush_r+0x92>
 8009748:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800974a:	89a3      	ldrh	r3, [r4, #12]
 800974c:	0759      	lsls	r1, r3, #29
 800974e:	d505      	bpl.n	800975c <__sflush_r+0x44>
 8009750:	6863      	ldr	r3, [r4, #4]
 8009752:	1ad2      	subs	r2, r2, r3
 8009754:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009756:	b10b      	cbz	r3, 800975c <__sflush_r+0x44>
 8009758:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800975a:	1ad2      	subs	r2, r2, r3
 800975c:	2300      	movs	r3, #0
 800975e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009760:	6a21      	ldr	r1, [r4, #32]
 8009762:	4628      	mov	r0, r5
 8009764:	47b0      	blx	r6
 8009766:	1c43      	adds	r3, r0, #1
 8009768:	89a3      	ldrh	r3, [r4, #12]
 800976a:	d106      	bne.n	800977a <__sflush_r+0x62>
 800976c:	6829      	ldr	r1, [r5, #0]
 800976e:	291d      	cmp	r1, #29
 8009770:	d82b      	bhi.n	80097ca <__sflush_r+0xb2>
 8009772:	4a2a      	ldr	r2, [pc, #168]	@ (800981c <__sflush_r+0x104>)
 8009774:	410a      	asrs	r2, r1
 8009776:	07d6      	lsls	r6, r2, #31
 8009778:	d427      	bmi.n	80097ca <__sflush_r+0xb2>
 800977a:	2200      	movs	r2, #0
 800977c:	6062      	str	r2, [r4, #4]
 800977e:	04d9      	lsls	r1, r3, #19
 8009780:	6922      	ldr	r2, [r4, #16]
 8009782:	6022      	str	r2, [r4, #0]
 8009784:	d504      	bpl.n	8009790 <__sflush_r+0x78>
 8009786:	1c42      	adds	r2, r0, #1
 8009788:	d101      	bne.n	800978e <__sflush_r+0x76>
 800978a:	682b      	ldr	r3, [r5, #0]
 800978c:	b903      	cbnz	r3, 8009790 <__sflush_r+0x78>
 800978e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009790:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009792:	602f      	str	r7, [r5, #0]
 8009794:	b1b9      	cbz	r1, 80097c6 <__sflush_r+0xae>
 8009796:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800979a:	4299      	cmp	r1, r3
 800979c:	d002      	beq.n	80097a4 <__sflush_r+0x8c>
 800979e:	4628      	mov	r0, r5
 80097a0:	f7fe fec6 	bl	8008530 <_free_r>
 80097a4:	2300      	movs	r3, #0
 80097a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80097a8:	e00d      	b.n	80097c6 <__sflush_r+0xae>
 80097aa:	2301      	movs	r3, #1
 80097ac:	4628      	mov	r0, r5
 80097ae:	47b0      	blx	r6
 80097b0:	4602      	mov	r2, r0
 80097b2:	1c50      	adds	r0, r2, #1
 80097b4:	d1c9      	bne.n	800974a <__sflush_r+0x32>
 80097b6:	682b      	ldr	r3, [r5, #0]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d0c6      	beq.n	800974a <__sflush_r+0x32>
 80097bc:	2b1d      	cmp	r3, #29
 80097be:	d001      	beq.n	80097c4 <__sflush_r+0xac>
 80097c0:	2b16      	cmp	r3, #22
 80097c2:	d11e      	bne.n	8009802 <__sflush_r+0xea>
 80097c4:	602f      	str	r7, [r5, #0]
 80097c6:	2000      	movs	r0, #0
 80097c8:	e022      	b.n	8009810 <__sflush_r+0xf8>
 80097ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097ce:	b21b      	sxth	r3, r3
 80097d0:	e01b      	b.n	800980a <__sflush_r+0xf2>
 80097d2:	690f      	ldr	r7, [r1, #16]
 80097d4:	2f00      	cmp	r7, #0
 80097d6:	d0f6      	beq.n	80097c6 <__sflush_r+0xae>
 80097d8:	0793      	lsls	r3, r2, #30
 80097da:	680e      	ldr	r6, [r1, #0]
 80097dc:	bf08      	it	eq
 80097de:	694b      	ldreq	r3, [r1, #20]
 80097e0:	600f      	str	r7, [r1, #0]
 80097e2:	bf18      	it	ne
 80097e4:	2300      	movne	r3, #0
 80097e6:	eba6 0807 	sub.w	r8, r6, r7
 80097ea:	608b      	str	r3, [r1, #8]
 80097ec:	f1b8 0f00 	cmp.w	r8, #0
 80097f0:	dde9      	ble.n	80097c6 <__sflush_r+0xae>
 80097f2:	6a21      	ldr	r1, [r4, #32]
 80097f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80097f6:	4643      	mov	r3, r8
 80097f8:	463a      	mov	r2, r7
 80097fa:	4628      	mov	r0, r5
 80097fc:	47b0      	blx	r6
 80097fe:	2800      	cmp	r0, #0
 8009800:	dc08      	bgt.n	8009814 <__sflush_r+0xfc>
 8009802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800980a:	81a3      	strh	r3, [r4, #12]
 800980c:	f04f 30ff 	mov.w	r0, #4294967295
 8009810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009814:	4407      	add	r7, r0
 8009816:	eba8 0800 	sub.w	r8, r8, r0
 800981a:	e7e7      	b.n	80097ec <__sflush_r+0xd4>
 800981c:	dfbffffe 	.word	0xdfbffffe

08009820 <_fflush_r>:
 8009820:	b538      	push	{r3, r4, r5, lr}
 8009822:	690b      	ldr	r3, [r1, #16]
 8009824:	4605      	mov	r5, r0
 8009826:	460c      	mov	r4, r1
 8009828:	b913      	cbnz	r3, 8009830 <_fflush_r+0x10>
 800982a:	2500      	movs	r5, #0
 800982c:	4628      	mov	r0, r5
 800982e:	bd38      	pop	{r3, r4, r5, pc}
 8009830:	b118      	cbz	r0, 800983a <_fflush_r+0x1a>
 8009832:	6a03      	ldr	r3, [r0, #32]
 8009834:	b90b      	cbnz	r3, 800983a <_fflush_r+0x1a>
 8009836:	f7fd fe87 	bl	8007548 <__sinit>
 800983a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d0f3      	beq.n	800982a <_fflush_r+0xa>
 8009842:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009844:	07d0      	lsls	r0, r2, #31
 8009846:	d404      	bmi.n	8009852 <_fflush_r+0x32>
 8009848:	0599      	lsls	r1, r3, #22
 800984a:	d402      	bmi.n	8009852 <_fflush_r+0x32>
 800984c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800984e:	f7fe f81e 	bl	800788e <__retarget_lock_acquire_recursive>
 8009852:	4628      	mov	r0, r5
 8009854:	4621      	mov	r1, r4
 8009856:	f7ff ff5f 	bl	8009718 <__sflush_r>
 800985a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800985c:	07da      	lsls	r2, r3, #31
 800985e:	4605      	mov	r5, r0
 8009860:	d4e4      	bmi.n	800982c <_fflush_r+0xc>
 8009862:	89a3      	ldrh	r3, [r4, #12]
 8009864:	059b      	lsls	r3, r3, #22
 8009866:	d4e1      	bmi.n	800982c <_fflush_r+0xc>
 8009868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800986a:	f7fe f811 	bl	8007890 <__retarget_lock_release_recursive>
 800986e:	e7dd      	b.n	800982c <_fflush_r+0xc>

08009870 <__sccl>:
 8009870:	b570      	push	{r4, r5, r6, lr}
 8009872:	780b      	ldrb	r3, [r1, #0]
 8009874:	4604      	mov	r4, r0
 8009876:	2b5e      	cmp	r3, #94	@ 0x5e
 8009878:	bf0b      	itete	eq
 800987a:	784b      	ldrbeq	r3, [r1, #1]
 800987c:	1c4a      	addne	r2, r1, #1
 800987e:	1c8a      	addeq	r2, r1, #2
 8009880:	2100      	movne	r1, #0
 8009882:	bf08      	it	eq
 8009884:	2101      	moveq	r1, #1
 8009886:	3801      	subs	r0, #1
 8009888:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800988c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8009890:	42a8      	cmp	r0, r5
 8009892:	d1fb      	bne.n	800988c <__sccl+0x1c>
 8009894:	b90b      	cbnz	r3, 800989a <__sccl+0x2a>
 8009896:	1e50      	subs	r0, r2, #1
 8009898:	bd70      	pop	{r4, r5, r6, pc}
 800989a:	f081 0101 	eor.w	r1, r1, #1
 800989e:	54e1      	strb	r1, [r4, r3]
 80098a0:	4610      	mov	r0, r2
 80098a2:	4602      	mov	r2, r0
 80098a4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80098a8:	2d2d      	cmp	r5, #45	@ 0x2d
 80098aa:	d005      	beq.n	80098b8 <__sccl+0x48>
 80098ac:	2d5d      	cmp	r5, #93	@ 0x5d
 80098ae:	d016      	beq.n	80098de <__sccl+0x6e>
 80098b0:	2d00      	cmp	r5, #0
 80098b2:	d0f1      	beq.n	8009898 <__sccl+0x28>
 80098b4:	462b      	mov	r3, r5
 80098b6:	e7f2      	b.n	800989e <__sccl+0x2e>
 80098b8:	7846      	ldrb	r6, [r0, #1]
 80098ba:	2e5d      	cmp	r6, #93	@ 0x5d
 80098bc:	d0fa      	beq.n	80098b4 <__sccl+0x44>
 80098be:	42b3      	cmp	r3, r6
 80098c0:	dcf8      	bgt.n	80098b4 <__sccl+0x44>
 80098c2:	3002      	adds	r0, #2
 80098c4:	461a      	mov	r2, r3
 80098c6:	3201      	adds	r2, #1
 80098c8:	4296      	cmp	r6, r2
 80098ca:	54a1      	strb	r1, [r4, r2]
 80098cc:	dcfb      	bgt.n	80098c6 <__sccl+0x56>
 80098ce:	1af2      	subs	r2, r6, r3
 80098d0:	3a01      	subs	r2, #1
 80098d2:	1c5d      	adds	r5, r3, #1
 80098d4:	42b3      	cmp	r3, r6
 80098d6:	bfa8      	it	ge
 80098d8:	2200      	movge	r2, #0
 80098da:	18ab      	adds	r3, r5, r2
 80098dc:	e7e1      	b.n	80098a2 <__sccl+0x32>
 80098de:	4610      	mov	r0, r2
 80098e0:	e7da      	b.n	8009898 <__sccl+0x28>

080098e2 <__submore>:
 80098e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098e6:	460c      	mov	r4, r1
 80098e8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80098ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098ee:	4299      	cmp	r1, r3
 80098f0:	d11d      	bne.n	800992e <__submore+0x4c>
 80098f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80098f6:	f7fe fe8f 	bl	8008618 <_malloc_r>
 80098fa:	b918      	cbnz	r0, 8009904 <__submore+0x22>
 80098fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009908:	63a3      	str	r3, [r4, #56]	@ 0x38
 800990a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800990e:	6360      	str	r0, [r4, #52]	@ 0x34
 8009910:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8009914:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8009918:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800991c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8009920:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8009924:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8009928:	6020      	str	r0, [r4, #0]
 800992a:	2000      	movs	r0, #0
 800992c:	e7e8      	b.n	8009900 <__submore+0x1e>
 800992e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8009930:	0077      	lsls	r7, r6, #1
 8009932:	463a      	mov	r2, r7
 8009934:	f000 f88c 	bl	8009a50 <_realloc_r>
 8009938:	4605      	mov	r5, r0
 800993a:	2800      	cmp	r0, #0
 800993c:	d0de      	beq.n	80098fc <__submore+0x1a>
 800993e:	eb00 0806 	add.w	r8, r0, r6
 8009942:	4601      	mov	r1, r0
 8009944:	4632      	mov	r2, r6
 8009946:	4640      	mov	r0, r8
 8009948:	f000 f830 	bl	80099ac <memcpy>
 800994c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8009950:	f8c4 8000 	str.w	r8, [r4]
 8009954:	e7e9      	b.n	800992a <__submore+0x48>

08009956 <memmove>:
 8009956:	4288      	cmp	r0, r1
 8009958:	b510      	push	{r4, lr}
 800995a:	eb01 0402 	add.w	r4, r1, r2
 800995e:	d902      	bls.n	8009966 <memmove+0x10>
 8009960:	4284      	cmp	r4, r0
 8009962:	4623      	mov	r3, r4
 8009964:	d807      	bhi.n	8009976 <memmove+0x20>
 8009966:	1e43      	subs	r3, r0, #1
 8009968:	42a1      	cmp	r1, r4
 800996a:	d008      	beq.n	800997e <memmove+0x28>
 800996c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009970:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009974:	e7f8      	b.n	8009968 <memmove+0x12>
 8009976:	4402      	add	r2, r0
 8009978:	4601      	mov	r1, r0
 800997a:	428a      	cmp	r2, r1
 800997c:	d100      	bne.n	8009980 <memmove+0x2a>
 800997e:	bd10      	pop	{r4, pc}
 8009980:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009984:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009988:	e7f7      	b.n	800997a <memmove+0x24>
	...

0800998c <_sbrk_r>:
 800998c:	b538      	push	{r3, r4, r5, lr}
 800998e:	4d06      	ldr	r5, [pc, #24]	@ (80099a8 <_sbrk_r+0x1c>)
 8009990:	2300      	movs	r3, #0
 8009992:	4604      	mov	r4, r0
 8009994:	4608      	mov	r0, r1
 8009996:	602b      	str	r3, [r5, #0]
 8009998:	f7f8 fa60 	bl	8001e5c <_sbrk>
 800999c:	1c43      	adds	r3, r0, #1
 800999e:	d102      	bne.n	80099a6 <_sbrk_r+0x1a>
 80099a0:	682b      	ldr	r3, [r5, #0]
 80099a2:	b103      	cbz	r3, 80099a6 <_sbrk_r+0x1a>
 80099a4:	6023      	str	r3, [r4, #0]
 80099a6:	bd38      	pop	{r3, r4, r5, pc}
 80099a8:	200009e8 	.word	0x200009e8

080099ac <memcpy>:
 80099ac:	440a      	add	r2, r1
 80099ae:	4291      	cmp	r1, r2
 80099b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80099b4:	d100      	bne.n	80099b8 <memcpy+0xc>
 80099b6:	4770      	bx	lr
 80099b8:	b510      	push	{r4, lr}
 80099ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099c2:	4291      	cmp	r1, r2
 80099c4:	d1f9      	bne.n	80099ba <memcpy+0xe>
 80099c6:	bd10      	pop	{r4, pc}

080099c8 <__assert_func>:
 80099c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80099ca:	4614      	mov	r4, r2
 80099cc:	461a      	mov	r2, r3
 80099ce:	4b09      	ldr	r3, [pc, #36]	@ (80099f4 <__assert_func+0x2c>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4605      	mov	r5, r0
 80099d4:	68d8      	ldr	r0, [r3, #12]
 80099d6:	b954      	cbnz	r4, 80099ee <__assert_func+0x26>
 80099d8:	4b07      	ldr	r3, [pc, #28]	@ (80099f8 <__assert_func+0x30>)
 80099da:	461c      	mov	r4, r3
 80099dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099e0:	9100      	str	r1, [sp, #0]
 80099e2:	462b      	mov	r3, r5
 80099e4:	4905      	ldr	r1, [pc, #20]	@ (80099fc <__assert_func+0x34>)
 80099e6:	f000 f95b 	bl	8009ca0 <fiprintf>
 80099ea:	f000 f96b 	bl	8009cc4 <abort>
 80099ee:	4b04      	ldr	r3, [pc, #16]	@ (8009a00 <__assert_func+0x38>)
 80099f0:	e7f4      	b.n	80099dc <__assert_func+0x14>
 80099f2:	bf00      	nop
 80099f4:	20000048 	.word	0x20000048
 80099f8:	0800a7e1 	.word	0x0800a7e1
 80099fc:	0800a7b3 	.word	0x0800a7b3
 8009a00:	0800a7a6 	.word	0x0800a7a6

08009a04 <_calloc_r>:
 8009a04:	b570      	push	{r4, r5, r6, lr}
 8009a06:	fba1 5402 	umull	r5, r4, r1, r2
 8009a0a:	b93c      	cbnz	r4, 8009a1c <_calloc_r+0x18>
 8009a0c:	4629      	mov	r1, r5
 8009a0e:	f7fe fe03 	bl	8008618 <_malloc_r>
 8009a12:	4606      	mov	r6, r0
 8009a14:	b928      	cbnz	r0, 8009a22 <_calloc_r+0x1e>
 8009a16:	2600      	movs	r6, #0
 8009a18:	4630      	mov	r0, r6
 8009a1a:	bd70      	pop	{r4, r5, r6, pc}
 8009a1c:	220c      	movs	r2, #12
 8009a1e:	6002      	str	r2, [r0, #0]
 8009a20:	e7f9      	b.n	8009a16 <_calloc_r+0x12>
 8009a22:	462a      	mov	r2, r5
 8009a24:	4621      	mov	r1, r4
 8009a26:	f7fd fe68 	bl	80076fa <memset>
 8009a2a:	e7f5      	b.n	8009a18 <_calloc_r+0x14>

08009a2c <__ascii_mbtowc>:
 8009a2c:	b082      	sub	sp, #8
 8009a2e:	b901      	cbnz	r1, 8009a32 <__ascii_mbtowc+0x6>
 8009a30:	a901      	add	r1, sp, #4
 8009a32:	b142      	cbz	r2, 8009a46 <__ascii_mbtowc+0x1a>
 8009a34:	b14b      	cbz	r3, 8009a4a <__ascii_mbtowc+0x1e>
 8009a36:	7813      	ldrb	r3, [r2, #0]
 8009a38:	600b      	str	r3, [r1, #0]
 8009a3a:	7812      	ldrb	r2, [r2, #0]
 8009a3c:	1e10      	subs	r0, r2, #0
 8009a3e:	bf18      	it	ne
 8009a40:	2001      	movne	r0, #1
 8009a42:	b002      	add	sp, #8
 8009a44:	4770      	bx	lr
 8009a46:	4610      	mov	r0, r2
 8009a48:	e7fb      	b.n	8009a42 <__ascii_mbtowc+0x16>
 8009a4a:	f06f 0001 	mvn.w	r0, #1
 8009a4e:	e7f8      	b.n	8009a42 <__ascii_mbtowc+0x16>

08009a50 <_realloc_r>:
 8009a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a54:	4680      	mov	r8, r0
 8009a56:	4615      	mov	r5, r2
 8009a58:	460c      	mov	r4, r1
 8009a5a:	b921      	cbnz	r1, 8009a66 <_realloc_r+0x16>
 8009a5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a60:	4611      	mov	r1, r2
 8009a62:	f7fe bdd9 	b.w	8008618 <_malloc_r>
 8009a66:	b92a      	cbnz	r2, 8009a74 <_realloc_r+0x24>
 8009a68:	f7fe fd62 	bl	8008530 <_free_r>
 8009a6c:	2400      	movs	r4, #0
 8009a6e:	4620      	mov	r0, r4
 8009a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a74:	f000 f92d 	bl	8009cd2 <_malloc_usable_size_r>
 8009a78:	4285      	cmp	r5, r0
 8009a7a:	4606      	mov	r6, r0
 8009a7c:	d802      	bhi.n	8009a84 <_realloc_r+0x34>
 8009a7e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009a82:	d8f4      	bhi.n	8009a6e <_realloc_r+0x1e>
 8009a84:	4629      	mov	r1, r5
 8009a86:	4640      	mov	r0, r8
 8009a88:	f7fe fdc6 	bl	8008618 <_malloc_r>
 8009a8c:	4607      	mov	r7, r0
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d0ec      	beq.n	8009a6c <_realloc_r+0x1c>
 8009a92:	42b5      	cmp	r5, r6
 8009a94:	462a      	mov	r2, r5
 8009a96:	4621      	mov	r1, r4
 8009a98:	bf28      	it	cs
 8009a9a:	4632      	movcs	r2, r6
 8009a9c:	f7ff ff86 	bl	80099ac <memcpy>
 8009aa0:	4621      	mov	r1, r4
 8009aa2:	4640      	mov	r0, r8
 8009aa4:	f7fe fd44 	bl	8008530 <_free_r>
 8009aa8:	463c      	mov	r4, r7
 8009aaa:	e7e0      	b.n	8009a6e <_realloc_r+0x1e>

08009aac <_strtol_l.constprop.0>:
 8009aac:	2b24      	cmp	r3, #36	@ 0x24
 8009aae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ab2:	4686      	mov	lr, r0
 8009ab4:	4690      	mov	r8, r2
 8009ab6:	d801      	bhi.n	8009abc <_strtol_l.constprop.0+0x10>
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d106      	bne.n	8009aca <_strtol_l.constprop.0+0x1e>
 8009abc:	f7fd febc 	bl	8007838 <__errno>
 8009ac0:	2316      	movs	r3, #22
 8009ac2:	6003      	str	r3, [r0, #0]
 8009ac4:	2000      	movs	r0, #0
 8009ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aca:	4834      	ldr	r0, [pc, #208]	@ (8009b9c <_strtol_l.constprop.0+0xf0>)
 8009acc:	460d      	mov	r5, r1
 8009ace:	462a      	mov	r2, r5
 8009ad0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ad4:	5d06      	ldrb	r6, [r0, r4]
 8009ad6:	f016 0608 	ands.w	r6, r6, #8
 8009ada:	d1f8      	bne.n	8009ace <_strtol_l.constprop.0+0x22>
 8009adc:	2c2d      	cmp	r4, #45	@ 0x2d
 8009ade:	d12d      	bne.n	8009b3c <_strtol_l.constprop.0+0x90>
 8009ae0:	782c      	ldrb	r4, [r5, #0]
 8009ae2:	2601      	movs	r6, #1
 8009ae4:	1c95      	adds	r5, r2, #2
 8009ae6:	f033 0210 	bics.w	r2, r3, #16
 8009aea:	d109      	bne.n	8009b00 <_strtol_l.constprop.0+0x54>
 8009aec:	2c30      	cmp	r4, #48	@ 0x30
 8009aee:	d12a      	bne.n	8009b46 <_strtol_l.constprop.0+0x9a>
 8009af0:	782a      	ldrb	r2, [r5, #0]
 8009af2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009af6:	2a58      	cmp	r2, #88	@ 0x58
 8009af8:	d125      	bne.n	8009b46 <_strtol_l.constprop.0+0x9a>
 8009afa:	786c      	ldrb	r4, [r5, #1]
 8009afc:	2310      	movs	r3, #16
 8009afe:	3502      	adds	r5, #2
 8009b00:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009b04:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009b08:	2200      	movs	r2, #0
 8009b0a:	fbbc f9f3 	udiv	r9, ip, r3
 8009b0e:	4610      	mov	r0, r2
 8009b10:	fb03 ca19 	mls	sl, r3, r9, ip
 8009b14:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009b18:	2f09      	cmp	r7, #9
 8009b1a:	d81b      	bhi.n	8009b54 <_strtol_l.constprop.0+0xa8>
 8009b1c:	463c      	mov	r4, r7
 8009b1e:	42a3      	cmp	r3, r4
 8009b20:	dd27      	ble.n	8009b72 <_strtol_l.constprop.0+0xc6>
 8009b22:	1c57      	adds	r7, r2, #1
 8009b24:	d007      	beq.n	8009b36 <_strtol_l.constprop.0+0x8a>
 8009b26:	4581      	cmp	r9, r0
 8009b28:	d320      	bcc.n	8009b6c <_strtol_l.constprop.0+0xc0>
 8009b2a:	d101      	bne.n	8009b30 <_strtol_l.constprop.0+0x84>
 8009b2c:	45a2      	cmp	sl, r4
 8009b2e:	db1d      	blt.n	8009b6c <_strtol_l.constprop.0+0xc0>
 8009b30:	fb00 4003 	mla	r0, r0, r3, r4
 8009b34:	2201      	movs	r2, #1
 8009b36:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b3a:	e7eb      	b.n	8009b14 <_strtol_l.constprop.0+0x68>
 8009b3c:	2c2b      	cmp	r4, #43	@ 0x2b
 8009b3e:	bf04      	itt	eq
 8009b40:	782c      	ldrbeq	r4, [r5, #0]
 8009b42:	1c95      	addeq	r5, r2, #2
 8009b44:	e7cf      	b.n	8009ae6 <_strtol_l.constprop.0+0x3a>
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d1da      	bne.n	8009b00 <_strtol_l.constprop.0+0x54>
 8009b4a:	2c30      	cmp	r4, #48	@ 0x30
 8009b4c:	bf0c      	ite	eq
 8009b4e:	2308      	moveq	r3, #8
 8009b50:	230a      	movne	r3, #10
 8009b52:	e7d5      	b.n	8009b00 <_strtol_l.constprop.0+0x54>
 8009b54:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009b58:	2f19      	cmp	r7, #25
 8009b5a:	d801      	bhi.n	8009b60 <_strtol_l.constprop.0+0xb4>
 8009b5c:	3c37      	subs	r4, #55	@ 0x37
 8009b5e:	e7de      	b.n	8009b1e <_strtol_l.constprop.0+0x72>
 8009b60:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009b64:	2f19      	cmp	r7, #25
 8009b66:	d804      	bhi.n	8009b72 <_strtol_l.constprop.0+0xc6>
 8009b68:	3c57      	subs	r4, #87	@ 0x57
 8009b6a:	e7d8      	b.n	8009b1e <_strtol_l.constprop.0+0x72>
 8009b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b70:	e7e1      	b.n	8009b36 <_strtol_l.constprop.0+0x8a>
 8009b72:	1c53      	adds	r3, r2, #1
 8009b74:	d108      	bne.n	8009b88 <_strtol_l.constprop.0+0xdc>
 8009b76:	2322      	movs	r3, #34	@ 0x22
 8009b78:	f8ce 3000 	str.w	r3, [lr]
 8009b7c:	4660      	mov	r0, ip
 8009b7e:	f1b8 0f00 	cmp.w	r8, #0
 8009b82:	d0a0      	beq.n	8009ac6 <_strtol_l.constprop.0+0x1a>
 8009b84:	1e69      	subs	r1, r5, #1
 8009b86:	e006      	b.n	8009b96 <_strtol_l.constprop.0+0xea>
 8009b88:	b106      	cbz	r6, 8009b8c <_strtol_l.constprop.0+0xe0>
 8009b8a:	4240      	negs	r0, r0
 8009b8c:	f1b8 0f00 	cmp.w	r8, #0
 8009b90:	d099      	beq.n	8009ac6 <_strtol_l.constprop.0+0x1a>
 8009b92:	2a00      	cmp	r2, #0
 8009b94:	d1f6      	bne.n	8009b84 <_strtol_l.constprop.0+0xd8>
 8009b96:	f8c8 1000 	str.w	r1, [r8]
 8009b9a:	e794      	b.n	8009ac6 <_strtol_l.constprop.0+0x1a>
 8009b9c:	0800a7e3 	.word	0x0800a7e3

08009ba0 <_strtol_r>:
 8009ba0:	f7ff bf84 	b.w	8009aac <_strtol_l.constprop.0>

08009ba4 <_strtoul_l.constprop.0>:
 8009ba4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ba8:	4e34      	ldr	r6, [pc, #208]	@ (8009c7c <_strtoul_l.constprop.0+0xd8>)
 8009baa:	4686      	mov	lr, r0
 8009bac:	460d      	mov	r5, r1
 8009bae:	4628      	mov	r0, r5
 8009bb0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bb4:	5d37      	ldrb	r7, [r6, r4]
 8009bb6:	f017 0708 	ands.w	r7, r7, #8
 8009bba:	d1f8      	bne.n	8009bae <_strtoul_l.constprop.0+0xa>
 8009bbc:	2c2d      	cmp	r4, #45	@ 0x2d
 8009bbe:	d12f      	bne.n	8009c20 <_strtoul_l.constprop.0+0x7c>
 8009bc0:	782c      	ldrb	r4, [r5, #0]
 8009bc2:	2701      	movs	r7, #1
 8009bc4:	1c85      	adds	r5, r0, #2
 8009bc6:	f033 0010 	bics.w	r0, r3, #16
 8009bca:	d109      	bne.n	8009be0 <_strtoul_l.constprop.0+0x3c>
 8009bcc:	2c30      	cmp	r4, #48	@ 0x30
 8009bce:	d12c      	bne.n	8009c2a <_strtoul_l.constprop.0+0x86>
 8009bd0:	7828      	ldrb	r0, [r5, #0]
 8009bd2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8009bd6:	2858      	cmp	r0, #88	@ 0x58
 8009bd8:	d127      	bne.n	8009c2a <_strtoul_l.constprop.0+0x86>
 8009bda:	786c      	ldrb	r4, [r5, #1]
 8009bdc:	2310      	movs	r3, #16
 8009bde:	3502      	adds	r5, #2
 8009be0:	f04f 38ff 	mov.w	r8, #4294967295
 8009be4:	2600      	movs	r6, #0
 8009be6:	fbb8 f8f3 	udiv	r8, r8, r3
 8009bea:	fb03 f908 	mul.w	r9, r3, r8
 8009bee:	ea6f 0909 	mvn.w	r9, r9
 8009bf2:	4630      	mov	r0, r6
 8009bf4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009bf8:	f1bc 0f09 	cmp.w	ip, #9
 8009bfc:	d81c      	bhi.n	8009c38 <_strtoul_l.constprop.0+0x94>
 8009bfe:	4664      	mov	r4, ip
 8009c00:	42a3      	cmp	r3, r4
 8009c02:	dd2a      	ble.n	8009c5a <_strtoul_l.constprop.0+0xb6>
 8009c04:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009c08:	d007      	beq.n	8009c1a <_strtoul_l.constprop.0+0x76>
 8009c0a:	4580      	cmp	r8, r0
 8009c0c:	d322      	bcc.n	8009c54 <_strtoul_l.constprop.0+0xb0>
 8009c0e:	d101      	bne.n	8009c14 <_strtoul_l.constprop.0+0x70>
 8009c10:	45a1      	cmp	r9, r4
 8009c12:	db1f      	blt.n	8009c54 <_strtoul_l.constprop.0+0xb0>
 8009c14:	fb00 4003 	mla	r0, r0, r3, r4
 8009c18:	2601      	movs	r6, #1
 8009c1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c1e:	e7e9      	b.n	8009bf4 <_strtoul_l.constprop.0+0x50>
 8009c20:	2c2b      	cmp	r4, #43	@ 0x2b
 8009c22:	bf04      	itt	eq
 8009c24:	782c      	ldrbeq	r4, [r5, #0]
 8009c26:	1c85      	addeq	r5, r0, #2
 8009c28:	e7cd      	b.n	8009bc6 <_strtoul_l.constprop.0+0x22>
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d1d8      	bne.n	8009be0 <_strtoul_l.constprop.0+0x3c>
 8009c2e:	2c30      	cmp	r4, #48	@ 0x30
 8009c30:	bf0c      	ite	eq
 8009c32:	2308      	moveq	r3, #8
 8009c34:	230a      	movne	r3, #10
 8009c36:	e7d3      	b.n	8009be0 <_strtoul_l.constprop.0+0x3c>
 8009c38:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009c3c:	f1bc 0f19 	cmp.w	ip, #25
 8009c40:	d801      	bhi.n	8009c46 <_strtoul_l.constprop.0+0xa2>
 8009c42:	3c37      	subs	r4, #55	@ 0x37
 8009c44:	e7dc      	b.n	8009c00 <_strtoul_l.constprop.0+0x5c>
 8009c46:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8009c4a:	f1bc 0f19 	cmp.w	ip, #25
 8009c4e:	d804      	bhi.n	8009c5a <_strtoul_l.constprop.0+0xb6>
 8009c50:	3c57      	subs	r4, #87	@ 0x57
 8009c52:	e7d5      	b.n	8009c00 <_strtoul_l.constprop.0+0x5c>
 8009c54:	f04f 36ff 	mov.w	r6, #4294967295
 8009c58:	e7df      	b.n	8009c1a <_strtoul_l.constprop.0+0x76>
 8009c5a:	1c73      	adds	r3, r6, #1
 8009c5c:	d106      	bne.n	8009c6c <_strtoul_l.constprop.0+0xc8>
 8009c5e:	2322      	movs	r3, #34	@ 0x22
 8009c60:	f8ce 3000 	str.w	r3, [lr]
 8009c64:	4630      	mov	r0, r6
 8009c66:	b932      	cbnz	r2, 8009c76 <_strtoul_l.constprop.0+0xd2>
 8009c68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c6c:	b107      	cbz	r7, 8009c70 <_strtoul_l.constprop.0+0xcc>
 8009c6e:	4240      	negs	r0, r0
 8009c70:	2a00      	cmp	r2, #0
 8009c72:	d0f9      	beq.n	8009c68 <_strtoul_l.constprop.0+0xc4>
 8009c74:	b106      	cbz	r6, 8009c78 <_strtoul_l.constprop.0+0xd4>
 8009c76:	1e69      	subs	r1, r5, #1
 8009c78:	6011      	str	r1, [r2, #0]
 8009c7a:	e7f5      	b.n	8009c68 <_strtoul_l.constprop.0+0xc4>
 8009c7c:	0800a7e3 	.word	0x0800a7e3

08009c80 <_strtoul_r>:
 8009c80:	f7ff bf90 	b.w	8009ba4 <_strtoul_l.constprop.0>

08009c84 <__ascii_wctomb>:
 8009c84:	4603      	mov	r3, r0
 8009c86:	4608      	mov	r0, r1
 8009c88:	b141      	cbz	r1, 8009c9c <__ascii_wctomb+0x18>
 8009c8a:	2aff      	cmp	r2, #255	@ 0xff
 8009c8c:	d904      	bls.n	8009c98 <__ascii_wctomb+0x14>
 8009c8e:	228a      	movs	r2, #138	@ 0x8a
 8009c90:	601a      	str	r2, [r3, #0]
 8009c92:	f04f 30ff 	mov.w	r0, #4294967295
 8009c96:	4770      	bx	lr
 8009c98:	700a      	strb	r2, [r1, #0]
 8009c9a:	2001      	movs	r0, #1
 8009c9c:	4770      	bx	lr
	...

08009ca0 <fiprintf>:
 8009ca0:	b40e      	push	{r1, r2, r3}
 8009ca2:	b503      	push	{r0, r1, lr}
 8009ca4:	4601      	mov	r1, r0
 8009ca6:	ab03      	add	r3, sp, #12
 8009ca8:	4805      	ldr	r0, [pc, #20]	@ (8009cc0 <fiprintf+0x20>)
 8009caa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cae:	6800      	ldr	r0, [r0, #0]
 8009cb0:	9301      	str	r3, [sp, #4]
 8009cb2:	f000 f83f 	bl	8009d34 <_vfiprintf_r>
 8009cb6:	b002      	add	sp, #8
 8009cb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cbc:	b003      	add	sp, #12
 8009cbe:	4770      	bx	lr
 8009cc0:	20000048 	.word	0x20000048

08009cc4 <abort>:
 8009cc4:	b508      	push	{r3, lr}
 8009cc6:	2006      	movs	r0, #6
 8009cc8:	f000 fa08 	bl	800a0dc <raise>
 8009ccc:	2001      	movs	r0, #1
 8009cce:	f7f8 f84d 	bl	8001d6c <_exit>

08009cd2 <_malloc_usable_size_r>:
 8009cd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cd6:	1f18      	subs	r0, r3, #4
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	bfbc      	itt	lt
 8009cdc:	580b      	ldrlt	r3, [r1, r0]
 8009cde:	18c0      	addlt	r0, r0, r3
 8009ce0:	4770      	bx	lr

08009ce2 <__sfputc_r>:
 8009ce2:	6893      	ldr	r3, [r2, #8]
 8009ce4:	3b01      	subs	r3, #1
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	b410      	push	{r4}
 8009cea:	6093      	str	r3, [r2, #8]
 8009cec:	da08      	bge.n	8009d00 <__sfputc_r+0x1e>
 8009cee:	6994      	ldr	r4, [r2, #24]
 8009cf0:	42a3      	cmp	r3, r4
 8009cf2:	db01      	blt.n	8009cf8 <__sfputc_r+0x16>
 8009cf4:	290a      	cmp	r1, #10
 8009cf6:	d103      	bne.n	8009d00 <__sfputc_r+0x1e>
 8009cf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cfc:	f000 b932 	b.w	8009f64 <__swbuf_r>
 8009d00:	6813      	ldr	r3, [r2, #0]
 8009d02:	1c58      	adds	r0, r3, #1
 8009d04:	6010      	str	r0, [r2, #0]
 8009d06:	7019      	strb	r1, [r3, #0]
 8009d08:	4608      	mov	r0, r1
 8009d0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d0e:	4770      	bx	lr

08009d10 <__sfputs_r>:
 8009d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d12:	4606      	mov	r6, r0
 8009d14:	460f      	mov	r7, r1
 8009d16:	4614      	mov	r4, r2
 8009d18:	18d5      	adds	r5, r2, r3
 8009d1a:	42ac      	cmp	r4, r5
 8009d1c:	d101      	bne.n	8009d22 <__sfputs_r+0x12>
 8009d1e:	2000      	movs	r0, #0
 8009d20:	e007      	b.n	8009d32 <__sfputs_r+0x22>
 8009d22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d26:	463a      	mov	r2, r7
 8009d28:	4630      	mov	r0, r6
 8009d2a:	f7ff ffda 	bl	8009ce2 <__sfputc_r>
 8009d2e:	1c43      	adds	r3, r0, #1
 8009d30:	d1f3      	bne.n	8009d1a <__sfputs_r+0xa>
 8009d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009d34 <_vfiprintf_r>:
 8009d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d38:	460d      	mov	r5, r1
 8009d3a:	b09d      	sub	sp, #116	@ 0x74
 8009d3c:	4614      	mov	r4, r2
 8009d3e:	4698      	mov	r8, r3
 8009d40:	4606      	mov	r6, r0
 8009d42:	b118      	cbz	r0, 8009d4c <_vfiprintf_r+0x18>
 8009d44:	6a03      	ldr	r3, [r0, #32]
 8009d46:	b90b      	cbnz	r3, 8009d4c <_vfiprintf_r+0x18>
 8009d48:	f7fd fbfe 	bl	8007548 <__sinit>
 8009d4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d4e:	07d9      	lsls	r1, r3, #31
 8009d50:	d405      	bmi.n	8009d5e <_vfiprintf_r+0x2a>
 8009d52:	89ab      	ldrh	r3, [r5, #12]
 8009d54:	059a      	lsls	r2, r3, #22
 8009d56:	d402      	bmi.n	8009d5e <_vfiprintf_r+0x2a>
 8009d58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d5a:	f7fd fd98 	bl	800788e <__retarget_lock_acquire_recursive>
 8009d5e:	89ab      	ldrh	r3, [r5, #12]
 8009d60:	071b      	lsls	r3, r3, #28
 8009d62:	d501      	bpl.n	8009d68 <_vfiprintf_r+0x34>
 8009d64:	692b      	ldr	r3, [r5, #16]
 8009d66:	b99b      	cbnz	r3, 8009d90 <_vfiprintf_r+0x5c>
 8009d68:	4629      	mov	r1, r5
 8009d6a:	4630      	mov	r0, r6
 8009d6c:	f000 f938 	bl	8009fe0 <__swsetup_r>
 8009d70:	b170      	cbz	r0, 8009d90 <_vfiprintf_r+0x5c>
 8009d72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d74:	07dc      	lsls	r4, r3, #31
 8009d76:	d504      	bpl.n	8009d82 <_vfiprintf_r+0x4e>
 8009d78:	f04f 30ff 	mov.w	r0, #4294967295
 8009d7c:	b01d      	add	sp, #116	@ 0x74
 8009d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d82:	89ab      	ldrh	r3, [r5, #12]
 8009d84:	0598      	lsls	r0, r3, #22
 8009d86:	d4f7      	bmi.n	8009d78 <_vfiprintf_r+0x44>
 8009d88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d8a:	f7fd fd81 	bl	8007890 <__retarget_lock_release_recursive>
 8009d8e:	e7f3      	b.n	8009d78 <_vfiprintf_r+0x44>
 8009d90:	2300      	movs	r3, #0
 8009d92:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d94:	2320      	movs	r3, #32
 8009d96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d9e:	2330      	movs	r3, #48	@ 0x30
 8009da0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009f50 <_vfiprintf_r+0x21c>
 8009da4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009da8:	f04f 0901 	mov.w	r9, #1
 8009dac:	4623      	mov	r3, r4
 8009dae:	469a      	mov	sl, r3
 8009db0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009db4:	b10a      	cbz	r2, 8009dba <_vfiprintf_r+0x86>
 8009db6:	2a25      	cmp	r2, #37	@ 0x25
 8009db8:	d1f9      	bne.n	8009dae <_vfiprintf_r+0x7a>
 8009dba:	ebba 0b04 	subs.w	fp, sl, r4
 8009dbe:	d00b      	beq.n	8009dd8 <_vfiprintf_r+0xa4>
 8009dc0:	465b      	mov	r3, fp
 8009dc2:	4622      	mov	r2, r4
 8009dc4:	4629      	mov	r1, r5
 8009dc6:	4630      	mov	r0, r6
 8009dc8:	f7ff ffa2 	bl	8009d10 <__sfputs_r>
 8009dcc:	3001      	adds	r0, #1
 8009dce:	f000 80a7 	beq.w	8009f20 <_vfiprintf_r+0x1ec>
 8009dd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009dd4:	445a      	add	r2, fp
 8009dd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dd8:	f89a 3000 	ldrb.w	r3, [sl]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	f000 809f 	beq.w	8009f20 <_vfiprintf_r+0x1ec>
 8009de2:	2300      	movs	r3, #0
 8009de4:	f04f 32ff 	mov.w	r2, #4294967295
 8009de8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dec:	f10a 0a01 	add.w	sl, sl, #1
 8009df0:	9304      	str	r3, [sp, #16]
 8009df2:	9307      	str	r3, [sp, #28]
 8009df4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009df8:	931a      	str	r3, [sp, #104]	@ 0x68
 8009dfa:	4654      	mov	r4, sl
 8009dfc:	2205      	movs	r2, #5
 8009dfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e02:	4853      	ldr	r0, [pc, #332]	@ (8009f50 <_vfiprintf_r+0x21c>)
 8009e04:	f7f6 f9e4 	bl	80001d0 <memchr>
 8009e08:	9a04      	ldr	r2, [sp, #16]
 8009e0a:	b9d8      	cbnz	r0, 8009e44 <_vfiprintf_r+0x110>
 8009e0c:	06d1      	lsls	r1, r2, #27
 8009e0e:	bf44      	itt	mi
 8009e10:	2320      	movmi	r3, #32
 8009e12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e16:	0713      	lsls	r3, r2, #28
 8009e18:	bf44      	itt	mi
 8009e1a:	232b      	movmi	r3, #43	@ 0x2b
 8009e1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e20:	f89a 3000 	ldrb.w	r3, [sl]
 8009e24:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e26:	d015      	beq.n	8009e54 <_vfiprintf_r+0x120>
 8009e28:	9a07      	ldr	r2, [sp, #28]
 8009e2a:	4654      	mov	r4, sl
 8009e2c:	2000      	movs	r0, #0
 8009e2e:	f04f 0c0a 	mov.w	ip, #10
 8009e32:	4621      	mov	r1, r4
 8009e34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e38:	3b30      	subs	r3, #48	@ 0x30
 8009e3a:	2b09      	cmp	r3, #9
 8009e3c:	d94b      	bls.n	8009ed6 <_vfiprintf_r+0x1a2>
 8009e3e:	b1b0      	cbz	r0, 8009e6e <_vfiprintf_r+0x13a>
 8009e40:	9207      	str	r2, [sp, #28]
 8009e42:	e014      	b.n	8009e6e <_vfiprintf_r+0x13a>
 8009e44:	eba0 0308 	sub.w	r3, r0, r8
 8009e48:	fa09 f303 	lsl.w	r3, r9, r3
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	9304      	str	r3, [sp, #16]
 8009e50:	46a2      	mov	sl, r4
 8009e52:	e7d2      	b.n	8009dfa <_vfiprintf_r+0xc6>
 8009e54:	9b03      	ldr	r3, [sp, #12]
 8009e56:	1d19      	adds	r1, r3, #4
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	9103      	str	r1, [sp, #12]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	bfbb      	ittet	lt
 8009e60:	425b      	neglt	r3, r3
 8009e62:	f042 0202 	orrlt.w	r2, r2, #2
 8009e66:	9307      	strge	r3, [sp, #28]
 8009e68:	9307      	strlt	r3, [sp, #28]
 8009e6a:	bfb8      	it	lt
 8009e6c:	9204      	strlt	r2, [sp, #16]
 8009e6e:	7823      	ldrb	r3, [r4, #0]
 8009e70:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e72:	d10a      	bne.n	8009e8a <_vfiprintf_r+0x156>
 8009e74:	7863      	ldrb	r3, [r4, #1]
 8009e76:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e78:	d132      	bne.n	8009ee0 <_vfiprintf_r+0x1ac>
 8009e7a:	9b03      	ldr	r3, [sp, #12]
 8009e7c:	1d1a      	adds	r2, r3, #4
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	9203      	str	r2, [sp, #12]
 8009e82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e86:	3402      	adds	r4, #2
 8009e88:	9305      	str	r3, [sp, #20]
 8009e8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009f60 <_vfiprintf_r+0x22c>
 8009e8e:	7821      	ldrb	r1, [r4, #0]
 8009e90:	2203      	movs	r2, #3
 8009e92:	4650      	mov	r0, sl
 8009e94:	f7f6 f99c 	bl	80001d0 <memchr>
 8009e98:	b138      	cbz	r0, 8009eaa <_vfiprintf_r+0x176>
 8009e9a:	9b04      	ldr	r3, [sp, #16]
 8009e9c:	eba0 000a 	sub.w	r0, r0, sl
 8009ea0:	2240      	movs	r2, #64	@ 0x40
 8009ea2:	4082      	lsls	r2, r0
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	3401      	adds	r4, #1
 8009ea8:	9304      	str	r3, [sp, #16]
 8009eaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eae:	4829      	ldr	r0, [pc, #164]	@ (8009f54 <_vfiprintf_r+0x220>)
 8009eb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009eb4:	2206      	movs	r2, #6
 8009eb6:	f7f6 f98b 	bl	80001d0 <memchr>
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	d03f      	beq.n	8009f3e <_vfiprintf_r+0x20a>
 8009ebe:	4b26      	ldr	r3, [pc, #152]	@ (8009f58 <_vfiprintf_r+0x224>)
 8009ec0:	bb1b      	cbnz	r3, 8009f0a <_vfiprintf_r+0x1d6>
 8009ec2:	9b03      	ldr	r3, [sp, #12]
 8009ec4:	3307      	adds	r3, #7
 8009ec6:	f023 0307 	bic.w	r3, r3, #7
 8009eca:	3308      	adds	r3, #8
 8009ecc:	9303      	str	r3, [sp, #12]
 8009ece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ed0:	443b      	add	r3, r7
 8009ed2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ed4:	e76a      	b.n	8009dac <_vfiprintf_r+0x78>
 8009ed6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009eda:	460c      	mov	r4, r1
 8009edc:	2001      	movs	r0, #1
 8009ede:	e7a8      	b.n	8009e32 <_vfiprintf_r+0xfe>
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	3401      	adds	r4, #1
 8009ee4:	9305      	str	r3, [sp, #20]
 8009ee6:	4619      	mov	r1, r3
 8009ee8:	f04f 0c0a 	mov.w	ip, #10
 8009eec:	4620      	mov	r0, r4
 8009eee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ef2:	3a30      	subs	r2, #48	@ 0x30
 8009ef4:	2a09      	cmp	r2, #9
 8009ef6:	d903      	bls.n	8009f00 <_vfiprintf_r+0x1cc>
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d0c6      	beq.n	8009e8a <_vfiprintf_r+0x156>
 8009efc:	9105      	str	r1, [sp, #20]
 8009efe:	e7c4      	b.n	8009e8a <_vfiprintf_r+0x156>
 8009f00:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f04:	4604      	mov	r4, r0
 8009f06:	2301      	movs	r3, #1
 8009f08:	e7f0      	b.n	8009eec <_vfiprintf_r+0x1b8>
 8009f0a:	ab03      	add	r3, sp, #12
 8009f0c:	9300      	str	r3, [sp, #0]
 8009f0e:	462a      	mov	r2, r5
 8009f10:	4b12      	ldr	r3, [pc, #72]	@ (8009f5c <_vfiprintf_r+0x228>)
 8009f12:	a904      	add	r1, sp, #16
 8009f14:	4630      	mov	r0, r6
 8009f16:	f7fc fed3 	bl	8006cc0 <_printf_float>
 8009f1a:	4607      	mov	r7, r0
 8009f1c:	1c78      	adds	r0, r7, #1
 8009f1e:	d1d6      	bne.n	8009ece <_vfiprintf_r+0x19a>
 8009f20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f22:	07d9      	lsls	r1, r3, #31
 8009f24:	d405      	bmi.n	8009f32 <_vfiprintf_r+0x1fe>
 8009f26:	89ab      	ldrh	r3, [r5, #12]
 8009f28:	059a      	lsls	r2, r3, #22
 8009f2a:	d402      	bmi.n	8009f32 <_vfiprintf_r+0x1fe>
 8009f2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f2e:	f7fd fcaf 	bl	8007890 <__retarget_lock_release_recursive>
 8009f32:	89ab      	ldrh	r3, [r5, #12]
 8009f34:	065b      	lsls	r3, r3, #25
 8009f36:	f53f af1f 	bmi.w	8009d78 <_vfiprintf_r+0x44>
 8009f3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f3c:	e71e      	b.n	8009d7c <_vfiprintf_r+0x48>
 8009f3e:	ab03      	add	r3, sp, #12
 8009f40:	9300      	str	r3, [sp, #0]
 8009f42:	462a      	mov	r2, r5
 8009f44:	4b05      	ldr	r3, [pc, #20]	@ (8009f5c <_vfiprintf_r+0x228>)
 8009f46:	a904      	add	r1, sp, #16
 8009f48:	4630      	mov	r0, r6
 8009f4a:	f7fd f951 	bl	80071f0 <_printf_i>
 8009f4e:	e7e4      	b.n	8009f1a <_vfiprintf_r+0x1e6>
 8009f50:	0800a770 	.word	0x0800a770
 8009f54:	0800a77a 	.word	0x0800a77a
 8009f58:	08006cc1 	.word	0x08006cc1
 8009f5c:	08009d11 	.word	0x08009d11
 8009f60:	0800a776 	.word	0x0800a776

08009f64 <__swbuf_r>:
 8009f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f66:	460e      	mov	r6, r1
 8009f68:	4614      	mov	r4, r2
 8009f6a:	4605      	mov	r5, r0
 8009f6c:	b118      	cbz	r0, 8009f76 <__swbuf_r+0x12>
 8009f6e:	6a03      	ldr	r3, [r0, #32]
 8009f70:	b90b      	cbnz	r3, 8009f76 <__swbuf_r+0x12>
 8009f72:	f7fd fae9 	bl	8007548 <__sinit>
 8009f76:	69a3      	ldr	r3, [r4, #24]
 8009f78:	60a3      	str	r3, [r4, #8]
 8009f7a:	89a3      	ldrh	r3, [r4, #12]
 8009f7c:	071a      	lsls	r2, r3, #28
 8009f7e:	d501      	bpl.n	8009f84 <__swbuf_r+0x20>
 8009f80:	6923      	ldr	r3, [r4, #16]
 8009f82:	b943      	cbnz	r3, 8009f96 <__swbuf_r+0x32>
 8009f84:	4621      	mov	r1, r4
 8009f86:	4628      	mov	r0, r5
 8009f88:	f000 f82a 	bl	8009fe0 <__swsetup_r>
 8009f8c:	b118      	cbz	r0, 8009f96 <__swbuf_r+0x32>
 8009f8e:	f04f 37ff 	mov.w	r7, #4294967295
 8009f92:	4638      	mov	r0, r7
 8009f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f96:	6823      	ldr	r3, [r4, #0]
 8009f98:	6922      	ldr	r2, [r4, #16]
 8009f9a:	1a98      	subs	r0, r3, r2
 8009f9c:	6963      	ldr	r3, [r4, #20]
 8009f9e:	b2f6      	uxtb	r6, r6
 8009fa0:	4283      	cmp	r3, r0
 8009fa2:	4637      	mov	r7, r6
 8009fa4:	dc05      	bgt.n	8009fb2 <__swbuf_r+0x4e>
 8009fa6:	4621      	mov	r1, r4
 8009fa8:	4628      	mov	r0, r5
 8009faa:	f7ff fc39 	bl	8009820 <_fflush_r>
 8009fae:	2800      	cmp	r0, #0
 8009fb0:	d1ed      	bne.n	8009f8e <__swbuf_r+0x2a>
 8009fb2:	68a3      	ldr	r3, [r4, #8]
 8009fb4:	3b01      	subs	r3, #1
 8009fb6:	60a3      	str	r3, [r4, #8]
 8009fb8:	6823      	ldr	r3, [r4, #0]
 8009fba:	1c5a      	adds	r2, r3, #1
 8009fbc:	6022      	str	r2, [r4, #0]
 8009fbe:	701e      	strb	r6, [r3, #0]
 8009fc0:	6962      	ldr	r2, [r4, #20]
 8009fc2:	1c43      	adds	r3, r0, #1
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	d004      	beq.n	8009fd2 <__swbuf_r+0x6e>
 8009fc8:	89a3      	ldrh	r3, [r4, #12]
 8009fca:	07db      	lsls	r3, r3, #31
 8009fcc:	d5e1      	bpl.n	8009f92 <__swbuf_r+0x2e>
 8009fce:	2e0a      	cmp	r6, #10
 8009fd0:	d1df      	bne.n	8009f92 <__swbuf_r+0x2e>
 8009fd2:	4621      	mov	r1, r4
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	f7ff fc23 	bl	8009820 <_fflush_r>
 8009fda:	2800      	cmp	r0, #0
 8009fdc:	d0d9      	beq.n	8009f92 <__swbuf_r+0x2e>
 8009fde:	e7d6      	b.n	8009f8e <__swbuf_r+0x2a>

08009fe0 <__swsetup_r>:
 8009fe0:	b538      	push	{r3, r4, r5, lr}
 8009fe2:	4b29      	ldr	r3, [pc, #164]	@ (800a088 <__swsetup_r+0xa8>)
 8009fe4:	4605      	mov	r5, r0
 8009fe6:	6818      	ldr	r0, [r3, #0]
 8009fe8:	460c      	mov	r4, r1
 8009fea:	b118      	cbz	r0, 8009ff4 <__swsetup_r+0x14>
 8009fec:	6a03      	ldr	r3, [r0, #32]
 8009fee:	b90b      	cbnz	r3, 8009ff4 <__swsetup_r+0x14>
 8009ff0:	f7fd faaa 	bl	8007548 <__sinit>
 8009ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ff8:	0719      	lsls	r1, r3, #28
 8009ffa:	d422      	bmi.n	800a042 <__swsetup_r+0x62>
 8009ffc:	06da      	lsls	r2, r3, #27
 8009ffe:	d407      	bmi.n	800a010 <__swsetup_r+0x30>
 800a000:	2209      	movs	r2, #9
 800a002:	602a      	str	r2, [r5, #0]
 800a004:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a008:	81a3      	strh	r3, [r4, #12]
 800a00a:	f04f 30ff 	mov.w	r0, #4294967295
 800a00e:	e033      	b.n	800a078 <__swsetup_r+0x98>
 800a010:	0758      	lsls	r0, r3, #29
 800a012:	d512      	bpl.n	800a03a <__swsetup_r+0x5a>
 800a014:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a016:	b141      	cbz	r1, 800a02a <__swsetup_r+0x4a>
 800a018:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a01c:	4299      	cmp	r1, r3
 800a01e:	d002      	beq.n	800a026 <__swsetup_r+0x46>
 800a020:	4628      	mov	r0, r5
 800a022:	f7fe fa85 	bl	8008530 <_free_r>
 800a026:	2300      	movs	r3, #0
 800a028:	6363      	str	r3, [r4, #52]	@ 0x34
 800a02a:	89a3      	ldrh	r3, [r4, #12]
 800a02c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a030:	81a3      	strh	r3, [r4, #12]
 800a032:	2300      	movs	r3, #0
 800a034:	6063      	str	r3, [r4, #4]
 800a036:	6923      	ldr	r3, [r4, #16]
 800a038:	6023      	str	r3, [r4, #0]
 800a03a:	89a3      	ldrh	r3, [r4, #12]
 800a03c:	f043 0308 	orr.w	r3, r3, #8
 800a040:	81a3      	strh	r3, [r4, #12]
 800a042:	6923      	ldr	r3, [r4, #16]
 800a044:	b94b      	cbnz	r3, 800a05a <__swsetup_r+0x7a>
 800a046:	89a3      	ldrh	r3, [r4, #12]
 800a048:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a04c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a050:	d003      	beq.n	800a05a <__swsetup_r+0x7a>
 800a052:	4621      	mov	r1, r4
 800a054:	4628      	mov	r0, r5
 800a056:	f000 f883 	bl	800a160 <__smakebuf_r>
 800a05a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a05e:	f013 0201 	ands.w	r2, r3, #1
 800a062:	d00a      	beq.n	800a07a <__swsetup_r+0x9a>
 800a064:	2200      	movs	r2, #0
 800a066:	60a2      	str	r2, [r4, #8]
 800a068:	6962      	ldr	r2, [r4, #20]
 800a06a:	4252      	negs	r2, r2
 800a06c:	61a2      	str	r2, [r4, #24]
 800a06e:	6922      	ldr	r2, [r4, #16]
 800a070:	b942      	cbnz	r2, 800a084 <__swsetup_r+0xa4>
 800a072:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a076:	d1c5      	bne.n	800a004 <__swsetup_r+0x24>
 800a078:	bd38      	pop	{r3, r4, r5, pc}
 800a07a:	0799      	lsls	r1, r3, #30
 800a07c:	bf58      	it	pl
 800a07e:	6962      	ldrpl	r2, [r4, #20]
 800a080:	60a2      	str	r2, [r4, #8]
 800a082:	e7f4      	b.n	800a06e <__swsetup_r+0x8e>
 800a084:	2000      	movs	r0, #0
 800a086:	e7f7      	b.n	800a078 <__swsetup_r+0x98>
 800a088:	20000048 	.word	0x20000048

0800a08c <_raise_r>:
 800a08c:	291f      	cmp	r1, #31
 800a08e:	b538      	push	{r3, r4, r5, lr}
 800a090:	4605      	mov	r5, r0
 800a092:	460c      	mov	r4, r1
 800a094:	d904      	bls.n	800a0a0 <_raise_r+0x14>
 800a096:	2316      	movs	r3, #22
 800a098:	6003      	str	r3, [r0, #0]
 800a09a:	f04f 30ff 	mov.w	r0, #4294967295
 800a09e:	bd38      	pop	{r3, r4, r5, pc}
 800a0a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a0a2:	b112      	cbz	r2, 800a0aa <_raise_r+0x1e>
 800a0a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a0a8:	b94b      	cbnz	r3, 800a0be <_raise_r+0x32>
 800a0aa:	4628      	mov	r0, r5
 800a0ac:	f000 f830 	bl	800a110 <_getpid_r>
 800a0b0:	4622      	mov	r2, r4
 800a0b2:	4601      	mov	r1, r0
 800a0b4:	4628      	mov	r0, r5
 800a0b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0ba:	f000 b817 	b.w	800a0ec <_kill_r>
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d00a      	beq.n	800a0d8 <_raise_r+0x4c>
 800a0c2:	1c59      	adds	r1, r3, #1
 800a0c4:	d103      	bne.n	800a0ce <_raise_r+0x42>
 800a0c6:	2316      	movs	r3, #22
 800a0c8:	6003      	str	r3, [r0, #0]
 800a0ca:	2001      	movs	r0, #1
 800a0cc:	e7e7      	b.n	800a09e <_raise_r+0x12>
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a0d4:	4620      	mov	r0, r4
 800a0d6:	4798      	blx	r3
 800a0d8:	2000      	movs	r0, #0
 800a0da:	e7e0      	b.n	800a09e <_raise_r+0x12>

0800a0dc <raise>:
 800a0dc:	4b02      	ldr	r3, [pc, #8]	@ (800a0e8 <raise+0xc>)
 800a0de:	4601      	mov	r1, r0
 800a0e0:	6818      	ldr	r0, [r3, #0]
 800a0e2:	f7ff bfd3 	b.w	800a08c <_raise_r>
 800a0e6:	bf00      	nop
 800a0e8:	20000048 	.word	0x20000048

0800a0ec <_kill_r>:
 800a0ec:	b538      	push	{r3, r4, r5, lr}
 800a0ee:	4d07      	ldr	r5, [pc, #28]	@ (800a10c <_kill_r+0x20>)
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	4604      	mov	r4, r0
 800a0f4:	4608      	mov	r0, r1
 800a0f6:	4611      	mov	r1, r2
 800a0f8:	602b      	str	r3, [r5, #0]
 800a0fa:	f7f7 fe27 	bl	8001d4c <_kill>
 800a0fe:	1c43      	adds	r3, r0, #1
 800a100:	d102      	bne.n	800a108 <_kill_r+0x1c>
 800a102:	682b      	ldr	r3, [r5, #0]
 800a104:	b103      	cbz	r3, 800a108 <_kill_r+0x1c>
 800a106:	6023      	str	r3, [r4, #0]
 800a108:	bd38      	pop	{r3, r4, r5, pc}
 800a10a:	bf00      	nop
 800a10c:	200009e8 	.word	0x200009e8

0800a110 <_getpid_r>:
 800a110:	f7f7 be14 	b.w	8001d3c <_getpid>

0800a114 <__swhatbuf_r>:
 800a114:	b570      	push	{r4, r5, r6, lr}
 800a116:	460c      	mov	r4, r1
 800a118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a11c:	2900      	cmp	r1, #0
 800a11e:	b096      	sub	sp, #88	@ 0x58
 800a120:	4615      	mov	r5, r2
 800a122:	461e      	mov	r6, r3
 800a124:	da0d      	bge.n	800a142 <__swhatbuf_r+0x2e>
 800a126:	89a3      	ldrh	r3, [r4, #12]
 800a128:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a12c:	f04f 0100 	mov.w	r1, #0
 800a130:	bf14      	ite	ne
 800a132:	2340      	movne	r3, #64	@ 0x40
 800a134:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a138:	2000      	movs	r0, #0
 800a13a:	6031      	str	r1, [r6, #0]
 800a13c:	602b      	str	r3, [r5, #0]
 800a13e:	b016      	add	sp, #88	@ 0x58
 800a140:	bd70      	pop	{r4, r5, r6, pc}
 800a142:	466a      	mov	r2, sp
 800a144:	f000 f848 	bl	800a1d8 <_fstat_r>
 800a148:	2800      	cmp	r0, #0
 800a14a:	dbec      	blt.n	800a126 <__swhatbuf_r+0x12>
 800a14c:	9901      	ldr	r1, [sp, #4]
 800a14e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a152:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a156:	4259      	negs	r1, r3
 800a158:	4159      	adcs	r1, r3
 800a15a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a15e:	e7eb      	b.n	800a138 <__swhatbuf_r+0x24>

0800a160 <__smakebuf_r>:
 800a160:	898b      	ldrh	r3, [r1, #12]
 800a162:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a164:	079d      	lsls	r5, r3, #30
 800a166:	4606      	mov	r6, r0
 800a168:	460c      	mov	r4, r1
 800a16a:	d507      	bpl.n	800a17c <__smakebuf_r+0x1c>
 800a16c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a170:	6023      	str	r3, [r4, #0]
 800a172:	6123      	str	r3, [r4, #16]
 800a174:	2301      	movs	r3, #1
 800a176:	6163      	str	r3, [r4, #20]
 800a178:	b003      	add	sp, #12
 800a17a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a17c:	ab01      	add	r3, sp, #4
 800a17e:	466a      	mov	r2, sp
 800a180:	f7ff ffc8 	bl	800a114 <__swhatbuf_r>
 800a184:	9f00      	ldr	r7, [sp, #0]
 800a186:	4605      	mov	r5, r0
 800a188:	4639      	mov	r1, r7
 800a18a:	4630      	mov	r0, r6
 800a18c:	f7fe fa44 	bl	8008618 <_malloc_r>
 800a190:	b948      	cbnz	r0, 800a1a6 <__smakebuf_r+0x46>
 800a192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a196:	059a      	lsls	r2, r3, #22
 800a198:	d4ee      	bmi.n	800a178 <__smakebuf_r+0x18>
 800a19a:	f023 0303 	bic.w	r3, r3, #3
 800a19e:	f043 0302 	orr.w	r3, r3, #2
 800a1a2:	81a3      	strh	r3, [r4, #12]
 800a1a4:	e7e2      	b.n	800a16c <__smakebuf_r+0xc>
 800a1a6:	89a3      	ldrh	r3, [r4, #12]
 800a1a8:	6020      	str	r0, [r4, #0]
 800a1aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1ae:	81a3      	strh	r3, [r4, #12]
 800a1b0:	9b01      	ldr	r3, [sp, #4]
 800a1b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a1b6:	b15b      	cbz	r3, 800a1d0 <__smakebuf_r+0x70>
 800a1b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1bc:	4630      	mov	r0, r6
 800a1be:	f000 f81d 	bl	800a1fc <_isatty_r>
 800a1c2:	b128      	cbz	r0, 800a1d0 <__smakebuf_r+0x70>
 800a1c4:	89a3      	ldrh	r3, [r4, #12]
 800a1c6:	f023 0303 	bic.w	r3, r3, #3
 800a1ca:	f043 0301 	orr.w	r3, r3, #1
 800a1ce:	81a3      	strh	r3, [r4, #12]
 800a1d0:	89a3      	ldrh	r3, [r4, #12]
 800a1d2:	431d      	orrs	r5, r3
 800a1d4:	81a5      	strh	r5, [r4, #12]
 800a1d6:	e7cf      	b.n	800a178 <__smakebuf_r+0x18>

0800a1d8 <_fstat_r>:
 800a1d8:	b538      	push	{r3, r4, r5, lr}
 800a1da:	4d07      	ldr	r5, [pc, #28]	@ (800a1f8 <_fstat_r+0x20>)
 800a1dc:	2300      	movs	r3, #0
 800a1de:	4604      	mov	r4, r0
 800a1e0:	4608      	mov	r0, r1
 800a1e2:	4611      	mov	r1, r2
 800a1e4:	602b      	str	r3, [r5, #0]
 800a1e6:	f7f7 fe11 	bl	8001e0c <_fstat>
 800a1ea:	1c43      	adds	r3, r0, #1
 800a1ec:	d102      	bne.n	800a1f4 <_fstat_r+0x1c>
 800a1ee:	682b      	ldr	r3, [r5, #0]
 800a1f0:	b103      	cbz	r3, 800a1f4 <_fstat_r+0x1c>
 800a1f2:	6023      	str	r3, [r4, #0]
 800a1f4:	bd38      	pop	{r3, r4, r5, pc}
 800a1f6:	bf00      	nop
 800a1f8:	200009e8 	.word	0x200009e8

0800a1fc <_isatty_r>:
 800a1fc:	b538      	push	{r3, r4, r5, lr}
 800a1fe:	4d06      	ldr	r5, [pc, #24]	@ (800a218 <_isatty_r+0x1c>)
 800a200:	2300      	movs	r3, #0
 800a202:	4604      	mov	r4, r0
 800a204:	4608      	mov	r0, r1
 800a206:	602b      	str	r3, [r5, #0]
 800a208:	f7f7 fe10 	bl	8001e2c <_isatty>
 800a20c:	1c43      	adds	r3, r0, #1
 800a20e:	d102      	bne.n	800a216 <_isatty_r+0x1a>
 800a210:	682b      	ldr	r3, [r5, #0]
 800a212:	b103      	cbz	r3, 800a216 <_isatty_r+0x1a>
 800a214:	6023      	str	r3, [r4, #0]
 800a216:	bd38      	pop	{r3, r4, r5, pc}
 800a218:	200009e8 	.word	0x200009e8

0800a21c <_init>:
 800a21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a21e:	bf00      	nop
 800a220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a222:	bc08      	pop	{r3}
 800a224:	469e      	mov	lr, r3
 800a226:	4770      	bx	lr

0800a228 <_fini>:
 800a228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a22a:	bf00      	nop
 800a22c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a22e:	bc08      	pop	{r3}
 800a230:	469e      	mov	lr, r3
 800a232:	4770      	bx	lr
