
*** Running vivado
    with args -log design_1_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 414.438 ; gain = 90.004
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_5Y9LOC' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1161]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_one_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_one_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_one_1' (2#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_one_1.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_psr_aclk_1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [D:/xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_1' (9#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_psr_aclk_1.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_5Y9LOC' (10#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1161]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1217]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00e_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_65/synth/bd_afc3_m00e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00e_1' (25#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_65/synth/bd_afc3_m00e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (26#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1217]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_1GOYQYZ' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1588]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00arn_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_60/synth/bd_afc3_m00arn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (32#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (35#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00arn_1' (41#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_60/synth/bd_afc3_m00arn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00awn_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_62/synth/bd_afc3_m00awn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00awn_1' (42#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_62/synth/bd_afc3_m00awn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00bn_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_64/synth/bd_afc3_m00bn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (42#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (42#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00bn_1' (43#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_64/synth/bd_afc3_m00bn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00rn_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_61/synth/bd_afc3_m00rn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (43#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00rn_1' (44#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_61/synth/bd_afc3_m00rn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00wn_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_63/synth/bd_afc3_m00wn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (44#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (44#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00wn_1' (45#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_63/synth/bd_afc3_m00wn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (46#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1588]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00s2a_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_59/synth/bd_afc3_m00s2a_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00s2a_1' (48#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_59/synth/bd_afc3_m00s2a_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00a2s_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/synth/bd_afc3_s00a2s_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00a2s_1' (50#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/synth/bd_afc3_s00a2s_1.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_USCCV8' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1893]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00mmu_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/synth/bd_afc3_s00mmu_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00mmu_1' (54#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/synth/bd_afc3_s00mmu_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00sic_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/synth/bd_afc3_s00sic_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00sic_1' (57#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/synth/bd_afc3_s00sic_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00tr_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/synth/bd_afc3_s00tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00tr_1' (60#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/synth/bd_afc3_s00tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (61#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1893]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_Y7M43I' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2177]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_2' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/synth/bd_afc3_sarn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (61#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (61#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_2' (62#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/synth/bd_afc3_sarn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_2' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/synth/bd_afc3_srn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (63#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_2' (64#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/synth/bd_afc3_srn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_Y7M43I' (65#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2177]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01a2s_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_49/synth/bd_afc3_s01a2s_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01a2s_1' (66#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_49/synth/bd_afc3_s01a2s_1.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1W4H5O0' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2308]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01mmu_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/synth/bd_afc3_s01mmu_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01mmu_1' (67#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/synth/bd_afc3_s01mmu_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01sic_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/synth/bd_afc3_s01sic_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01sic_1' (68#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/synth/bd_afc3_s01sic_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01tr_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/synth/bd_afc3_s01tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01tr_1' (69#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/synth/bd_afc3_s01tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1W4H5O0' (70#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2308]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1RW0SI0' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2592]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_3' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_50/synth/bd_afc3_sarn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_3' (71#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_50/synth/bd_afc3_sarn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_3' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_51/synth/bd_afc3_srn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_3' (72#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_51/synth/bd_afc3_srn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1RW0SI0' (73#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2592]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02a2s_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_55/synth/bd_afc3_s02a2s_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02a2s_1' (74#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_55/synth/bd_afc3_s02a2s_1.sv:58]
INFO: [Synth 8-638] synthesizing module 's02_entry_pipeline_imp_10GEI8D' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2723]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02mmu_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_52/synth/bd_afc3_s02mmu_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02mmu_1' (75#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_52/synth/bd_afc3_s02mmu_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02sic_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_54/synth/bd_afc3_s02sic_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02sic_1' (76#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_54/synth/bd_afc3_s02sic_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02tr_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_53/synth/bd_afc3_s02tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02tr_1' (77#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_53/synth/bd_afc3_s02tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_entry_pipeline_imp_10GEI8D' (78#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2723]
INFO: [Synth 8-638] synthesizing module 's02_nodes_imp_16RLGGJ' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3066]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sawn_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_56/synth/bd_afc3_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sawn_1' (79#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_56/synth/bd_afc3_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sbn_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_58/synth/bd_afc3_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (79#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sbn_1' (80#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_58/synth/bd_afc3_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_swn_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_57/synth/bd_afc3_swn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (82#1) [D:/xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_swn_1' (83#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_57/synth/bd_afc3_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_nodes_imp_16RLGGJ' (84#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3066]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_4N4PBE' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3252]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_arsw_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_arsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_arsw_1' (87#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_arsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_awsw_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_awsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_awsw_1' (88#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_awsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_bsw_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/synth/bd_afc3_bsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_bsw_1' (89#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/synth/bd_afc3_bsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_rsw_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_rsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_rsw_1' (90#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_rsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_wsw_1' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_wsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_wsw_1' (91#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_wsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_4N4PBE' (92#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3252]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3' (93#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (94#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 566.508 ; gain = 242.074
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 566.508 ; gain = 242.074
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.938 ; gain = 70.137
Finished Constraint Validation : Time (s): cpu = 00:01:43 ; elapsed = 00:01:42 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:43 ; elapsed = 00:01:42 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:42 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:50 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 1447.938 ; gain = 1123.504
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/i_3/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_3/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27    | 
|inst/i_3/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_3/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27    | 
|inst/i_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|inst/i_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2     | 
|inst/i_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|inst/i_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 87              | RAM32M x 15    | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_3/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_3/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 142             | RAM32M x 24    | 
|inst/i_3/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_3/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M x 18    | 
|inst/i_3/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_3/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 142             | RAM32M x 24    | 
|inst/i_3/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_3/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M x 18    | 
|inst/i_3/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_3/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 142             | RAM32M x 24    | 
|inst/i_3/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_3/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 27              | RAM32M x 5     | 
|inst/i_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:56 ; elapsed = 00:02:59 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished Timing Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:09 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished Technology Mapping : Time (s): cpu = 00:03:12 ; elapsed = 00:03:16 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished IO Insertion : Time (s): cpu = 00:03:13 ; elapsed = 00:03:18 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished Renaming Generated Instances : Time (s): cpu = 00:03:13 ; elapsed = 00:03:18 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished Renaming Generated Ports : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished Handling Custom Attributes : Time (s): cpu = 00:03:16 ; elapsed = 00:03:20 . Memory (MB): peak = 1447.938 ; gain = 1123.504
Finished Renaming Generated Nets : Time (s): cpu = 00:03:16 ; elapsed = 00:03:20 . Memory (MB): peak = 1447.938 ; gain = 1123.504

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |   161|
|3     |LUT2     |   355|
|4     |LUT3     |   189|
|5     |LUT4     |  1117|
|6     |LUT5     |   350|
|7     |LUT6     |   893|
|8     |RAM16X1D |     3|
|9     |RAM32M   |   237|
|10    |RAM32X1D |     6|
|11    |SRL16    |     1|
|12    |SRLC32E  |    45|
|13    |FDR      |     4|
|14    |FDRE     |  2932|
|15    |FDSE     |   130|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:16 ; elapsed = 00:03:20 . Memory (MB): peak = 1447.938 ; gain = 1123.504
synth_design: Time (s): cpu = 00:03:25 ; elapsed = 00:03:29 . Memory (MB): peak = 1447.938 ; gain = 1128.828
