Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/ise-vhdl/combinational_circuit/test_top_isim_beh.exe -prj C:/ise-vhdl/combinational_circuit/test_top_beh.prj work.test_top 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/ise-vhdl/combinational_circuit/Find_Z.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/combinational_circuit/Find_Y.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/combinational_circuit/Find_X.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/combinational_circuit/top.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/combinational_circuit/test_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Find_X [find_x_default]
Compiling architecture behavioral of entity Find_Y [find_y_default]
Compiling architecture behavioral of entity Find_Z [find_z_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity test_top
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable C:/ise-vhdl/combinational_circuit/test_top_isim_beh.exe
Fuse Memory Usage: 29952 KB
Fuse CPU Usage: 359 ms
