INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/Ondevice/0212_uart_fifio/0212_uart_fifio.srcs/sources_1/imports/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/Ondevice/0212_uart_fifio/0212_uart_fifio.srcs/sources_1/imports/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2458] undeclared symbol uart_data, assumed default net type wire [D:/workplace/Ondevice/0212_uart_fifio/0212_uart_fifio.srcs/sources_1/imports/new/uart_top.v:15]
INFO: [VRFC 10-2458] undeclared symbol w_rx_done, assumed default net type wire [D:/workplace/Ondevice/0212_uart_fifio/0212_uart_fifio.srcs/sources_1/imports/new/uart_top.v:25]
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module baud_tick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/Ondevice/0212_uart_fifio/0212_uart_fifio.srcs/sim_1/new/tb_fifo_uart_decorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_loop_back
