// Seed: 3531661758
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2,
    output wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6
);
  assign id_3 = 1;
  wire id_8;
  assign id_3 = 1'b0;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
endmodule
module module_2 (
    output tri0 id_0,
    input tri0 id_1,
    inout supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    id_6
);
  tri1 id_7 = -1;
  always id_3 = ~id_4;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  wire id_8;
  wire id_9;
  tri  id_10;
  wire id_11;
  tri0 id_12, id_13 = id_10, id_14 = id_7, id_15;
  wire id_16;
  assign id_12 = 1;
  wire id_17, id_18;
  tri1 id_19 = 1'h0;
endmodule
