import "primitives/core.futil";
component main<"pos"={1}>(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    reg1 = std_reg(32);
    reg2 = std_reg(32);
    reg3 = std_reg(32);
    lt = std_lt(32);
  }
  wires {
    group g1<"pos"={2}> {
      reg1.in = 32'd1;
      reg1.write_en = 1'd1;
      done = reg1.done;
    }
    group g2<"pos"={3}> {
      reg2.in = 32'd2;
      reg2.write_en = 1'd1;
      done = reg2.done;
    }
    group g3<"pos"={4}> {
      reg3.in = 32'd3;
      reg3.write_en = 1'd1;
      done = reg3.done;
    }
    group g4<"pos"={5}> {
      reg3.in = 32'd0;
      reg3.write_en = 1'd1;
      done = reg3.done;
    }
    comb group cond<"pos"={6}> {
      lt.left = 32'd5;
      lt.right = 32'd9;
    }
  }
  control {
    @pos{7} par {
      @pos{8} seq {
        @pos{9} g1;
        @pos{10} g2;
      }
      @pos{11} if lt.out with cond {
        @pos{12} g3;
      } else {
        @pos{13} g4;
      }
    }
  }
}
sourceinfo #{
FILES
  1: tests/passes/metadata-table-gen.futil
POSITIONS
  1: 1 5:53
  2: 1 14:18
  3: 1 19:23
  4: 1 24:28
  5: 1 29:33
  6: 1 34:37
  7: 1 40:50
  8: 1 41:44
  9: 1 42:42
  10: 1 43:43
  11: 1 45:49
  12: 1 46:46
  13: 1 48:48
}#
