# NPTEL Computer Architecture Week 06 Assignment Answers

Are you looking for NPTEL Computer Architecture Week 06 Assignment Answers? This repository will help you find your answers and solutions for Week 06 of the Computer Architecture course. We provide detailed solutions to help you complete your assignments efficiently.


<figure class="wp-block-image aligncenter size-large is-resized"><img decoding="async" width="1024" height="576" src="https://progiez.com/wp-content/uploads/2024/08/Computer-Architecture-Nptel-Week-6-Assignment-Answer-and-solution-Swayam-Platform-image-1024x576.webp" alt="Computer Architecture Nptel Week 6 
Assignment Answers image" class="wp-image-13332" title="Computer Architecture Week 6 Assignment Nptel Answers 2024 1" srcset="https://progiez.com/wp-content/uploads/2024/08/Computer-Architecture-Nptel-Week-6-Assignment-Answer-and-solution-Swayam-Platform-image-1024x576.webp 1024w, https://progiez.com/wp-content/uploads/2024/08/Computer-Architecture-Nptel-Week-6-Assignment-Answer-and-solution-Swayam-Platform-image-300x169.webp 300w, https://progiez.com/wp-content/uploads/2024/08/Computer-Architecture-Nptel-Week-6-Assignment-Answer-and-solution-Swayam-Platform-image-768x432.webp 768w, https://progiez.com/wp-content/uploads/2024/08/Computer-Architecture-Nptel-Week-6-Assignment-Answer-and-solution-Swayam-Platform-image.webp 1280w" sizes="(max-width: 1024px) 100vw, 1024px"><figcaption class="wp-element-caption">Computer Architecture Week 6 Assignment Solutions</figcaption></figure>
## **Computer Architecture Nptel Week 6 Assignment Answers (July-Dec 2024)**

* * *

**1. In a PMOS transistor, when a negative gate voltage is applied, the current flows from the \_ to the \_.**

A) source, drain  
B) drain, source  
C) source, gate  
D) None of the options

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

**2. In a NAND gate designed using CMOS logic, how are the two NMOS and two PMOS transistors arranged?**

A) Two NMOS transistors are arranged in parallel, and two PMOS transistors are arranged in series.  
B) Two NMOS transistors are arranged in series, and two PMOS transistors are arranged in parallel.  
C) Two NMOS transistors and two PMOS transistors are arranged in series.  
D) Two NMOS transistors and two PMOS transistors are arranged in parallel.

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

**3. Which of the following combinations is not allowed in a non-clocked SR latch built with NOR gates?**

A) S=0, R=0  
B) S=0, R=1  
C) S=1, R=0  
D) S=1, R=1

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

**4. Given the Boolean function F(A,B) = (A⋅B)’ + (A+B)’ , which of the following statements is true? Here, ‘ stands for the bit complement (NOT operation).**

A) The function can be implemented using only NAND gates.  
B) The function is equivalent to A’+B.  
C) The function is equivalent to A.B.  
D) None of the options

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

**5. Choose the false option from the following.**

A) An SRAM cell contains two cross-coupled inverters.  
B) An SRAM cell uses one transistor to save a bit.  
C) A DRAM cell uses a single transistor and a capacitor.  
D) None of the options

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

These are Computer Architecture Week 6 Assignment Solutions

* * *

**6. What is the output of a JK flip-flop when both J and K inputs are 0?**

A) The output toggles.  
B) The output is set to 1.  
C) The output is set to 0.  
D) The output is unchanged.

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

**7. Which of the following accurately describes the function of a demultiplexer?**

A) It routes a single input to one of the several outputs based on select lines.  
B) It combines multiple inputs into a single output.  
C) It decodes a binary value to select one of the outputs.  
D) None of the options

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

**8. If you have a 512X1 multiplexer, how many select lines are required?**

A) 6  
B) 9  
C) 7  
D) 8

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

**9. Why is it necessary to periodically refresh DRAM cells?**

A) To increase the speed of data access in memory.  
B) To ensure data is not lost as the charge in the capacitors gradually leaks away.  
C) There is no need to periodically refresh it.  
D) None of the options.

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

**10. Which memory technology is generally less dense and has a lower storage capacity?**

A) SRAM  
B) DRAM  
C) Both SRAM and DRAM have similar densities.  
D) Storage capacity depends on the specific implementation, not the memory type.

**Answer:** [Click here to view Answers](https://progiez.com/computer-architecture-nptel-week-6-assignment-answers)

* * *

These are Computer Architecture Week 6 Assignment Solutions

All weeks of Computer Architecture: [Click Here](https://progiez.com/nptel-assignment-answers/computer-architecture-nptel)

For answers to additional Nptel courses, please refer to this link: [NPTEL Assignment Answers](https://progiez.com/nptel-assignment-answers)
