# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../PRAK3/lab_1.srcs/sources_1/new/clk_div.v" \
"../../../../../pract_3/filter.v" \
"../../../../circuit_practica_3.srcs/sources_1/new/main.v" \
"../../../../../pract_3/seven_seg.v" \
"../../../../circuit_practica_3.srcs/sources_1/new/top_fsm_div.v" \
"../../../../circuit_practica_3.srcs/sources_1/new/test_main.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
