Timing Analyzer report for pll_ram
Sun Dec 05 05:43:07 2004
Version 4.0 Build 190 1/28/2004 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Settings
  3. Timing Analyzer Summary
  4. Clock Settings Summary
  5. Clock Setup: 'pllx2:pllx2_u1|altpll:altpll_component|_clk0'
  6. tsu
  7. tco
  8. th
  9. Minimum tco
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+----------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                               ;
+-----------------------------------------------------------------------------------------
; Option                                                ; Setting            ; From ; To ;
+-------------------------------------------------------+--------------------+------+----+
; Device name                                           ; EP1S10B672C6       ;      ;    ;
; Report IO Paths Separately                            ; Off                ;      ;    ;
; Ignore user-defined clock settings                    ; Off                ;      ;    ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;
; Cut off read during write signal paths                ; On                 ;      ;    ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;
; Run Minimum Analysis                                  ; On                 ;      ;    ;
; Use Minimum Timing Models                             ; Off                ;      ;    ;
; Number of paths to report                             ; 200                ;      ;    ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;
+-------------------------------------------------------+--------------------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Type                                                        ; Slack    ; Required Time                     ; Actual Time                      ; From                                                                                                                 ; To                                                                                                                   ;
+-------------------------------------------------------------+----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Worst-case tsu                                              ; N/A      ; None                              ; 6.369 ns                         ; wr_en                                                                                                                ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                 ;
; Worst-case tco                                              ; N/A      ; None                              ; 5.732 ns                         ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                 ; package_full                                                                                                         ;
; Worst-case th                                               ; N/A      ; None                              ; -3.133 ns                        ; rst                                                                                                                  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1]                         ;
; Worst-case minimum tco                                      ; N/A      ; None                              ; 2.399 ns                         ; pllx2:pllx2_u1|altpll:altpll_component|_clk0                                                                         ; clk_out                                                                                                              ;
; Clock Setup: 'pllx2:pllx2_u1|altpll:altpll_component|_clk0' ; 6.087 ns ; 100.00 MHz ( period = 10.000 ns ) ; 255.56 MHz ( period = 3.913 ns ) ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 ;
+-------------------------------------------------------------+----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ;
+----------------------------------------------+--------------------+------------+------------------+----------+-----------------------+---------------------+-----------+
; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; clk_in   ; 2                     ; 1                   ; -2.176 ns ;
; clk_in                                       ;                    ; User Pin   ; 50.0 MHz         ; NONE     ; N/A                   ; N/A                 ; N/A       ;
+----------------------------------------------+--------------------+------------+------------------+----------+-----------------------+---------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pllx2:pllx2_u1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Slack    ; Actual fmax (period)                          ; From                                                                                                                  ; To                                                                                                                    ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 6.087 ns ; 255.56 MHz ( period = 3.913 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.371 ns                  ; 3.284 ns                ;
; 6.087 ns ; 255.56 MHz ( period = 3.913 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg1  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg1  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.371 ns                  ; 3.284 ns                ;
; 6.087 ns ; 255.56 MHz ( period = 3.913 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg2  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg2  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.371 ns                  ; 3.284 ns                ;
; 6.087 ns ; 255.56 MHz ( period = 3.913 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg3  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg3  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.371 ns                  ; 3.284 ns                ;
; 6.087 ns ; 255.56 MHz ( period = 3.913 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg4  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg4  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.371 ns                  ; 3.284 ns                ;
; 6.087 ns ; 255.56 MHz ( period = 3.913 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg5  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg5  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.371 ns                  ; 3.284 ns                ;
; 6.087 ns ; 255.56 MHz ( period = 3.913 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg6  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg6  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.371 ns                  ; 3.284 ns                ;
; 6.087 ns ; 255.56 MHz ( period = 3.913 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg7  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg7  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.371 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.088 ns ; 255.62 MHz ( period = 3.912 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.372 ns                  ; 3.284 ns                ;
; 6.112 ns ; 257.20 MHz ( period = 3.888 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.396 ns                  ; 3.284 ns                ;
; 6.112 ns ; 257.20 MHz ( period = 3.888 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.396 ns                  ; 3.284 ns                ;
; 6.112 ns ; 257.20 MHz ( period = 3.888 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.396 ns                  ; 3.284 ns                ;
; 6.112 ns ; 257.20 MHz ( period = 3.888 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.396 ns                  ; 3.284 ns                ;
; 6.112 ns ; 257.20 MHz ( period = 3.888 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.396 ns                  ; 3.284 ns                ;
; 6.112 ns ; 257.20 MHz ( period = 3.888 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.396 ns                  ; 3.284 ns                ;
; 6.112 ns ; 257.20 MHz ( period = 3.888 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.396 ns                  ; 3.284 ns                ;
; 6.112 ns ; 257.20 MHz ( period = 3.888 ns )              ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1]                          ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.396 ns                  ; 3.284 ns                ;
; 7.985 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.829 ns                ;
; 8.047 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.767 ns                ;
; 8.109 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.705 ns                ;
; 8.273 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.541 ns                ;
; 8.278 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.536 ns                ;
; 8.320 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg1 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.702 ns                  ; 1.382 ns                ;
; 8.327 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.487 ns                ;
; 8.335 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.479 ns                ;
; 8.340 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.474 ns                ;
; 8.402 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.412 ns                ;
; 8.464 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.350 ns                ;
; 8.564 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.250 ns                ;
; 8.665 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.702 ns                  ; 1.037 ns                ;
; 8.671 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                                                  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg2 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.702 ns                  ; 1.031 ns                ;
; 8.675 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                                                  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg3 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.702 ns                  ; 1.027 ns                ;
; 8.690 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                                                  ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg4 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.702 ns                  ; 1.012 ns                ;
; 8.782 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.032 ns                ;
; 8.790 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 1.024 ns                ;
; 8.903 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 0.911 ns                ;
; 9.149 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                                                  ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                                                  ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; pllx2:pllx2_u1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 0.665 ns                ;
+----------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                    ; To Clock ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.369 ns   ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                  ; clk_in   ;
; N/A   ; None         ; 6.281 ns   ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                  ; clk_in   ;
; N/A   ; None         ; 6.280 ns   ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                                                  ; clk_in   ;
; N/A   ; None         ; 6.280 ns   ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                                                  ; clk_in   ;
; N/A   ; None         ; 6.279 ns   ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                                                  ; clk_in   ;
; N/A   ; None         ; 6.276 ns   ; wr_en      ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_we_reg       ; clk_in   ;
; N/A   ; None         ; 6.237 ns   ; rd_addr[4] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; clk_in   ;
; N/A   ; None         ; 6.220 ns   ; rd_addr[0] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_in   ;
; N/A   ; None         ; 6.218 ns   ; rd_addr[2] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; clk_in   ;
; N/A   ; None         ; 6.215 ns   ; data_in[2] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_in   ;
; N/A   ; None         ; 6.209 ns   ; rd_en      ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; clk_in   ;
; N/A   ; None         ; 6.176 ns   ; data_in[5] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_in   ;
; N/A   ; None         ; 6.084 ns   ; data_in[6] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_in   ;
; N/A   ; None         ; 6.057 ns   ; rd_addr[3] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; clk_in   ;
; N/A   ; None         ; 6.026 ns   ; rd_addr[1] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; clk_in   ;
; N/A   ; None         ; 5.861 ns   ; data_in[1] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_in   ;
; N/A   ; None         ; 5.859 ns   ; data_in[3] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_in   ;
; N/A   ; None         ; 5.857 ns   ; data_in[4] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_in   ;
; N/A   ; None         ; 5.851 ns   ; data_in[0] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_in   ;
; N/A   ; None         ; 5.845 ns   ; data_in[7] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_in   ;
; N/A   ; None         ; 3.441 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_in   ;
; N/A   ; None         ; 3.441 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg1 ; clk_in   ;
; N/A   ; None         ; 3.441 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg2 ; clk_in   ;
; N/A   ; None         ; 3.441 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg3 ; clk_in   ;
; N/A   ; None         ; 3.441 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg4 ; clk_in   ;
; N/A   ; None         ; 3.425 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_in   ;
; N/A   ; None         ; 3.425 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_in   ;
; N/A   ; None         ; 3.425 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_in   ;
; N/A   ; None         ; 3.425 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_in   ;
; N/A   ; None         ; 3.425 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_in   ;
; N/A   ; None         ; 3.425 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_in   ;
; N/A   ; None         ; 3.425 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_in   ;
; N/A   ; None         ; 3.425 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_in   ;
; N/A   ; None         ; 3.417 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_in   ;
; N/A   ; None         ; 3.417 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; clk_in   ;
; N/A   ; None         ; 3.417 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; clk_in   ;
; N/A   ; None         ; 3.417 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; clk_in   ;
; N/A   ; None         ; 3.417 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; clk_in   ;
; N/A   ; None         ; 3.387 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; clk_in   ;
; N/A   ; None         ; 3.335 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_we_reg       ; clk_in   ;
; N/A   ; None         ; 3.320 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]                          ; clk_in   ;
; N/A   ; None         ; 3.320 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7]                          ; clk_in   ;
; N/A   ; None         ; 3.320 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6]                          ; clk_in   ;
; N/A   ; None         ; 3.320 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5]                          ; clk_in   ;
; N/A   ; None         ; 3.320 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4]                          ; clk_in   ;
; N/A   ; None         ; 3.320 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3]                          ; clk_in   ;
; N/A   ; None         ; 3.320 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2]                          ; clk_in   ;
; N/A   ; None         ; 3.320 ns   ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1]                          ; clk_in   ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------
; Slack ; Required tco ; Actual tco ; From                                                                                         ; To           ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 5.732 ns   ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                         ; package_full ; clk_in     ;
; N/A   ; None         ; 5.360 ns   ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                         ; package_full ; clk_in     ;
; N/A   ; None         ; 5.268 ns   ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                         ; package_full ; clk_in     ;
; N/A   ; None         ; 5.125 ns   ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                         ; package_full ; clk_in     ;
; N/A   ; None         ; 4.834 ns   ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                         ; package_full ; clk_in     ;
; N/A   ; None         ; 4.538 ns   ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2] ; data_out[2]  ; clk_in     ;
; N/A   ; None         ; 4.535 ns   ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3] ; data_out[3]  ; clk_in     ;
; N/A   ; None         ; 4.533 ns   ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4] ; data_out[4]  ; clk_in     ;
; N/A   ; None         ; 4.523 ns   ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7] ; data_out[7]  ; clk_in     ;
; N/A   ; None         ; 4.510 ns   ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1] ; data_out[1]  ; clk_in     ;
; N/A   ; None         ; 4.510 ns   ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5] ; data_out[5]  ; clk_in     ;
; N/A   ; None         ; 4.499 ns   ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6] ; data_out[6]  ; clk_in     ;
; N/A   ; None         ; 4.494 ns   ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0] ; data_out[0]  ; clk_in     ;
; N/A   ; None         ; 2.399 ns   ; pllx2:pllx2_u1|altpll:altpll_component|_clk0                                                 ; clk_out      ; clk_in     ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------+--------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                    ; To Clock ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.133 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]                          ; clk_in   ;
; N/A           ; None        ; -3.133 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7]                          ; clk_in   ;
; N/A           ; None        ; -3.133 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6]                          ; clk_in   ;
; N/A           ; None        ; -3.133 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5]                          ; clk_in   ;
; N/A           ; None        ; -3.133 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4]                          ; clk_in   ;
; N/A           ; None        ; -3.133 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3]                          ; clk_in   ;
; N/A           ; None        ; -3.133 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2]                          ; clk_in   ;
; N/A           ; None        ; -3.133 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1]                          ; clk_in   ;
; N/A           ; None        ; -3.148 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_we_reg       ; clk_in   ;
; N/A           ; None        ; -3.200 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; clk_in   ;
; N/A           ; None        ; -3.230 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_in   ;
; N/A           ; None        ; -3.230 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; clk_in   ;
; N/A           ; None        ; -3.230 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; clk_in   ;
; N/A           ; None        ; -3.230 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; clk_in   ;
; N/A           ; None        ; -3.230 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; clk_in   ;
; N/A           ; None        ; -3.238 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_in   ;
; N/A           ; None        ; -3.238 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_in   ;
; N/A           ; None        ; -3.238 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_in   ;
; N/A           ; None        ; -3.238 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_in   ;
; N/A           ; None        ; -3.238 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_in   ;
; N/A           ; None        ; -3.238 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_in   ;
; N/A           ; None        ; -3.238 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_in   ;
; N/A           ; None        ; -3.238 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_in   ;
; N/A           ; None        ; -3.254 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_in   ;
; N/A           ; None        ; -3.254 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg1 ; clk_in   ;
; N/A           ; None        ; -3.254 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg2 ; clk_in   ;
; N/A           ; None        ; -3.254 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg3 ; clk_in   ;
; N/A           ; None        ; -3.254 ns ; rst        ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_address_reg4 ; clk_in   ;
; N/A           ; None        ; -5.658 ns ; data_in[7] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_in   ;
; N/A           ; None        ; -5.664 ns ; data_in[0] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_in   ;
; N/A           ; None        ; -5.670 ns ; data_in[4] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_in   ;
; N/A           ; None        ; -5.672 ns ; data_in[3] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_in   ;
; N/A           ; None        ; -5.674 ns ; data_in[1] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_in   ;
; N/A           ; None        ; -5.839 ns ; rd_addr[1] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg1 ; clk_in   ;
; N/A           ; None        ; -5.870 ns ; rd_addr[3] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg3 ; clk_in   ;
; N/A           ; None        ; -5.897 ns ; data_in[6] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_in   ;
; N/A           ; None        ; -5.989 ns ; data_in[5] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_in   ;
; N/A           ; None        ; -6.022 ns ; rd_en      ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_re_reg       ; clk_in   ;
; N/A           ; None        ; -6.028 ns ; data_in[2] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_in   ;
; N/A           ; None        ; -6.031 ns ; rd_addr[2] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg2 ; clk_in   ;
; N/A           ; None        ; -6.033 ns ; rd_addr[0] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_in   ;
; N/A           ; None        ; -6.050 ns ; rd_addr[4] ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~portb_address_reg4 ; clk_in   ;
; N/A           ; None        ; -6.089 ns ; wr_en      ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_we_reg       ; clk_in   ;
; N/A           ; None        ; -6.169 ns ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                                                  ; clk_in   ;
; N/A           ; None        ; -6.170 ns ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                                                  ; clk_in   ;
; N/A           ; None        ; -6.170 ns ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                                                  ; clk_in   ;
; N/A           ; None        ; -6.171 ns ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                                                  ; clk_in   ;
; N/A           ; None        ; -6.259 ns ; wr_en      ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                                                  ; clk_in   ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum tco                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Minimum Slack ; Required Min tco ; Actual Min tco ; From                                                                                         ; To           ; From Clock ;
+---------------+------------------+----------------+----------------------------------------------------------------------------------------------+--------------+------------+
; N/A           ; None             ; 2.399 ns       ; pllx2:pllx2_u1|altpll:altpll_component|_clk0                                                 ; clk_out      ; clk_in     ;
; N/A           ; None             ; 4.494 ns       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0] ; data_out[0]  ; clk_in     ;
; N/A           ; None             ; 4.499 ns       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[6] ; data_out[6]  ; clk_in     ;
; N/A           ; None             ; 4.510 ns       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[5] ; data_out[5]  ; clk_in     ;
; N/A           ; None             ; 4.510 ns       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[1] ; data_out[1]  ; clk_in     ;
; N/A           ; None             ; 4.523 ns       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[7] ; data_out[7]  ; clk_in     ;
; N/A           ; None             ; 4.533 ns       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[4] ; data_out[4]  ; clk_in     ;
; N/A           ; None             ; 4.535 ns       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[3] ; data_out[3]  ; clk_in     ;
; N/A           ; None             ; 4.538 ns       ; dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[2] ; data_out[2]  ; clk_in     ;
; N/A           ; None             ; 4.834 ns       ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]                         ; package_full ; clk_in     ;
; N/A           ; None             ; 5.125 ns       ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]                         ; package_full ; clk_in     ;
; N/A           ; None             ; 5.268 ns       ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]                         ; package_full ; clk_in     ;
; N/A           ; None             ; 5.360 ns       ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]                         ; package_full ; clk_in     ;
; N/A           ; None             ; 5.732 ns       ; lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]                         ; package_full ; clk_in     ;
+---------------+------------------+----------------+----------------------------------------------------------------------------------------------+--------------+------------+


+---------------------------+
; Timing Analyzer Messages  ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.0 Build 190 1/28/2004 SJ Full Version
    Info: Processing started: Sun Dec 05 05:43:06 2004
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off pll_ram -c pll_ram --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Slack time is 6.087 ns for clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 between source memory dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 and destination memory dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0
    Info: Fmax is 255.56 MHz (period= 3.913 ns)
    Info: + Largest memory to memory requirement is 9.371 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.824 ns
                Info: Clock period of Destination clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 is 10.000 ns with  offset of -2.176 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.176 ns
                Info: Clock period of Source clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 is 10.000 ns with  offset of -2.176 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.013 ns
            Info: + Shortest clock path from clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 to destination memory is 1.858 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.302 ns) + CELL(0.556 ns) = 1.858 ns; Loc. = M4K_X37_Y29; Fanout = 0; MEM Node = 'dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 0.556 ns ( 29.92 % )
                Info: Total interconnect delay = 1.302 ns ( 70.08 % )
            Info: - Longest clock path from clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 to source memory is 1.871 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.302 ns) + CELL(0.569 ns) = 1.871 ns; Loc. = M4K_X37_Y29; Fanout = 1; MEM Node = 'dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 0.569 ns ( 30.41 % )
                Info: Total interconnect delay = 1.302 ns ( 69.59 % )
        Info: - Micro clock to output delay of source is 0.467 ns
        Info: - Micro setup delay of destination is 0.149 ns
    Info: - Longest memory to memory delay is 3.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y29; Fanout = 1; MEM Node = 'dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.284 ns) = 3.284 ns; Loc. = M4K_X37_Y29; Fanout = 0; MEM Node = 'dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0'
        Info: Total cell delay = 3.284 ns ( 100.00 % )
Info: No valid register-to-register paths exist for clock clk_in
Info: tsu for register lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] (data pin = wr_en, clock pin = clk_in) is 6.369 ns
    Info: + Longest pin to register delay is 6.027 ns
        Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_F19; Fanout = 6; PIN Node = 'wr_en'
        Info: 2: + IC(4.468 ns) + CELL(0.583 ns) = 6.027 ns; Loc. = LC_X39_Y29_N5; Fanout = 5; REG Node = 'lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]'
        Info: Total cell delay = 1.559 ns ( 25.87 % )
        Info: Total interconnect delay = 4.468 ns ( 74.13 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Offset between input clock clk_in and output clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 is -2.176 ns
    Info: - Shortest clock path from clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 to destination register is 1.844 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.284 ns) + CELL(0.560 ns) = 1.844 ns; Loc. = LC_X39_Y29_N5; Fanout = 5; REG Node = 'lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]'
        Info: Total cell delay = 0.560 ns ( 30.37 % )
        Info: Total interconnect delay = 1.284 ns ( 69.63 % )
Info: tco from clock clk_in to destination pin package_full through register lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] is 5.732 ns
    Info: + Offset between input clock clk_in and output clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 is -2.176 ns
    Info: + Longest clock path from clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 to source register is 1.844 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.284 ns) + CELL(0.560 ns) = 1.844 ns; Loc. = LC_X39_Y29_N6; Fanout = 5; REG Node = 'lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]'
        Info: Total cell delay = 0.560 ns ( 30.37 % )
        Info: Total interconnect delay = 1.284 ns ( 69.63 % )
    Info: + Micro clock to output delay of source is 0.176 ns
    Info: + Longest register to pin delay is 5.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y29_N6; Fanout = 5; REG Node = 'lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]'
        Info: 2: + IC(0.670 ns) + CELL(0.459 ns) = 1.129 ns; Loc. = LC_X39_Y29_N4; Fanout = 1; COMB Node = 'i~24'
        Info: 3: + IC(0.351 ns) + CELL(0.087 ns) = 1.567 ns; Loc. = LC_X39_Y29_N3; Fanout = 1; COMB Node = 'i~1'
        Info: 4: + IC(1.563 ns) + CELL(2.758 ns) = 5.888 ns; Loc. = Pin_E21; Fanout = 0; PIN Node = 'package_full'
        Info: Total cell delay = 3.304 ns ( 56.11 % )
        Info: Total interconnect delay = 2.584 ns ( 43.89 % )
Info: th for memory dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0] (data pin = rst, clock pin = clk_in) is -3.133 ns
    Info: + Offset between input clock clk_in and output clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 is -2.176 ns
    Info: + Longest clock path from clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 to destination memory is 1.858 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.302 ns) + CELL(0.556 ns) = 1.858 ns; Loc. = M4K_X37_Y29; Fanout = 1; MEM Node = 'dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]'
        Info: Total cell delay = 0.556 ns ( 29.92 % )
        Info: Total interconnect delay = 1.302 ns ( 70.08 % )
    Info: + Micro hold delay of destination is 0.038 ns
    Info: - Shortest pin to memory delay is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_M24; Fanout = 28; PIN Node = 'rst'
        Info: 2: + IC(1.683 ns) + CELL(0.508 ns) = 2.853 ns; Loc. = M4K_X37_Y29; Fanout = 1; MEM Node = 'dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0]'
        Info: Total cell delay = 1.170 ns ( 41.01 % )
        Info: Total interconnect delay = 1.683 ns ( 58.99 % )
Info: Minimum tco from clock clk_in to destination pin clk_out through clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 is 2.399 ns
    Info: + Offset between input clock clk_in and output clock pllx2:pllx2_u1|altpll:altpll_component|_clk0 is -2.176 ns
    Info: + Shortest clock to pin delay is 4.575 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1|altpll:altpll_component|_clk0'
        Info: 2: + IC(2.075 ns) + CELL(2.500 ns) = 4.575 ns; Loc. = Pin_P8; Fanout = 0; PIN Node = 'clk_out'
        Info: Total cell delay = 2.500 ns ( 54.64 % )
        Info: Total interconnect delay = 2.075 ns ( 45.36 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Sun Dec 05 05:43:07 2004
    Info: Elapsed time: 00:00:00


