#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 19 15:52:10 2019
# Process ID: 7643
# Current directory: /home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/impl_1
# Command line: vivado -log sensors96b_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sensors96b_wrapper.tcl -notrace
# Log file: /home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/impl_1/sensors96b_wrapper.vdi
# Journal file: /home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source sensors96b_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joe/axi_master/proj_axi_master/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joe/vadd'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.582 ; gain = 460.242 ; free physical = 1382 ; free virtual = 6534
Command: link_design -top sensors96b_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_smc_2/sensors96b_axi_smc_2.dcp' for cell 'sensors96b_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_uart16550_0_0/sensors96b_axi_uart16550_0_0.dcp' for cell 'sensors96b_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_rst_ps8_0_99M_2/sensors96b_rst_ps8_0_99M_2.dcp' for cell 'sensors96b_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_vadd_0_0/sensors96b_vadd_0_0.dcp' for cell 'sensors96b_i/vadd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_xlconcat_0_0/sensors96b_xlconcat_0_0.dcp' for cell 'sensors96b_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_zynq_ultra_ps_e_0_0/sensors96b_zynq_ultra_ps_e_0_0.dcp' for cell 'sensors96b_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_xbar_3/sensors96b_xbar_3.dcp' for cell 'sensors96b_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_auto_pc_0/sensors96b_auto_pc_0.dcp' for cell 'sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_uart16550_0_0/sensors96b_axi_uart16550_0_0_board.xdc] for cell 'sensors96b_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_uart16550_0_0/sensors96b_axi_uart16550_0_0_board.xdc] for cell 'sensors96b_i/axi_uart16550_0/U0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_uart16550_0_0/sensors96b_axi_uart16550_0_0.xdc] for cell 'sensors96b_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_uart16550_0_0/sensors96b_axi_uart16550_0_0.xdc] for cell 'sensors96b_i/axi_uart16550_0/U0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_zynq_ultra_ps_e_0_0/sensors96b_zynq_ultra_ps_e_0_0.xdc] for cell 'sensors96b_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_zynq_ultra_ps_e_0_0/sensors96b_zynq_ultra_ps_e_0_0.xdc] for cell 'sensors96b_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_rst_ps8_0_99M_2/sensors96b_rst_ps8_0_99M_2_board.xdc] for cell 'sensors96b_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_rst_ps8_0_99M_2/sensors96b_rst_ps8_0_99M_2_board.xdc] for cell 'sensors96b_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_rst_ps8_0_99M_2/sensors96b_rst_ps8_0_99M_2.xdc] for cell 'sensors96b_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_rst_ps8_0_99M_2/sensors96b_rst_ps8_0_99M_2.xdc] for cell 'sensors96b_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_smc_2/bd_0/ip/ip_1/bd_04cc_psr_aclk_0_board.xdc] for cell 'sensors96b_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_smc_2/bd_0/ip/ip_1/bd_04cc_psr_aclk_0_board.xdc] for cell 'sensors96b_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_smc_2/bd_0/ip/ip_1/bd_04cc_psr_aclk_0.xdc] for cell 'sensors96b_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_smc_2/bd_0/ip/ip_1/bd_04cc_psr_aclk_0.xdc] for cell 'sensors96b_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/constrs_1/imports/constraints/sensors96b.xdc]
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/constrs_1/imports/constraints/sensors96b.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sensors96b_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 36 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2426.977 ; gain = 745.395 ; free physical = 683 ; free virtual = 5836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 688 ; free virtual = 5842

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13a5c7729

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 485 ; free virtual = 5640

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 1360 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1481c5513

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 508 ; free virtual = 5663
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 9cfadb76

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 508 ; free virtual = 5663
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 221 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fde714b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 508 ; free virtual = 5662
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 660 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fde714b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 507 ; free virtual = 5662
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7deaeb52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 506 ; free virtual = 5661
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12fc75785

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 506 ; free virtual = 5661
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 506 ; free virtual = 5661
Ending Logic Optimization Task | Checksum: 937f286d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2426.977 ; gain = 0.000 ; free physical = 506 ; free virtual = 5661

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.087 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 937f286d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4159.141 ; gain = 0.000 ; free physical = 595 ; free virtual = 4832
Ending Power Optimization Task | Checksum: 937f286d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 4159.141 ; gain = 1732.164 ; free physical = 603 ; free virtual = 4840

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 937f286d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4159.141 ; gain = 0.000 ; free physical = 603 ; free virtual = 4840
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 4159.141 ; gain = 1732.164 ; free physical = 603 ; free virtual = 4840
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4159.141 ; gain = 0.000 ; free physical = 600 ; free virtual = 4841
INFO: [Common 17-1381] The checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/impl_1/sensors96b_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sensors96b_wrapper_drc_opted.rpt -pb sensors96b_wrapper_drc_opted.pb -rpx sensors96b_wrapper_drc_opted.rpx
Command: report_drc -file sensors96b_wrapper_drc_opted.rpt -pb sensors96b_wrapper_drc_opted.pb -rpx sensors96b_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/impl_1/sensors96b_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4208.113 ; gain = 48.973 ; free physical = 957 ; free virtual = 4873
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4208.113 ; gain = 0.000 ; free physical = 952 ; free virtual = 4869
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5742bc4b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4208.113 ; gain = 0.000 ; free physical = 952 ; free virtual = 4869
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4208.113 ; gain = 0.000 ; free physical = 955 ; free virtual = 4872

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 121b13c6f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4208.113 ; gain = 0.000 ; free physical = 929 ; free virtual = 4847

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 197b4164d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4208.113 ; gain = 0.000 ; free physical = 911 ; free virtual = 4831

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 197b4164d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4208.113 ; gain = 0.000 ; free physical = 911 ; free virtual = 4831
Phase 1 Placer Initialization | Checksum: 197b4164d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4208.113 ; gain = 0.000 ; free physical = 911 ; free virtual = 4831

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c826fccb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4264.141 ; gain = 56.027 ; free physical = 902 ; free virtual = 4822

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4272.145 ; gain = 0.000 ; free physical = 881 ; free virtual = 4804

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1cdc1075d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4272.145 ; gain = 64.031 ; free physical = 881 ; free virtual = 4804
Phase 2 Global Placement | Checksum: 1795a49a5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 4272.145 ; gain = 64.031 ; free physical = 881 ; free virtual = 4804

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1795a49a5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 4272.145 ; gain = 64.031 ; free physical = 881 ; free virtual = 4804

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20b2a6a28

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 4272.145 ; gain = 64.031 ; free physical = 878 ; free virtual = 4801

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a072fc24

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 4272.145 ; gain = 64.031 ; free physical = 878 ; free virtual = 4801

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16f078041

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 4272.145 ; gain = 64.031 ; free physical = 878 ; free virtual = 4801

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 20ad25139

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 4272.145 ; gain = 64.031 ; free physical = 874 ; free virtual = 4798

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1b524f6f5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 870 ; free virtual = 4794

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 24b29b683

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 869 ; free virtual = 4793

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 16881e720

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 863 ; free virtual = 4787

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1d9f4c3db

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 867 ; free virtual = 4790

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 18aaec302

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 866 ; free virtual = 4790

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 21388b42e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 867 ; free virtual = 4791
Phase 3 Detail Placement | Checksum: 21388b42e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 867 ; free virtual = 4791

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1180c3c7f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net sensors96b_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1221 loads.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 1 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 115bb1380

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 879 ; free virtual = 4803
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.558. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 3461600f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 879 ; free virtual = 4803
Phase 4.1 Post Commit Optimization | Checksum: 3461600f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 879 ; free virtual = 4803

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 3461600f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 881 ; free virtual = 4805

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 122c5ae00

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 878 ; free virtual = 4802

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1767e922c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 878 ; free virtual = 4802
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1767e922c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 878 ; free virtual = 4802
Ending Placer Task | Checksum: 1648cda9b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 901 ; free virtual = 4825
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 4280.148 ; gain = 72.035 ; free physical = 901 ; free virtual = 4825
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 875 ; free virtual = 4819
INFO: [Common 17-1381] The checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/impl_1/sensors96b_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sensors96b_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 880 ; free virtual = 4810
INFO: [runtcl-4] Executing : report_utilization -file sensors96b_wrapper_utilization_placed.rpt -pb sensors96b_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 891 ; free virtual = 4821
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sensors96b_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 890 ; free virtual = 4820
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8d70358 ConstDB: 0 ShapeSum: 6d518952 RouteDB: ee644df1

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e8ab3a80

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 816 ; free virtual = 4680
Post Restoration Checksum: NetGraph: a8553ccd NumContArr: 80313f13 Constraints: e9beea63 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 212456643

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 815 ; free virtual = 4680

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 212456643

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 776 ; free virtual = 4641

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 212456643

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 776 ; free virtual = 4641

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: d4883f07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 734 ; free virtual = 4599

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: e07b60c9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 698 ; free virtual = 4563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.595  | TNS=0.000  | WHS=-0.043 | THS=-3.899 |

Phase 2 Router Initialization | Checksum: 1c7b5d9fd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 698 ; free virtual = 4563

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 209f6ec9f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 744 ; free virtual = 4609

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1845
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.278  | TNS=0.000  | WHS=-0.011 | THS=-0.022 |

Phase 4.1 Global Iteration 0 | Checksum: 24a06833e

Time (s): cpu = 00:02:56 ; elapsed = 00:01:59 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 737 ; free virtual = 4611

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 17ee47e0f

Time (s): cpu = 00:02:56 ; elapsed = 00:01:59 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 737 ; free virtual = 4611
Phase 4 Rip-up And Reroute | Checksum: 17ee47e0f

Time (s): cpu = 00:02:56 ; elapsed = 00:01:59 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 737 ; free virtual = 4611

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 216942a96

Time (s): cpu = 00:03:00 ; elapsed = 00:02:00 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 738 ; free virtual = 4612
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.278  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 216942a96

Time (s): cpu = 00:03:00 ; elapsed = 00:02:00 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 738 ; free virtual = 4612

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 216942a96

Time (s): cpu = 00:03:00 ; elapsed = 00:02:00 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 738 ; free virtual = 4612
Phase 5 Delay and Skew Optimization | Checksum: 216942a96

Time (s): cpu = 00:03:00 ; elapsed = 00:02:00 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 738 ; free virtual = 4612

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18adfb01a

Time (s): cpu = 00:03:03 ; elapsed = 00:02:01 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 735 ; free virtual = 4609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.278  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16120cc62

Time (s): cpu = 00:03:03 ; elapsed = 00:02:01 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 735 ; free virtual = 4609
Phase 6 Post Hold Fix | Checksum: 16120cc62

Time (s): cpu = 00:03:03 ; elapsed = 00:02:01 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 735 ; free virtual = 4609

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.24278 %
  Global Horizontal Routing Utilization  = 1.79538 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f48a1be6

Time (s): cpu = 00:03:03 ; elapsed = 00:02:01 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 734 ; free virtual = 4608

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f48a1be6

Time (s): cpu = 00:03:03 ; elapsed = 00:02:01 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 734 ; free virtual = 4608

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f48a1be6

Time (s): cpu = 00:03:04 ; elapsed = 00:02:02 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 733 ; free virtual = 4607

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.278  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f48a1be6

Time (s): cpu = 00:03:04 ; elapsed = 00:02:02 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 735 ; free virtual = 4609
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:04 ; elapsed = 00:02:02 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 784 ; free virtual = 4658

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:14 ; elapsed = 00:02:09 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 784 ; free virtual = 4658
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4280.148 ; gain = 0.000 ; free physical = 756 ; free virtual = 4653
INFO: [Common 17-1381] The checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/impl_1/sensors96b_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sensors96b_wrapper_drc_routed.rpt -pb sensors96b_wrapper_drc_routed.pb -rpx sensors96b_wrapper_drc_routed.rpx
Command: report_drc -file sensors96b_wrapper_drc_routed.rpt -pb sensors96b_wrapper_drc_routed.pb -rpx sensors96b_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/impl_1/sensors96b_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4461.117 ; gain = 180.969 ; free physical = 964 ; free virtual = 4670
INFO: [runtcl-4] Executing : report_methodology -file sensors96b_wrapper_methodology_drc_routed.rpt -pb sensors96b_wrapper_methodology_drc_routed.pb -rpx sensors96b_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file sensors96b_wrapper_methodology_drc_routed.rpt -pb sensors96b_wrapper_methodology_drc_routed.pb -rpx sensors96b_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/impl_1/sensors96b_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sensors96b_wrapper_power_routed.rpt -pb sensors96b_wrapper_power_summary_routed.pb -rpx sensors96b_wrapper_power_routed.rpx
Command: report_power -file sensors96b_wrapper_power_routed.rpt -pb sensors96b_wrapper_power_summary_routed.pb -rpx sensors96b_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4461.117 ; gain = 0.000 ; free physical = 892 ; free virtual = 4604
INFO: [runtcl-4] Executing : report_route_status -file sensors96b_wrapper_route_status.rpt -pb sensors96b_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sensors96b_wrapper_timing_summary_routed.rpt -pb sensors96b_wrapper_timing_summary_routed.pb -rpx sensors96b_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sensors96b_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file sensors96b_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4461.117 ; gain = 0.000 ; free physical = 887 ; free virtual = 4600
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sensors96b_wrapper_bus_skew_routed.rpt -pb sensors96b_wrapper_bus_skew_routed.pb -rpx sensors96b_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block sensors96b_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sensors96b_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sensors96b_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sensors96b_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sensors96b_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sensors96b_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sensors96b_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force sensors96b_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2 input sensors96b_i/vadd_0/inst/bound1_fu_280_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__0 input sensors96b_i/vadd_0/inst/bound1_fu_280_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__1 input sensors96b_i/vadd_0/inst/bound1_fu_280_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__2 input sensors96b_i/vadd_0/inst/bound1_fu_280_p2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__3 input sensors96b_i/vadd_0/inst/bound1_fu_280_p2__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__4 input sensors96b_i/vadd_0/inst/bound1_fu_280_p2__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__0 input sensors96b_i/vadd_0/inst/bound1_reg_524_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__2 input sensors96b_i/vadd_0/inst/bound1_reg_524_reg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__3 input sensors96b_i/vadd_0/inst/bound1_reg_524_reg__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__4 input sensors96b_i/vadd_0/inst/bound1_reg_524_reg__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__5 input sensors96b_i/vadd_0/inst/bound1_reg_524_reg__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__6 input sensors96b_i/vadd_0/inst/bound1_reg_524_reg__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2 input sensors96b_i/vadd_0/inst/bound4_fu_259_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0 input sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2__1 input sensors96b_i/vadd_0/inst/bound4_fu_259_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2__2 input sensors96b_i/vadd_0/inst/bound4_fu_259_p2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0 input sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound4_reg_503_reg__2 input sensors96b_i/vadd_0/inst/bound4_reg_503_reg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound4_reg_503_reg__3 input sensors96b_i/vadd_0/inst/bound4_reg_503_reg__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP sensors96b_i/vadd_0/inst/bound4_reg_503_reg__4 input sensors96b_i/vadd_0/inst/bound4_reg_503_reg__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2 output sensors96b_i/vadd_0/inst/bound1_fu_280_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__0 output sensors96b_i/vadd_0/inst/bound1_fu_280_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__1 output sensors96b_i/vadd_0/inst/bound1_fu_280_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__2 output sensors96b_i/vadd_0/inst/bound1_fu_280_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__3 output sensors96b_i/vadd_0/inst/bound1_fu_280_p2__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__4 output sensors96b_i/vadd_0/inst/bound1_fu_280_p2__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2 output sensors96b_i/vadd_0/inst/bound4_fu_259_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0 output sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2__1 output sensors96b_i/vadd_0/inst/bound4_fu_259_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2__2 output sensors96b_i/vadd_0/inst/bound4_fu_259_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound_fu_246_p2 output sensors96b_i/vadd_0/inst/bound_fu_246_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound_fu_246_p2__0 output sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound_fu_246_p2__1 output sensors96b_i/vadd_0/inst/bound_fu_246_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound_fu_246_p2__2 output sensors96b_i/vadd_0/inst/bound_fu_246_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2 multiplier stage sensors96b_i/vadd_0/inst/bound1_fu_280_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__0 multiplier stage sensors96b_i/vadd_0/inst/bound1_fu_280_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__1 multiplier stage sensors96b_i/vadd_0/inst/bound1_fu_280_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__2 multiplier stage sensors96b_i/vadd_0/inst/bound1_fu_280_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__3 multiplier stage sensors96b_i/vadd_0/inst/bound1_fu_280_p2__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_fu_280_p2__4 multiplier stage sensors96b_i/vadd_0/inst/bound1_fu_280_p2__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__0 multiplier stage sensors96b_i/vadd_0/inst/bound1_reg_524_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__2 multiplier stage sensors96b_i/vadd_0/inst/bound1_reg_524_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__3 multiplier stage sensors96b_i/vadd_0/inst/bound1_reg_524_reg__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__4 multiplier stage sensors96b_i/vadd_0/inst/bound1_reg_524_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__5 multiplier stage sensors96b_i/vadd_0/inst/bound1_reg_524_reg__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound1_reg_524_reg__6 multiplier stage sensors96b_i/vadd_0/inst/bound1_reg_524_reg__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2 multiplier stage sensors96b_i/vadd_0/inst/bound4_fu_259_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0 multiplier stage sensors96b_i/vadd_0/inst/bound4_fu_259_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2__1 multiplier stage sensors96b_i/vadd_0/inst/bound4_fu_259_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_fu_259_p2__2 multiplier stage sensors96b_i/vadd_0/inst/bound4_fu_259_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0 multiplier stage sensors96b_i/vadd_0/inst/bound4_reg_503_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_reg_503_reg__2 multiplier stage sensors96b_i/vadd_0/inst/bound4_reg_503_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_reg_503_reg__3 multiplier stage sensors96b_i/vadd_0/inst/bound4_reg_503_reg__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound4_reg_503_reg__4 multiplier stage sensors96b_i/vadd_0/inst/bound4_reg_503_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound_fu_246_p2 multiplier stage sensors96b_i/vadd_0/inst/bound_fu_246_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound_fu_246_p2__0 multiplier stage sensors96b_i/vadd_0/inst/bound_fu_246_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound_fu_246_p2__1 multiplier stage sensors96b_i/vadd_0/inst/bound_fu_246_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP sensors96b_i/vadd_0/inst/bound_fu_246_p2__2 multiplier stage sensors96b_i/vadd_0/inst/bound_fu_246_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 58 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sensors96b_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4473.102 ; gain = 11.984 ; free physical = 951 ; free virtual = 4637
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 15:58:02 2019...
