

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Fri Oct 30 14:23:13 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  893|  893|  301|  301| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: Xbuff [1/1] 2.71ns
codeRepl:4  %Xbuff = alloca [66 x float], align 16

ST_1: Xmat [1/1] 2.71ns
codeRepl:5  %Xmat = alloca [64 x float], align 4

ST_1: temp_0 [1/1] 2.39ns
codeRepl:6  %temp_0 = alloca [8 x float], align 4

ST_1: temp_1 [1/1] 2.39ns
codeRepl:7  %temp_1 = alloca [8 x float], align 4

ST_1: temp_2 [1/1] 2.39ns
codeRepl:8  %temp_2 = alloca [8 x float], align 4

ST_1: temp_3 [1/1] 2.39ns
codeRepl:9  %temp_3 = alloca [8 x float], align 4

ST_1: temp_4 [1/1] 2.39ns
codeRepl:10  %temp_4 = alloca [8 x float], align 4

ST_1: temp_5 [1/1] 2.39ns
codeRepl:11  %temp_5 = alloca [8 x float], align 4

ST_1: temp_6 [1/1] 2.39ns
codeRepl:12  %temp_6 = alloca [8 x float], align 4

ST_1: temp_7 [1/1] 2.39ns
codeRepl:13  %temp_7 = alloca [8 x float], align 4

ST_1: Ymat [1/1] 2.71ns
codeRepl:14  %Ymat = alloca [64 x float], align 4

ST_1: opt_type_02_loc_loc_loc_channe [2/2] 0.00ns
codeRepl:18  %opt_type_02_loc_loc_loc_channe = call fastcc i32 @DCT_Loop_1_proc(i32* %X, [66 x float]* %Xbuff) nounwind


 <State 2>: 0.00ns
ST_2: opt_type_02_loc_loc_loc_channe [1/2] 0.00ns
codeRepl:18  %opt_type_02_loc_loc_loc_channe = call fastcc i32 @DCT_Loop_1_proc(i32* %X, [66 x float]* %Xbuff) nounwind


 <State 3>: 0.00ns
ST_3: stg_24 [2/2] 0.00ns
codeRepl:19  call fastcc void @DCT_Loop_2_proc([66 x float]* nocapture %Xbuff, [64 x float]* nocapture %Xmat) nounwind


 <State 4>: 0.00ns
ST_4: stg_25 [1/2] 0.00ns
codeRepl:19  call fastcc void @DCT_Loop_2_proc([66 x float]* nocapture %Xbuff, [64 x float]* nocapture %Xmat) nounwind


 <State 5>: 0.00ns
ST_5: stg_26 [2/2] 0.00ns
codeRepl:20  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture %Xmat, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7) nounwind


 <State 6>: 0.00ns
ST_6: stg_27 [1/2] 0.00ns
codeRepl:20  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture %Xmat, [8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7) nounwind


 <State 7>: 0.00ns
ST_7: stg_28 [2/2] 0.00ns
codeRepl:21  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [64 x float]* nocapture %Ymat) nounwind


 <State 8>: 0.00ns
ST_8: stg_29 [1/2] 0.00ns
codeRepl:21  call fastcc void @DCT_MAT_Multiply.1([8 x float]* nocapture %temp_0, [8 x float]* nocapture %temp_1, [8 x float]* nocapture %temp_2, [8 x float]* nocapture %temp_3, [8 x float]* nocapture %temp_4, [8 x float]* nocapture %temp_5, [8 x float]* nocapture %temp_6, [8 x float]* nocapture %temp_7, [64 x float]* nocapture %Ymat) nounwind


 <State 9>: 0.00ns
ST_9: stg_30 [2/2] 0.00ns
codeRepl:22  call fastcc void @DCT_Loop_3_proc1(i32* %Y, i32 %opt_type_02_loc_loc_loc_channe, [64 x float]* nocapture %Ymat) nounwind


 <State 10>: 0.00ns
ST_10: stg_31 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str8) nounwind

ST_10: stg_32 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %X) nounwind, !map !0

ST_10: stg_33 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Y) nounwind, !map !6

ST_10: stg_34 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_10: stg_35 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_10: stg_36 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_10: stg_37 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str210, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_10: stg_38 [1/2] 0.00ns
codeRepl:22  call fastcc void @DCT_Loop_3_proc1(i32* %Y, i32 %opt_type_02_loc_loc_loc_channe, [64 x float]* nocapture %Ymat) nounwind

ST_10: stg_39 [1/1] 0.00ns
codeRepl:23  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xa89e170; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xa89e200; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Tinv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0xa89e290; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Xbuff                          (alloca              ) [ 00111000000]
Xmat                           (alloca              ) [ 00111110000]
temp_0                         (alloca              ) [ 00111111100]
temp_1                         (alloca              ) [ 00111111100]
temp_2                         (alloca              ) [ 00111111100]
temp_3                         (alloca              ) [ 00111111100]
temp_4                         (alloca              ) [ 00111111100]
temp_5                         (alloca              ) [ 00111111100]
temp_6                         (alloca              ) [ 00111111100]
temp_7                         (alloca              ) [ 00111111100]
Ymat                           (alloca              ) [ 00111111111]
opt_type_02_loc_loc_loc_channe (call                ) [ 00011111111]
stg_25                         (call                ) [ 00000000000]
stg_27                         (call                ) [ 00000000000]
stg_29                         (call                ) [ 00000000000]
stg_31                         (specdataflowpipeline) [ 00000000000]
stg_32                         (specbitsmap         ) [ 00000000000]
stg_33                         (specbitsmap         ) [ 00000000000]
stg_34                         (spectopmodule       ) [ 00000000000]
stg_35                         (specinterface       ) [ 00000000000]
stg_36                         (specinterface       ) [ 00000000000]
stg_37                         (specinterface       ) [ 00000000000]
stg_38                         (call                ) [ 00000000000]
stg_39                         (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Tinv">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_MAT_Multiply"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_MAT_Multiply.1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_3_proc1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="Xbuff_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xbuff/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="Xmat_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xmat/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="temp_0_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_0/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="temp_1_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="temp_2_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="temp_3_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_3/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="temp_4_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="temp_5_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_5/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="temp_6_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="temp_7_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_7/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="Ymat_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Ymat/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_DCT_MAT_Multiply_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_26/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_DCT_MAT_Multiply_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="10" bw="32" slack="0"/>
<pin id="108" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_28/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_DCT_Loop_3_proc1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="7"/>
<pin id="115" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_30/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_DCT_Loop_1_proc_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="opt_type_02_loc_loc_loc_channe/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_DCT_Loop_2_proc_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_24/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="opt_type_02_loc_loc_loc_channe_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="7"/>
<pin id="135" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="opt_type_02_loc_loc_loc_channe "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="38" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="119" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {9 10 }
  - Chain level:
	State 1
		opt_type_02_loc_loc_loc_channe : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|          |  grp_DCT_MAT_Multiply_fu_83  |    40   | 227.795 |  12596  |  11389  |
|          | grp_DCT_MAT_Multiply_1_fu_96 |    10   | 247.383 |  10508  |   6616  |
|   call   |  grp_DCT_Loop_3_proc1_fu_111 |    0    |  1.571  |    53   |    48   |
|          |  grp_DCT_Loop_1_proc_fu_119  |    0    |    0    |    46   |    45   |
|          |  grp_DCT_Loop_2_proc_fu_127  |    0    |  1.571  |    46   |    32   |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    50   |  478.32 |  23249  |  18130  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| Tinv |    1   |    0   |    0   |
| Xbuff|    2   |    0   |    0   |
| Xmat |    2   |    0   |    0   |
| Ymat |    2   |    0   |    0   |
|temp_0|    0   |   128  |    8   |
|temp_1|    0   |   128  |    8   |
|temp_2|    0   |   128  |    8   |
|temp_3|    0   |   128  |    8   |
|temp_4|    0   |   128  |    8   |
|temp_5|    0   |   128  |    8   |
|temp_6|    0   |   128  |    8   |
|temp_7|    0   |   128  |    8   |
+------+--------+--------+--------+
| Total|    7   |  1024  |   64   |
+------+--------+--------+--------+

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|opt_type_02_loc_loc_loc_channe_reg_133|   32   |
+--------------------------------------+--------+
|                 Total                |   32   |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   50   |   478  |  23249 |  18130 |
|   Memory  |    7   |    -   |    -   |  1024  |   64   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   50   |   478  |  24305 |  18194 |
+-----------+--------+--------+--------+--------+--------+
