# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HDL/baud_rate_generator.v" \
"../../../../uart_reciever.srcs/sources_1/new/binary_to_bcd.v" \
"../../../../uart_reciever.srcs/sources_1/new/clk_divider.v" \
"../../../../HDL/debounce_explicit.v" \
"../../../../HDL/fifo.v" \
"../../../../uart_reciever.srcs/sources_1/new/hex_to_7seg.v" \
"../../../../uart_reciever.srcs/sources_1/new/seg_display_driver.v" \
"../../../../HDL/uart_receiver.v" \
"../../../../HDL/uart_test.v" \
"../../../../HDL/uart_top.v" \
"../../../../HDL/uart_transmitter.v" \
"../../../../uart_reciever.srcs/sim_1/new/uart_test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
