Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "A:\ise\switch\ipcore_dir\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "A:\ise\switch\switch_driver.v" into library work
Parsing module <switch_driver>.
Analyzing Verilog file "A:\ise\switch\LED_DRIVER.v" into library work
Parsing module <LED_DRIVER>.
Analyzing Verilog file "A:\ise\TopModule.v" into library work
Parsing module <TopModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopModule>.
WARNING:HDLCompiler:1127 - "A:\ise\TopModule.v" Line 73: Assignment to o_SEGLatc ignored, since the identifier is never used

Elaborating module <clock>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=8,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=80,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=8,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=4,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "A:\ise\switch\ipcore_dir\clock.v" Line 129: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\ise\switch\ipcore_dir\clock.v" Line 130: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\ise\switch\ipcore_dir\clock.v" Line 131: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "A:\ise\TopModule.v" Line 128: Assignment to CLK_out20 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\ise\TopModule.v" Line 129: Assignment to CLK_out50 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\ise\TopModule.v" Line 130: Assignment to CLK_out100 ignored, since the identifier is never used

Elaborating module <switch_driver>.

Elaborating module <LED_DRIVER>.
WARNING:HDLCompiler:413 - "A:\ise\switch\LED_DRIVER.v" Line 40: Result of 21-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "A:\ise\TopModule.v".
WARNING:Xst:647 - Input <i_Eth_INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_RXD1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_RXD2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_MMC_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SYS_RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "A:\ise\TopModule.v" line 125: Output port <CLK_OUT20> of the instance <CLKGEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\ise\TopModule.v" line 125: Output port <CLK_OUT50> of the instance <CLKGEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\ise\TopModule.v" line 125: Output port <CLK_OUT100> of the instance <CLKGEN> is unconnected or connected to loadless signal.
Always blocking tristate driving signal <io_USB_IFCLK> is removed.
Always blocking tristate driving signal <io_Data<7>> is removed.
Always blocking tristate driving signal <io_Data<6>> is removed.
Always blocking tristate driving signal <io_Data<5>> is removed.
Always blocking tristate driving signal <io_Data<4>> is removed.
Always blocking tristate driving signal <io_Data<3>> is removed.
Always blocking tristate driving signal <io_Data<2>> is removed.
Always blocking tristate driving signal <io_Data<1>> is removed.
Always blocking tristate driving signal <io_Data<0>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<9>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<8>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<7>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<6>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<5>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<4>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<3>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<2>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<1>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<0>> is removed.
    Found 1-bit tristate buffer for signal <o_MMC_SCK> created at line 77
    Found 1-bit tristate buffer for signal <o_MMC_DI> created at line 79
    Found 1-bit tristate buffer for signal <o_MMC_CS> created at line 80
    Found 1-bit tristate buffer for signal <o_VGA_blue0> created at line 82
    Found 1-bit tristate buffer for signal <o_VGA_blue1> created at line 83
    Found 1-bit tristate buffer for signal <o_VGA_green0> created at line 84
    Found 1-bit tristate buffer for signal <o_VGA_green1> created at line 85
    Found 1-bit tristate buffer for signal <o_VGA_red0> created at line 86
    Found 1-bit tristate buffer for signal <o_VGA_red1> created at line 87
    Found 1-bit tristate buffer for signal <o_VGA_vsync> created at line 88
    Found 1-bit tristate buffer for signal <o_VGA_hsync> created at line 89
    Found 1-bit tristate buffer for signal <o_Eth_RST> created at line 91
    Found 1-bit tristate buffer for signal <o_Eth_CS> created at line 93
    Found 1-bit tristate buffer for signal <o_Eth_RD> created at line 94
    Found 1-bit tristate buffer for signal <o_Eth_WR> created at line 95
    Found 1-bit tristate buffer for signal <o_USB_SLOE> created at line 96
    Found 1-bit tristate buffer for signal <o_USB_SLRD> created at line 98
    Found 1-bit tristate buffer for signal <o_USB_SLWR> created at line 99
    Found 1-bit tristate buffer for signal <o_TXD1> created at line 103
    Found 1-bit tristate buffer for signal <o_TXD2> created at line 104
    Found 1-bit tristate buffer for signal <o_SEGData> created at line 108
    Found 1-bit tristate buffer for signal <o_SEGLatch> created at line 109
    Found 1-bit tristate buffer for signal <o_LCDData> created at line 111
    Found 1-bit tristate buffer for signal <o_LCDLatch> created at line 112
    Summary:
	inferred  24 Tristate(s).
Unit <TopModule> synthesized.

Synthesizing Unit <clock>.
    Related source file is "A:\ise\switch\ipcore_dir\clock.v".
    Summary:
	no macro.
Unit <clock> synthesized.

Synthesizing Unit <switch_driver>.
    Related source file is "A:\ise\switch\switch_driver.v".
    Found 16-bit register for signal <out>.
    Found 16-bit register for signal <data>.
    Found 5-bit register for signal <counter>.
    Found 1-bit register for signal <latch>.
    Found 5-bit adder for signal <counter[4]_GND_55_o_add_2_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
Unit <switch_driver> synthesized.

Synthesizing Unit <LED_DRIVER>.
    Related source file is "A:\ise\switch\LED_DRIVER.v".
    Found 16-bit register for signal <data>.
    Found 1-bit register for signal <out_data>.
    Found 5-bit register for signal <counter>.
    Found 1-bit register for signal <latch>.
    Found 5-bit adder for signal <counter[4]_GND_56_o_add_4_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LED_DRIVER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 2
# Registers                                            : 8
 1-bit register                                        : 3
 16-bit register                                       : 3
 5-bit register                                        : 2
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 24
 1-bit tristate buffer                                 : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LED_DRIVER>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <LED_DRIVER> synthesized (advanced).

Synthesizing (advanced) Unit <switch_driver>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <switch_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 51
 Flip-Flops                                            : 51
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_15> (without init value) has a constant value of 0 in block <LED_DRIVER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance CLKGEN/pll_base_inst in unit CLKGEN/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <TopModule> ...

Optimizing unit <switch_driver> ...

Optimizing unit <LED_DRIVER> ...
WARNING:Xst:1710 - FF/Latch <lDriver/out_data> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_14> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_13> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_12> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_11> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_10> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_9> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_8> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_7> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_6> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_5> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_4> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_3> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_2> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_1> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lDriver/data_0> (without init value) has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_7> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_6> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_5> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_4> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_3> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_2> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_1> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_0> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_15> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_14> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_13> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_12> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_11> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_10> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_9> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_15> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_14> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_13> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_12> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_11> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_10> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_9> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_8> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_7> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_6> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_5> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_4> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_3> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_2> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_1> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/data_0> is unconnected in block <TopModule>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sDriver/out_8> is unconnected in block <TopModule>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 14
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 2
#      LUT5                        : 5
#      LUT6                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 12
#      FD                          : 8
#      FDE                         : 4
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 29
#      IBUFG                       : 1
#      OBUF                        : 4
#      OBUFT                       : 24
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              12  out of  11440     0%  
 Number of Slice LUTs:                   12  out of   5720     0%  
    Number used as Logic:                12  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     24
   Number with an unused Flip Flop:      12  out of     24    50%  
   Number with an unused LUT:            12  out of     24    50%  
   Number of fully used LUT-FF pairs:     0  out of     24     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  29  out of    102    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLKGEN/pll_base_inst/CLKOUT0       | BUFG                   | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.681ns (Maximum Frequency: 372.960MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKGEN/pll_base_inst/CLKOUT0'
  Clock period: 2.681ns (frequency: 372.960MHz)
  Total number of paths / destination ports: 69 / 16
-------------------------------------------------------------------------
Delay:               2.681ns (Levels of Logic = 1)
  Source:            sDriver/counter_4 (FF)
  Destination:       sDriver/counter_4 (FF)
  Source Clock:      CLKGEN/pll_base_inst/CLKOUT0 rising
  Destination Clock: CLKGEN/pll_base_inst/CLKOUT0 rising

  Data Path: sDriver/counter_4 to sDriver/counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.995  sDriver/counter_4 (sDriver/counter_4)
     LUT5:I0->O            5   0.203   0.714  sDriver/counter[4]_PWR_6_o_equal_2_o_inv1 (sDriver/counter[4]_PWR_6_o_equal_2_o_inv)
     FDE:CE                    0.322          sDriver/counter_1
    ----------------------------------------
    Total                      2.681ns (0.972ns logic, 1.709ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKGEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            lDriver/latch (FF)
  Destination:       o_LEDLatch (PAD)
  Source Clock:      CLKGEN/pll_base_inst/CLKOUT0 rising

  Data Path: lDriver/latch to o_LEDLatch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  lDriver/latch (lDriver/latch)
     OBUF:I->O                 2.571          o_LEDLatch_OBUF (o_LEDLatch)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKGEN/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLKGEN/pll_base_inst/CLKOUT0|    2.681|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.02 secs
 
--> 

Total memory usage is 205712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    4 (   0 filtered)

