// Seed: 3372038653
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd56,
    parameter id_6 = 32'd11,
    parameter id_7 = 32'd42
);
  assign id_1[id_1] = id_1[1==1].id_1[1];
  logic id_2;
  assign id_1 = 1'b0;
  reg id_3, id_4, id_5;
  assign id_3 = 1;
  type_10(
      1, (id_1), (1'b0)
  );
  logic _id_6;
  logic _id_7, id_8;
  assign id_6 = id_2[id_6];
  always id_3 <= id_1[id_7];
endmodule
`timescale 1 ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  type_9 id_7 (id_5);
  logic id_8;
  assign id_6 = id_3;
endmodule
