set NETLIST_CACHE(Adder32Bit,cells) {{schematic ripple8}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Adder32Bit,version) MMI_SUE4.4.0
set NETLIST_CACHE(Adder32Bit) {{module Adder32Bit (a, b, cin, cout, y);} {	input		cin;} {	input	[31:0]	a;} {	input	[31:0]	b;} {	output		cout;} {	output	[31:0]	y;} { } {	wire		net_2;} {	wire		net_3;} {	wire		net_1;} { } {	ripple8 ripple8(.cout(net_1), .y(y[7:0]), .a(a[7:0]), .cin(cin), } {		.b(b[7:0]));} {	ripple8 ripple8_1(.cin(net_2), .cout(net_3), .y(y[23:16]), } {		.a(a[23:16]), .b(b[23:16]));} {	ripple8 ripple8_2(.cin(net_1), .cout(net_2), .y(y[15:8]), } {		.a(a[15:8]), .b(b[15:8]));} {	ripple8 ripple8_3(.cin(net_3), .y(y[31:24]), .a(a[31:24]), } {		.b(b[31:24]), .cout(cout));} {} {endmodule		// Adder32Bit} {}}
set NETLIST_CACHE(Adder32Bit,names) {{600 230 {0 ripple8_2}} {500 150 {0 a[15:8]} {2 a[15:8]}} {910 190 {0 ripple8_1}} {290 270 {0 ripple8}} {190 190 {0 a[7:0]} {2 a[7:0]}} {700 150 {0 net_2}} {500 170 {0 b[15:8]} {2 b[15:8]}} {1120 110 {0 net_3}} {390 190 {0 net_1}} {700 170 {0 y[15:8]} {2 y[15:8]}} {500 190 {0 net_1}} {1220 150 {0 ripple8_3}} {1120 70 {0 a[31:24]} {2 a[31:24]}} {810 110 {0 a[23:16]} {2 a[23:16]}} {1010 110 {0 net_3}} {1320 70 {0 cout} {2 cout}} {1120 90 {0 b[31:24]} {2 b[31:24]}} {190 210 {0 b[7:0]} {2 b[7:0]}} {810 130 {0 b[23:16]} {2 b[23:16]}} {1010 130 {0 y[23:16]} {2 y[23:16]}} {1320 90 {0 y[31:24]} {2 y[31:24]}} {190 230 {0 cin} {2 cin}} {390 210 {0 y[7:0]} {2 y[7:0]}} {810 150 {0 net_2}}}
set NETLIST_CACHE(Adder32Bit,wires) {{700 150 810 150 net_2} {1010 110 1120 110 net_3} {390 190 500 190 net_1}}
