library ieee;
use ieee.std_logic_1164.all;


entity relu8 is
port (x : in std_logic_vector(8 downto 0); y: out std_logic_vector(8 downto 0));
end relu8;

Architecture arch of relu8 is
component compyRe8
port (x: in std_logic_vector(8 downto 0); y: out std_logic_vector(1 downto 0));
end component;
component detrelu8
port (x: in std_logic_vector(8 downto 0); sel: in std_logic_vector(1 downto 0); y: out std_logic_vector(8 downto 0));
end component;
signal sel: std_logic_vector(1 downto 0); 
begin
C1: compyRe8 port map (x, sel);
D1: detrelu8 port map (x, sel, y);
end arch;

