Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Mar 24 12:54:56 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.073        0.000                      0                  110        0.122        0.000                      0                  110        3.000        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         
  clk_out       {0.000 12.500}     25.000          40.000          
  clkfb         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out            15.073        0.000                      0                  110        0.122        0.000                      0                  110       12.000        0.000                       0                    95  
  clkfb                                                                                                                                                           8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       15.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.073ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 2.540ns (25.796%)  route 7.307ns (74.204%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 30.825 - 25.000 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.639     6.176    my_timing/CLK
    SLICE_X0Y48          FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     6.632 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          1.861     8.493    my_timing/Q[5]
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.152     8.645 f  my_timing/i__carry_i_10/O
                         net (fo=8, routed)           0.726     9.371    my_timing/i__carry_i_10_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.332     9.703 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.522    10.225    my_timing/i__carry__0_i_7_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  my_timing/i__carry__0_i_2/O
                         net (fo=1, routed)           0.404    10.753    my_draw_background/vertical_counter_reg[9]_5[0]
    SLICE_X4Y48          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.279    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.394    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.165    12.673    my_timing/vertical_counter_reg[9]_1[0]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.146    12.819 r  my_timing/rgb_out[11]_i_20/O
                         net (fo=2, routed)           0.458    13.277    my_timing/rgb_out[11]_i_20_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.328    13.605 f  my_timing/rgb_out[11]_i_13/O
                         net (fo=1, routed)           1.107    14.712    my_timing/rgb_out[11]_i_13_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    14.836 r  my_timing/rgb_out[11]_i_5/O
                         net (fo=5, routed)           1.063    15.899    my_timing/rgb_out[11]_i_5_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I5_O)        0.124    16.023 r  my_timing/rgb_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.023    my_draw_background/vertical_blank_reg[0]
    SLICE_X0Y47          FDRE                                         r  my_draw_background/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.520    30.825    my_draw_background/pclk
    SLICE_X0Y47          FDRE                                         r  my_draw_background/rgb_out_reg[2]/C
                         clock pessimism              0.326    31.151    
                         clock uncertainty           -0.085    31.067    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.029    31.096    my_draw_background/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         31.096    
                         arrival time                         -16.023    
  -------------------------------------------------------------------
                         slack                                 15.073    

Slack (MET) :             15.083ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 2.540ns (25.817%)  route 7.299ns (74.183%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 30.825 - 25.000 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.639     6.176    my_timing/CLK
    SLICE_X0Y48          FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     6.632 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          1.861     8.493    my_timing/Q[5]
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.152     8.645 f  my_timing/i__carry_i_10/O
                         net (fo=8, routed)           0.726     9.371    my_timing/i__carry_i_10_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.332     9.703 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.522    10.225    my_timing/i__carry__0_i_7_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  my_timing/i__carry__0_i_2/O
                         net (fo=1, routed)           0.404    10.753    my_draw_background/vertical_counter_reg[9]_5[0]
    SLICE_X4Y48          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.279    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.394    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.165    12.673    my_timing/vertical_counter_reg[9]_1[0]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.146    12.819 r  my_timing/rgb_out[11]_i_20/O
                         net (fo=2, routed)           0.458    13.277    my_timing/rgb_out[11]_i_20_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.328    13.605 f  my_timing/rgb_out[11]_i_13/O
                         net (fo=1, routed)           1.107    14.712    my_timing/rgb_out[11]_i_13_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    14.836 r  my_timing/rgb_out[11]_i_5/O
                         net (fo=5, routed)           1.055    15.891    my_timing/rgb_out[11]_i_5_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.124    16.015 r  my_timing/rgb_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000    16.015    my_draw_background/vertical_blank_reg[6]
    SLICE_X0Y47          FDRE                                         r  my_draw_background/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.520    30.825    my_draw_background/pclk
    SLICE_X0Y47          FDRE                                         r  my_draw_background/rgb_out_reg[10]/C
                         clock pessimism              0.326    31.151    
                         clock uncertainty           -0.085    31.067    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.031    31.098    my_draw_background/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         31.098    
                         arrival time                         -16.015    
  -------------------------------------------------------------------
                         slack                                 15.083    

Slack (MET) :             15.099ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.867ns  (logic 2.568ns (26.027%)  route 7.299ns (73.973%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 30.825 - 25.000 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.639     6.176    my_timing/CLK
    SLICE_X0Y48          FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     6.632 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          1.861     8.493    my_timing/Q[5]
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.152     8.645 f  my_timing/i__carry_i_10/O
                         net (fo=8, routed)           0.726     9.371    my_timing/i__carry_i_10_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.332     9.703 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.522    10.225    my_timing/i__carry__0_i_7_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  my_timing/i__carry__0_i_2/O
                         net (fo=1, routed)           0.404    10.753    my_draw_background/vertical_counter_reg[9]_5[0]
    SLICE_X4Y48          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.279    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.394    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 f  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.165    12.673    my_timing/vertical_counter_reg[9]_1[0]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.146    12.819 f  my_timing/rgb_out[11]_i_20/O
                         net (fo=2, routed)           0.458    13.277    my_timing/rgb_out[11]_i_20_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.328    13.605 r  my_timing/rgb_out[11]_i_13/O
                         net (fo=1, routed)           1.107    14.712    my_timing/rgb_out[11]_i_13_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    14.836 f  my_timing/rgb_out[11]_i_5/O
                         net (fo=5, routed)           1.055    15.891    my_timing/rgb_out[11]_i_5_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.152    16.043 r  my_timing/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.000    16.043    my_draw_background/vertical_blank_reg[7]
    SLICE_X0Y47          FDRE                                         r  my_draw_background/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.520    30.825    my_draw_background/pclk
    SLICE_X0Y47          FDRE                                         r  my_draw_background/rgb_out_reg[11]/C
                         clock pessimism              0.326    31.151    
                         clock uncertainty           -0.085    31.067    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.075    31.142    my_draw_background/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         31.142    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                 15.099    

Slack (MET) :             15.626ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 2.540ns (27.331%)  route 6.754ns (72.669%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 30.825 - 25.000 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.639     6.176    my_timing/CLK
    SLICE_X0Y48          FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     6.632 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          1.861     8.493    my_timing/Q[5]
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.152     8.645 f  my_timing/i__carry_i_10/O
                         net (fo=8, routed)           0.726     9.371    my_timing/i__carry_i_10_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.332     9.703 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.522    10.225    my_timing/i__carry__0_i_7_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  my_timing/i__carry__0_i_2/O
                         net (fo=1, routed)           0.404    10.753    my_draw_background/vertical_counter_reg[9]_5[0]
    SLICE_X4Y48          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.279    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.394    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.165    12.673    my_timing/vertical_counter_reg[9]_1[0]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.146    12.819 r  my_timing/rgb_out[11]_i_20/O
                         net (fo=2, routed)           0.458    13.277    my_timing/rgb_out[11]_i_20_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.328    13.605 f  my_timing/rgb_out[11]_i_13/O
                         net (fo=1, routed)           1.107    14.712    my_timing/rgb_out[11]_i_13_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    14.836 r  my_timing/rgb_out[11]_i_5/O
                         net (fo=5, routed)           0.510    15.346    my_timing/rgb_out[11]_i_5_n_0
    SLICE_X1Y47          LUT5 (Prop_lut5_I3_O)        0.124    15.470 r  my_timing/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    15.470    my_draw_background/vertical_blank_reg[3]
    SLICE_X1Y47          FDRE                                         r  my_draw_background/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.520    30.825    my_draw_background/pclk
    SLICE_X1Y47          FDRE                                         r  my_draw_background/rgb_out_reg[6]/C
                         clock pessimism              0.326    31.151    
                         clock uncertainty           -0.085    31.067    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)        0.029    31.096    my_draw_background/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         31.096    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                 15.626    

Slack (MET) :             15.631ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.540ns (27.339%)  route 6.751ns (72.661%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 30.825 - 25.000 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.639     6.176    my_timing/CLK
    SLICE_X0Y48          FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     6.632 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          1.861     8.493    my_timing/Q[5]
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.152     8.645 f  my_timing/i__carry_i_10/O
                         net (fo=8, routed)           0.726     9.371    my_timing/i__carry_i_10_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.332     9.703 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.522    10.225    my_timing/i__carry__0_i_7_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  my_timing/i__carry__0_i_2/O
                         net (fo=1, routed)           0.404    10.753    my_draw_background/vertical_counter_reg[9]_5[0]
    SLICE_X4Y48          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.279    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.394    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 f  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.165    12.673    my_timing/vertical_counter_reg[9]_1[0]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.146    12.819 f  my_timing/rgb_out[11]_i_20/O
                         net (fo=2, routed)           0.458    13.277    my_timing/rgb_out[11]_i_20_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.328    13.605 r  my_timing/rgb_out[11]_i_13/O
                         net (fo=1, routed)           1.107    14.712    my_timing/rgb_out[11]_i_13_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    14.836 f  my_timing/rgb_out[11]_i_5/O
                         net (fo=5, routed)           0.507    15.343    my_timing/rgb_out[11]_i_5_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124    15.467 r  my_timing/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    15.467    my_draw_background/vertical_blank_reg[4]
    SLICE_X1Y47          FDRE                                         r  my_draw_background/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.520    30.825    my_draw_background/pclk
    SLICE_X1Y47          FDRE                                         r  my_draw_background/rgb_out_reg[7]/C
                         clock pessimism              0.326    31.151    
                         clock uncertainty           -0.085    31.067    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)        0.031    31.098    my_draw_background/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         31.098    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 15.631    

Slack (MET) :             19.077ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.090ns (19.175%)  route 4.594ns (80.825%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 30.825 - 25.000 ) 
    Source Clock Delay      (SCD):    6.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.627     6.164    my_timing/CLK
    SLICE_X0Y50          FDRE                                         r  my_timing/vertical_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.419     6.583 f  my_timing/vertical_counter_reg[7]/Q
                         net (fo=66, routed)          1.559     8.142    my_timing/Q[7]
    SLICE_X3Y48          LUT2 (Prop_lut2_I0_O)        0.299     8.441 f  my_timing/rgb_out[5]_i_5/O
                         net (fo=2, routed)           0.749     9.190    my_timing/rgb_out[5]_i_5_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     9.314 f  my_timing/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.643     9.958    my_timing/rgb_out[11]_i_8_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124    10.082 r  my_timing/rgb_out[11]_i_4/O
                         net (fo=7, routed)           0.846    10.928    my_timing/rgb_out[11]_i_4_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124    11.052 r  my_timing/rgb_out[5]_i_1/O
                         net (fo=3, routed)           0.796    11.848    my_draw_background/vertical_blank_reg[2]
    SLICE_X1Y47          FDRE                                         r  my_draw_background/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.520    30.825    my_draw_background/pclk
    SLICE_X1Y47          FDRE                                         r  my_draw_background/rgb_out_reg[5]/C
                         clock pessimism              0.232    31.057    
                         clock uncertainty           -0.085    30.973    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)       -0.047    30.926    my_draw_background/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         30.926    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                 19.077    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 my_draw_background/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.146ns (24.396%)  route 3.551ns (75.604%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 30.824 - 25.000 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.639     6.176    my_draw_background/pclk
    SLICE_X2Y47          FDRE                                         r  my_draw_background/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.478     6.654 r  my_draw_background/vcount_out_reg[6]/Q
                         net (fo=2, routed)           0.843     7.497    my_draw_background/vcount_out_b[6]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.296     7.793 r  my_draw_background/rgb_out[10]_i_7/O
                         net (fo=1, routed)           0.680     8.473    my_draw_background/rgb_out[10]_i_7_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.124     8.597 f  my_draw_background/rgb_out[10]_i_3/O
                         net (fo=1, routed)           0.670     9.267    my_draw_background/rgb_out[10]_i_3_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.124     9.391 r  my_draw_background/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.817    10.208    my_draw_background/rgb_out[10]_i_2_n_0
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.124    10.332 r  my_draw_background/rgb_out[11]_i_1__0/O
                         net (fo=6, routed)           0.541    10.874    my_draw_rect/vcount_out_reg[7]
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.519    30.824    my_draw_rect/pclk
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[3]/C
                         clock pessimism              0.326    31.150    
                         clock uncertainty           -0.085    31.066    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    30.637    my_draw_rect/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.637    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 19.763    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 my_draw_background/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.146ns (24.396%)  route 3.551ns (75.604%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 30.824 - 25.000 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.639     6.176    my_draw_background/pclk
    SLICE_X2Y47          FDRE                                         r  my_draw_background/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.478     6.654 r  my_draw_background/vcount_out_reg[6]/Q
                         net (fo=2, routed)           0.843     7.497    my_draw_background/vcount_out_b[6]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.296     7.793 r  my_draw_background/rgb_out[10]_i_7/O
                         net (fo=1, routed)           0.680     8.473    my_draw_background/rgb_out[10]_i_7_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.124     8.597 f  my_draw_background/rgb_out[10]_i_3/O
                         net (fo=1, routed)           0.670     9.267    my_draw_background/rgb_out[10]_i_3_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.124     9.391 r  my_draw_background/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.817    10.208    my_draw_background/rgb_out[10]_i_2_n_0
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.124    10.332 r  my_draw_background/rgb_out[11]_i_1__0/O
                         net (fo=6, routed)           0.541    10.874    my_draw_rect/vcount_out_reg[7]
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.519    30.824    my_draw_rect/pclk
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[5]/C
                         clock pessimism              0.326    31.150    
                         clock uncertainty           -0.085    31.066    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    30.637    my_draw_rect/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         30.637    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 19.763    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 my_draw_background/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.146ns (24.396%)  route 3.551ns (75.604%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 30.824 - 25.000 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.639     6.176    my_draw_background/pclk
    SLICE_X2Y47          FDRE                                         r  my_draw_background/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.478     6.654 r  my_draw_background/vcount_out_reg[6]/Q
                         net (fo=2, routed)           0.843     7.497    my_draw_background/vcount_out_b[6]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.296     7.793 r  my_draw_background/rgb_out[10]_i_7/O
                         net (fo=1, routed)           0.680     8.473    my_draw_background/rgb_out[10]_i_7_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.124     8.597 f  my_draw_background/rgb_out[10]_i_3/O
                         net (fo=1, routed)           0.670     9.267    my_draw_background/rgb_out[10]_i_3_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.124     9.391 r  my_draw_background/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.817    10.208    my_draw_background/rgb_out[10]_i_2_n_0
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.124    10.332 r  my_draw_background/rgb_out[11]_i_1__0/O
                         net (fo=6, routed)           0.541    10.874    my_draw_rect/vcount_out_reg[7]
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.519    30.824    my_draw_rect/pclk
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[7]/C
                         clock pessimism              0.326    31.150    
                         clock uncertainty           -0.085    31.066    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    30.637    my_draw_rect/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         30.637    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 19.763    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 my_draw_background/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.146ns (24.396%)  route 3.551ns (75.604%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 30.824 - 25.000 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.639     6.176    my_draw_background/pclk
    SLICE_X2Y47          FDRE                                         r  my_draw_background/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.478     6.654 r  my_draw_background/vcount_out_reg[6]/Q
                         net (fo=2, routed)           0.843     7.497    my_draw_background/vcount_out_b[6]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.296     7.793 r  my_draw_background/rgb_out[10]_i_7/O
                         net (fo=1, routed)           0.680     8.473    my_draw_background/rgb_out[10]_i_7_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.124     8.597 f  my_draw_background/rgb_out[10]_i_3/O
                         net (fo=1, routed)           0.670     9.267    my_draw_background/rgb_out[10]_i_3_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.124     9.391 r  my_draw_background/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.817    10.208    my_draw_background/rgb_out[10]_i_2_n_0
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.124    10.332 r  my_draw_background/rgb_out[11]_i_1__0/O
                         net (fo=6, routed)           0.541    10.874    my_draw_rect/vcount_out_reg[7]
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=84, routed)          1.519    30.824    my_draw_rect/pclk
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[9]/C
                         clock pessimism              0.326    31.150    
                         clock uncertainty           -0.085    31.066    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    30.637    my_draw_rect/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         30.637    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 19.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 safe_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  safe_start_reg[0]/Q
                         net (fo=1, routed)           0.056     1.572    safe_start[0]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.450    safe_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.596     1.824    my_draw_background/pclk
    SLICE_X1Y47          FDRE                                         r  my_draw_background/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.965 r  my_draw_background/rgb_out_reg[7]/Q
                         net (fo=1, routed)           0.113     2.078    my_draw_rect/rgb_out_reg[11]_0[3]
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.866     2.371    my_draw_rect/pclk
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[7]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.070     1.909    my_draw_rect/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 my_draw_rect/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.595     1.823    my_draw_rect/pclk
    SLICE_X0Y45          FDRE                                         r  my_draw_rect/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     1.964 r  my_draw_rect/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.126     2.090    my_draw_rect_n_4
    SLICE_X0Y43          FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.866     2.371    pclk
    SLICE_X0Y43          FDRE                                         r  b_reg[2]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.070     1.909    b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.917%)  route 0.125ns (47.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.596     1.824    my_draw_background/pclk
    SLICE_X0Y47          FDRE                                         r  my_draw_background/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     1.965 r  my_draw_background/rgb_out_reg[2]/Q
                         net (fo=2, routed)           0.125     2.091    my_draw_rect/rgb_out_reg[11]_0[0]
    SLICE_X1Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.866     2.371    my_draw_rect/pclk
    SLICE_X1Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[1]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.066     1.905    my_draw_rect/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_timing/horizontal_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.593     1.821    my_timing/CLK
    SLICE_X7Y46          FDRE                                         r  my_timing/horizontal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  my_timing/horizontal_counter_reg[0]/Q
                         net (fo=22, routed)          0.135     2.097    my_timing/hcount_out_reg[10][0]
    SLICE_X6Y46          LUT5 (Prop_lut5_I0_O)        0.045     2.142 r  my_timing/horizontal_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.142    my_timing/horizontal_counter_nxt[4]
    SLICE_X6Y46          FDRE                                         r  my_timing/horizontal_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.864     2.369    my_timing/CLK
    SLICE_X6Y46          FDRE                                         r  my_timing/horizontal_counter_reg[4]/C
                         clock pessimism             -0.535     1.834    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.120     1.954    my_timing/horizontal_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 safe_start_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.503 r  safe_start_reg[6]/Q
                         net (fo=1, routed)           0.055     1.558    safe_start[6]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[7]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     1.369    safe_start_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 my_timing/horizontal_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/hcount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.164ns (65.800%)  route 0.085ns (34.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.596     1.824    my_timing/CLK
    SLICE_X2Y47          FDRE                                         r  my_timing/horizontal_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.988 r  my_timing/horizontal_counter_reg[10]/Q
                         net (fo=16, routed)          0.085     2.073    my_draw_background/horizontal_counter_reg[10]_0[10]
    SLICE_X3Y47          FDRE                                         r  my_draw_background/hcount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.867     2.372    my_draw_background/pclk
    SLICE_X3Y47          FDRE                                         r  my_draw_background/hcount_out_reg[10]/C
                         clock pessimism             -0.535     1.837    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.046     1.883    my_draw_background/hcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_timing/vertical_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vertical_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.226ns (40.514%)  route 0.332ns (59.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.592     1.820    my_timing/CLK
    SLICE_X5Y51          FDRE                                         r  my_timing/vertical_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.128     1.948 r  my_timing/vertical_counter_reg[1]/Q
                         net (fo=39, routed)          0.332     2.280    my_timing/Q[1]
    SLICE_X1Y49          LUT6 (Prop_lut6_I2_O)        0.098     2.378 r  my_timing/vertical_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.378    my_timing/vertical_counter_nxt[4]
    SLICE_X1Y49          FDRE                                         r  my_timing/vertical_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.867     2.372    my_timing/CLK
    SLICE_X1Y49          FDRE                                         r  my_timing/vertical_counter_reg[4]/C
                         clock pessimism             -0.277     2.095    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     2.187    my_timing/vertical_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vertical_blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.250%)  route 0.133ns (41.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.596     1.824    my_timing/CLK
    SLICE_X0Y48          FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.965 r  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          0.133     2.098    my_timing/Q[5]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.045     2.143 r  my_timing/vertical_blank_i_1/O
                         net (fo=1, routed)           0.000     2.143    my_timing/vertical_blank0
    SLICE_X1Y48          FDRE                                         r  my_timing/vertical_blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.867     2.372    my_timing/CLK
    SLICE_X1Y48          FDRE                                         r  my_timing/vertical_blank_reg/C
                         clock pessimism             -0.535     1.837    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     1.928    my_timing/vertical_blank_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.169%)  route 0.122ns (48.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.596     1.824    my_draw_background/pclk
    SLICE_X0Y47          FDRE                                         r  my_draw_background/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.128     1.952 r  my_draw_background/rgb_out_reg[9]/Q
                         net (fo=1, routed)           0.122     2.074    my_draw_rect/rgb_out_reg[11]_0[4]
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=84, routed)          0.866     2.371    my_draw_rect/pclk
    SLICE_X0Y46          FDRE                                         r  my_draw_rect/rgb_out_reg[9]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.019     1.858    my_draw_rect/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_out_bufgce/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      clk_out_bufh/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y39      b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y39      b_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y43      b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y39      b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y39      g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y39      g_reg[1]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y43      b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y43      g_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y49      g_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y34      hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y47      my_draw_background/hcount_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y47      my_draw_background/rgb_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y47      my_draw_background/rgb_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y47      my_draw_background/rgb_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y47      my_draw_background/rgb_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y47      my_draw_background/rgb_out_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y39      b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y39      b_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y43      b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y39      b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y39      g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y39      g_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y43      g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y49      g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y47      my_draw_background/hcount_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y47      my_draw_background/rgb_out_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT



