INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/rename_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/delay_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ARF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_test
WARNING: [VRFC 10-3609] overwriting previous definition of module 'delay_test' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Fetch_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sim_1/new/del_Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module del_Test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sim_1/new/ROB_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROB_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sim_1/new/ARF_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARF_tb
