Classic Timing Analyzer report for fetch_system
Sun Apr 03 14:21:35 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CONTINUE_CP'
  6. Clock Setup: 'CP'
  7. Clock Setup: 'HALT'
  8. Clock Setup: 'PCCP'
  9. Clock Setup: 'ROMI6'
 10. Clock Setup: 'ROMDFF'
 11. Clock Setup: 'ROMCLRN'
 12. Clock Setup: 'ROMI3'
 13. Clock Setup: 'ROMI0'
 14. Clock Setup: 'ROMI1'
 15. Clock Setup: 'ROMI2'
 16. Clock Setup: 'ROMI4'
 17. Clock Setup: 'ROMI5'
 18. Clock Hold: 'ROMDFF'
 19. Clock Hold: 'ROMCLRN'
 20. tsu
 21. tco
 22. tpd
 23. th
 24. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                ; To                                                                  ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 7.534 ns                                       ; ROMI7                                                               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; --          ; ROMCLRN     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 34.085 ns                                      ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMA7                                                               ; CP          ; --          ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.244 ns                                      ; ROMI7                                                               ; ROMA7                                                               ; --          ; --          ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 18.605 ns                                      ; ROMCLRN                                                             ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; --          ; CP          ; 0            ;
; Clock Setup: 'ROMCLRN'       ; N/A                                      ; None          ; 47.24 MHz ( period = 21.168 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMCLRN     ; ROMCLRN     ; 0            ;
; Clock Setup: 'ROMDFF'        ; N/A                                      ; None          ; 47.33 MHz ( period = 21.130 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMDFF      ; ROMDFF      ; 0            ;
; Clock Setup: 'ROMI5'         ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI5       ; ROMI5       ; 0            ;
; Clock Setup: 'ROMI4'         ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI4       ; ROMI4       ; 0            ;
; Clock Setup: 'ROMI2'         ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI2       ; ROMI2       ; 0            ;
; Clock Setup: 'ROMI1'         ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI1       ; ROMI1       ; 0            ;
; Clock Setup: 'ROMI0'         ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI0       ; ROMI0       ; 0            ;
; Clock Setup: 'ROMI3'         ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI3       ; ROMI3       ; 0            ;
; Clock Setup: 'ROMI6'         ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI6       ; ROMI6       ; 0            ;
; Clock Setup: 'HALT'          ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; HALT        ; HALT        ; 0            ;
; Clock Setup: 'CP'            ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; CP          ; CP          ; 0            ;
; Clock Setup: 'CONTINUE_CP'   ; N/A                                      ; None          ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; CONTINUE_CP ; CONTINUE_CP ; 0            ;
; Clock Setup: 'PCCP'          ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst6            ; counter_with_set_256:inst|counter_with_set_16:inst|inst6            ; PCCP        ; PCCP        ; 0            ;
; Clock Hold: 'ROMCLRN'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMCLRN     ; ROMCLRN     ; 6            ;
; Clock Hold: 'ROMDFF'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMDFF      ; ROMDFF      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                     ;                                                                     ;             ;             ; 12           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------+-------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CONTINUE_CP     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; HALT            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PCCP            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; MARCP           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; MBRCP           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI6           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMDFF          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMCLRN         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI3           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI0           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI2           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI4           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI5           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CONTINUE_CP'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; CONTINUE_CP ; CONTINUE_CP ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP         ; CP       ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP         ; CP       ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP         ; CP       ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP         ; CP       ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP         ; CP       ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP         ; CP       ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'HALT'                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; HALT       ; HALT     ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; HALT       ; HALT     ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; HALT       ; HALT     ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; HALT       ; HALT     ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; HALT       ; HALT     ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; HALT       ; HALT     ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; HALT       ; HALT     ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; HALT       ; HALT     ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; HALT       ; HALT     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; HALT       ; HALT     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; HALT       ; HALT     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; HALT       ; HALT     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; HALT       ; HALT     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; HALT       ; HALT     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; HALT       ; HALT     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; HALT       ; HALT     ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCCP'                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                      ; To                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst4  ; counter_with_set_256:inst|counter_with_set_16:inst|inst4  ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst2  ; counter_with_set_256:inst|counter_with_set_16:inst|inst2  ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst   ; counter_with_set_256:inst|counter_with_set_16:inst|inst   ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6 ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6 ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4 ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4 ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2 ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2 ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst  ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst6  ; counter_with_set_256:inst|counter_with_set_16:inst|inst6  ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI6'                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI6      ; ROMI6    ; None                        ; None                      ; 3.632 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMDFF'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 47.33 MHz ( period = 21.130 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 62.38 MHz ( period = 16.032 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 75.76 MHz ( period = 13.200 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; 91.21 MHz ( period = 10.964 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; 141.24 MHz ( period = 7.080 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; 255.23 MHz ( period = 3.918 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 1.515 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMCLRN'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 47.24 MHz ( period = 21.168 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 57.98 MHz ( period = 17.247 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 73.57 MHz ( period = 13.592 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; 90.84 MHz ( period = 11.008 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; 132.57 MHz ( period = 7.543 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; 243.96 MHz ( period = 4.099 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 1.515 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI3'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI3      ; ROMI3    ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; ROMI3      ; ROMI3    ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated  ; ROMI3      ; ROMI3    ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated ; ROMI3      ; ROMI3    ; None                        ; None                      ; 1.920 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI0'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0      ; ROMI0    ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0      ; ROMI0    ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0      ; ROMI0    ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0      ; ROMI0    ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0      ; ROMI0    ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0      ; ROMI0    ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0      ; ROMI0    ; None                        ; None                      ; 1.515 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI1'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1      ; ROMI1    ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1      ; ROMI1    ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1      ; ROMI1    ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1      ; ROMI1    ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1      ; ROMI1    ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1      ; ROMI1    ; None                        ; None                      ; 1.532 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI2'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2      ; ROMI2    ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2      ; ROMI2    ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2      ; ROMI2    ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2      ; ROMI2    ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2      ; ROMI2    ; None                        ; None                      ; 1.532 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI4'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI4      ; ROMI4    ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; ROMI4      ; ROMI4    ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated ; ROMI4      ; ROMI4    ; None                        ; None                      ; 1.920 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI5'                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.67 MHz ( period = 3.896 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI5      ; ROMI5    ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; ROMI5      ; ROMI5    ; None                        ; None                      ; 2.876 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ROMDFF'                                                                                                                                                                                                                                                                                ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 3.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 2.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 1.533 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ROMCLRN'                                                                                                                                                                                                                                                                               ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 3.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 2.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 1.533 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+----------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From    ; To                                                                   ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+----------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 7.534 ns   ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 6.924 ns   ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6       ;
; N/A                                     ; None                                                ; 6.878 ns   ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 6.617 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 6.007 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6       ;
; N/A                                     ; None                                                ; 5.961 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 4.570 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 3.960 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6       ;
; N/A                                     ; None                                                ; 3.914 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 2.336 ns   ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; 1.851 ns   ; RAMD4   ; register8_with_clrn:inst1|inst11                                     ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 1.781 ns   ; RAMD6   ; register8_with_clrn:inst1|inst7                                      ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 1.623 ns   ; RAMD0   ; register8_with_clrn:inst1|inst16                                     ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 1.590 ns   ; ROMI0   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 1.518 ns   ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 1.419 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; 1.357 ns   ; RAMD7   ; register8_with_clrn:inst1|inst                                       ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 1.336 ns   ; RAMD4   ; register8_with_clrn:inst1|inst11                                     ; MARCP       ;
; N/A                                     ; None                                                ; 1.318 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 1.288 ns   ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN     ;
; N/A                                     ; None                                                ; 1.266 ns   ; RAMD6   ; register8_with_clrn:inst1|inst7                                      ; MARCP       ;
; N/A                                     ; None                                                ; 1.151 ns   ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 1.144 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 1.108 ns   ; RAMD0   ; register8_with_clrn:inst1|inst16                                     ; MARCP       ;
; N/A                                     ; None                                                ; 0.997 ns   ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.842 ns   ; RAMD7   ; register8_with_clrn:inst1|inst                                       ; MARCP       ;
; N/A                                     ; None                                                ; 0.819 ns   ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.804 ns   ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.758 ns   ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.712 ns   ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.691 ns   ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 0.631 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 0.626 ns   ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF      ;
; N/A                                     ; None                                                ; 0.610 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN     ;
; N/A                                     ; None                                                ; 0.585 ns   ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 0.582 ns   ; RAMD4   ; register8_with_clrn:inst1|inst11                                     ; HALT        ;
; N/A                                     ; None                                                ; 0.547 ns   ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.545 ns   ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.533 ns   ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; 0.528 ns   ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.526 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.512 ns   ; RAMD6   ; register8_with_clrn:inst1|inst7                                      ; HALT        ;
; N/A                                     ; None                                                ; 0.508 ns   ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 0.354 ns   ; RAMD0   ; register8_with_clrn:inst1|inst16                                     ; HALT        ;
; N/A                                     ; None                                                ; 0.321 ns   ; ROMI0   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 0.308 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 0.308 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 0.276 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 0.243 ns   ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3       ;
; N/A                                     ; None                                                ; 0.243 ns   ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; MARCP       ;
; N/A                                     ; None                                                ; 0.242 ns   ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; MBRCP       ;
; N/A                                     ; None                                                ; 0.197 ns   ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; MARCP       ;
; N/A                                     ; None                                                ; 0.088 ns   ; RAMD7   ; register8_with_clrn:inst1|inst                                       ; HALT        ;
; N/A                                     ; None                                                ; 0.087 ns   ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; 0.072 ns   ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 0.064 ns   ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; MBRCP       ;
; N/A                                     ; None                                                ; 0.049 ns   ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; MBRCP       ;
; N/A                                     ; None                                                ; -0.018 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; -0.025 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; -0.052 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF      ;
; N/A                                     ; None                                                ; -0.125 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; -0.168 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; -0.170 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; -0.208 ns  ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; MBRCP       ;
; N/A                                     ; None                                                ; -0.210 ns  ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; MBRCP       ;
; N/A                                     ; None                                                ; -0.227 ns  ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; MBRCP       ;
; N/A                                     ; None                                                ; -0.272 ns  ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; HALT        ;
; N/A                                     ; None                                                ; -0.342 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; -0.354 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; -0.370 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; -0.390 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; -0.400 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN     ;
; N/A                                     ; None                                                ; -0.435 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3       ;
; N/A                                     ; None                                                ; -0.450 ns  ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; HALT        ;
; N/A                                     ; None                                                ; -0.465 ns  ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; HALT        ;
; N/A                                     ; None                                                ; -0.511 ns  ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; HALT        ;
; N/A                                     ; None                                                ; -0.515 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; -0.523 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; -0.557 ns  ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; HALT        ;
; N/A                                     ; None                                                ; -0.567 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; -0.628 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; -0.722 ns  ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; HALT        ;
; N/A                                     ; None                                                ; -0.724 ns  ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; HALT        ;
; N/A                                     ; None                                                ; -0.741 ns  ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; HALT        ;
; N/A                                     ; None                                                ; -0.743 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; -0.773 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; -0.788 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; -0.789 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2       ;
; N/A                                     ; None                                                ; -0.803 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -0.935 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; -0.967 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; -1.062 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF      ;
; N/A                                     ; None                                                ; -1.141 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; -1.172 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2       ;
; N/A                                     ; None                                                ; -1.197 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; HALT        ;
; N/A                                     ; None                                                ; -1.202 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; -1.248 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; -1.277 ns  ; RAMD4   ; register8_with_clrn:inst1|inst11                                     ; CP          ;
; N/A                                     ; None                                                ; -1.347 ns  ; RAMD6   ; register8_with_clrn:inst1|inst7                                      ; CP          ;
; N/A                                     ; None                                                ; -1.366 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; -1.402 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; -1.435 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; -1.445 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3       ;
; N/A                                     ; None                                                ; -1.448 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; -1.505 ns  ; RAMD0   ; register8_with_clrn:inst1|inst16                                     ; CP          ;
; N/A                                     ; None                                                ; -1.525 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; -1.538 ns  ; ROMI0   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP          ;
; N/A                                     ; None                                                ; -1.587 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; -1.602 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -1.648 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; -1.771 ns  ; RAMD7   ; register8_with_clrn:inst1|inst                                       ; CP          ;
; N/A                                     ; None                                                ; -1.834 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2       ;
; N/A                                     ; None                                                ; -1.842 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; -1.858 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; -1.984 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP          ;
; N/A                                     ; None                                                ; -2.058 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; -2.072 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; HALT        ;
; N/A                                     ; None                                                ; -2.131 ns  ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; CP          ;
; N/A                                     ; None                                                ; -2.203 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; -2.241 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; -2.309 ns  ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; CP          ;
; N/A                                     ; None                                                ; -2.324 ns  ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; CP          ;
; N/A                                     ; None                                                ; -2.342 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2       ;
; N/A                                     ; None                                                ; -2.370 ns  ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; CP          ;
; N/A                                     ; None                                                ; -2.416 ns  ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; CP          ;
; N/A                                     ; None                                                ; -2.447 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; -2.581 ns  ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; CP          ;
; N/A                                     ; None                                                ; -2.583 ns  ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; CP          ;
; N/A                                     ; None                                                ; -2.600 ns  ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; CP          ;
; N/A                                     ; None                                                ; -2.602 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP          ;
; N/A                                     ; None                                                ; -2.871 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; HALT        ;
; N/A                                     ; None                                                ; -2.886 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; -2.982 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; -3.020 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2       ;
; N/A                                     ; None                                                ; -3.038 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; -3.056 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP          ;
; N/A                                     ; None                                                ; -3.238 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; -3.322 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; -3.534 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; -3.549 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -3.756 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; -3.802 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; -3.803 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; -3.931 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP          ;
; N/A                                     ; None                                                ; -3.933 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; -3.948 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -4.030 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2       ;
; N/A                                     ; None                                                ; -4.412 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; -4.428 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; -4.730 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP          ;
; N/A                                     ; None                                                ; -4.811 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; -4.818 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; HALT        ;
; N/A                                     ; None                                                ; -5.014 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; -5.029 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -5.071 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; -5.217 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; HALT        ;
; N/A                                     ; None                                                ; -5.471 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; -5.473 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; -5.623 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; -5.823 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; -5.850 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; -5.981 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1       ;
; N/A                                     ; None                                                ; -6.120 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; -6.135 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -6.298 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; HALT        ;
; N/A                                     ; None                                                ; -6.388 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; -6.503 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; -6.518 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -6.624 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; -6.659 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1       ;
; N/A                                     ; None                                                ; -6.670 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; -6.677 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP          ;
; N/A                                     ; None                                                ; -7.076 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP          ;
; N/A                                     ; None                                                ; -7.165 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; -7.180 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -7.280 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; -7.404 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; HALT        ;
; N/A                                     ; None                                                ; -7.656 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; -7.669 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1       ;
; N/A                                     ; None                                                ; -7.673 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0       ;
; N/A                                     ; None                                                ; -7.688 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -7.787 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; HALT        ;
; N/A                                     ; None                                                ; -8.157 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP          ;
; N/A                                     ; None                                                ; -8.351 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0       ;
; N/A                                     ; None                                                ; -8.366 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -8.435 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; -8.449 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; HALT        ;
; N/A                                     ; None                                                ; -8.957 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; HALT        ;
; N/A                                     ; None                                                ; -9.110 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; -9.209 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; -9.255 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; -9.262 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; -9.263 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP          ;
; N/A                                     ; None                                                ; -9.361 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0       ;
; N/A                                     ; None                                                ; -9.376 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CONTINUE_CP ;
; N/A                                     ; None                                                ; -9.462 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; -9.635 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; HALT        ;
; N/A                                     ; None                                                ; -9.646 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP          ;
; N/A                                     ; None                                                ; -9.865 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; -10.027 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;         ;                                                                      ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+----------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                            ;
+-------+--------------+------------+----------------------------------------------------------------------+-------+-------------+
; Slack ; Required tco ; Actual tco ; From                                                                 ; To    ; From Clock  ;
+-------+--------------+------------+----------------------------------------------------------------------+-------+-------------+
; N/A   ; None         ; 34.085 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; CP          ;
; N/A   ; None         ; 32.226 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; HALT        ;
; N/A   ; None         ; 30.957 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; CONTINUE_CP ;
; N/A   ; None         ; 30.942 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI0       ;
; N/A   ; None         ; 30.496 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMDFF      ;
; N/A   ; None         ; 30.178 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; CP          ;
; N/A   ; None         ; 29.878 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMCLRN     ;
; N/A   ; None         ; 29.471 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; RAMA7 ; CP          ;
; N/A   ; None         ; 29.250 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI1       ;
; N/A   ; None         ; 28.497 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; RAMA6 ; CP          ;
; N/A   ; None         ; 28.319 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; HALT        ;
; N/A   ; None         ; 27.612 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; RAMA7 ; HALT        ;
; N/A   ; None         ; 27.050 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; CONTINUE_CP ;
; N/A   ; None         ; 27.035 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI0       ;
; N/A   ; None         ; 26.853 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; RAMA7 ; PCCP        ;
; N/A   ; None         ; 26.638 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; RAMA6 ; HALT        ;
; N/A   ; None         ; 26.589 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMDFF      ;
; N/A   ; None         ; 26.507 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; RAMA5 ; CP          ;
; N/A   ; None         ; 26.376 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; CP          ;
; N/A   ; None         ; 26.343 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; RAMA7 ; CONTINUE_CP ;
; N/A   ; None         ; 25.971 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMCLRN     ;
; N/A   ; None         ; 25.879 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; RAMA6 ; PCCP        ;
; N/A   ; None         ; 25.611 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI2       ;
; N/A   ; None         ; 25.369 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; RAMA6 ; CONTINUE_CP ;
; N/A   ; None         ; 25.343 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI1       ;
; N/A   ; None         ; 24.648 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; RAMA5 ; HALT        ;
; N/A   ; None         ; 24.517 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; HALT        ;
; N/A   ; None         ; 24.294 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; RAMA4 ; CP          ;
; N/A   ; None         ; 23.889 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; RAMA5 ; PCCP        ;
; N/A   ; None         ; 23.418 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; CP          ;
; N/A   ; None         ; 23.379 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; RAMA5 ; CONTINUE_CP ;
; N/A   ; None         ; 23.248 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; CONTINUE_CP ;
; N/A   ; None         ; 23.233 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI0       ;
; N/A   ; None         ; 23.026 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI3       ;
; N/A   ; None         ; 22.787 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMDFF      ;
; N/A   ; None         ; 22.435 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; RAMA4 ; HALT        ;
; N/A   ; None         ; 22.169 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMCLRN     ;
; N/A   ; None         ; 21.885 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; RAMA3 ; CP          ;
; N/A   ; None         ; 21.704 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI2       ;
; N/A   ; None         ; 21.676 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; RAMA4 ; PCCP        ;
; N/A   ; None         ; 21.559 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; HALT        ;
; N/A   ; None         ; 21.541 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI1       ;
; N/A   ; None         ; 21.166 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; RAMA4 ; CONTINUE_CP ;
; N/A   ; None         ; 20.905 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; CP          ;
; N/A   ; None         ; 20.554 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; RAMA2 ; CP          ;
; N/A   ; None         ; 20.290 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; CONTINUE_CP ;
; N/A   ; None         ; 20.275 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMI0       ;
; N/A   ; None         ; 20.158 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI4       ;
; N/A   ; None         ; 20.026 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; RAMA3 ; HALT        ;
; N/A   ; None         ; 19.829 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMDFF      ;
; N/A   ; None         ; 19.569 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; RAMA1 ; CP          ;
; N/A   ; None         ; 19.267 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; RAMA3 ; PCCP        ;
; N/A   ; None         ; 19.211 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMCLRN     ;
; N/A   ; None         ; 19.119 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI3       ;
; N/A   ; None         ; 19.046 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; HALT        ;
; N/A   ; None         ; 19.006 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; CP          ;
; N/A   ; None         ; 18.757 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; RAMA3 ; CONTINUE_CP ;
; N/A   ; None         ; 18.695 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; RAMA2 ; HALT        ;
; N/A   ; None         ; 18.583 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMI1       ;
; N/A   ; None         ; 17.936 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; RAMA2 ; PCCP        ;
; N/A   ; None         ; 17.902 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI2       ;
; N/A   ; None         ; 17.804 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI5       ;
; N/A   ; None         ; 17.777 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; CONTINUE_CP ;
; N/A   ; None         ; 17.762 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMI0       ;
; N/A   ; None         ; 17.710 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; RAMA1 ; HALT        ;
; N/A   ; None         ; 17.426 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; RAMA2 ; CONTINUE_CP ;
; N/A   ; None         ; 17.316 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMDFF      ;
; N/A   ; None         ; 17.147 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; HALT        ;
; N/A   ; None         ; 16.951 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; RAMA1 ; PCCP        ;
; N/A   ; None         ; 16.698 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMCLRN     ;
; N/A   ; None         ; 16.576 ns  ; register8_with_clrn:inst1|inst15                                     ; RAMA2 ; CP          ;
; N/A   ; None         ; 16.533 ns  ; register8_with_clrn:inst1|inst14                                     ; RAMA1 ; CP          ;
; N/A   ; None         ; 16.441 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; RAMA1 ; CONTINUE_CP ;
; N/A   ; None         ; 16.271 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; RAMA0 ; CP          ;
; N/A   ; None         ; 16.251 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI4       ;
; N/A   ; None         ; 16.166 ns  ; register8_with_clrn:inst1|inst11                                     ; RAMA4 ; CP          ;
; N/A   ; None         ; 16.084 ns  ; register8_with_clrn_tri:inst3|inst7                                  ; RAMD6 ; CP          ;
; N/A   ; None         ; 16.070 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMI1       ;
; N/A   ; None         ; 16.038 ns  ; register8_with_clrn:inst1|inst16                                     ; RAMA0 ; CP          ;
; N/A   ; None         ; 16.036 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; CP          ;
; N/A   ; None         ; 16.012 ns  ; register8_with_clrn_tri:inst3|inst11                                 ; RAMD4 ; CP          ;
; N/A   ; None         ; 15.907 ns  ; register8_with_clrn_tri:inst3|inst                                   ; RAMD7 ; CP          ;
; N/A   ; None         ; 15.878 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; CONTINUE_CP ;
; N/A   ; None         ; 15.863 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; ROMI0       ;
; N/A   ; None         ; 15.845 ns  ; register8_with_clrn:inst1|inst7                                      ; RAMA6 ; CP          ;
; N/A   ; None         ; 15.725 ns  ; register8_with_clrn_tri:inst3|inst16                                 ; RAMD0 ; CP          ;
; N/A   ; None         ; 15.691 ns  ; register8_with_clrn_tri:inst3|inst14                                 ; RAMD1 ; CP          ;
; N/A   ; None         ; 15.463 ns  ; register8_with_clrn:inst1|inst                                       ; RAMA7 ; CP          ;
; N/A   ; None         ; 15.417 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; ROMDFF      ;
; N/A   ; None         ; 15.317 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI3       ;
; N/A   ; None         ; 15.315 ns  ; register8_with_clrn_tri:inst3|inst15                                 ; RAMD2 ; CP          ;
; N/A   ; None         ; 14.944 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMI2       ;
; N/A   ; None         ; 14.799 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; ROMCLRN     ;
; N/A   ; None         ; 14.717 ns  ; register8_with_clrn:inst1|inst15                                     ; RAMA2 ; HALT        ;
; N/A   ; None         ; 14.674 ns  ; register8_with_clrn:inst1|inst14                                     ; RAMA1 ; HALT        ;
; N/A   ; None         ; 14.412 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; RAMA0 ; HALT        ;
; N/A   ; None         ; 14.307 ns  ; register8_with_clrn:inst1|inst11                                     ; RAMA4 ; HALT        ;
; N/A   ; None         ; 14.225 ns  ; register8_with_clrn_tri:inst3|inst7                                  ; RAMD6 ; HALT        ;
; N/A   ; None         ; 14.179 ns  ; register8_with_clrn:inst1|inst16                                     ; RAMA0 ; HALT        ;
; N/A   ; None         ; 14.177 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; HALT        ;
; N/A   ; None         ; 14.171 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; ROMI1       ;
; N/A   ; None         ; 14.153 ns  ; register8_with_clrn_tri:inst3|inst11                                 ; RAMD4 ; HALT        ;
; N/A   ; None         ; 14.048 ns  ; register8_with_clrn_tri:inst3|inst                                   ; RAMD7 ; HALT        ;
; N/A   ; None         ; 13.986 ns  ; register8_with_clrn:inst1|inst7                                      ; RAMA6 ; HALT        ;
; N/A   ; None         ; 13.963 ns  ; register8_with_clrn:inst1|inst15                                     ; RAMA2 ; MARCP       ;
; N/A   ; None         ; 13.920 ns  ; register8_with_clrn:inst1|inst14                                     ; RAMA1 ; MARCP       ;
; N/A   ; None         ; 13.897 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI5       ;
; N/A   ; None         ; 13.866 ns  ; register8_with_clrn_tri:inst3|inst16                                 ; RAMD0 ; HALT        ;
; N/A   ; None         ; 13.832 ns  ; register8_with_clrn_tri:inst3|inst14                                 ; RAMD1 ; HALT        ;
; N/A   ; None         ; 13.711 ns  ; register8_with_clrn_tri:inst3|inst7                                  ; RAMD6 ; MBRCP       ;
; N/A   ; None         ; 13.654 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; ROMA0 ; CP          ;
; N/A   ; None         ; 13.653 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; RAMA0 ; PCCP        ;
; N/A   ; None         ; 13.639 ns  ; register8_with_clrn_tri:inst3|inst11                                 ; RAMD4 ; MBRCP       ;
; N/A   ; None         ; 13.604 ns  ; register8_with_clrn:inst1|inst                                       ; RAMA7 ; HALT        ;
; N/A   ; None         ; 13.553 ns  ; register8_with_clrn:inst1|inst11                                     ; RAMA4 ; MARCP       ;
; N/A   ; None         ; 13.534 ns  ; register8_with_clrn_tri:inst3|inst                                   ; RAMD7 ; MBRCP       ;
; N/A   ; None         ; 13.456 ns  ; register8_with_clrn_tri:inst3|inst15                                 ; RAMD2 ; HALT        ;
; N/A   ; None         ; 13.448 ns  ; register8_with_clrn:inst1|inst15                                     ; RAMA2 ; CONTINUE_CP ;
; N/A   ; None         ; 13.425 ns  ; register8_with_clrn:inst1|inst16                                     ; RAMA0 ; MARCP       ;
; N/A   ; None         ; 13.405 ns  ; register8_with_clrn:inst1|inst14                                     ; RAMA1 ; CONTINUE_CP ;
; N/A   ; None         ; 13.352 ns  ; register8_with_clrn_tri:inst3|inst16                                 ; RAMD0 ; MBRCP       ;
; N/A   ; None         ; 13.318 ns  ; register8_with_clrn_tri:inst3|inst14                                 ; RAMD1 ; MBRCP       ;
; N/A   ; None         ; 13.232 ns  ; register8_with_clrn:inst1|inst7                                      ; RAMA6 ; MARCP       ;
; N/A   ; None         ; 13.216 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI6       ;
; N/A   ; None         ; 13.143 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; RAMA0 ; CONTINUE_CP ;
; N/A   ; None         ; 13.038 ns  ; register8_with_clrn:inst1|inst11                                     ; RAMA4 ; CONTINUE_CP ;
; N/A   ; None         ; 12.956 ns  ; register8_with_clrn_tri:inst3|inst7                                  ; RAMD6 ; CONTINUE_CP ;
; N/A   ; None         ; 12.942 ns  ; register8_with_clrn_tri:inst3|inst15                                 ; RAMD2 ; MBRCP       ;
; N/A   ; None         ; 12.910 ns  ; register8_with_clrn:inst1|inst16                                     ; RAMA0 ; CONTINUE_CP ;
; N/A   ; None         ; 12.908 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; CONTINUE_CP ;
; N/A   ; None         ; 12.893 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; ROMI0       ;
; N/A   ; None         ; 12.884 ns  ; register8_with_clrn_tri:inst3|inst11                                 ; RAMD4 ; CONTINUE_CP ;
; N/A   ; None         ; 12.850 ns  ; register8_with_clrn:inst1|inst                                       ; RAMA7 ; MARCP       ;
; N/A   ; None         ; 12.779 ns  ; register8_with_clrn_tri:inst3|inst                                   ; RAMD7 ; CONTINUE_CP ;
; N/A   ; None         ; 12.717 ns  ; register8_with_clrn:inst1|inst7                                      ; RAMA6 ; CONTINUE_CP ;
; N/A   ; None         ; 12.597 ns  ; register8_with_clrn_tri:inst3|inst16                                 ; RAMD0 ; CONTINUE_CP ;
; N/A   ; None         ; 12.563 ns  ; register8_with_clrn_tri:inst3|inst14                                 ; RAMD1 ; CONTINUE_CP ;
; N/A   ; None         ; 12.449 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI4       ;
; N/A   ; None         ; 12.447 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; ROMDFF      ;
; N/A   ; None         ; 12.431 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMI2       ;
; N/A   ; None         ; 12.359 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMI3       ;
; N/A   ; None         ; 12.335 ns  ; register8_with_clrn:inst1|inst                                       ; RAMA7 ; CONTINUE_CP ;
; N/A   ; None         ; 12.187 ns  ; register8_with_clrn_tri:inst3|inst15                                 ; RAMD2 ; CONTINUE_CP ;
; N/A   ; None         ; 12.135 ns  ; start_and_stop:inst5|inst4                                           ; uRD   ; CP          ;
; N/A   ; None         ; 11.829 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; ROMCLRN     ;
; N/A   ; None         ; 11.796 ns  ; start_and_stop:inst5|inst4                                           ; CPuIR ; CP          ;
; N/A   ; None         ; 11.795 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; ROMA0 ; HALT        ;
; N/A   ; None         ; 10.526 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; ROMA0 ; CONTINUE_CP ;
+-------+--------------+------------+----------------------------------------------------------------------+-------+-------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+-------------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To    ;
+-------+-------------------+-----------------+-------------+-------+
; N/A   ; None              ; 16.244 ns       ; ROMI7       ; ROMA7 ;
; N/A   ; None              ; 15.327 ns       ; ROMDFF      ; ROMA7 ;
; N/A   ; None              ; 14.700 ns       ; MARY        ; RAMA2 ;
; N/A   ; None              ; 14.672 ns       ; PCY         ; RAMA1 ;
; N/A   ; None              ; 14.531 ns       ; PCY         ; RAMA3 ;
; N/A   ; None              ; 14.292 ns       ; MARY        ; RAMA4 ;
; N/A   ; None              ; 14.289 ns       ; PCY         ; RAMA2 ;
; N/A   ; None              ; 14.179 ns       ; PCY         ; RAMA0 ;
; N/A   ; None              ; 14.179 ns       ; MARY        ; RAMA1 ;
; N/A   ; None              ; 14.070 ns       ; PCY         ; RAMA5 ;
; N/A   ; None              ; 13.972 ns       ; MARY        ; RAMA6 ;
; N/A   ; None              ; 13.878 ns       ; PCY         ; RAMA4 ;
; N/A   ; None              ; 13.683 ns       ; MARY        ; RAMA0 ;
; N/A   ; None              ; 13.586 ns       ; MARY        ; RAMA7 ;
; N/A   ; None              ; 13.556 ns       ; PCY         ; RAMA6 ;
; N/A   ; None              ; 13.280 ns       ; ROMCLRN     ; ROMA7 ;
; N/A   ; None              ; 13.178 ns       ; PCY         ; RAMA7 ;
; N/A   ; None              ; 11.489 ns       ; EN_MBR      ; RAMD7 ;
; N/A   ; None              ; 11.201 ns       ; ROMI1       ; ROMA1 ;
; N/A   ; None              ; 11.156 ns       ; EN_MBR      ; RAMD6 ;
; N/A   ; None              ; 11.151 ns       ; EN_MBR      ; RAMD0 ;
; N/A   ; None              ; 11.151 ns       ; EN_MBR      ; RAMD1 ;
; N/A   ; None              ; 11.145 ns       ; EN_MBR      ; RAMD4 ;
; N/A   ; None              ; 11.131 ns       ; EN_MBR      ; RAMD2 ;
; N/A   ; None              ; 10.991 ns       ; RDI         ; RDO   ;
; N/A   ; None              ; 10.852 ns       ; WRI         ; WRO   ;
; N/A   ; None              ; 10.532 ns       ; ROMI2       ; ROMA2 ;
; N/A   ; None              ; 10.511 ns       ; ROMI0       ; ROMA0 ;
; N/A   ; None              ; 10.326 ns       ; ROMDFF      ; ROMA1 ;
; N/A   ; None              ; 10.276 ns       ; HALT        ; uRD   ;
; N/A   ; None              ; 10.133 ns       ; ROMDFF      ; ROMA2 ;
; N/A   ; None              ; 10.095 ns       ; ROMI5       ; ROMA5 ;
; N/A   ; None              ; 10.065 ns       ; ROMDFF      ; ROMA0 ;
; N/A   ; None              ; 9.937 ns        ; HALT        ; CPuIR ;
; N/A   ; None              ; 9.895 ns        ; ROMDFF      ; ROMA5 ;
; N/A   ; None              ; 9.846 ns        ; ROMI3       ; ROMA3 ;
; N/A   ; None              ; 9.527 ns        ; ROMCLRN     ; ROMA1 ;
; N/A   ; None              ; 9.491 ns        ; ROMI4       ; ROMA4 ;
; N/A   ; None              ; 9.463 ns        ; ROMDFF      ; ROMA3 ;
; N/A   ; None              ; 9.447 ns        ; ROMCLRN     ; ROMA0 ;
; N/A   ; None              ; 9.355 ns        ; ROMDFF      ; ROMA6 ;
; N/A   ; None              ; 9.309 ns        ; ROMI6       ; ROMA6 ;
; N/A   ; None              ; 9.052 ns        ; ROMCLRN     ; ROMA2 ;
; N/A   ; None              ; 9.007 ns        ; CONTINUE_CP ; uRD   ;
; N/A   ; None              ; 8.813 ns        ; ROMDFF      ; ROMA4 ;
; N/A   ; None              ; 8.801 ns        ; ROMCLRN     ; ROMA3 ;
; N/A   ; None              ; 8.699 ns        ; ROMCLRN     ; ROMA6 ;
; N/A   ; None              ; 8.668 ns        ; CONTINUE_CP ; CPuIR ;
; N/A   ; None              ; 8.062 ns        ; ROMCLRN     ; ROMA5 ;
; N/A   ; None              ; 7.803 ns        ; ROMCLRN     ; ROMA4 ;
+-------+-------------------+-----------------+-------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+----------------------------------------------------------------------+-------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From    ; To                                                                   ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+----------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 18.605 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 17.995 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 17.949 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 17.175 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 16.746 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 16.396 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 16.136 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 16.090 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 15.477 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 15.462 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0       ;
; N/A                                     ; None                                                ; 15.316 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 15.128 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 15.016 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 14.867 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 14.852 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0       ;
; N/A                                     ; None                                                ; 14.821 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 14.806 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0       ;
; N/A                                     ; None                                                ; 14.563 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 14.537 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 14.406 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 14.398 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 14.363 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 14.360 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 14.211 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 14.047 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 14.032 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0       ;
; N/A                                     ; None                                                ; 13.788 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 13.770 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; 13.742 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 13.586 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 13.269 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 13.268 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 13.253 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0       ;
; N/A                                     ; None                                                ; 13.160 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; 13.114 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; 12.968 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 12.807 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 12.770 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP          ;
; N/A                                     ; None                                                ; 12.704 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 12.504 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 12.352 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 12.340 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; 12.189 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 12.000 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 11.985 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0       ;
; N/A                                     ; None                                                ; 11.760 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP          ;
; N/A                                     ; None                                                ; 11.561 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; 11.539 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 11.435 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 11.420 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0       ;
; N/A                                     ; None                                                ; 11.235 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 11.220 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0       ;
; N/A                                     ; None                                                ; 11.083 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 11.082 ns ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP          ;
; N/A                                     ; None                                                ; 11.068 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0       ;
; N/A                                     ; None                                                ; 10.974 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 10.921 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 10.911 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; HALT        ;
; N/A                                     ; None                                                ; 10.774 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 10.622 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF      ;
; N/A                                     ; None                                                ; 10.574 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP          ;
; N/A                                     ; None                                                ; 10.356 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 10.293 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; 10.156 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 10.131 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; 10.004 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN     ;
; N/A                                     ; None                                                ; 9.912 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP          ;
; N/A                                     ; None                                                ; 9.901 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; HALT        ;
; N/A                                     ; None                                                ; 9.728 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; 9.642 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 9.627 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0       ;
; N/A                                     ; None                                                ; 9.529 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP          ;
; N/A                                     ; None                                                ; 9.528 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; 9.521 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; 9.475 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; 9.376 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1       ;
; N/A                                     ; None                                                ; 9.223 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; HALT        ;
; N/A                                     ; None                                                ; 9.181 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF      ;
; N/A                                     ; None                                                ; 8.715 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; HALT        ;
; N/A                                     ; None                                                ; 8.701 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; 8.632 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 8.617 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0       ;
; N/A                                     ; None                                                ; 8.563 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN     ;
; N/A                                     ; None                                                ; 8.423 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP          ;
; N/A                                     ; None                                                ; 8.171 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF      ;
; N/A                                     ; None                                                ; 8.053 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; HALT        ;
; N/A                                     ; None                                                ; 7.954 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 7.939 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0       ;
; N/A                                     ; None                                                ; 7.935 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1       ;
; N/A                                     ; None                                                ; 7.922 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; 7.670 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; HALT        ;
; N/A                                     ; None                                                ; 7.553 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN     ;
; N/A                                     ; None                                                ; 7.546 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; 7.493 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF      ;
; N/A                                     ; None                                                ; 7.446 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 7.431 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; 7.342 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP          ;
; N/A                                     ; None                                                ; 6.985 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; 6.943 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP          ;
; N/A                                     ; None                                                ; 6.936 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; 6.925 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1       ;
; N/A                                     ; None                                                ; 6.890 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; 6.875 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN     ;
; N/A                                     ; None                                                ; 6.784 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 6.769 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; 6.654 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; 6.564 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; HALT        ;
; N/A                                     ; None                                                ; 6.401 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 6.386 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; 6.367 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 6.323 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; 6.247 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1       ;
; N/A                                     ; None                                                ; 6.116 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; 6.089 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; 5.940 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; 5.889 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; 5.739 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; 5.737 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2       ;
; N/A                                     ; None                                                ; 5.705 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 5.483 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; HALT        ;
; N/A                                     ; None                                                ; 5.337 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; 5.322 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 5.295 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 5.280 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; 5.084 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; HALT        ;
; N/A                                     ; None                                                ; 5.077 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; 4.996 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP          ;
; N/A                                     ; None                                                ; 4.834 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; 4.694 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; 4.678 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; 4.296 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2       ;
; N/A                                     ; None                                                ; 4.216 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 4.214 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 4.199 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; 4.197 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP          ;
; N/A                                     ; None                                                ; 4.069 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; 4.068 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; 4.022 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; 3.815 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 3.800 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; 3.753 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; 3.588 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; 3.504 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; 3.354 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; 3.322 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP          ;
; N/A                                     ; None                                                ; 3.304 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; 3.286 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2       ;
; N/A                                     ; None                                                ; 3.248 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; 3.152 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3       ;
; N/A                                     ; None                                                ; 3.137 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; HALT        ;
; N/A                                     ; None                                                ; 3.135 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 2.868 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 2.866 ns  ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; CP          ;
; N/A                                     ; None                                                ; 2.849 ns  ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; CP          ;
; N/A                                     ; None                                                ; 2.847 ns  ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; CP          ;
; N/A                                     ; None                                                ; 2.736 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 2.682 ns  ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; CP          ;
; N/A                                     ; None                                                ; 2.636 ns  ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; CP          ;
; N/A                                     ; None                                                ; 2.608 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2       ;
; N/A                                     ; None                                                ; 2.590 ns  ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; CP          ;
; N/A                                     ; None                                                ; 2.575 ns  ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; CP          ;
; N/A                                     ; None                                                ; 2.507 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; 2.469 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; 2.397 ns  ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; CP          ;
; N/A                                     ; None                                                ; 2.338 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; HALT        ;
; N/A                                     ; None                                                ; 2.324 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; 2.250 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 2.108 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1       ;
; N/A                                     ; None                                                ; 2.100 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2       ;
; N/A                                     ; None                                                ; 2.037 ns  ; RAMD7   ; register8_with_clrn:inst1|inst                                       ; CP          ;
; N/A                                     ; None                                                ; 1.868 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 1.853 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; 1.804 ns  ; ROMI0   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP          ;
; N/A                                     ; None                                                ; 1.771 ns  ; RAMD0   ; register8_with_clrn:inst1|inst16                                     ; CP          ;
; N/A                                     ; None                                                ; 1.714 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; 1.711 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3       ;
; N/A                                     ; None                                                ; 1.668 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; 1.613 ns  ; RAMD6   ; register8_with_clrn:inst1|inst7                                      ; CP          ;
; N/A                                     ; None                                                ; 1.543 ns  ; RAMD4   ; register8_with_clrn:inst1|inst11                                     ; CP          ;
; N/A                                     ; None                                                ; 1.463 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; HALT        ;
; N/A                                     ; None                                                ; 1.438 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2       ;
; N/A                                     ; None                                                ; 1.407 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; 1.201 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; 1.069 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CONTINUE_CP ;
; N/A                                     ; None                                                ; 1.055 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2       ;
; N/A                                     ; None                                                ; 1.054 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0       ;
; N/A                                     ; None                                                ; 1.009 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; HALT        ;
; N/A                                     ; None                                                ; 1.007 ns  ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; HALT        ;
; N/A                                     ; None                                                ; 0.990 ns  ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; HALT        ;
; N/A                                     ; None                                                ; 0.988 ns  ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; HALT        ;
; N/A                                     ; None                                                ; 0.894 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5       ;
; N/A                                     ; None                                                ; 0.823 ns  ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; HALT        ;
; N/A                                     ; None                                                ; 0.789 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN     ;
; N/A                                     ; None                                                ; 0.777 ns  ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; HALT        ;
; N/A                                     ; None                                                ; 0.731 ns  ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; HALT        ;
; N/A                                     ; None                                                ; 0.716 ns  ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; HALT        ;
; N/A                                     ; None                                                ; 0.701 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3       ;
; N/A                                     ; None                                                ; 0.636 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4       ;
; N/A                                     ; None                                                ; 0.608 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF      ;
; N/A                                     ; None                                                ; 0.538 ns  ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; HALT        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;         ;                                                                      ;             ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+----------------------------------------------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Apr 03 14:21:35 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fetch_system -c fetch_system --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst1|inst~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst|inst2~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst|inst~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CONTINUE_CP" is an undefined clock
    Info: Assuming node "CP" is an undefined clock
    Info: Assuming node "HALT" is an undefined clock
    Info: Assuming node "PCCP" is an undefined clock
    Info: Assuming node "MARCP" is an undefined clock
    Info: Assuming node "MBRCP" is an undefined clock
    Info: Assuming node "ROMI6" is an undefined clock
    Info: Assuming node "ROMDFF" is an undefined clock
    Info: Assuming node "ROMCLRN" is an undefined clock
    Info: Assuming node "ROMI3" is an undefined clock
    Info: Assuming node "ROMI0" is an undefined clock
    Info: Assuming node "ROMI1" is an undefined clock
    Info: Assuming node "ROMI2" is an undefined clock
    Info: Assuming node "ROMI4" is an undefined clock
    Info: Assuming node "ROMI5" is an undefined clock
Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst2~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst13" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst14" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst15" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst8" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst13" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst14" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst8" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated" as buffer
    Info: Detected gated clock "inst27" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected ripple clock "start_and_stop:inst5|inst4" as buffer
    Info: Detected gated clock "start_and_stop:inst5|inst" as buffer
    Info: Detected gated clock "inst26" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst1|inst" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst1|inst2" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst1|inst4" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst1|inst6" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst|inst" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst|inst2" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst|inst4" as buffer
Info: Clock "CONTINUE_CP" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CONTINUE_CP" to destination register is 23.830 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUE_CP'
            Info: 2: + IC(1.491 ns) + CELL(0.206 ns) = 2.847 ns; Loc. = LCCOMB_X12_Y10_N0; Fanout = 6; COMB Node = 'start_and_stop:inst5|inst'
            Info: 3: + IC(0.358 ns) + CELL(0.970 ns) = 4.175 ns; Loc. = LCFF_X12_Y10_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
            Info: 4: + IC(0.442 ns) + CELL(0.206 ns) = 4.823 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 5: + IC(0.338 ns) + CELL(0.970 ns) = 6.131 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 6: + IC(0.442 ns) + CELL(0.370 ns) = 6.943 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 7: + IC(1.875 ns) + CELL(0.970 ns) = 9.788 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 8: + IC(0.453 ns) + CELL(0.370 ns) = 10.611 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 9: + IC(0.356 ns) + CELL(0.970 ns) = 11.937 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 10: + IC(0.456 ns) + CELL(0.370 ns) = 12.763 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 11: + IC(0.545 ns) + CELL(0.970 ns) = 14.278 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 12: + IC(1.117 ns) + CELL(0.370 ns) = 15.765 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 13: + IC(1.008 ns) + CELL(0.970 ns) = 17.743 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 14: + IC(0.722 ns) + CELL(0.206 ns) = 18.671 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 15: + IC(1.002 ns) + CELL(0.970 ns) = 20.643 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 16: + IC(1.124 ns) + CELL(0.370 ns) = 22.137 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 17: + IC(1.027 ns) + CELL(0.666 ns) = 23.830 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 11.074 ns ( 46.47 % )
            Info: Total interconnect delay = 12.756 ns ( 53.53 % )
        Info: - Longest clock path from clock "CONTINUE_CP" to source register is 23.830 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUE_CP'
            Info: 2: + IC(1.491 ns) + CELL(0.206 ns) = 2.847 ns; Loc. = LCCOMB_X12_Y10_N0; Fanout = 6; COMB Node = 'start_and_stop:inst5|inst'
            Info: 3: + IC(0.358 ns) + CELL(0.970 ns) = 4.175 ns; Loc. = LCFF_X12_Y10_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
            Info: 4: + IC(0.442 ns) + CELL(0.206 ns) = 4.823 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 5: + IC(0.338 ns) + CELL(0.970 ns) = 6.131 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 6: + IC(0.442 ns) + CELL(0.370 ns) = 6.943 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 7: + IC(1.875 ns) + CELL(0.970 ns) = 9.788 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 8: + IC(0.453 ns) + CELL(0.370 ns) = 10.611 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 9: + IC(0.356 ns) + CELL(0.970 ns) = 11.937 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 10: + IC(0.456 ns) + CELL(0.370 ns) = 12.763 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 11: + IC(0.545 ns) + CELL(0.970 ns) = 14.278 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 12: + IC(1.117 ns) + CELL(0.370 ns) = 15.765 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 13: + IC(1.008 ns) + CELL(0.970 ns) = 17.743 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 14: + IC(0.722 ns) + CELL(0.206 ns) = 18.671 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 15: + IC(1.002 ns) + CELL(0.970 ns) = 20.643 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 16: + IC(1.124 ns) + CELL(0.370 ns) = 22.137 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 17: + IC(1.027 ns) + CELL(0.666 ns) = 23.830 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 11.074 ns ( 46.47 % )
            Info: Total interconnect delay = 12.756 ns ( 53.53 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CP" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CP" to destination register is 26.958 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
            Info: 2: + IC(1.270 ns) + CELL(0.970 ns) = 3.390 ns; Loc. = LCFF_X31_Y9_N17; Fanout = 1; REG Node = 'start_and_stop:inst5|inst4'
            Info: 3: + IC(2.215 ns) + CELL(0.370 ns) = 5.975 ns; Loc. = LCCOMB_X12_Y10_N0; Fanout = 6; COMB Node = 'start_and_stop:inst5|inst'
            Info: 4: + IC(0.358 ns) + CELL(0.970 ns) = 7.303 ns; Loc. = LCFF_X12_Y10_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
            Info: 5: + IC(0.442 ns) + CELL(0.206 ns) = 7.951 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 6: + IC(0.338 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 7: + IC(0.442 ns) + CELL(0.370 ns) = 10.071 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 8: + IC(1.875 ns) + CELL(0.970 ns) = 12.916 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 9: + IC(0.453 ns) + CELL(0.370 ns) = 13.739 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 10: + IC(0.356 ns) + CELL(0.970 ns) = 15.065 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 11: + IC(0.456 ns) + CELL(0.370 ns) = 15.891 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 12: + IC(0.545 ns) + CELL(0.970 ns) = 17.406 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 13: + IC(1.117 ns) + CELL(0.370 ns) = 18.893 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 14: + IC(1.008 ns) + CELL(0.970 ns) = 20.871 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 15: + IC(0.722 ns) + CELL(0.206 ns) = 21.799 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 16: + IC(1.002 ns) + CELL(0.970 ns) = 23.771 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 17: + IC(1.124 ns) + CELL(0.370 ns) = 25.265 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 18: + IC(1.027 ns) + CELL(0.666 ns) = 26.958 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 12.208 ns ( 45.29 % )
            Info: Total interconnect delay = 14.750 ns ( 54.71 % )
        Info: - Longest clock path from clock "CP" to source register is 26.958 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
            Info: 2: + IC(1.270 ns) + CELL(0.970 ns) = 3.390 ns; Loc. = LCFF_X31_Y9_N17; Fanout = 1; REG Node = 'start_and_stop:inst5|inst4'
            Info: 3: + IC(2.215 ns) + CELL(0.370 ns) = 5.975 ns; Loc. = LCCOMB_X12_Y10_N0; Fanout = 6; COMB Node = 'start_and_stop:inst5|inst'
            Info: 4: + IC(0.358 ns) + CELL(0.970 ns) = 7.303 ns; Loc. = LCFF_X12_Y10_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
            Info: 5: + IC(0.442 ns) + CELL(0.206 ns) = 7.951 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 6: + IC(0.338 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 7: + IC(0.442 ns) + CELL(0.370 ns) = 10.071 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 8: + IC(1.875 ns) + CELL(0.970 ns) = 12.916 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 9: + IC(0.453 ns) + CELL(0.370 ns) = 13.739 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 10: + IC(0.356 ns) + CELL(0.970 ns) = 15.065 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 11: + IC(0.456 ns) + CELL(0.370 ns) = 15.891 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 12: + IC(0.545 ns) + CELL(0.970 ns) = 17.406 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 13: + IC(1.117 ns) + CELL(0.370 ns) = 18.893 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 14: + IC(1.008 ns) + CELL(0.970 ns) = 20.871 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 15: + IC(0.722 ns) + CELL(0.206 ns) = 21.799 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 16: + IC(1.002 ns) + CELL(0.970 ns) = 23.771 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 17: + IC(1.124 ns) + CELL(0.370 ns) = 25.265 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 18: + IC(1.027 ns) + CELL(0.666 ns) = 26.958 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 12.208 ns ( 45.29 % )
            Info: Total interconnect delay = 14.750 ns ( 54.71 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "HALT" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "HALT" to destination register is 25.099 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'HALT'
            Info: 2: + IC(2.627 ns) + CELL(0.505 ns) = 4.116 ns; Loc. = LCCOMB_X12_Y10_N0; Fanout = 6; COMB Node = 'start_and_stop:inst5|inst'
            Info: 3: + IC(0.358 ns) + CELL(0.970 ns) = 5.444 ns; Loc. = LCFF_X12_Y10_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
            Info: 4: + IC(0.442 ns) + CELL(0.206 ns) = 6.092 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 5: + IC(0.338 ns) + CELL(0.970 ns) = 7.400 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 6: + IC(0.442 ns) + CELL(0.370 ns) = 8.212 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 7: + IC(1.875 ns) + CELL(0.970 ns) = 11.057 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 8: + IC(0.453 ns) + CELL(0.370 ns) = 11.880 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 9: + IC(0.356 ns) + CELL(0.970 ns) = 13.206 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 10: + IC(0.456 ns) + CELL(0.370 ns) = 14.032 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 11: + IC(0.545 ns) + CELL(0.970 ns) = 15.547 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 12: + IC(1.117 ns) + CELL(0.370 ns) = 17.034 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 13: + IC(1.008 ns) + CELL(0.970 ns) = 19.012 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 14: + IC(0.722 ns) + CELL(0.206 ns) = 19.940 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 15: + IC(1.002 ns) + CELL(0.970 ns) = 21.912 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 16: + IC(1.124 ns) + CELL(0.370 ns) = 23.406 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 17: + IC(1.027 ns) + CELL(0.666 ns) = 25.099 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 11.207 ns ( 44.65 % )
            Info: Total interconnect delay = 13.892 ns ( 55.35 % )
        Info: - Longest clock path from clock "HALT" to source register is 25.099 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'HALT'
            Info: 2: + IC(2.627 ns) + CELL(0.505 ns) = 4.116 ns; Loc. = LCCOMB_X12_Y10_N0; Fanout = 6; COMB Node = 'start_and_stop:inst5|inst'
            Info: 3: + IC(0.358 ns) + CELL(0.970 ns) = 5.444 ns; Loc. = LCFF_X12_Y10_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
            Info: 4: + IC(0.442 ns) + CELL(0.206 ns) = 6.092 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 5: + IC(0.338 ns) + CELL(0.970 ns) = 7.400 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 6: + IC(0.442 ns) + CELL(0.370 ns) = 8.212 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 7: + IC(1.875 ns) + CELL(0.970 ns) = 11.057 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 8: + IC(0.453 ns) + CELL(0.370 ns) = 11.880 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 9: + IC(0.356 ns) + CELL(0.970 ns) = 13.206 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 10: + IC(0.456 ns) + CELL(0.370 ns) = 14.032 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 11: + IC(0.545 ns) + CELL(0.970 ns) = 15.547 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 12: + IC(1.117 ns) + CELL(0.370 ns) = 17.034 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 13: + IC(1.008 ns) + CELL(0.970 ns) = 19.012 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 14: + IC(0.722 ns) + CELL(0.206 ns) = 19.940 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 15: + IC(1.002 ns) + CELL(0.970 ns) = 21.912 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 16: + IC(1.124 ns) + CELL(0.370 ns) = 23.406 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 17: + IC(1.027 ns) + CELL(0.666 ns) = 25.099 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 11.207 ns ( 44.65 % )
            Info: Total interconnect delay = 13.892 ns ( 55.35 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "PCCP" Internal fmax is restricted to 360.1 MHz between source register "counter_with_set_256:inst|counter_with_set_16:inst|inst4" and destination register "counter_with_set_256:inst|counter_with_set_16:inst|inst4"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4~2'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y15_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "PCCP" to destination register is 18.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'PCCP'
                Info: 2: + IC(2.613 ns) + CELL(0.370 ns) = 3.957 ns; Loc. = LCCOMB_X12_Y10_N30; Fanout = 1; COMB Node = 'inst26'
                Info: 3: + IC(1.054 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X13_Y14_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst'
                Info: 4: + IC(1.479 ns) + CELL(0.970 ns) = 8.430 ns; Loc. = LCFF_X8_Y12_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst2'
                Info: 5: + IC(0.393 ns) + CELL(0.970 ns) = 9.793 ns; Loc. = LCFF_X8_Y12_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst4'
                Info: 6: + IC(1.115 ns) + CELL(0.970 ns) = 11.878 ns; Loc. = LCFF_X7_Y15_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst6'
                Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 13.241 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst'
                Info: 8: + IC(1.821 ns) + CELL(0.970 ns) = 16.032 ns; Loc. = LCFF_X12_Y17_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst2'
                Info: 9: + IC(1.476 ns) + CELL(0.666 ns) = 18.174 ns; Loc. = LCFF_X10_Y15_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4'
                Info: Total cell delay = 7.830 ns ( 43.08 % )
                Info: Total interconnect delay = 10.344 ns ( 56.92 % )
            Info: - Longest clock path from clock "PCCP" to source register is 18.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'PCCP'
                Info: 2: + IC(2.613 ns) + CELL(0.370 ns) = 3.957 ns; Loc. = LCCOMB_X12_Y10_N30; Fanout = 1; COMB Node = 'inst26'
                Info: 3: + IC(1.054 ns) + CELL(0.970 ns) = 5.981 ns; Loc. = LCFF_X13_Y14_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst'
                Info: 4: + IC(1.479 ns) + CELL(0.970 ns) = 8.430 ns; Loc. = LCFF_X8_Y12_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst2'
                Info: 5: + IC(0.393 ns) + CELL(0.970 ns) = 9.793 ns; Loc. = LCFF_X8_Y12_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst4'
                Info: 6: + IC(1.115 ns) + CELL(0.970 ns) = 11.878 ns; Loc. = LCFF_X7_Y15_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst6'
                Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 13.241 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst'
                Info: 8: + IC(1.821 ns) + CELL(0.970 ns) = 16.032 ns; Loc. = LCFF_X12_Y17_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst2'
                Info: 9: + IC(1.476 ns) + CELL(0.666 ns) = 18.174 ns; Loc. = LCFF_X10_Y15_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4'
                Info: Total cell delay = 7.830 ns ( 43.08 % )
                Info: Total interconnect delay = 10.344 ns ( 56.92 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: No valid register-to-register data paths exist for clock "MARCP"
Info: No valid register-to-register data paths exist for clock "MBRCP"
Info: Clock "ROMI6" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI6" to destination register is 6.089 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'ROMI6'
            Info: 2: + IC(2.635 ns) + CELL(0.206 ns) = 3.815 ns; Loc. = LCCOMB_X9_Y16_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 4.396 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(1.027 ns) + CELL(0.666 ns) = 6.089 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.052 ns ( 33.70 % )
            Info: Total interconnect delay = 4.037 ns ( 66.30 % )
        Info: - Longest clock path from clock "ROMI6" to source register is 6.089 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'ROMI6'
            Info: 2: + IC(2.635 ns) + CELL(0.206 ns) = 3.815 ns; Loc. = LCCOMB_X9_Y16_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 4.396 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(1.027 ns) + CELL(0.666 ns) = 6.089 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.052 ns ( 33.70 % )
            Info: Total interconnect delay = 4.037 ns ( 66.30 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMDFF" has Internal fmax of 47.33 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 21.13 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is -17.234 ns
        Info: + Shortest clock path from clock "ROMDFF" to destination register is 6.135 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
            Info: 2: + IC(2.497 ns) + CELL(0.370 ns) = 3.861 ns; Loc. = LCCOMB_X9_Y16_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 4.442 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(1.027 ns) + CELL(0.666 ns) = 6.135 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.236 ns ( 36.45 % )
            Info: Total interconnect delay = 3.899 ns ( 63.55 % )
        Info: - Longest clock path from clock "ROMDFF" to source register is 23.369 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
            Info: 2: + IC(1.997 ns) + CELL(0.370 ns) = 3.361 ns; Loc. = LCCOMB_X12_Y10_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.378 ns) + CELL(0.623 ns) = 4.362 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 5.670 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.442 ns) + CELL(0.370 ns) = 6.482 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.875 ns) + CELL(0.970 ns) = 9.327 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.453 ns) + CELL(0.370 ns) = 10.150 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.356 ns) + CELL(0.970 ns) = 11.476 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 9: + IC(0.456 ns) + CELL(0.370 ns) = 12.302 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 10: + IC(0.545 ns) + CELL(0.970 ns) = 13.817 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 11: + IC(1.117 ns) + CELL(0.370 ns) = 15.304 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 12: + IC(1.008 ns) + CELL(0.970 ns) = 17.282 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 13: + IC(0.722 ns) + CELL(0.206 ns) = 18.210 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 14: + IC(1.002 ns) + CELL(0.970 ns) = 20.182 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 15: + IC(1.124 ns) + CELL(0.370 ns) = 21.676 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 16: + IC(1.027 ns) + CELL(0.666 ns) = 23.369 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 10.529 ns ( 45.06 % )
            Info: Total interconnect delay = 12.840 ns ( 54.94 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMCLRN" has Internal fmax of 47.24 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 21.168 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is -17.272 ns
        Info: + Shortest clock path from clock "ROMCLRN" to destination register is 5.479 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
            Info: 2: + IC(2.142 ns) + CELL(0.650 ns) = 3.786 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 3: + IC(1.027 ns) + CELL(0.666 ns) = 5.479 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.310 ns ( 42.16 % )
            Info: Total interconnect delay = 3.169 ns ( 57.84 % )
        Info: - Longest clock path from clock "ROMCLRN" to source register is 22.751 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
            Info: 2: + IC(2.380 ns) + CELL(0.370 ns) = 3.744 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 3: + IC(0.338 ns) + CELL(0.970 ns) = 5.052 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 4: + IC(0.442 ns) + CELL(0.370 ns) = 5.864 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 5: + IC(1.875 ns) + CELL(0.970 ns) = 8.709 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 6: + IC(0.453 ns) + CELL(0.370 ns) = 9.532 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 7: + IC(0.356 ns) + CELL(0.970 ns) = 10.858 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 8: + IC(0.456 ns) + CELL(0.370 ns) = 11.684 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 9: + IC(0.545 ns) + CELL(0.970 ns) = 13.199 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 10: + IC(1.117 ns) + CELL(0.370 ns) = 14.686 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 11: + IC(1.008 ns) + CELL(0.970 ns) = 16.664 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 12: + IC(0.722 ns) + CELL(0.206 ns) = 17.592 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 13: + IC(1.002 ns) + CELL(0.970 ns) = 19.564 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 14: + IC(1.124 ns) + CELL(0.370 ns) = 21.058 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 15: + IC(1.027 ns) + CELL(0.666 ns) = 22.751 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 9.906 ns ( 43.54 % )
            Info: Total interconnect delay = 12.845 ns ( 56.46 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI3" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI3" to destination register is 15.899 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'ROMI3'
            Info: 2: + IC(2.647 ns) + CELL(0.623 ns) = 4.244 ns; Loc. = LCCOMB_X9_Y16_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst15'
            Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 4.832 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 4: + IC(0.545 ns) + CELL(0.970 ns) = 6.347 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 5: + IC(1.117 ns) + CELL(0.370 ns) = 7.834 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 6: + IC(1.008 ns) + CELL(0.970 ns) = 9.812 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 7: + IC(0.722 ns) + CELL(0.206 ns) = 10.740 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 8: + IC(1.002 ns) + CELL(0.970 ns) = 12.712 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 9: + IC(1.124 ns) + CELL(0.370 ns) = 14.206 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 10: + IC(1.027 ns) + CELL(0.666 ns) = 15.899 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 6.325 ns ( 39.78 % )
            Info: Total interconnect delay = 9.574 ns ( 60.22 % )
        Info: - Longest clock path from clock "ROMI3" to source register is 15.899 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'ROMI3'
            Info: 2: + IC(2.647 ns) + CELL(0.623 ns) = 4.244 ns; Loc. = LCCOMB_X9_Y16_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst15'
            Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 4.832 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 4: + IC(0.545 ns) + CELL(0.970 ns) = 6.347 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 5: + IC(1.117 ns) + CELL(0.370 ns) = 7.834 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 6: + IC(1.008 ns) + CELL(0.970 ns) = 9.812 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 7: + IC(0.722 ns) + CELL(0.206 ns) = 10.740 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 8: + IC(1.002 ns) + CELL(0.970 ns) = 12.712 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 9: + IC(1.124 ns) + CELL(0.370 ns) = 14.206 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 10: + IC(1.027 ns) + CELL(0.666 ns) = 15.899 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 6.325 ns ( 39.78 % )
            Info: Total interconnect delay = 9.574 ns ( 60.22 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI0" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI0" to destination register is 23.815 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'ROMI0'
            Info: 2: + IC(2.627 ns) + CELL(0.206 ns) = 3.807 ns; Loc. = LCCOMB_X12_Y10_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.378 ns) + CELL(0.623 ns) = 4.808 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 6.116 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.442 ns) + CELL(0.370 ns) = 6.928 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.875 ns) + CELL(0.970 ns) = 9.773 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.453 ns) + CELL(0.370 ns) = 10.596 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.356 ns) + CELL(0.970 ns) = 11.922 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 9: + IC(0.456 ns) + CELL(0.370 ns) = 12.748 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 10: + IC(0.545 ns) + CELL(0.970 ns) = 14.263 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 11: + IC(1.117 ns) + CELL(0.370 ns) = 15.750 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 12: + IC(1.008 ns) + CELL(0.970 ns) = 17.728 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 13: + IC(0.722 ns) + CELL(0.206 ns) = 18.656 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 14: + IC(1.002 ns) + CELL(0.970 ns) = 20.628 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 15: + IC(1.124 ns) + CELL(0.370 ns) = 22.122 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 16: + IC(1.027 ns) + CELL(0.666 ns) = 23.815 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 10.345 ns ( 43.44 % )
            Info: Total interconnect delay = 13.470 ns ( 56.56 % )
        Info: - Longest clock path from clock "ROMI0" to source register is 23.815 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'ROMI0'
            Info: 2: + IC(2.627 ns) + CELL(0.206 ns) = 3.807 ns; Loc. = LCCOMB_X12_Y10_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.378 ns) + CELL(0.623 ns) = 4.808 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 6.116 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.442 ns) + CELL(0.370 ns) = 6.928 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.875 ns) + CELL(0.970 ns) = 9.773 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.453 ns) + CELL(0.370 ns) = 10.596 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.356 ns) + CELL(0.970 ns) = 11.922 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 9: + IC(0.456 ns) + CELL(0.370 ns) = 12.748 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 10: + IC(0.545 ns) + CELL(0.970 ns) = 14.263 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 11: + IC(1.117 ns) + CELL(0.370 ns) = 15.750 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 12: + IC(1.008 ns) + CELL(0.970 ns) = 17.728 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 13: + IC(0.722 ns) + CELL(0.206 ns) = 18.656 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 14: + IC(1.002 ns) + CELL(0.970 ns) = 20.628 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 15: + IC(1.124 ns) + CELL(0.370 ns) = 22.122 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 16: + IC(1.027 ns) + CELL(0.666 ns) = 23.815 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 10.345 ns ( 43.44 % )
            Info: Total interconnect delay = 13.470 ns ( 56.56 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI1" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI1" to destination register is 22.123 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'ROMI1'
            Info: 2: + IC(2.606 ns) + CELL(0.647 ns) = 4.237 ns; Loc. = LCCOMB_X12_Y10_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst13'
            Info: 3: + IC(0.375 ns) + CELL(0.624 ns) = 5.236 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 4: + IC(1.875 ns) + CELL(0.970 ns) = 8.081 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 5: + IC(0.453 ns) + CELL(0.370 ns) = 8.904 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 6: + IC(0.356 ns) + CELL(0.970 ns) = 10.230 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 7: + IC(0.456 ns) + CELL(0.370 ns) = 11.056 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 8: + IC(0.545 ns) + CELL(0.970 ns) = 12.571 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 9: + IC(1.117 ns) + CELL(0.370 ns) = 14.058 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 10: + IC(1.008 ns) + CELL(0.970 ns) = 16.036 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 11: + IC(0.722 ns) + CELL(0.206 ns) = 16.964 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 12: + IC(1.002 ns) + CELL(0.970 ns) = 18.936 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 13: + IC(1.124 ns) + CELL(0.370 ns) = 20.430 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 14: + IC(1.027 ns) + CELL(0.666 ns) = 22.123 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 9.457 ns ( 42.75 % )
            Info: Total interconnect delay = 12.666 ns ( 57.25 % )
        Info: - Longest clock path from clock "ROMI1" to source register is 22.123 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'ROMI1'
            Info: 2: + IC(2.606 ns) + CELL(0.647 ns) = 4.237 ns; Loc. = LCCOMB_X12_Y10_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst13'
            Info: 3: + IC(0.375 ns) + CELL(0.624 ns) = 5.236 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 4: + IC(1.875 ns) + CELL(0.970 ns) = 8.081 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 5: + IC(0.453 ns) + CELL(0.370 ns) = 8.904 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 6: + IC(0.356 ns) + CELL(0.970 ns) = 10.230 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 7: + IC(0.456 ns) + CELL(0.370 ns) = 11.056 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 8: + IC(0.545 ns) + CELL(0.970 ns) = 12.571 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 9: + IC(1.117 ns) + CELL(0.370 ns) = 14.058 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 10: + IC(1.008 ns) + CELL(0.970 ns) = 16.036 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 11: + IC(0.722 ns) + CELL(0.206 ns) = 16.964 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 12: + IC(1.002 ns) + CELL(0.970 ns) = 18.936 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 13: + IC(1.124 ns) + CELL(0.370 ns) = 20.430 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 14: + IC(1.027 ns) + CELL(0.666 ns) = 22.123 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 9.457 ns ( 42.75 % )
            Info: Total interconnect delay = 12.666 ns ( 57.25 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI2" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI2" to destination register is 18.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'ROMI2'
            Info: 2: + IC(2.664 ns) + CELL(0.623 ns) = 4.261 ns; Loc. = LCCOMB_X9_Y16_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst14'
            Info: 3: + IC(0.388 ns) + CELL(0.616 ns) = 5.265 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 4: + IC(0.356 ns) + CELL(0.970 ns) = 6.591 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 5: + IC(0.456 ns) + CELL(0.370 ns) = 7.417 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 6: + IC(0.545 ns) + CELL(0.970 ns) = 8.932 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 7: + IC(1.117 ns) + CELL(0.370 ns) = 10.419 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 8: + IC(1.008 ns) + CELL(0.970 ns) = 12.397 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 9: + IC(0.722 ns) + CELL(0.206 ns) = 13.325 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 10: + IC(1.002 ns) + CELL(0.970 ns) = 15.297 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 11: + IC(1.124 ns) + CELL(0.370 ns) = 16.791 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 12: + IC(1.027 ns) + CELL(0.666 ns) = 18.484 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 8.075 ns ( 43.69 % )
            Info: Total interconnect delay = 10.409 ns ( 56.31 % )
        Info: - Longest clock path from clock "ROMI2" to source register is 18.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'ROMI2'
            Info: 2: + IC(2.664 ns) + CELL(0.623 ns) = 4.261 ns; Loc. = LCCOMB_X9_Y16_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst14'
            Info: 3: + IC(0.388 ns) + CELL(0.616 ns) = 5.265 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 4: + IC(0.356 ns) + CELL(0.970 ns) = 6.591 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 5: + IC(0.456 ns) + CELL(0.370 ns) = 7.417 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 6: + IC(0.545 ns) + CELL(0.970 ns) = 8.932 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 7: + IC(1.117 ns) + CELL(0.370 ns) = 10.419 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 8: + IC(1.008 ns) + CELL(0.970 ns) = 12.397 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 9: + IC(0.722 ns) + CELL(0.206 ns) = 13.325 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 10: + IC(1.002 ns) + CELL(0.970 ns) = 15.297 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 11: + IC(1.124 ns) + CELL(0.370 ns) = 16.791 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 12: + IC(1.027 ns) + CELL(0.666 ns) = 18.484 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 8.075 ns ( 43.69 % )
            Info: Total interconnect delay = 10.409 ns ( 56.31 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI4" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI4" to destination register is 13.031 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'ROMI4'
            Info: 2: + IC(2.639 ns) + CELL(0.370 ns) = 3.973 ns; Loc. = LCCOMB_X12_Y16_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst8'
            Info: 3: + IC(0.369 ns) + CELL(0.624 ns) = 4.966 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 4: + IC(1.008 ns) + CELL(0.970 ns) = 6.944 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 5: + IC(0.722 ns) + CELL(0.206 ns) = 7.872 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 6: + IC(1.002 ns) + CELL(0.970 ns) = 9.844 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 7: + IC(1.124 ns) + CELL(0.370 ns) = 11.338 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 8: + IC(1.027 ns) + CELL(0.666 ns) = 13.031 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 5.140 ns ( 39.44 % )
            Info: Total interconnect delay = 7.891 ns ( 60.56 % )
        Info: - Longest clock path from clock "ROMI4" to source register is 13.031 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'ROMI4'
            Info: 2: + IC(2.639 ns) + CELL(0.370 ns) = 3.973 ns; Loc. = LCCOMB_X12_Y16_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst8'
            Info: 3: + IC(0.369 ns) + CELL(0.624 ns) = 4.966 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 4: + IC(1.008 ns) + CELL(0.970 ns) = 6.944 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 5: + IC(0.722 ns) + CELL(0.206 ns) = 7.872 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 6: + IC(1.002 ns) + CELL(0.970 ns) = 9.844 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 7: + IC(1.124 ns) + CELL(0.370 ns) = 11.338 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 8: + IC(1.027 ns) + CELL(0.666 ns) = 13.031 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 5.140 ns ( 39.44 % )
            Info: Total interconnect delay = 7.891 ns ( 60.56 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI5" has Internal fmax of 256.67 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.896 ns)
    Info: + Longest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI5" to destination register is 10.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'ROMI5'
            Info: 2: + IC(2.634 ns) + CELL(0.206 ns) = 3.804 ns; Loc. = LCCOMB_X12_Y16_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst13'
            Info: 3: + IC(1.091 ns) + CELL(0.623 ns) = 5.518 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 4: + IC(1.002 ns) + CELL(0.970 ns) = 7.490 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 5: + IC(1.124 ns) + CELL(0.370 ns) = 8.984 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 6: + IC(1.027 ns) + CELL(0.666 ns) = 10.677 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 3.799 ns ( 35.58 % )
            Info: Total interconnect delay = 6.878 ns ( 64.42 % )
        Info: - Longest clock path from clock "ROMI5" to source register is 10.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'ROMI5'
            Info: 2: + IC(2.634 ns) + CELL(0.206 ns) = 3.804 ns; Loc. = LCCOMB_X12_Y16_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst13'
            Info: 3: + IC(1.091 ns) + CELL(0.623 ns) = 5.518 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 4: + IC(1.002 ns) + CELL(0.970 ns) = 7.490 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 5: + IC(1.124 ns) + CELL(0.370 ns) = 8.984 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 6: + IC(1.027 ns) + CELL(0.666 ns) = 10.677 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 3.799 ns ( 35.58 % )
            Info: Total interconnect delay = 6.878 ns ( 64.42 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "ROMDFF" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination pin or register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" for clock "ROMDFF" (Hold time is 13.604 ns)
    Info: + Largest clock skew is 17.234 ns
        Info: + Longest clock path from clock "ROMDFF" to destination register is 23.369 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
            Info: 2: + IC(1.997 ns) + CELL(0.370 ns) = 3.361 ns; Loc. = LCCOMB_X12_Y10_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.378 ns) + CELL(0.623 ns) = 4.362 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 5.670 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.442 ns) + CELL(0.370 ns) = 6.482 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.875 ns) + CELL(0.970 ns) = 9.327 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.453 ns) + CELL(0.370 ns) = 10.150 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.356 ns) + CELL(0.970 ns) = 11.476 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 9: + IC(0.456 ns) + CELL(0.370 ns) = 12.302 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 10: + IC(0.545 ns) + CELL(0.970 ns) = 13.817 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 11: + IC(1.117 ns) + CELL(0.370 ns) = 15.304 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 12: + IC(1.008 ns) + CELL(0.970 ns) = 17.282 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 13: + IC(0.722 ns) + CELL(0.206 ns) = 18.210 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 14: + IC(1.002 ns) + CELL(0.970 ns) = 20.182 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 15: + IC(1.124 ns) + CELL(0.370 ns) = 21.676 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 16: + IC(1.027 ns) + CELL(0.666 ns) = 23.369 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 10.529 ns ( 45.06 % )
            Info: Total interconnect delay = 12.840 ns ( 54.94 % )
        Info: - Shortest clock path from clock "ROMDFF" to source register is 6.135 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
            Info: 2: + IC(2.497 ns) + CELL(0.370 ns) = 3.861 ns; Loc. = LCCOMB_X9_Y16_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 4.442 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(1.027 ns) + CELL(0.666 ns) = 6.135 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.236 ns ( 36.45 % )
            Info: Total interconnect delay = 3.899 ns ( 63.55 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "ROMCLRN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination pin or register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" for clock "ROMCLRN" (Hold time is 13.642 ns)
    Info: + Largest clock skew is 17.272 ns
        Info: + Longest clock path from clock "ROMCLRN" to destination register is 22.751 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
            Info: 2: + IC(2.380 ns) + CELL(0.370 ns) = 3.744 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 3: + IC(0.338 ns) + CELL(0.970 ns) = 5.052 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 4: + IC(0.442 ns) + CELL(0.370 ns) = 5.864 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 5: + IC(1.875 ns) + CELL(0.970 ns) = 8.709 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 6: + IC(0.453 ns) + CELL(0.370 ns) = 9.532 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 7: + IC(0.356 ns) + CELL(0.970 ns) = 10.858 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 8: + IC(0.456 ns) + CELL(0.370 ns) = 11.684 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 9: + IC(0.545 ns) + CELL(0.970 ns) = 13.199 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 10: + IC(1.117 ns) + CELL(0.370 ns) = 14.686 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 11: + IC(1.008 ns) + CELL(0.970 ns) = 16.664 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 12: + IC(0.722 ns) + CELL(0.206 ns) = 17.592 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 13: + IC(1.002 ns) + CELL(0.970 ns) = 19.564 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 14: + IC(1.124 ns) + CELL(0.370 ns) = 21.058 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 15: + IC(1.027 ns) + CELL(0.666 ns) = 22.751 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 9.906 ns ( 43.54 % )
            Info: Total interconnect delay = 12.845 ns ( 56.46 % )
        Info: - Shortest clock path from clock "ROMCLRN" to source register is 5.479 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
            Info: 2: + IC(2.142 ns) + CELL(0.650 ns) = 3.786 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 3: + IC(1.027 ns) + CELL(0.666 ns) = 5.479 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.310 ns ( 42.16 % )
            Info: Total interconnect delay = 3.169 ns ( 57.84 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.516 ns) + CELL(0.206 ns) = 3.524 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.632 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 14.32 % )
        Info: Total interconnect delay = 3.112 ns ( 85.68 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (data pin = "ROMI7", clock pin = "ROMCLRN") is 7.534 ns
    Info: + Longest pin to register delay is 13.053 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'ROMI7'
        Info: 2: + IC(7.436 ns) + CELL(0.647 ns) = 9.057 ns; Loc. = LCCOMB_X12_Y16_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst15'
        Info: 3: + IC(1.542 ns) + CELL(0.624 ns) = 11.223 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 4: + IC(1.516 ns) + CELL(0.206 ns) = 12.945 ns; Loc. = LCCOMB_X12_Y16_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 13.053 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 2.559 ns ( 19.60 % )
        Info: Total interconnect delay = 10.494 ns ( 80.40 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "ROMCLRN" to destination register is 5.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
        Info: 2: + IC(2.142 ns) + CELL(0.650 ns) = 3.786 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
        Info: 3: + IC(1.027 ns) + CELL(0.666 ns) = 5.479 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 2.310 ns ( 42.16 % )
        Info: Total interconnect delay = 3.169 ns ( 57.84 % )
Info: tco from clock "CP" to destination pin "ROMA7" through register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" is 34.085 ns
    Info: + Longest clock path from clock "CP" to source register is 26.958 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(1.270 ns) + CELL(0.970 ns) = 3.390 ns; Loc. = LCFF_X31_Y9_N17; Fanout = 1; REG Node = 'start_and_stop:inst5|inst4'
        Info: 3: + IC(2.215 ns) + CELL(0.370 ns) = 5.975 ns; Loc. = LCCOMB_X12_Y10_N0; Fanout = 6; COMB Node = 'start_and_stop:inst5|inst'
        Info: 4: + IC(0.358 ns) + CELL(0.970 ns) = 7.303 ns; Loc. = LCFF_X12_Y10_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
        Info: 5: + IC(0.442 ns) + CELL(0.206 ns) = 7.951 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
        Info: 6: + IC(0.338 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
        Info: 7: + IC(0.442 ns) + CELL(0.370 ns) = 10.071 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
        Info: 8: + IC(1.875 ns) + CELL(0.970 ns) = 12.916 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
        Info: 9: + IC(0.453 ns) + CELL(0.370 ns) = 13.739 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
        Info: 10: + IC(0.356 ns) + CELL(0.970 ns) = 15.065 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: 11: + IC(0.456 ns) + CELL(0.370 ns) = 15.891 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
        Info: 12: + IC(0.545 ns) + CELL(0.970 ns) = 17.406 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
        Info: 13: + IC(1.117 ns) + CELL(0.370 ns) = 18.893 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
        Info: 14: + IC(1.008 ns) + CELL(0.970 ns) = 20.871 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
        Info: 15: + IC(0.722 ns) + CELL(0.206 ns) = 21.799 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
        Info: 16: + IC(1.002 ns) + CELL(0.970 ns) = 23.771 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
        Info: 17: + IC(1.124 ns) + CELL(0.370 ns) = 25.265 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
        Info: 18: + IC(1.027 ns) + CELL(0.666 ns) = 26.958 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 12.208 ns ( 45.29 % )
        Info: Total interconnect delay = 14.750 ns ( 54.71 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.823 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.596 ns) + CELL(0.206 ns) = 1.802 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.745 ns) + CELL(3.276 ns) = 6.823 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'ROMA7'
        Info: Total cell delay = 3.482 ns ( 51.03 % )
        Info: Total interconnect delay = 3.341 ns ( 48.97 % )
Info: Longest tpd from source pin "ROMI7" to destination pin "ROMA7" is 16.244 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'ROMI7'
    Info: 2: + IC(7.436 ns) + CELL(0.647 ns) = 9.057 ns; Loc. = LCCOMB_X12_Y16_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst15'
    Info: 3: + IC(1.542 ns) + CELL(0.624 ns) = 11.223 ns; Loc. = LCCOMB_X12_Y10_N6; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
    Info: 4: + IC(1.745 ns) + CELL(3.276 ns) = 16.244 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'ROMA7'
    Info: Total cell delay = 5.521 ns ( 33.99 % )
    Info: Total interconnect delay = 10.723 ns ( 66.01 % )
Info: th for register "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated" (data pin = "ROMCLRN", clock pin = "CP") is 18.605 ns
    Info: + Longest clock path from clock "CP" to destination register is 23.467 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(1.270 ns) + CELL(0.970 ns) = 3.390 ns; Loc. = LCFF_X31_Y9_N17; Fanout = 1; REG Node = 'start_and_stop:inst5|inst4'
        Info: 3: + IC(2.215 ns) + CELL(0.370 ns) = 5.975 ns; Loc. = LCCOMB_X12_Y10_N0; Fanout = 6; COMB Node = 'start_and_stop:inst5|inst'
        Info: 4: + IC(0.358 ns) + CELL(0.970 ns) = 7.303 ns; Loc. = LCFF_X12_Y10_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
        Info: 5: + IC(0.442 ns) + CELL(0.206 ns) = 7.951 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
        Info: 6: + IC(0.338 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X12_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
        Info: 7: + IC(0.442 ns) + CELL(0.370 ns) = 10.071 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
        Info: 8: + IC(1.875 ns) + CELL(0.970 ns) = 12.916 ns; Loc. = LCFF_X9_Y16_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
        Info: 9: + IC(0.453 ns) + CELL(0.370 ns) = 13.739 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
        Info: 10: + IC(0.356 ns) + CELL(0.970 ns) = 15.065 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: 11: + IC(0.456 ns) + CELL(0.370 ns) = 15.891 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
        Info: 12: + IC(0.545 ns) + CELL(0.970 ns) = 17.406 ns; Loc. = LCFF_X10_Y16_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
        Info: 13: + IC(1.117 ns) + CELL(0.370 ns) = 18.893 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
        Info: 14: + IC(1.008 ns) + CELL(0.970 ns) = 20.871 ns; Loc. = LCFF_X10_Y16_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
        Info: 15: + IC(0.722 ns) + CELL(0.206 ns) = 21.799 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
        Info: 16: + IC(1.002 ns) + CELL(0.666 ns) = 23.467 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
        Info: Total cell delay = 10.868 ns ( 46.31 % )
        Info: Total interconnect delay = 12.599 ns ( 53.69 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 5.168 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
        Info: 2: + IC(2.142 ns) + CELL(0.650 ns) = 3.786 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
        Info: 3: + IC(1.068 ns) + CELL(0.206 ns) = 5.060 ns; Loc. = LCCOMB_X12_Y16_N10; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 5.168 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
        Info: Total cell delay = 1.958 ns ( 37.89 % )
        Info: Total interconnect delay = 3.210 ns ( 62.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Sun Apr 03 14:21:35 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


