<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Sai Rajat | RISC-V Cores and System IP @ Tenstorrent</title>
    <link rel="stylesheet" href="style.css" />
  </head>

  <body>
    <div class="background"></div>

    <section class="hero">
      <img src="assets/profile.jpeg" alt="Sai Rajat" class="profile-img" />
      <h1 class="glow-text">Hey There, I'm Sai Rajat ğŸ‘‹</h1>
      <p class="subtitle">
        <strong>Design & Verification Engineer at Tenstorrent</strong> | âš™ï¸
        <strong>High Performance Architectures Enthusiast</strong> | ğŸ’¡
        <strong>Microarchitecture Explorer</strong>
      </p>

      <div class="socials">
        <a href="https://github.com/SaiRajat2303" target="_blank">
          <img src="icons/github.svg" alt="GitHub" class="icon" />
        </a>
        <a href="https://www.linkedin.com/in/sai-rajat-goparaju/" target="_blank">
          <img src="icons/linkedin.svg" alt="LinkedIn" class="icon" />
        </a>
        <a href="mailto:sairajatgoparaju@gmail.com">
          <img src="icons/mail.svg" alt="Mail" class="icon" />
        </a>
      </div>
    </section>

    <section>
      <h2 class="section-title">ğŸ§  About Me</h2>
      <ul>
        <li>ğŸ¯ Focus Areas: CPU pipelines, cache coherence, AXI4, formal verification</li>
        <li>ğŸ’» Languages: SystemVerilog, Verilog, Python, C++</li>
        <li>ğŸ§© Tools: Verilator, Synopsys VCS, Vivado, OpenROAD, OpenSTA</li>
        <li>ğŸ§¾ Aspiring PhD student in Computer Architecture / VLSI Design</li>
      </ul>
    </section>

    <section>
      <h2 class="section-title">ğŸš€ Projects</h2>
      <p>Coming soon...</p>
    </section>

    <section>
      <h2 class="section-title">ğŸ§‘â€ğŸ’» Skills</h2>
      <table>
        <tr>
          <th>Domain</th>
          <th>Tools / Skills</th>
        </tr>
        <tr>
          <td>RTL Design</td>
          <td>SystemVerilog, FSM Design, Parameterized Modules</td>
        </tr>
        <tr>
          <td>Verification</td>
          <td>Ascalon Core @ Tenstorrent, Debugging RTL, Assertions</td>
        </tr>
        <tr>
          <td>EDA Tools</td>
          <td>Verilator, VCS, Vivado, OpenROAD, ModelSim</td>
        </tr>
        <tr>
          <td>Architecture</td>
          <td>Pipeline Design, Cache Coherence, Branch Prediction</td>
        </tr>
        <tr>
          <td>Scripting</td>
          <td>Python, Bash, TCL</td>
        </tr>
      </table>
    </section>

    <footer>
      <p>
        â­ â€œDesigning hardware that thinks faster than I do.â€ â€” <strong>Sai Rajat</strong>
      </p>
    </footer>
  </body>
</html>


