INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/array_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sim_1/new/array_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_multplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
