
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Registros.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b Registros.vhd -u práctica9.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Sun Nov 26 11:17:55 2017

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Sun Nov 26 11:17:55 2017

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Sun Nov 26 11:17:56 2017

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 52 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (11:17:57)

Input File(s): Registros.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : Registros.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (11:17:57)

Messages:
  Information: Process virtual 's2_0D's2_0D ... expanded.
  Information: Process virtual 's2_1D's2_1D ... expanded.
  Information: Process virtual 's2_2D's2_2D ... expanded.
  Information: Process virtual 's2_3D's2_3D ... expanded.
  Information: Process virtual 's1_0D's1_0D ... expanded.
  Information: Process virtual 's1_1D's1_1D ... expanded.
  Information: Process virtual 's1_2D's1_2D ... expanded.
  Information: Process virtual 's1_3D's1_3D ... expanded.
  Information: Process virtual 'sbD'sbD ... expanded.
  Information: Process virtual 'saD'saD ... expanded.
  Information: Process virtual 's2_0' ... converted to NODE.
  Information: Process virtual 's2_1' ... converted to NODE.
  Information: Process virtual 's2_2' ... converted to NODE.
  Information: Process virtual 's2_3' ... converted to NODE.
  Information: Process virtual 's1_0' ... converted to NODE.
  Information: Process virtual 's1_1' ... converted to NODE.
  Information: Process virtual 's1_2' ... converted to NODE.
  Information: Process virtual 's1_3' ... converted to NODE.
  Information: Optimizing logic using best output polarity for signals:
         s1_0.D s1_1.D s1_2.D s2_0.D s2_1.D s2_2.D sa.D sb.D

  Information: Selected logic optimization OFF for signals:
         s1_0.AR s1_0.C s1_1.AR s1_1.C s1_2.AR s1_2.C s1_3.D s1_3.AR s1_3.C
         s2_0.AR s2_0.C s2_1.AR s2_1.C s2_2.AR s2_2.C s2_3.D s2_3.AR s2_3.C
         sa.AR sa.C sb.AR sb.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (11:17:57)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (11:17:57)
</CYPRESSTAG>

    s1_0.D =
          a(0) * control 
        + /control * s1_1.Q 

    s1_0.AR =
          /clr 

    s1_0.SP =
          GND

    s1_0.C =
          clk 

    s1_1.D =
          a(1) * control 
        + /control * s1_2.Q 

    s1_1.AR =
          /clr 

    s1_1.SP =
          GND

    s1_1.C =
          clk 

    s1_2.D =
          a(2) * control 
        + /control * s1_3.Q 

    s1_2.AR =
          /clr 

    s1_2.SP =
          GND

    s1_2.C =
          clk 

    s1_3.D =
          a(3) * control 

    s1_3.AR =
          /clr 

    s1_3.SP =
          GND

    s1_3.C =
          clk 

    s2_0.D =
          b(0) * control 
        + /control * s2_1.Q 

    s2_0.AR =
          /clr 

    s2_0.SP =
          GND

    s2_0.C =
          clk 

    s2_1.D =
          b(1) * control 
        + /control * s2_2.Q 

    s2_1.AR =
          /clr 

    s2_1.SP =
          GND

    s2_1.C =
          clk 

    s2_2.D =
          b(2) * control 
        + /control * s2_3.Q 

    s2_2.AR =
          /clr 

    s2_2.SP =
          GND

    s2_2.C =
          clk 

    s2_3.D =
          b(3) * control 

    s2_3.AR =
          /clr 

    s2_3.SP =
          GND

    s2_3.C =
          clk 

    sa.D =
          control * sa.Q 
        + /control * s1_0.Q 

    sa.AR =
          /clr 

    sa.SP =
          GND

    sa.C =
          clk 

    sb.D =
          control * sb.Q 
        + /control * s2_0.Q 

    sb.AR =
          /clr 

    sb.SP =
          GND

    sb.C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (11:17:57)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (11:17:57)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
           b(3) =| 2|                                  |23|= sa             
           b(2) =| 3|                                  |22|= (s2_1)         
           b(1) =| 4|                                  |21|= (s1_2)         
        control =| 5|                                  |20|= (s1_0)         
            clr =| 6|                                  |19|= (s1_3)         
           b(0) =| 7|                                  |18|= (s2_3)         
           a(3) =| 8|                                  |17|= (s1_1)         
           a(2) =| 9|                                  |16|= (s2_0)         
           a(1) =|10|                                  |15|= (s2_2)         
           a(0) =|11|                                  |14|= sb             
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (11:17:57)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |   10  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          21  /   22   = 95  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  sb              |   2  |   8  |
                 | 15  |  s2_2            |   2  |  10  |
                 | 16  |  s2_0            |   2  |  12  |
                 | 17  |  s1_1            |   2  |  14  |
                 | 18  |  s2_3            |   1  |  16  |
                 | 19  |  s1_3            |   1  |  16  |
                 | 20  |  s1_0            |   2  |  14  |
                 | 21  |  s1_2            |   2  |  12  |
                 | 22  |  s2_1            |   2  |  10  |
                 | 23  |  sa              |   2  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             18  / 121   = 14  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (11:17:57)

Messages:
  Information: Output file 'Registros.pin' created.
  Information: Output file 'Registros.jed' created.

  Usercode:    
  Checksum:    6FDA



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 11:17:57
