// Seed: 1515746653
module module_0 #(
    parameter id_2 = 32'd22
) (
    output supply0 id_0
    , _id_2
);
  assign id_2 = $signed(id_2);
  ;
  assign id_0 = -1'b0;
  wire [-1 : id_2] id_3;
  uwire id_4;
  assign id_0 = 1;
  assign id_4 = -1'd0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri id_3,
    output tri id_4,
    input wor id_5,
    input supply0 id_6,
    output logic id_7
);
  logic id_9;
  module_0 modCall_1 (id_4);
  always id_7 <= id_0;
endmodule
