Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan 12 16:32:36 2023
| Host         : yarra running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_cdc -file reports/culsans.cdc.rpt
| Design       : culsans_xilinx
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

CDC Report

Severity  Source Clock           Destination Clock                                                                                                                                          CDC Type                 Exceptions               Endpoints  Safe  Unsafe  Unknown  No ASYNC_REG  
--------  ---------------------  ---------------------------------------------------------------------------------------------------------------------------------------------------------  -----------------------  -----------------------  ---------  ----  ------  -------  ------------  
Critical  clk_out2_xlnx_clk_gen  clk_out1_xlnx_clk_gen                                                                                                                                      User Ignored             Asynch Clock Groups             37    36       0        1             0  
Critical  clk_pll_i              clk_out1_xlnx_clk_gen                                                                                                                                      No Common Primary Clock  Max Delay Datapath Only        865   773       0       92             0  
Critical  eth_rxck               clk_out1_xlnx_clk_gen                                                                                                                                      No Common Primary Clock  Asynch Clock Groups             69    64       0        5             0  
Critical  clk_out1_xlnx_clk_gen  clk_out2_xlnx_clk_gen                                                                                                                                      User Ignored             Asynch Clock Groups             38     7       0       31             1  
Critical  clk_out2_xlnx_clk_gen  clk_out3_xlnx_clk_gen                                                                                                                                      User Ignored             Asynch Clock Groups              2     0       2        0             0  
Critical  clk_out1_xlnx_clk_gen  clk_pll_i                                                                                                                                                  No Common Primary Clock  None                            33    18       0       15             0  
Critical  clk_out1_xlnx_clk_gen  eth_rxck                                                                                                                                                   No Common Primary Clock  Asynch Clock Groups            154    60      88        6             1  
Critical  clk_out2_xlnx_clk_gen  eth_rxck                                                                                                                                                   No Common Primary Clock  Asynch Clock Groups              1     0       1        0             0  
Critical  input port clock       tck                                                                                                                                                        No Common Primary Clock  False Path                     206     0       0      206             0  
Warning   tck                    clk_out1_xlnx_clk_gen                                                                                                                                      No Common Primary Clock  None                            43    43       0        0             1  
Warning   eth_rxck               clk_out2_xlnx_clk_gen                                                                                                                                      No Common Primary Clock  Asynch Clock Groups              1     1       0        0             1  
Warning   input port clock       clk_ref_mmcm_400                                                                                                                                           No Common Primary Clock  False Path                       1     1       0        0             1  
Warning   input port clock       sys_clk_p                                                                                                                                                  No Common Primary Clock  False Path                       1     1       0        0             1  
Warning   clk_out1_xlnx_clk_gen  tck                                                                                                                                                        No Common Primary Clock  Max Delay Datapath Only         36    36       0        0             1  
Info      input port clock       clk_out1_xlnx_clk_gen                                                                                                                                      No Common Primary Clock  False Path                       8     8       0        0             0  
Info      mem_refclk             clk_pll_i                                                                                                                                                  User Ignored             False Path                       4     4       0        0             0  
Info      mmcm_ps_clk_bufg_in    clk_pll_i                                                                                                                                                  Safely Timed             None                             5     5       0        0             0  
Info      sys_clk_p              clk_pll_i                                                                                                                                                  Safely Timed             None                            12    12       0        0             0  
Info      sync_pulse             mem_refclk                                                                                                                                                 Safely Timed             None                             2     2       0        0             0  
Info      clk_pll_i              mmcm_ps_clk_bufg_in                                                                                                                                        Safely Timed             None                             1     1       0        0             0  
Info      oserdes_clk            oserdes_clkdiv                                                                                                                                             Safely Timed             None                            15    15       0        0             0  
Info      oserdes_clk_1          oserdes_clkdiv_1                                                                                                                                           Safely Timed             None                            15    15       0        0             0  
Info      oserdes_clk_2          oserdes_clkdiv_2                                                                                                                                           Safely Timed             None                            15    15       0        0             0  
Info      oserdes_clk_3          oserdes_clkdiv_3                                                                                                                                           Safely Timed             None                            15    15       0        0             0  
Info      oserdes_clk_4          oserdes_clkdiv_4                                                                                                                                           Safely Timed             None                             3     3       0        0             0  
Info      oserdes_clk_5          oserdes_clkdiv_5                                                                                                                                           Safely Timed             None                             4     4       0        0             0  
Info      oserdes_clk_6          oserdes_clkdiv_6                                                                                                                                           Safely Timed             None                            11    11       0        0             0  
Info      oserdes_clk_7          oserdes_clkdiv_7                                                                                                                                           Safely Timed             None                            10    10       0        0             0  
Info      clk_pll_i              sys_clk_p                                                                                                                                                  User Ignored             False Path                       1     1       0        0             0  
Info      clk_pll_i              u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  Safely Timed             None                             8     8       0        0             0  
Info      clk_pll_i              u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  Safely Timed             None                             8     8       0        0             0  
Info      clk_pll_i              u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  Safely Timed             None                             8     8       0        0             0  
Info      clk_pll_i              u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  Safely Timed             None                             8     8       0        0             0  

