{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460927254588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460927254589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 14:07:34 2016 " "Processing started: Sun Apr 17 14:07:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460927254589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460927254589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register " "Command: quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460927254589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1460927254949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexEncoder.v(31) " "Verilog HDL warning at HexEncoder.v(31): extended using \"x\" or \"z\"" {  } { { "HexEncoder.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/HexEncoder.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460927254995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexEncoder " "Found entity 1: HexEncoder" {  } { { "HexEncoder.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/HexEncoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927254996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460927254996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927254999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460927254999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927255001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460927255001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "decoder_5bit/decoder_5bit.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927255004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460927255004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit/register_32bit.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927255007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460927255007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927255012 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927255012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460927255012 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "file_reg_de1soc_test.v(60) " "Verilog HDL warning at file_reg_de1soc_test.v(60): extended using \"x\" or \"z\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460927255017 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "file_reg_de1soc_test.v(111) " "Verilog HDL information at file_reg_de1soc_test.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1460927255017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460927255017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460927255017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460927255017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460927255017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460927255017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460927255017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_reg_de1soc_test.v 3 3 " "Found 3 design units, including 3 entities, in source file file_reg_de1soc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_reg_de1soc_test " "Found entity 1: file_reg_de1soc_test" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927255018 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_reg_de1soc_testbench " "Found entity 2: file_reg_de1soc_testbench" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927255018 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_clock " "Found entity 3: div_clock" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460927255018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460927255018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "file_reg_de1soc_test " "Elaborating entity \"file_reg_de1soc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460927255054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hold file_reg_de1soc_test.v(99) " "Verilog HDL or VHDL warning at file_reg_de1soc_test.v(99): object \"hold\" assigned a value but never read" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460927255055 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 file_reg_de1soc_test.v(125) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(125): truncated value with size 6 to match size of target (5)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460927255057 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 file_reg_de1soc_test.v(143) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(143): truncated value with size 32 to match size of target (6)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460927255057 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 file_reg_de1soc_test.v(152) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(152): truncated value with size 32 to match size of target (5)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460927255057 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 file_reg_de1soc_test.v(155) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(155): truncated value with size 32 to match size of target (4)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460927255057 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..5\] file_reg_de1soc_test.v(19) " "Output port \"LEDR\[8..5\]\" at file_reg_de1soc_test.v(19) has no driver" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460927255059 "|file_reg_de1soc_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "file_reg_de1soc_test.v" "clock_divider" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460927255076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register file_register:reg_file " "Elaborating entity \"file_register\" for hierarchy \"file_register:reg_file\"" {  } { { "file_reg_de1soc_test.v" "reg_file" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460927255083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register_low file_register:reg_file\|file_register_low:FILE_REG_HW " "Elaborating entity \"file_register_low\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\"" {  } { { "file_register.v" "FILE_REG_HW" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460927255084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 file_register:reg_file\|file_register_low:FILE_REG_HW\|mux_2to1:WRITE\[0\].mux " "Elaborating entity \"mux_2to1\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|mux_2to1:WRITE\[0\].mux\"" {  } { { "file_register.v" "WRITE\[0\].mux" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460927255088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit file_register:reg_file\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder\"" {  } { { "file_register.v" "write_decoder" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460927255099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"register_32bit\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "file_register.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460927255166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "register_32bit/register_32bit.v" "REGISTER\[0\].FF" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/register_32bit/register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460927255181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexEncoder HexEncoder:hex5 " "Elaborating entity \"HexEncoder\" for hierarchy \"HexEncoder:hex5\"" {  } { { "file_reg_de1soc_test.v" "hex5" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460927256061 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1460927257156 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1460927257156 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1460927257850 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[20\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[20\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[20\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[20\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[21\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[21\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[21\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[21\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[22\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[22\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[22\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[22\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[23\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[23\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[23\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[23\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[16\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[16\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[16\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[16\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[17\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[17\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[17\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[17\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[18\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[18\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[18\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[18\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[19\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[19\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[19\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[19\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[12\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[12\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[12\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[12\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[13\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[13\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[13\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[13\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[14\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[14\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[14\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[14\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[15\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[15\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[15\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[15\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[8\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[8\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[8\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[8\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[9\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[9\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[9\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[9\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[10\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[10\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[10\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[10\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[11\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[11\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[11\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[11\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[4\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[4\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[4\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[4\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[5\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[5\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[5\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[5\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[6\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[6\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[6\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[6\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[7\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[7\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[7\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[7\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[0\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[0\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[1\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[1\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[1\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[1\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[2\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[2\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[2\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[2\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[3\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[3\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[3\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[3\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 52 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257877 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1460927257877 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[20\] HexEncoder:hex5\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[20\]\" to the node \"HexEncoder:hex5\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[21\] HexEncoder:hex5\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[21\]\" to the node \"HexEncoder:hex5\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[22\] HexEncoder:hex5\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[22\]\" to the node \"HexEncoder:hex5\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[23\] HexEncoder:hex5\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[23\]\" to the node \"HexEncoder:hex5\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[16\] HexEncoder:hex4\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[16\]\" to the node \"HexEncoder:hex4\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[17\] HexEncoder:hex4\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[17\]\" to the node \"HexEncoder:hex4\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[18\] HexEncoder:hex4\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[18\]\" to the node \"HexEncoder:hex4\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[19\] HexEncoder:hex4\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[19\]\" to the node \"HexEncoder:hex4\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[12\] HexEncoder:hex3\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[12\]\" to the node \"HexEncoder:hex3\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[13\] HexEncoder:hex3\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[13\]\" to the node \"HexEncoder:hex3\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[14\] HexEncoder:hex3\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[14\]\" to the node \"HexEncoder:hex3\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[15\] HexEncoder:hex3\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[15\]\" to the node \"HexEncoder:hex3\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[8\] HexEncoder:hex2\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[8\]\" to the node \"HexEncoder:hex2\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[9\] HexEncoder:hex2\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[9\]\" to the node \"HexEncoder:hex2\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[10\] HexEncoder:hex2\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[10\]\" to the node \"HexEncoder:hex2\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[11\] HexEncoder:hex2\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[11\]\" to the node \"HexEncoder:hex2\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[4\] HexEncoder:hex1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[4\]\" to the node \"HexEncoder:hex1\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[5\] HexEncoder:hex1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[5\]\" to the node \"HexEncoder:hex1\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[6\] HexEncoder:hex1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[6\]\" to the node \"HexEncoder:hex1\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[7\] HexEncoder:hex1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[7\]\" to the node \"HexEncoder:hex1\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[0\] HexEncoder:hex0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[0\]\" to the node \"HexEncoder:hex0\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[1\] HexEncoder:hex0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[1\]\" to the node \"HexEncoder:hex0\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[2\] HexEncoder:hex0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[2\]\" to the node \"HexEncoder:hex0\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[3\] HexEncoder:hex0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_bus\[3\]\" to the node \"HexEncoder:hex0\|WideOr6\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460927257880 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1460927257880 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460927258185 "|file_reg_de1soc_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460927258185 "|file_reg_de1soc_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460927258185 "|file_reg_de1soc_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460927258185 "|file_reg_de1soc_test|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460927258185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1460927258309 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1460927258670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/output_files/file_register.map.smsg " "Generated suppressed messages file C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/output_files/file_register.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1460927258735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460927259207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259207 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460927259355 "|file_reg_de1soc_test|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1460927259355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1344 " "Implemented 1344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460927259359 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460927259359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1277 " "Implemented 1277 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460927259359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460927259359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460927259396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 14:07:39 2016 " "Processing ended: Sun Apr 17 14:07:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460927259396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460927259396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460927259396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460927259396 ""}
