$date
	Thu Apr 18 19:12:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 8 ! DATAOUT [7:0] $end
$var reg 8 " DATAIN [7:0] $end
$var reg 3 # addr_r [2:0] $end
$var reg 3 $ addr_w [2:0] $end
$var reg 1 % clock $end
$var reg 1 & read $end
$var reg 1 ' write $end
$scope module memory $end
$var wire 3 ( addr_r [2:0] $end
$var wire 3 ) addr_w [2:0] $end
$var wire 1 % clock $end
$var wire 8 * datain [7:0] $end
$var wire 1 & read $end
$var wire 1 ' write $end
$var reg 8 + dataout [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
x'
x&
1%
bx $
bx #
bx "
bx !
$end
#50
0%
#100
1%
0&
1'
#150
0%
#200
1%
#250
0%
#300
1%
b0 "
b0 *
b0 $
b0 )
#350
0%
#400
1%
b101 "
b101 *
b101 $
b101 )
#450
0%
#500
1%
#550
0%
#600
1%
b1000 "
b1000 *
b101 #
b101 (
#650
0%
#700
1%
b0 #
b0 (
#750
0%
#800
b0 !
b0 +
1%
1&
#850
0%
#900
1%
b100 "
b100 *
b111 $
b111 )
#950
0%
#1000
1%
#1050
0%
#1100
b1000 !
b1000 +
1%
b1000 "
b1000 *
b101 #
b101 (
b101 $
b101 )
#1150
0%
#1200
b0 !
b0 +
1%
b10000 "
b10000 *
b0 #
b0 (
b100 $
b100 )
#1250
0%
#1300
1%
0&
#1350
0%
#1400
1%
#1450
0%
#1500
1%
b1000000 "
b1000000 *
b11 $
b11 )
#1550
0%
#1600
1%
b1110000 "
b1110000 *
b1 $
b1 )
#1650
0%
#1700
1%
b100 "
b100 *
b10 $
b10 )
#1750
0%
#1800
1%
0'
#1850
0%
#1900
1%
#1950
0%
#2000
1%
b1000000 "
b1000000 *
b11 $
b11 )
#2050
0%
#2100
1%
b1110000 "
b1110000 *
b1 $
b1 )
#2150
0%
#2200
1%
1&
b100 "
b100 *
b10 $
b10 )
#2250
0%
#2300
1%
#2350
0%
#2400
1%
#2450
0%
#2500
b1000 !
b1000 +
1%
b101 #
b101 (
#2550
0%
#2600
b100 !
b100 +
1%
b10 #
b10 (
#2650
0%
#2700
b10000 !
b10000 +
1%
b100 #
b100 (
#2750
0%
#2800
b110000 !
b110000 +
1%
b1 #
b1 (
#2850
0%
#2900
b0 !
b0 +
1%
b11 #
b11 (
#2950
0%
#3000
1%
b111 #
b111 (
#3050
0%
#3100
1%
