# Usage:
# make -f 3-Makefile 	#compile all binary files

CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school
RM = clean oclean fclean

re: oclean all


all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME) 

%.o:%.c
	$(CC) -c -o $@ $<

clean:
	rm -f *~ school

oclean:
	rm -f main.o school.o

fclean:
	rm -f *~ school
	rm -f main.o school.o
