m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim
vhard_block
Z1 !s110 1651859902
!i10b 1
!s100 1dVUE2dgzP^fZ??ZQZdWU0
I[8SCNAGQB7NZgVMALDjLN1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1651859388
Z4 8Quartus_Simulations_7_1200mv_85c_slow.vo
Z5 FQuartus_Simulations_7_1200mv_85c_slow.vo
L0 15125
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1651859902.000000
Z8 !s107 Quartus_Simulations_7_1200mv_85c_slow.vo|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|Quartus_Simulations_7_1200mv_85c_slow.vo|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+.
Z12 tCvgOpt 0
vSEC_FILTER
R1
!i10b 1
!s100 [PDh88HFY^a`1bjM4Ab_<3
IcQ><FG_gbQElPfBznG;S93
R2
R0
R3
R4
R5
L0 31
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
n@s@e@c_@f@i@l@t@e@r
vTB_SEC_FILTER
R1
!i10b 1
!s100 lMH;fZcZiFHUThS3[z7V01
II3VKQY>3Hn9hV]kE_ePkC2
R2
R0
w1651859884
8C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/TB_SEC_FILTER.v
FC:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/TB_SEC_FILTER.v
L0 3
R6
r1
!s85 0
31
R7
!s107 C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/TB_SEC_FILTER.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1|C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/TB_SEC_FILTER.v|
!i113 1
R10
!s92 -vlog01compat -work work +incdir+C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1
R12
n@t@b_@s@e@c_@f@i@l@t@e@r
