<h1 id="id-2019-08-23Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=16 ( <span class="legacy-color-text-blue4">CTL=2, </span><span class="legacy-color-text-blue4">AXI_ATU</span><span class="legacy-color-text-blue4">=9, APB_ATU=2, Packetizer=1, PMA</span><span class="legacy-color-text-blue4">=1 </span>)</strong><strong>, Resolved=15, Updated=23.</strong></li><li>Symphony<strong> RTL only bugs open / in-progress Total = 43.</strong></li><li>Symphony <strong>RTL+DV bugs</strong> statistics in last week: <strong>Created=25, Resolved=22, Updated=37.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000</a></li><li><strong>CTL Verification:</strong><ol><li>Enhanced CTL VIP to support UN2N adapter verification effort.</li><li>Merged the ctl_req with ctl_wdata and ctl_resp with ctl_rdata in CTL VIP. Debugging issues in ctl_driver wrt two sets of valid/ready signals.</li><li>Continue on Splitting and Striping verification bring-up at NL level (AXI).</li><li>Started bring-up on CTL timeout features.</li></ol></li><li><strong>Maestro and Symphony TB Sync-Up:</strong><ol><li>Blocker: 
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>ARIA integration into DV flow is completed.</li><li>Waiting for green light from Maestro &quot;<a class="confluence-userlink user-mention" data-account-id="624b3717f813eb00692cb199" href="https://arterisip.atlassian.net/wiki/people/624b3717f813eb00692cb199?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mokhtar Hirech (Deactivated)</a>&quot; to start using TCL commands to generate simple Presto topology.</li></ol></li><li><strong>PMA Verification:</strong><ol><li>Blocker: 
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>PMA sequences are done as per test plan... currently block by JIRA SYM-1328.</li></ol></li><li><strong>Firewall Adapter:</strong><br/><ol><li>Enhanced support to add more configuration values</li><li>Enhanced checker logic in firewall Test Bench.</li></ol></li><li><strong>PMON</strong> <strong>Adapter</strong>:<ol><li>Blockers: <ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li>Updated test plan.</li></ol></li><li><strong>Multicast Adapter:</strong><ol><li>Open JIRA 
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>Completed initial bring-up. First test passed.</li></ol></li><li><strong>UN2N Adapter:</strong><ol><li>RTL_TOP assemble by EricT.</li><li>Started looking into TB infrastructure. Plan to reuse from CTL testbench. </li></ol></li><li><strong>End 2 End Protection:</strong><ol><li>Plan to start enabling End to End protection after Darshan cleared RTL blockers ASAP.</li></ol></li><li><strong>DV Infrastructure:</strong><ol><li>Made new RUNSIM FLOW mainstream.</li><li>+seq methodology up and running.</li><li>Fixed runsim blocking issues filed by DV engineers. <a class="external-link" href="http://jira.arteris.com/browse/SYM-1282" rel="nofollow">SYM-1282</a>, <a class="external-link" href="http://jira.arteris.com/browse/SYM-1326" rel="nofollow" title="http://jira.arteris.com/browse/SYM-1326">SYM-1326</a>, <a class="external-link" href="http://jira.arteris.com/browse/SYM-1315" rel="nofollow">SYM-1315</a> &amp; other requests from Robin &amp; John.</li><li>Added firewall initial support in runsim newflow. Working on adding in qrsim for old flow support.</li><li>Cleanup in newflow.</li><li>TACHL Coverage:<br/><ol><li>Latest TACHL Coverage numbers <strong><span class="legacy-color-text-blue4">Statement &amp; Line = 77%; Branches = 58% Functions = 82%</span>. </strong>Details at <strong>&quot;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html</a>&quot;</strong></li></ol></li><li>Sun-Grid-Engine Blocker Issues:<ol><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li></ol></li><li>TACHL Compiler:<ol><li><strong>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br/></strong></li></ol></li></ol></li><li><strong>Nightly Regressions:</strong><ol><li>Symphony nightly regression <strong>passing rate are 88%</strong>.</li></ol></li><li><strong>Miscellaneous items &amp; hiring:</strong><ol><li>H1 Transfer: <ol><li><strong>Santosh Ramu H1 transfer process is going very slow.</strong> Initial plan for him to start at around 9/9/2019.</li></ol></li><li>Sync-up meetings<ol><li>Multiple sync-up meetings with India team.</li><li>Multicast test plan review and bring-up progress.</li><li>DV team goals for next two weeks (sync-up individually).</li><li>DV infrastructure task and priorities.</li></ol></li></ol></li><li>Mentor license utilization live graph shown below is at <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a></li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16158380/licenses.jpg?api=v2"></span></li></ol><p> </p><h1 id="id-2019-08-23Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16158380/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-BugsStatisticsTable:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics Table : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16158380/bug_table.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-BugsStatisticsTrend:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics Trend : Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11401" rel="nofollow">Click Here:</a></strong></u></h2><div><u><br/></u></div><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16158380/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16158380/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here</a>:</u></strong></h2><p style="margin-left: 90.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16158380/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>CTL Verification</p><ul><li><p>Blockers:</p><ul><li><p>SYM-1240: waiting for Eric to turn off read data interleaving, which was not yet in scope (targeted to be added to DV with VC support) but was enabled in RTL.</p></li></ul></li><li><p>filed: SYM-1218, SYM-1233, SYM-1235, SYM-1240</p></li><li><p>closed: SYM-1136, SYM-1172, SYM-1209, SYM-1217, SYM-1218, SYM-1233</p></li><li><p>updated async_adapter formal TB to new interfaces after breaking RTL change</p></li><li><p>fixed segfault, off-by-one, missing objection issues in CTL VIP</p></li><li><p>SYM-1233: exposed miscommunication with RTL about the nature of SPLIT_WRAP</p></li><li>Discussed my first assignment, CTL timeout testing, with EricT and Andrew.</li><li><span class="legacy-color-text-default">Need a JSON file enabling the CTL request timeout feature.</span></li></ul></li><li><p>PMA Verification:</p><ul><li>Integrate the bench with PMA controller and Eric’s topology</li><li>Legato Modeling help to NCORE team.</li></ul></li><li>Maestro &amp; TB JSON and Wrapper:<ul><li>Worked with Benny in giving parameter list for VIP parameter generation</li><li>Improving tb wrapper to use new interface format and define system verilog interface to instance and make the connections/names explicit.</li></ul></li><li><p>Multicast:</p><ul><li>Multicast bringup test passing with specific configuration and trans=1. Test checked into regression.</li><li>Presented multicast test plan to Saad,John, Syed</li><li>Filed two JIRAs found during multicast bring up:</li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1236" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1236</a> </p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1237" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1237</a></p></li></ul></li><li><p><span class="legacy-color-text-blue1">Firewall Verification</span>:</p><ul><li>Enhanced the checker logic in the firewall UVM env.</li><li>Integrated the generic IO interface in the env.</li><li>Added support in the env for more config values.</li><li>JIRA:</li><ul><li>1154 - Firewall Integration into Symphony Verification Environment.</li></ul></ul></li><li>AXI Verification:<br/><ul><li>Debugged/updated AXI5 atomic access in axi uvc.</li><li>Added AXI5 qosaccept support in axi uvc.</li><li>Regression fail debug / TB-fixes / triage.</li></ul></li><li>PMON Verification:<br/><ul><li>Updated PMON testplan.</li><li>JIRA</li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>1295 – fix TB issue</li><li>1301 – debug RTL issue; regress fail</li><li>1302 – debug RTL issue; regress fail</li><li>1303 – debug RTL issue; regress fail</li><li>1276 – debug TB issue; regress fail</li><li>1305 – debug TB issue; regress fail</li><li>1306 – debug TB issue; regress fail</li><li>1307 – debug TB issue; regress fail</li><li>1308 – debug RTL issue; random fail</li><li>1300 – <span class="legacy-color-text-default">Bug jira for top_apb_apb tachl failure.</span></li><li><span class="legacy-color-text-default">1312 – <span class="legacy-color-text-default">Bug jira for read request not received at target.</span></span></li></ul></li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Regression triaging report from Archit (<strong>excellent work in keeping the close eye on regression failures</strong>). </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh"><p>ENV</p></th><th class="confluenceTh"><p>config/test</p></th><th class="confluenceTh"><p>JIRA</p></th><th class="confluenceTh"><p>Assignee</p></th><th class="confluenceTh"><p>Cnt</p></th><th class="confluenceTh"><p>Grp</p></th><th class="confluenceTh"><p>Status</p></th></tr><tr><th class="confluenceTh"><p>top_atp</p></th><td class="confluenceTd"><p>atp_pmon_t2</p></td><td class="confluenceTd"><p align="right">1266</p></td><td class="confluenceTd"><p>Darshan</p></td><td class="confluenceTd"><p align="right">9</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Wraps incorrectly for 2 consecutive evts</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_rand_s</p></td><td class="confluenceTd"><p align="right">1315</p></td><td class="confluenceTd"><p>Kavish</p></td><td class="confluenceTd"><p align="right">1000</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p> </p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_4x4_s</p></td><td class="confluenceTd"><p align="right">1315</p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>fixed</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_rand_s_dw</p></td><td class="confluenceTd"><p align="right">1315</p></td><td class="confluenceTd"><p>Kavish</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p> </p></td></tr><tr><th class="confluenceTh"><p>top_ctl</p></th><td class="confluenceTd"><p>basic_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>runtime error</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>split_1x1</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>runtime error</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>split_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>runtime error</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>stripe_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>runtime error</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>stripe_split_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>runtime error</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>basic_cfg</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>runtime error</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>un2n_1x1</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Compile error</p></td></tr><tr><th class="confluenceTh"><p>top_smi</p></th><td class="confluenceTd"><p>Nmesh_sb</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Kavish</p></td><td class="confluenceTd"><p align="right">70</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>vc_buff_switch_12x12_arb1</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Kavish</p></td><td class="confluenceTd"><p align="right">20</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>blue_new</p></td><td class="confluenceTd"><p align="right">1315</p></td><td class="confluenceTd"><p>Kavish</p></td><td class="confluenceTd"><p align="right">200</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>green_rand</p></td><td class="confluenceTd"><p align="right">1315</p></td><td class="confluenceTd"><p>Kavish</p></td><td class="confluenceTd"><p align="right">2000</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>vc_buff_switch_12x12_arb2_b1_2</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Kavish</p></td><td class="confluenceTd"><p align="right">20</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><th class="confluenceTh"><p>top_apb_axi_ni</p></th><td class="confluenceTd"><p>top_apb_axi_4x4</p></td><td class="confluenceTd"><p align="right">1316</p></td><td class="confluenceTd"><p>Chandra</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Fails due to recent changes in scoreboard</p></td></tr><tr><th class="confluenceTh"><p>top_axi_axi_ni</p></th><td class="confluenceTd"><p>top_axi_atu</p></td><td class="confluenceTd"><p>1242/1212</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">70</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Wrong awlen at target,read data len issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_atomic</p></td><td class="confluenceTd"><p align="right">1280</p></td><td class="confluenceTd"><p>Darshan</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Tachl fail in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_qos</p></td><td class="confluenceTd"><p align="right">1212</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Read data len issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu1x2</p></td><td class="confluenceTd"><p>1242/1191</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">40</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wrong awlen at target,unaligned address for wrap burst</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu2x2</p></td><td class="confluenceTd"><p>1212/1242/1312</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">40</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Read data len issue,wrong awlen at target</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu2x2_rdi</p></td><td class="confluenceTd"><p>1212/1242</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">29</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Read data len issue,wrong awlen at target</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu2x2_asyncadp</p></td><td class="confluenceTd"><p align="right">1212</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">38</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Read data len issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu2x2_clkadp</p></td><td class="confluenceTd"><p align="right">1212</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Read data len issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu2x2_clkadp_pma</p></td><td class="confluenceTd"><p align="right">1242</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">40</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Wrong awlen at target</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_ring3x3</p></td><td class="confluenceTd"><p>1212/1242</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">28</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Read data len issue,wrong awlen at target</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_1x4</p></td><td class="confluenceTd"><p>1242/1256</p></td><td class="confluenceTd"><p>Eric/jason</p></td><td class="confluenceTd"><p align="right">11</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Wrong awlen at target, ARPROT = X fixed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_1x4_multicast</p></td><td class="confluenceTd"><p align="right">1281</p></td><td class="confluenceTd"><p>Aniq</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Tachl error</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_8x8</p></td><td class="confluenceTd"><p>1212/1307/1319</p></td><td class="confluenceTd"><p>Eric/jason</p></td><td class="confluenceTd"><p align="right">60</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Incorrect read response generated</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_8x8_noI</p></td><td class="confluenceTd"><p align="right">1307</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">21</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Incorrect read response generated</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_11x8</p></td><td class="confluenceTd"><p align="right">1212</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">2</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>awvalid =X</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_multiclk_11x8</p></td><td class="confluenceTd"><p align="right">1318</p></td><td class="confluenceTd"><p>Darshan/archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>awvalid =X</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_mesh16x16</p></td><td class="confluenceTd"><p>1307/1320</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">60</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Incorrect read response generated</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_mesh16x16_pcerr</p></td><td class="confluenceTd"><p align="right">1319</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">50</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Incorrect read response generated</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_ring16x16</p></td><td class="confluenceTd"><p>1212/1242/1321</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">28</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Read data len issue,wrong awlen at target</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_multi_width_cfg1</p></td><td class="confluenceTd"><p>1212/1242/1191</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">28</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Read data len issue,wrong awlen at target,<br/> unalign address for wrapping burst</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_multi_clk_width</p></td><td class="confluenceTd"><p align="right">1105</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">5</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>awvalid =X</p></td></tr><tr><th class="confluenceTh"><p>qchannel_uvc_test</p></th><td class="confluenceTd"><p>qchannel_cfg</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Chandra</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><p><br/><br/></p></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><a class="external-link" href="https://arterisip.atlassian.net/browse/TACHL-71" rel="nofollow" title="https://arterisip.atlassian.net/browse/TACHL-71">TACHL-71</a> : Assigned it back to AJ. Added a follow up comment. Didn’t hear back from him yet.</li><li>Fixed runsim blocking issues filed by DV engineers. <a class="external-link" href="http://jira.arteris.com/browse/SYM-1282" rel="nofollow">SYM-1282</a>, <a class="external-link" href="http://jira.arteris.com/browse/SYM-1326" rel="nofollow">SYM-1326</a>, <a class="external-link" href="http://jira.arteris.com/browse/SYM-1315" rel="nofollow">SYM-1315</a> &amp; other requests from Robin &amp; John.</li><li>Synced with John, Saad&amp; Kushal on adding  firewall flow in runsim.</li><li>Working with Ailyn on getting new flow in RUNSIM ready for mainstream release.</li><li>Working with Ailyn on infrastructure needs. (Her progress)</li><ul><li>Made new RUNSIM FLOW mainstream.</li><li>Added html report support with new table columns. Changes for nightly regression dashboard compatibilities.</li><li>Added firewall initial support in runsim newflow. Working on adding in qrsim for old flow support.</li><li>Cleanup in newflow.</li></ul></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>H1 Transfer Process<br/><ol><li><strong>Santosh Ramu accepted the offer and his H1 process is very slow. He will be starting at around 9/9/2019</strong>.</li></ol></li><li>Sync-up meetings<ol><li>Multiple sync-up meetings with India team.</li><li>Multicast test plan review and bring-up progress.</li><li>DV team goals for next two weeks (sync-up individually).</li><li>DV infrastructure task and priorities.</li></ol></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Saad – PTO: 8/5 to 8/16.</li><li>Andrew – PTO 8/19.</li><li>Aniq – PTO 8/9, 8/19 to 8/23</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-08-23Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16158380/legato_status.jpg?api=v2"></span><br/></strong></u></p><p class="MsoNormal"> </p>