import argparse
import json
import os
import sys
import traceback

p = os.path.dirname(os.path.dirname(os.path.abspath(__file__)))
if not p in sys.path:
    sys.path.insert(0, p)

from src.hw.cgra import Cgra
from src.hw.cgra_architectures import create_cgra


def create_args():
    parser = argparse.ArgumentParser('hpcgra -h')
    parser.add_argument('--arch', help='CGRA architecture.', type=str,
                        choices=['mesh', 'one-hop', 'chess', 'hexagonal', 'diagonal'])
    parser.add_argument('-s', '--shape',
                        help='CGRA architecture shape NxM, where N is number of columns and M number of rows.')
    parser.add_argument('--isa', help='List of CGRA architecture instruction set.', nargs='+', type=str)
    parser.add_argument('--fifos', help='Size of PE balancing fifos for each ALU input.', nargs='+', type=int)
    parser.add_argument('--inputs', help='List of input type PEs.', nargs='+', type=int)
    parser.add_argument('--outputs', help='List of outputs type PEs.', nargs='+', type=int)
    parser.add_argument('--routes', default=0, type=int,
                        help='Number of inputs and to be routed to outputs,\
                         0 only the output of the ALU is sent to outputs.')
    parser.add_argument('--acc', help='This flag adding an accumulator to all PE.', action="store_true")
    parser.add_argument('--data_width', help='CGRA data width bits.', type=int, default=8)
    parser.add_argument('--conf_bus_width', help='CGRA configuration bus data width.', type=int, default=8)
    parser.add_argument('-j', '--json', help='Architecture JSON description file.', type=str)
    parser.add_argument('-e', '--emit', help='Emit JSON arch file.', type=str)
    parser.add_argument('-v', '--verilog', help='Verilog outputfile.', type=str, default=None)

    args = parser.parse_args()

    return args


def main():
    args = create_args()
    cgra = Cgra()
    if args.json or args.arch:
        if args.json:
            cgra.load_from_file(args.json)
        else:
            if args.shape:
                v = args.shape.split('x')
                n, m = int(v[0]), int(v[1])
                if args.isa:
                    json_str = create_cgra(args.arch, (n, m), args.isa, args.routes, args.fifos, args.acc,
                                           args.data_width,
                                           args.conf_bus_width, args.inputs, args.outputs)
                    cgra.load_from_string(json_str)
                    if args.emit:
                        with open(args.emit, 'w') as f:
                            f.write(json.dumps(json_str, indent=4))
                            f.close()
                            print('JSON architecture created with success!')

                else:
                    raise Exception('Missing isa parameter.')
            else:
                raise Exception('Missing shape parameter.')

        if args.verilog:
            cgra.get().to_verilog(args.verilog)
            print('Verilog code generates with success, file save in %s' % args.verilog)

    else:
        raise Exception("Architecture JSON file not found. Run hpcgra -h to see all parameters needed")


if __name__ == '__main__':
    try:
        main()
    except Exception as e:
        exc_type, exc_obj, exc_tb = sys.exc_info()
        fname = os.path.split(exc_tb.tb_frame.f_code.co_filename)[1]
        print('Exception in:', exc_type, fname, exc_tb.tb_lineno)
        traceback.print_exc()
