## Narrative: 2018-04-27_srv5-a

**Objective**: obtain data on an `AMD EPYC 7551` based system.
To be compared with [2018-04-07_srv1-pf](2018-04-07_srv1-pf.md) and
[2018-04-28_srv4](2018-04-28_srv4.md).

**Proviso**: the benchmark was the only user process on the server. On a fully
loaded system execution speed will be lower because CPU clock will be adjusted
to keep the total power consumption in the
[TDP](https://en.wikipedia.org/wiki/Thermal_design_power) limit.
This test gives therefore the **single core peak performance**.

| Attribute | Value |
| --------- | ----- |
| Host   | [srv5](hostinfo_srv5.md) |
| System | [Herc tk4- 08](sysinfo_tk4m08.md) (NUMCPU=2 MAXCPU=2) |
| s370_perf | [V0.9.7  rev  1003  2018-03-30](https://github.com/wfjm/s370-perf/blob/2685ff0/codes/s370_perf.asm) |
| Creation Date | 2018-04-27 |
| Send by | wfjm |
| [cpufreq](README_narr.md#user-content-cpufreq) | governor: performance; latency: _not properly displayed_ |
| [eff. CPU clock](README_narr.md#user-content-effclk) | _unknown_ |
| [ASM step](README_narr.md#user-content-asm) | `CPU:   3.06s   4.74%; CPU/ela:  89.47%` |
| [GO step](README_narr.md#user-content-go)   | `CPU: 343.71s   0.94%; CPU/ela:  99.91%` |
| Data | [2018-04-27_srv5-a.dat](../data/2018-04-27_srv5-a.dat) |
| Summaries | [srv1 vs srv5](sum_2018-04-27_srv5_and_srv1.dat) - _absolute instruction time (sorted by ratio)_ |
|           | [srv4 vs srv5](sum_2018-04-28_srv5_and_srv4.dat) - _absolute instruction time (sorted by ratio)_ |
| [lmark](README_narr.md#user-content-lmark) | 113.74 MIPS _(single core peak)_ |

### <a id="find">Findings</a>
- **General**
  - the test reproducibility is excellent, the median of the 50% width is 0.38%.
- **Instruction timing relative to srv1 system (Opteron vs EPYC)**
  - the `AMD EPYC 7551` based [srv5](hostinfo_srv5.md) system is a
    **factor 1.58 faster** than the `AMD Opteron 6238` based
    [srv1](hostinfo_srv1.md) system,
    based on the [lmark](README_narr.md#user-content-lmark) MIPS ratio of
    113.74 to 72.14.
  - the srv1/srv5 instruction time ratio has a very wide spread, see
    [srv1 vs srv5 timing comparison](#user-content-find-vs-srv1).
- **Instruction timing relative to srv4 system (Xeon vs EPYC)**
  - the `AMD EPYC 7551` based [srv5](hostinfo_srv5.md) system is a
    **factor 1.12 slower** than the `Intel Xeon E5-2680 v4` based
    [srv4](hostinfo_srv4.md) system,
    based on the [lmark](README_narr.md#user-content-lmark) MIPS ratio of
    113.74 to 127.36.
  - the srv4/srv5 instruction time ratio has a very wide spread, see
    [srv4 vs srv5 timing comparison](#user-content-find-vs-srv4).

#### <a id="find-vs-srv1">srv1 vs srv5 timing comparison (Opteron vs EPYC)</a>
The [srv1 vs srv5](sum_2018-04-27_srv5_and_srv1.dat) instruction
timing listing shows the absolute instruction times for srv5 and srv1
as well as the srv1/srv5 ratio, sorted by ascending ratio.

Some simple `RR` type instructions have almost same speed on `EPYC` and
`Opteron`
```
Tag   Comment                :      srv5      srv1 :   srv1/srv5
T238  NR R,R                 :      5.60      5.34 :    0.954
T230  XR R,R                 :      5.64      5.51 :    0.977
T239  OR R,R                 :      5.62      5.54 :    0.986
T200  AR R,R                 :      5.79      5.72 :    0.988
T106  LTR R,R                :      5.38      5.52 :    1.026
T530  LDR R,R                :      6.27      6.57 :    1.048
T108  LNR R,R                :      5.42      5.68 :    1.048
T505  LNER R,R               :      6.35      6.97 :    1.098
```

while some instructions, most notably `DD` and `DDR`, are significantly
faster compared to the avarage speed-up of 1.60
```
Tag   Comment                :      srv5      srv1 :   srv1/srv5
D291  CS R,R,m (eq,ne)       :     32.64     79.59 :    2.438
D290  CS R,R,m (eq,eq)       :     31.97     80.32 :    2.512
D296  CDS R,R,m (eq,ne)      :     32.31     84.43 :    2.613
D295  CDS R,R,m (eq,eq)      :     31.93     85.28 :    2.671
D216  D R,m                  :      9.87     26.64 :    2.699
D620  TS m (zero)            :     29.41     82.10 :    2.792
T193  ICM R,i,m (0111)       :     14.11     39.50 :    2.799
D215  DR R,R                 :      6.82     20.06 :    2.941
D292  CS R,R,m (ne)          :    135.80    412.36 :    3.037
D297  CDS R,R,m (ne)         :    136.00    415.54 :    3.055
D621  TS m (ones)            :    129.32    407.50 :    3.151
D321  BALR R,R (far)         :     12.26     40.43 :    3.298
T547  DD R,m                 :     88.27    407.83 :    4.620
T546  DDR R,R                :     84.18    399.38 :    4.744
```

There are apparently large differences in the microarchitures used in the
Opteron based srv1 system
([Bulldozer-Interlagos](https://en.wikipedia.org/wiki/Bulldozer_(microarchitecture))
and the EPYC based srv5 system
([Zen](https://en.wikipedia.org/wiki/Zen_(microarchitecture))).

#### <a id="find-vs-srv4">srv4 vs srv5 timing comparison (Xeon vs EPYC)</a>
The [srv4 vs srv5](sum_2018-04-28_srv5_and_srv4.dat) instruction
timing listing shows the absolute instruction times for srv5 and srv4
as well as the srv4/srv5 ratio, sorted by ascending ratio.

Some simple `RR` type instructions are almost twice as fast on the
`Xeon` when compared to the `EPYC`
```
Tag   Comment                :      EPYC      Xeon :  Xeon/EPYC
T230  XR R,R                 :      5.64      2.82 :    0.500
T239  OR R,R                 :      5.62      2.81 :    0.500
T238  NR R,R                 :      5.60      2.81 :    0.502
T242  SRL R,1                :      6.71      3.38 :    0.504
T108  LNR R,R                :      5.42      2.74 :    0.506
T240  SLL R,1                :      6.70      3.39 :    0.506
T244  SLL R,30               :      6.71      3.40 :    0.507
T200  AR R,R                 :      5.79      2.96 :    0.511
T107  LCR R,R                :      5.64      2.94 :    0.521
T106  LTR R,R                :      5.38      2.82 :    0.524
```
This are by and large the same instructions where `EPYC` showed almost
no speed improvement relative to the much older `Opteron`, see
[srv1 vs srv5 timing comparison](#user-content-find-vs-srv1).

On the other end of the distribution are the `DD`, `DDR`, `D`, and `DR`
instructions, where `EPYC` is a about a factor two faster than `Xeon`
```
Tag   Comment                :      EPYC      Xeon :  Xeon/EPYC
D216  D R,m                  :      9.87     18.69 :    1.894
T547  DD R,m                 :     88.27    169.74 :    1.923
T546  DDR R,R                :     84.18    166.29 :    1.975
D215  DR R,R                 :      6.82     14.96 :    2.194
```
These where the instructions where `EPYC` showed the largest speed
increase relative to `Opteron`, up to a factor three over the average.

The poor relative performance of `CS`, `CDS` and `TS` is likely again due
to the impact of Meltdown patches, which can have quite different impact on
`Intel` and `AMD` CPUs.
