 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 25 22:32:08 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRX1M)       0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/QN (DFFRX1M)       0.33       0.33 r
  U0_ALU/U40/Y (MX2X1M)                    0.16       0.49 r
  U0_ALU/U85/Y (OAI2BB1X2M)                0.05       0.54 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRX1M)        0.00       0.54 f
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)       0.47       0.47 f
  U0_ALU/U161/Y (OAI2BB1X2M)               0.17       0.64 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)       0.00       0.64 f
  data arrival time                                   0.64

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)       0.47       0.47 f
  U0_ALU/U159/Y (OAI2BB1X2M)               0.17       0.64 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)       0.00       0.64 f
  data arrival time                                   0.64

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)       0.47       0.47 f
  U0_ALU/U156/Y (OAI2BB1X2M)               0.17       0.64 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)       0.00       0.64 f
  data arrival time                                   0.64

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)       0.47       0.47 f
  U0_ALU/U145/Y (OAI2BB1X2M)               0.17       0.64 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)       0.00       0.64 f
  data arrival time                                   0.64

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)       0.47       0.47 f
  U0_ALU/U135/Y (OAI2BB1X2M)               0.17       0.64 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)       0.00       0.64 f
  data arrival time                                   0.64

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)       0.47       0.47 f
  U0_ALU/U164/Y (OAI2BB1X2M)               0.17       0.64 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)       0.00       0.64 f
  data arrival time                                   0.64

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)       0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (DFFRQX2M)        0.48       0.48 f
  U0_ALU/U167/Y (OR2X2M)                   0.16       0.64 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)        0.00       0.64 f
  data arrival time                                   0.64

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)       0.48       0.48 f
  U0_ALU/U149/Y (AOI22X1M)                 0.15       0.63 r
  U0_ALU/U170/Y (OAI211X2M)                0.08       0.71 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)       0.00       0.71 f
  data arrival time                                   0.71

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)                     0.38       0.38 r
  U0_ALU/U134/Y (AOI221XLM)                               0.14       0.52 f
  U0_ALU/U133/Y (INVX2M)                                  0.06       0.58 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       0.58 r
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)                     0.38       0.38 r
  U0_ALU/U139/Y (AOI221XLM)                               0.14       0.52 f
  U0_ALU/U138/Y (INVX2M)                                  0.06       0.58 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       0.58 r
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)                     0.38       0.38 r
  U0_ALU/U143/Y (AOI221XLM)                               0.14       0.52 f
  U0_ALU/U142/Y (INVX2M)                                  0.06       0.58 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       0.58 r
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)                     0.38       0.38 r
  U0_ALU/U141/Y (AOI221XLM)                               0.14       0.52 f
  U0_ALU/U140/Y (INVX2M)                                  0.06       0.58 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       0.58 r
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)                     0.38       0.38 r
  U0_ALU/U155/Y (AOI221XLM)                               0.14       0.52 f
  U0_ALU/U154/Y (INVX2M)                                  0.06       0.58 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       0.58 r
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)                     0.38       0.38 r
  U0_ALU/U153/Y (AOI221XLM)                               0.14       0.52 f
  U0_ALU/U152/Y (INVX2M)                                  0.06       0.58 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       0.58 r
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)       0.38       0.38 r
  U0_ALU/U151/Y (AOI221XLM)                0.14       0.52 f
  U0_ALU/U150/Y (INVX2M)                   0.06       0.58 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)       0.00       0.58 r
  data arrival time                                   0.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (DFFRQX1M)       0.52       0.52 f
  U0_ALU/U44/Y (OAI2B2X2M)                 0.16       0.68 r
  U0_ALU/U4/Y (OAI31X1M)                   0.06       0.75 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)       0.00       0.75 f
  data arrival time                                   0.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                        0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: o_stop_err (output port clocked by RX_CLK)
  Path Group: INOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U7/Y (INVX2M)                         0.04      54.37 f
  U0_UART_RX/U0_FSM/stop_check_en (UART_RX_FSM)           0.00      54.37 f
  U0_UART_RX/U0_stop_check/enable (stop_check)            0.00      54.37 f
  U0_UART_RX/U0_stop_check/U2/Y (NOR2BX2M)                0.13      54.50 f
  U0_UART_RX/U0_stop_check/U1/Y (CLKBUFX8M)               0.84      55.34 f
  U0_UART_RX/U0_stop_check/error (stop_check)             0.00      55.34 f
  U0_UART_RX/o_stop_error (UART_RX_WIDTH8)                0.00      55.34 f
  o_stop_err (out)                                        0.00      55.34 f
  data arrival time                                                 55.34

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.00     -53.90
  data required time                                               -53.90
  --------------------------------------------------------------------------
  data required time                                               -53.90
  data arrival time                                                -55.34
  --------------------------------------------------------------------------
  slack (MET)                                                      109.24


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_data_sampling/serial_data (data_sampling)
                                                          0.00      54.16 f
  U0_UART_RX/U0_data_sampling/U7/Y (NAND2X2M)             0.08      54.24 r
  U0_UART_RX/U0_data_sampling/U3/Y (OAI32X1M)             0.06      54.30 f
  U0_UART_RX/U0_data_sampling/first_sample_reg/D (DFFRQX2M)
                                                          0.00      54.30 f
  data arrival time                                                 54.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.30
  --------------------------------------------------------------------------
  slack (MET)                                                       54.22


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_data_sampling/serial_data (data_sampling)
                                                          0.00      54.16 f
  U0_UART_RX/U0_data_sampling/U7/Y (NAND2X2M)             0.08      54.24 r
  U0_UART_RX/U0_data_sampling/U4/Y (OAI32X1M)             0.07      54.31 f
  U0_UART_RX/U0_data_sampling/second_sample_reg/D (DFFRQX2M)
                                                          0.00      54.31 f
  data arrival time                                                 54.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.31
  --------------------------------------------------------------------------
  slack (MET)                                                       54.22


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_data_sampling/serial_data (data_sampling)
                                                          0.00      54.16 f
  U0_UART_RX/U0_data_sampling/U7/Y (NAND2X2M)             0.08      54.24 r
  U0_UART_RX/U0_data_sampling/U12/Y (OAI2BB2X1M)          0.10      54.34 f
  U0_UART_RX/U0_data_sampling/third_sample_reg/D (DFFRQX2M)
                                                          0.00      54.34 f
  data arrival time                                                 54.34

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.34
  --------------------------------------------------------------------------
  slack (MET)                                                       54.26


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06      54.39 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.39 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.39 f
  U0_UART_RX/U0_deserializer/data_valid_reg/D (DFFRQX2M)
                                                          0.00      54.39 f
  data arrival time                                                 54.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.39
  --------------------------------------------------------------------------
  slack (MET)                                                       54.31


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U21/Y (OAI22X1M)                      0.10      54.24 f
  U0_UART_RX/U0_FSM/U28/Y (AOI22X1M)                      0.16      54.40 r
  U0_UART_RX/U0_FSM/U27/Y (OAI21X2M)                      0.09      54.49 f
  U0_UART_RX/U0_FSM/current_state_reg[0]/D (DFFRQX2M)     0.00      54.49 f
  data arrival time                                                 54.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.49
  --------------------------------------------------------------------------
  slack (MET)                                                       54.41


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U25/Y (AOI21XLM)                      0.09      54.38 f
  U0_UART_RX/U0_FSM/U13/Y (NAND3BX2M)                     0.12      54.50 r
  U0_UART_RX/U0_FSM/U30/Y (OAI21X2M)                      0.05      54.55 f
  U0_UART_RX/U0_FSM/current_state_reg[2]/D (DFFRQX2M)     0.00      54.55 f
  data arrival time                                                 54.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.55
  --------------------------------------------------------------------------
  slack (MET)                                                       54.47


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U25/Y (AOI21XLM)                      0.09      54.38 f
  U0_UART_RX/U0_FSM/U13/Y (NAND3BX2M)                     0.12      54.50 r
  U0_UART_RX/U0_FSM/U14/Y (NAND3X2M)                      0.10      54.60 f
  U0_UART_RX/U0_FSM/current_state_reg[1]/D (DFFRQX2M)     0.00      54.60 f
  data arrival time                                                 54.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.60
  --------------------------------------------------------------------------
  slack (MET)                                                       54.52


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.18      54.46 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/U24/Y (NOR2BXLM)         0.18      54.64 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00      54.64 f
  data arrival time                                                 54.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.64
  --------------------------------------------------------------------------
  slack (MET)                                                       54.56


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.18      54.46 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.16      54.63 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X2M)          0.06      54.69 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.60


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.18      54.46 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.16      54.63 r
  U0_UART_RX/U0_edge_bit_counter/U11/Y (NOR2BX2M)         0.06      54.69 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.60


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.18      54.46 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.16      54.63 r
  U0_UART_RX/U0_edge_bit_counter/U10/Y (NOR2BX2M)         0.06      54.69 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.60


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.18      54.46 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.16      54.63 r
  U0_UART_RX/U0_edge_bit_counter/U9/Y (NOR2BX2M)          0.06      54.69 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.60


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.18      54.46 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.16      54.63 r
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NOR2X2M)          0.06      54.69 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.61


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06      54.39 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.39 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.39 f
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.19      54.58 r
  U0_UART_RX/U0_deserializer/U21/Y (OAI2BB2X1M)           0.11      54.69 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[7]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.61


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06      54.39 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.39 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.39 f
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.19      54.58 r
  U0_UART_RX/U0_deserializer/U20/Y (OAI2BB2X1M)           0.11      54.69 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[6]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.61


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06      54.39 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.39 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.39 f
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.19      54.58 r
  U0_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)           0.11      54.69 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[5]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.61


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06      54.39 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.39 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.39 f
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.19      54.58 r
  U0_UART_RX/U0_deserializer/U16/Y (OAI2BB2X1M)           0.11      54.69 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[4]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.61


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06      54.39 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.39 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.39 f
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.19      54.58 r
  U0_UART_RX/U0_deserializer/U18/Y (OAI2BB2X1M)           0.11      54.69 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[3]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.61


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06      54.39 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.39 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.39 f
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.19      54.58 r
  U0_UART_RX/U0_deserializer/U19/Y (OAI2BB2X1M)           0.11      54.69 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[2]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.61


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06      54.39 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.39 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.39 f
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.19      54.58 r
  U0_UART_RX/U0_deserializer/U15/Y (OAI2BB2X1M)           0.11      54.69 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[1]/D (DFFRQX2M)
                                                          0.00      54.69 f
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.61


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.11      54.33 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06      54.39 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.39 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.39 f
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.19      54.58 r
  U0_UART_RX/U0_deserializer/U14/Y (OAI2BB2X1M)           0.13      54.71 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[0]/D (DFFRQX2M)
                                                          0.00      54.71 f
  data arrival time                                                 54.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.71
  --------------------------------------------------------------------------
  slack (MET)                                                       54.63


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.18      54.46 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1M)          0.22      54.68 f
  U0_UART_RX/U0_edge_bit_counter/U8/Y (NAND2X2M)          0.08      54.76 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (OAI22X1M)          0.06      54.83 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00      54.83 f
  data arrival time                                                 54.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.83
  --------------------------------------------------------------------------
  slack (MET)                                                       54.74


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.18      54.46 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1M)          0.22      54.68 f
  U0_UART_RX/U0_edge_bit_counter/U8/Y (NAND2X2M)          0.08      54.76 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)            0.05      54.81 f
  U0_UART_RX/U0_edge_bit_counter/U15/Y (AOI2B1X1M)        0.07      54.88 r
  U0_UART_RX/U0_edge_bit_counter/U13/Y (OAI32X1M)         0.06      54.94 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00      54.94 f
  data arrival time                                                 54.94

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.94
  --------------------------------------------------------------------------
  slack (MET)                                                       54.86


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.06      54.29 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.18      54.46 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.46 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1M)          0.22      54.68 f
  U0_UART_RX/U0_edge_bit_counter/U4/Y (NAND2XLM)          0.16      54.84 r
  U0_UART_RX/U0_edge_bit_counter/U17/Y (OAI2BB2X1M)       0.12      54.96 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00      54.96 f
  data arrival time                                                 54.96

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.96
  --------------------------------------------------------------------------
  slack (MET)                                                       54.88


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/check_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U21/Y (OAI22X1M)                      0.10      54.24 f
  U0_UART_RX/U0_FSM/U28/Y (AOI22X1M)                      0.16      54.40 r
  U0_UART_RX/U0_FSM/U27/Y (OAI21X2M)                      0.09      54.49 f
  U0_UART_RX/U0_FSM/U12/Y (AOI2BB1X2M)                    0.19      54.68 f
  U0_UART_RX/U0_FSM/U11/Y (OR4X1M)                        0.39      55.06 f
  U0_UART_RX/U0_FSM/check_error_reg/D (DFFRQX2M)          0.00      55.06 f
  data arrival time                                                 55.06

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/check_error_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                -55.06
  --------------------------------------------------------------------------
  slack (MET)                                                       54.99


  Startpoint: U0_SYS_CTRL/addr_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg[0]/QN (DFFRX1M)                0.36       0.36 r
  U0_SYS_CTRL/U54/Y (OAI22X1M)                            0.07       0.43 f
  U0_SYS_CTRL/addr_reg_reg[0]/D (DFFRX1M)                 0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg[0]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg[3]/CK (DFFRX1M)                0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg[3]/QN (DFFRX1M)                0.36       0.36 r
  U0_SYS_CTRL/U53/Y (OAI22X1M)                            0.07       0.43 f
  U0_SYS_CTRL/addr_reg_reg[3]/D (DFFRX1M)                 0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg[3]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/addr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg[2]/QN (DFFRX1M)                0.36       0.36 r
  U0_SYS_CTRL/U52/Y (OAI22X1M)                            0.07       0.43 f
  U0_SYS_CTRL/addr_reg_reg[2]/D (DFFRX1M)                 0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg[2]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_RST_SYNC/sync_dff_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U0_RST_SYNC/sync_dff_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_dff_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_dff_reg[0]/Q (DFFRQX2M)                0.46       0.46 f
  U0_RST_SYNC/sync_dff_reg[1]/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_dff_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg[0][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][3]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][2]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[0][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[3]/Q (DFFRQX2M)       0.41       0.41 r
  U0_ASYNC_FIFO/U0_FIFO_WR/U6/Y (XNOR2X2M)                0.05       0.46 f
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[3]/D (DFFRQX2M)       0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/U0_DS_pulse/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/U3/Y (NOR2BX2M)
                                                          0.08       0.46 f
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/PULSE_SIG (PULSE_GEN_1)
                                                          0.00       0.46 f
  U0_DATA_SYNC/U0_DS_pulse/enable_pulse_reg/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_DS_pulse/enable_pulse_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/addr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg[1]/QN (DFFRX1M)                0.39       0.39 r
  U0_SYS_CTRL/U51/Y (OAI22X1M)                            0.08       0.47 f
  U0_SYS_CTRL/addr_reg_reg[1]/D (DFFRX1M)                 0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg[1][0]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_DATA_SYNC/U0_multi_ff/SYNC[0] (multi_ff)             0.00       0.47 f
  U0_DATA_SYNC/U0_DS_pulse/bus_enable (DS_pulse)          0.00       0.47 f
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/LVL_SIG (PULSE_GEN_1)
                                                          0.00       0.47 f
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[1]/Q (DFFRQX2M)       0.43       0.43 r
  U0_ASYNC_FIFO/U0_FIFO_WR/U3/Y (XNOR2X2M)                0.06       0.49 f
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[1]/D (DFFRQX2M)       0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_RegFile/MEM_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][3]/CK (DFFRHQX2M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][3]/Q (DFFRHQX2M)                  0.27       0.27 r
  U0_RegFile/U104/Y (MX2XLM)                              0.19       0.46 r
  U0_RegFile/MEM_reg[1][3]/D (DFFRHQX2M)                  0.00       0.46 r
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[1][3]/CK (DFFRHQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RegFile/MEM_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][4]/CK (DFFRHQX2M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][4]/Q (DFFRHQX2M)                  0.27       0.27 r
  U0_RegFile/U105/Y (MX2XLM)                              0.19       0.46 r
  U0_RegFile/MEM_reg[1][4]/D (DFFRHQX2M)                  0.00       0.46 r
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[1][4]/CK (DFFRHQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RegFile/MEM_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][5]/CK (DFFRHQX2M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][5]/Q (DFFRHQX2M)                  0.27       0.27 r
  U0_RegFile/U101/Y (MX2XLM)                              0.19       0.46 r
  U0_RegFile/MEM_reg[1][5]/D (DFFRHQX2M)                  0.00       0.46 r
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[1][5]/CK (DFFRHQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RegFile/MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][7]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][7]/Q (DFFRHQX4M)                  0.30       0.30 r
  U0_RegFile/U143/Y (MX2XLM)                              0.22       0.51 r
  U0_RegFile/MEM_reg[1][7]/D (DFFRHQX4M)                  0.00       0.51 r
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[1][7]/CK (DFFRHQX4M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RegFile/MEM_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][1]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][1]/Q (DFFRHQX4M)                  0.30       0.30 r
  U0_RegFile/U102/Y (MX2XLM)                              0.22       0.51 r
  U0_RegFile/MEM_reg[1][1]/D (DFFRHQX4M)                  0.00       0.51 r
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[1][1]/CK (DFFRHQX4M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_RegFile/MEM_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][2]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][2]/Q (DFFRHQX1M)                  0.31       0.31 r
  U0_RegFile/U103/Y (MX2XLM)                              0.20       0.52 r
  U0_RegFile/MEM_reg[1][2]/D (DFFRHQX1M)                  0.00       0.52 r
  data arrival time                                                  0.52

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[1][2]/CK (DFFRHQX1M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_RegFile/MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][6]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][6]/Q (DFFRHQX4M)                  0.29       0.29 r
  U0_RegFile/U138/Y (INVXLM)                              0.07       0.36 f
  U0_RegFile/U139/Y (INVX2M)                              0.07       0.43 r
  U0_RegFile/U42/Y (MX2X2M)                               0.14       0.57 r
  U0_RegFile/MEM_reg[1][6]/D (DFFRHQX4M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[1][6]/CK (DFFRHQX4M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_SYS_CTRL/ALUFN_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALUFN_reg_reg[3]/CK (DFFSQX2M)              0.00       0.00 r
  U0_SYS_CTRL/ALUFN_reg_reg[3]/Q (DFFSQX2M)               0.43       0.43 r
  U0_SYS_CTRL/U128/Y (OAI2BB2X1M)                         0.14       0.57 r
  U0_SYS_CTRL/ALUFN_reg_reg[3]/D (DFFSQX2M)               0.00       0.57 r
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALUFN_reg_reg[3]/CK (DFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_RegFile/MEM_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][7]/CK (DFFRHQX2M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[0][7]/Q (DFFRHQX2M)                  0.26       0.26 r
  U0_RegFile/U141/Y (INVXLM)                              0.07       0.33 f
  U0_RegFile/U142/Y (INVX2M)                              0.06       0.39 r
  U0_RegFile/U144/Y (MX2XLM)                              0.18       0.57 r
  U0_RegFile/MEM_reg[0][7]/D (DFFRHQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[0][7]/CK (DFFRHQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg[1][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U1_DF_SYNC/SYNC[3] (DF_SYNC_BUS_WIDTH4_1)
                                                          0.00       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_WR/rptr_conv[3] (FIFO_WR_PTR_WIDTH4)
                                                          0.00       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_WR/U11/Y (XNOR2X2M)               0.17       0.54 r
  U0_ASYNC_FIFO/U0_FIFO_WR/U10/Y (NOR4X1M)                0.06       0.61 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/D (DFFRQX2M)          0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_SYS_CTRL/ALUFN_reg_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALUFN_reg_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/ALUFN_reg_reg[2]/Q (DFFRQX2M)               0.47       0.47 f
  U0_SYS_CTRL/U120/Y (INVX2M)                             0.06       0.53 r
  U0_SYS_CTRL/U50/Y (OAI22X1M)                            0.08       0.61 f
  U0_SYS_CTRL/ALUFN_reg_reg[2]/D (DFFRQX2M)               0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALUFN_reg_reg[2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_SYS_CTRL/ALUFN_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALUFN_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/ALUFN_reg_reg[1]/Q (DFFRQX2M)               0.47       0.47 f
  U0_SYS_CTRL/U119/Y (INVX2M)                             0.06       0.53 r
  U0_SYS_CTRL/U49/Y (OAI22X1M)                            0.08       0.61 f
  U0_SYS_CTRL/ALUFN_reg_reg[1]/D (DFFRQX2M)               0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALUFN_reg_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_SYS_CTRL/ALUFN_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALUFN_reg_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/ALUFN_reg_reg[0]/Q (DFFRQX2M)               0.47       0.47 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.06       0.53 r
  U0_SYS_CTRL/U48/Y (OAI22X1M)                            0.08       0.61 f
  U0_SYS_CTRL/ALUFN_reg_reg[0]/D (DFFRQX2M)               0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALUFN_reg_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_RegFile/MEM_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][0]/CK (DFFRHQX2M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][0]/Q (DFFRHQX2M)                  0.36       0.36 r
  U0_RegFile/U137/Y (MX2XLM)                              0.22       0.58 r
  U0_RegFile/MEM_reg[1][0]/D (DFFRHQX2M)                  0.00       0.58 r
  data arrival time                                                  0.58

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[1][0]/CK (DFFRHQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_RegFile/MEM_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[3][5]/CK (DFFSQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[3][5]/Q (DFFSQX2M)                   0.45       0.45 r
  U0_RegFile/U99/Y (OAI2BB2X1M)                           0.15       0.60 r
  U0_RegFile/MEM_reg[3][5]/D (DFFSQX2M)                   0.00       0.60 r
  data arrival time                                                  0.60

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[3][5]/CK (DFFSQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[0]/Q (DFFRQX2M)       0.43       0.43 r
  U0_ASYNC_FIFO/U0_FIFO_WR/U9/Y (CLKXOR2X2M)              0.21       0.64 f
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[0]/D (DFFRQX2M)       0.00       0.64 f
  data arrival time                                                  0.64

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[2]/Q (DFFRQX2M)       0.44       0.44 r
  U0_ASYNC_FIFO/U0_FIFO_WR/U8/Y (CLKXOR2X2M)              0.22       0.66 f
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[2]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_RegFile/MEM_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][4]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][4]/Q (DFFRQX2M)                   0.48       0.48 f
  U0_RegFile/U3/Y (OAI2BB2XLM)                            0.18       0.66 f
  U0_RegFile/MEM_reg[0][4]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[0][4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_RegFile/RdData_Valid_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_Valid_reg/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RdData_Valid_reg/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/RdData_Valid (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.38 r
  U0_SYS_CTRL/RdData_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       0.38 r
  U0_SYS_CTRL/U114/Y (NAND2X2M)                           0.09       0.47 f
  U0_SYS_CTRL/U123/Y (OAI2B11X2M)                         0.20       0.68 f
  U0_SYS_CTRL/current_state_reg[1]/D (DFFRQX2M)           0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U87/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U86/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U85/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U84/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U83/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U82/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U81/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U80/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U55/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U54/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U53/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U52/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U51/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U50/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U49/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U48/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[6][7]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[6][7]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U84/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[6][7]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[6][7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[6][6]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[6][6]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U83/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[6][6]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[6][6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[6][5]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[6][5]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U82/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[6][5]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[6][5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[6][4]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[6][4]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U81/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[6][4]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[6][4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[6][3]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[6][3]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U80/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[6][3]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[6][3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[6][2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[6][2]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U79/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[6][2]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[6][2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[6][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[6][1]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U78/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[6][1]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[6][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[6][0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[6][0]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U77/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[6][0]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[6][0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U79/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U78/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U77/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U76/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U75/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U74/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U73/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U72/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U47/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U46/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U45/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U44/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U43/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U42/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U41/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U40/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[5][7]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[5][7]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U76/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[5][7]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[5][7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[5][6]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[5][6]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U75/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[5][6]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[5][6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[5][5]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[5][5]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U74/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[5][5]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[5][5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[5][4]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[5][4]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U73/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[5][4]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[5][4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[5][3]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[5][3]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U72/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[5][3]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[5][3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[5][2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[5][2]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U71/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[5][2]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[5][2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[5][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[5][1]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U70/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[5][1]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[5][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[5][0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[5][0]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U69/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[5][0]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[5][0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U95/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U94/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U93/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U92/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U91/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U90/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U89/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U88/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[7][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U71/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U70/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U69/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U68/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U67/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U66/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U65/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U64/Y (OAI2BB2X1M)      0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[7][2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[7][2]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U87/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[7][2]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[7][2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[7][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[7][1]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U86/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[7][1]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[7][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/MEM_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[7][0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[7][0]/Q (DFFRQX2M)                   0.38       0.38 r
  U0_RegFile/U85/Y (OAI2BB2X1M)                           0.15       0.53 r
  U0_RegFile/MEM_reg[7][0]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg[7][0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_stop_err (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/third_sample_reg/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART_RX/U0_data_sampling/U11/Y (OAI21X2M)            0.05       0.44 f
  U0_UART_RX/U0_data_sampling/U10/Y (OAI21X2M)            0.09       0.53 r
  U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling)
                                                          0.00       0.53 r
  U0_UART_RX/U0_stop_check/sampled_stop_bit (stop_check)
                                                          0.00       0.53 r
  U0_UART_RX/U0_stop_check/U2/Y (NOR2BX2M)                0.06       0.59 f
  U0_UART_RX/U0_stop_check/U1/Y (CLKBUFX8M)               0.84       1.43 f
  U0_UART_RX/U0_stop_check/error (stop_check)             0.00       1.43 f
  U0_UART_RX/o_stop_error (UART_RX_WIDTH8)                0.00       1.43 f
  o_stop_err (out)                                        0.00       1.43 f
  data arrival time                                                  1.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.00     -53.90
  data required time                                               -53.90
  --------------------------------------------------------------------------
  data required time                                               -53.90
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                       55.33


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_parity_err
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_UART_RX/U0_FSM/U4/Y (NOR4X1M)                        0.08       0.54 f
  U0_UART_RX/U0_FSM/par_check_en (UART_RX_FSM)            0.00       0.54 f
  U0_UART_RX/U0_parity_check/enable (parity_check)        0.00       0.54 f
  U0_UART_RX/U0_parity_check/U3/Y (NOR2BX2M)              0.14       0.68 f
  U0_UART_RX/U0_parity_check/U2/Y (CLKBUFX8M)             0.84       1.52 f
  U0_UART_RX/U0_parity_check/error (parity_check)         0.00       1.52 f
  U0_UART_RX/o_parity_error (UART_RX_WIDTH8)              0.00       1.52 f
  o_parity_err (out)                                      0.00       1.52 f
  data arrival time                                                  1.52

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.00     -53.90
  data required time                                               -53.90
  --------------------------------------------------------------------------
  data required time                                               -53.90
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                       55.42


  Startpoint: U0_UART_TX/U0_serializer/ser_data_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: o_tx_out (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/ser_data_reg/CK (DFFSQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/ser_data_reg/Q (DFFSQX2M)      0.46       0.46 f
  U0_UART_TX/U0_serializer/ser_data (serializer)          0.00       0.46 f
  U0_UART_TX/U0_MUX/ser_data (MUX)                        0.00       0.46 f
  U0_UART_TX/U0_MUX/U3/Y (AOI22X1M)                       0.14       0.60 r
  U0_UART_TX/U0_MUX/U2/Y (OAI2B2X1M)                      0.12       0.72 f
  U0_UART_TX/U0_MUX/U1/Y (CLKBUFX8M)                      0.84       1.56 f
  U0_UART_TX/U0_MUX/TX_OUT (MUX)                          0.00       1.56 f
  U0_UART_TX/TX_OUT (UART_TX)                             0.00       1.56 f
  o_tx_out (out)                                          0.00       1.56 f
  data arrival time                                                  1.56

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1728.00   -1727.90
  data required time                                             -1727.90
  --------------------------------------------------------------------------
  data required time                                             -1727.90
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                     1729.46


  Startpoint: U0_UART_RX/U0_FSM/check_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/check_error_reg/CK (DFFRQX2M)         0.00       0.00 r
  U0_UART_RX/U0_FSM/check_error_reg/Q (DFFRQX2M)          0.41       0.41 r
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.06       0.46 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       0.46 f
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       0.46 f
  U0_UART_RX/U0_deserializer/data_valid_reg/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NOR2X2M)          0.06       0.53 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)     0.47       0.47 r
  U0_UART_RX/U0_FSM/U27/Y (OAI21X2M)                      0.09       0.56 f
  U0_UART_RX/U0_FSM/current_state_reg[0]/D (DFFRQX2M)     0.00       0.56 f
  data arrival time                                                  0.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART_RX/U0_edge_bit_counter/U13/Y (OAI32X1M)         0.12       0.59 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART_RX/U0_edge_bit_counter/U17/Y (OAI2BB2X1M)       0.10       0.59 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART_RX/U0_deserializer/U28/Y (INVX2M)               0.08       0.56 r
  U0_UART_RX/U0_deserializer/U9/Y (OAI22X1M)              0.05       0.62 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg[4]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART_RX/U0_deserializer/U27/Y (INVX2M)               0.08       0.56 r
  U0_UART_RX/U0_deserializer/U5/Y (OAI22X1M)              0.05       0.62 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg[0]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX2M)               0.08       0.56 r
  U0_UART_RX/U0_deserializer/U8/Y (OAI22X1M)              0.05       0.62 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg[3]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[3]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_deserializer/U25/Y (INVX2M)               0.08       0.57 r
  U0_UART_RX/U0_deserializer/U7/Y (OAI22X1M)              0.05       0.62 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg[2]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_deserializer/U22/Y (INVX2M)               0.08       0.57 r
  U0_UART_RX/U0_deserializer/U11/Y (OAI22X1M)             0.05       0.62 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg[6]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[6]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_deserializer/U24/Y (INVX2M)               0.08       0.57 r
  U0_UART_RX/U0_deserializer/U10/Y (OAI22X1M)             0.05       0.62 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg[5]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[2]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_deserializer/U23/Y (INVX2M)               0.08       0.57 r
  U0_UART_RX/U0_deserializer/U6/Y (OAI22X1M)              0.05       0.62 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg[1]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART_RX/U0_deserializer/U29/Y (INVX2M)               0.07       0.55 r
  U0_UART_RX/U0_deserializer/U14/Y (OAI2BB2X1M)           0.07       0.63 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[0]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/second_sample_reg/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_data_sampling/U15/Y (INVX2M)              0.07       0.56 r
  U0_UART_RX/U0_data_sampling/U4/Y (OAI32X1M)             0.09       0.65 f
  U0_UART_RX/U0_data_sampling/second_sample_reg/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/first_sample_reg/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_data_sampling/U16/Y (INVX2M)              0.07       0.56 r
  U0_UART_RX/U0_data_sampling/U3/Y (OAI32X1M)             0.09       0.65 f
  U0_UART_RX/U0_data_sampling/first_sample_reg/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_RX/U0_FSM/check_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/check_error_reg/CK (DFFRQX2M)         0.00       0.00 r
  U0_UART_RX/U0_FSM/check_error_reg/Q (DFFRQX2M)          0.41       0.41 r
  U0_UART_RX/U0_FSM/U39/Y (INVX2M)                        0.07       0.48 f
  U0_UART_RX/U0_FSM/U15/Y (NAND3X2M)                      0.08       0.56 r
  U0_UART_RX/U0_FSM/U14/Y (NAND3X2M)                      0.10       0.65 f
  U0_UART_RX/U0_FSM/current_state_reg[1]/D (DFFRQX2M)     0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART_RX/U0_deserializer/U28/Y (INVX2M)               0.08       0.56 r
  U0_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)           0.09       0.66 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[5]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART_RX/U0_deserializer/U27/Y (INVX2M)               0.08       0.56 r
  U0_UART_RX/U0_deserializer/U15/Y (OAI2BB2X1M)           0.09       0.66 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX2M)               0.08       0.56 r
  U0_UART_RX/U0_deserializer/U16/Y (OAI2BB2X1M)           0.09       0.66 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[4]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[3]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_deserializer/U25/Y (INVX2M)               0.08       0.57 r
  U0_UART_RX/U0_deserializer/U18/Y (OAI2BB2X1M)           0.09       0.66 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[3]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_deserializer/U22/Y (INVX2M)               0.08       0.57 r
  U0_UART_RX/U0_deserializer/U12/Y (OAI2BB2X1M)           0.09       0.66 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_deserializer/U22/Y (INVX2M)               0.08       0.57 r
  U0_UART_RX/U0_deserializer/U21/Y (OAI2BB2X1M)           0.09       0.66 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[7]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[6]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_deserializer/U24/Y (INVX2M)               0.08       0.57 r
  U0_UART_RX/U0_deserializer/U20/Y (OAI2BB2X1M)           0.09       0.66 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[6]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[2]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_deserializer/U23/Y (INVX2M)               0.08       0.57 r
  U0_UART_RX/U0_deserializer/U19/Y (OAI2BB2X1M)           0.09       0.66 f
  U0_UART_RX/U0_deserializer/parallel_data_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg[2]/Q (DFFRQX2M)     0.41       0.41 r
  U0_UART_RX/U0_FSM/U23/Y (INVX2M)                        0.07       0.48 f
  U0_UART_RX/U0_FSM/U22/Y (NAND2X2M)                      0.11       0.60 r
  U0_UART_RX/U0_FSM/U30/Y (OAI21X2M)                      0.08       0.68 f
  U0_UART_RX/U0_FSM/current_state_reg[2]/D (DFFRQX2M)     0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/third_sample_reg/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART_RX/U0_data_sampling/U12/Y (OAI2BB2X1M)          0.20       0.68 f
  U0_UART_RX/U0_data_sampling/third_sample_reg/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART_RX/U0_edge_bit_counter/U30/S (ADDHX1M)          0.08       0.55 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (NOR2BX2M)          0.13       0.68 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX2M)           0.10       0.63 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (OAI22X1M)          0.06       0.69 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U32/S (ADDHX1M)          0.11       0.57 f
  U0_UART_RX/U0_edge_bit_counter/U11/Y (NOR2BX2M)         0.12       0.70 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       0.70 f
  data arrival time                                                  0.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U31/S (ADDHX1M)          0.11       0.57 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (NOR2BX2M)         0.12       0.70 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.70 f
  data arrival time                                                  0.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (XNOR2X2M)         0.20       0.66 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X2M)          0.05       0.71 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       0.71 f
  data arrival time                                                  0.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  U0_UART_RX/U0_edge_bit_counter/U25/Y (CLKXOR2X2M)       0.23       0.68 r
  U0_UART_RX/U0_edge_bit_counter/U24/Y (NOR2BXLM)         0.05       0.73 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.73 f
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_UART_RX/U0_FSM/check_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/check_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/check_error_reg/CK (DFFRQX2M)         0.00       0.00 r
  U0_UART_RX/U0_FSM/check_error_reg/Q (DFFRQX2M)          0.41       0.41 r
  U0_UART_RX/U0_FSM/U39/Y (INVX2M)                        0.07       0.48 f
  U0_UART_RX/U0_FSM/U12/Y (AOI2BB1X2M)                    0.10       0.58 r
  U0_UART_RX/U0_FSM/U11/Y (OR4X1M)                        0.14       0.72 r
  U0_UART_RX/U0_FSM/check_error_reg/D (DFFRQX2M)          0.00       0.72 r
  data arrival time                                                  0.72

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/check_error_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_TX/U0_serializer/U27/Y (OAI33X2M)               0.06       0.46 f
  U0_UART_TX/U0_serializer/counter_r_reg[2]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[0]/Q (DFFRQX2M)     0.42       0.42 r
  U0_UART_TX/U0_FSM/U11/Y (NOR3X2M)                       0.06       0.48 f
  U0_UART_TX/U0_FSM/current_state_reg[0]/D (DFFRQX2M)     0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART_TX/U0_serializer/U31/Y (NOR2X2M)                0.07       0.48 f
  U0_UART_TX/U0_serializer/counter_r_reg[0]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[2]/Q (DFFRQX2M)     0.44       0.44 r
  U0_UART_TX/U0_FSM/U18/Y (NOR2X2M)                       0.05       0.49 f
  U0_UART_TX/U0_FSM/current_state_reg[2]/D (DFFRQX2M)     0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)     0.46       0.46 r
  U0_UART_TX/U0_FSM/U16/Y (OAI21X2M)                      0.08       0.54 f
  U0_UART_TX/U0_FSM/current_state_reg[1]/D (DFFRQX2M)     0.00       0.54 f
  data arrival time                                                  0.54

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_TX/U0_serializer/ser_data_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/ser_data_reg/CK (DFFSQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/ser_data_reg/Q (DFFSQX2M)      0.43       0.43 r
  U0_UART_TX/U0_serializer/U25/Y (NAND2X2M)               0.06       0.50 f
  U0_UART_TX/U0_serializer/U23/Y (OAI2B11X2M)             0.06       0.55 r
  U0_UART_TX/U0_serializer/ser_data_reg/D (DFFSQX2M)      0.00       0.55 r
  data arrival time                                                  0.55

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/ser_data_reg/CK (DFFSQX2M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART_TX/U0_serializer/data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg[6]/Q (DFFRQX2M)       0.47       0.47 f
  U0_UART_TX/U0_serializer/U19/Y (OAI2BB1X2M)             0.15       0.62 f
  U0_UART_TX/U0_serializer/data_reg[6]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_TX/U0_serializer/data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg[5]/Q (DFFRQX2M)       0.47       0.47 f
  U0_UART_TX/U0_serializer/U17/Y (OAI2BB1X2M)             0.15       0.62 f
  U0_UART_TX/U0_serializer/data_reg[5]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_TX/U0_serializer/data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg[4]/Q (DFFRQX2M)       0.47       0.47 f
  U0_UART_TX/U0_serializer/U15/Y (OAI2BB1X2M)             0.15       0.62 f
  U0_UART_TX/U0_serializer/data_reg[4]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_TX/U0_serializer/data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg[3]/Q (DFFRQX2M)       0.47       0.47 f
  U0_UART_TX/U0_serializer/U13/Y (OAI2BB1X2M)             0.15       0.62 f
  U0_UART_TX/U0_serializer/data_reg[3]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_TX/U0_serializer/data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg[2]/Q (DFFRQX2M)       0.47       0.47 f
  U0_UART_TX/U0_serializer/U11/Y (OAI2BB1X2M)             0.15       0.62 f
  U0_UART_TX/U0_serializer/data_reg[2]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_TX/U0_serializer/data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg[1]/Q (DFFRQX2M)       0.47       0.47 f
  U0_UART_TX/U0_serializer/U9/Y (OAI2BB1X2M)              0.15       0.62 f
  U0_UART_TX/U0_serializer/data_reg[1]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_TX/U0_serializer/data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg[0]/Q (DFFRQX2M)       0.48       0.48 f
  U0_UART_TX/U0_serializer/U7/Y (OAI2BB1X2M)              0.15       0.63 f
  U0_UART_TX/U0_serializer/data_reg[0]/D (DFFRQX2M)       0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg[3]/CK (DFFSQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg[3]/Q (DFFSQX2M)
                                                          0.45       0.45 r
  U0_UART_TX/U0_serializer/U26/Y (AO2B2X2M)               0.16       0.60 r
  U0_UART_TX/U0_serializer/counter_r_reg[3]/D (DFFSQX2M)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg[3]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg[1]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART_TX/U0_serializer/U33/Y (NAND2X2M)               0.07       0.57 r
  U0_UART_TX/U0_serializer/U32/Y (AOI2B1X1M)              0.07       0.64 f
  U0_UART_TX/U0_serializer/counter_r_reg[1]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg[6]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg[6]/Q (DFFRQX2M)      0.47       0.47 f
  U0_UART_TX/U0_parity_calc/U8/Y (AO2B2X2M)               0.18       0.66 f
  U0_UART_TX/U0_parity_calc/data_reg[6]/D (DFFRQX2M)      0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg[6]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg[5]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg[5]/Q (DFFRQX2M)      0.47       0.47 f
  U0_UART_TX/U0_parity_calc/U7/Y (AO2B2X2M)               0.18       0.66 f
  U0_UART_TX/U0_parity_calc/data_reg[5]/D (DFFRQX2M)      0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg[5]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg[1]/Q (DFFRQX2M)      0.47       0.47 f
  U0_UART_TX/U0_parity_calc/U3/Y (AO2B2X2M)               0.18       0.66 f
  U0_UART_TX/U0_parity_calc/data_reg[1]/D (DFFRQX2M)      0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg[0]/Q (DFFRQX2M)      0.47       0.47 f
  U0_UART_TX/U0_parity_calc/U2/Y (AO2B2X2M)               0.18       0.66 f
  U0_UART_TX/U0_parity_calc/data_reg[0]/D (DFFRQX2M)      0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg[4]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg[4]/Q (DFFRQX2M)      0.47       0.47 f
  U0_UART_TX/U0_parity_calc/U6/Y (AO2B2X2M)               0.18       0.66 f
  U0_UART_TX/U0_parity_calc/data_reg[4]/D (DFFRQX2M)      0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg[4]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg[2]/Q (DFFRQX2M)      0.48       0.48 f
  U0_UART_TX/U0_parity_calc/U4/Y (AO2B2X2M)               0.18       0.66 f
  U0_UART_TX/U0_parity_calc/data_reg[2]/D (DFFRQX2M)      0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  U0_UART_TX/U0_parity_calc/U5/Y (AO2B2X2M)               0.18       0.66 f
  U0_UART_TX/U0_parity_calc/data_reg[3]/D (DFFRQX2M)      0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg[7]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg[7]/Q (DFFRQX2M)      0.48       0.48 f
  U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)               0.19       0.67 f
  U0_UART_TX/U0_parity_calc/data_reg[7]/D (DFFRQX2M)      0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg[7]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_TX/U0_serializer/data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg[7]/Q (DFFRQX2M)       0.38       0.38 r
  U0_UART_TX/U0_serializer/U21/Y (AO22X1M)                0.14       0.52 r
  U0_UART_TX/U0_serializer/data_reg[7]/D (DFFRQX2M)       0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg[7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ClkDiv/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/flag_reg/CK (DFFRQX2M)         0.00       0.00 r
  U0_ClkDiv/flag_reg/Q (DFFRQX2M)          0.39       0.39 r
  U0_ClkDiv/U14/Y (XNOR2X2M)               0.05       0.45 f
  U0_ClkDiv/flag_reg/D (DFFRQX2M)          0.00       0.45 f
  data arrival time                                   0.45

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/flag_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: U1_RST_SYNC/sync_dff_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U1_RST_SYNC/sync_dff_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/sync_dff_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/sync_dff_reg[0]/Q (DFFRQX2M)                0.46       0.46 f
  U1_RST_SYNC/sync_dff_reg[1]/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_dff_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][3]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][2]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U13/Y (XNOR2X2M)               0.06       0.47 f
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/D (DFFRQX2M)       0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[2]/Q (DFFRQX2M)       0.43       0.43 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U4/Y (XNOR2X2M)                0.06       0.49 f
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[2]/D (DFFRQX2M)       0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.40       0.40 r
  U1_ClkDiv/U11/Y (OAI32X1M)               0.09       0.50 f
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.50 f
  data arrival time                                   0.50

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: U1_ClkDiv/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/flag_reg/CK (DFFRQX2M)         0.00       0.00 r
  U1_ClkDiv/flag_reg/Q (DFFRQX2M)          0.40       0.40 r
  U1_ClkDiv/U21/Y (CLKXOR2X2M)             0.20       0.60 f
  U1_ClkDiv/flag_reg/D (DFFRQX2M)          0.00       0.60 f
  data arrival time                                   0.60

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/flag_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[3]/Q (DFFRQX2M)       0.42       0.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U5/Y (CLKXOR2X2M)              0.21       0.62 f
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[3]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.49       0.49 f
  U0_ClkDiv/U17/Y (AOI32X1M)               0.11       0.60 r
  U0_ClkDiv/U16/Y (INVX2M)                 0.04       0.65 f
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                   0.65

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U0_DF_SYNC/SYNC[2] (DF_SYNC_BUS_WIDTH4_0)
                                                          0.00       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_RD/wptr_conv[2] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.38 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U11/Y (CLKXOR2X2M)             0.15       0.53 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U9/Y (NOR4X1M)                 0.05       0.59 f
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/D (DFFSQX2M)         0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/CK (DFFSQX2M)        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[1]/Q (DFFRQX2M)       0.45       0.45 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U17/Y (CLKXOR2X2M)             0.22       0.67 f
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[1]/D (DFFRQX2M)       0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/DFF_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[2]/Q (DFFRQX2M)     0.44       0.44 r
  U0_UART_TX/U0_FSM/U13/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/U4/Y (NAND2X2M)                       0.11       0.63 r
  U0_UART_TX/U0_FSM/U7/Y (OAI21X2M)                       0.07       0.70 f
  U0_UART_TX/U0_FSM/busy (FSM)                            0.00       0.70 f
  U0_UART_TX/Busy (UART_TX)                               0.00       0.70 f
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN_0)                      0.00       0.70 f
  U0_PULSE_GEN/DFF_reg/D (DFFRQX2M)                       0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/DFF_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.41       0.41 r
  U0_ClkDiv/U23/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[7]/Q (DFFRQX2M)                   0.41       0.41 r
  U1_ClkDiv/U19/Y (AO22X1M)                               0.15       0.56 r
  U1_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/U18/Y (AO22X1M)                               0.15       0.56 r
  U1_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U1_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/U17/Y (AO22X1M)                               0.15       0.56 r
  U1_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U1_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/U16/Y (AO22X1M)                               0.15       0.56 r
  U1_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U1_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/U15/Y (AO22X1M)                               0.15       0.56 r
  U1_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/U14/Y (AO22X1M)                               0.15       0.56 r
  U1_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/U22/Y (AO22X1M)                               0.15       0.56 r
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/U21/Y (AO22X1M)                               0.15       0.56 r
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/U20/Y (AO22X1M)                               0.15       0.56 r
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_ClkDiv/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[1]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/U19/Y (AO22X1M)                               0.15       0.59 r
  U0_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U1_ClkDiv/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[1]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/U13/Y (AO22X1M)                               0.15       0.59 r
  U1_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.44       0.44 r
  U0_ClkDiv/U24/Y (AO22X1M)                               0.16       0.59 r
  U0_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.44       0.44 r
  U1_ClkDiv/U20/Y (AO22X1M)                               0.16       0.59 r
  U1_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


1
