--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml basic_uart.twx basic_uart.ncd -o
basic_uart.twr basic_uart.pcf

Design file:              basic_uart.ncd
Physical constraint file: basic_uart.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    4.262(R)|      SLOW  |    0.060(R)|      SLOW  |clk_BUFGP         |   0.000|
rx          |    1.933(R)|      SLOW  |    0.104(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<0>  |    0.825(R)|      SLOW  |    0.085(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<1>  |    0.795(R)|      SLOW  |    0.116(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<2>  |    0.820(R)|      SLOW  |    0.092(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<3>  |    0.526(R)|      SLOW  |    0.373(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<4>  |    0.737(R)|      SLOW  |    0.186(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<5>  |    1.054(R)|      SLOW  |   -0.124(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<6>  |    1.014(R)|      SLOW  |   -0.089(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<7>  |    1.131(R)|      SLOW  |   -0.211(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_enable   |    1.586(R)|      SLOW  |    0.059(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
rx_data<0>  |         7.152(R)|      SLOW  |         3.722(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<1>  |         7.157(R)|      SLOW  |         3.727(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<2>  |         7.398(R)|      SLOW  |         3.889(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<3>  |         7.318(R)|      SLOW  |         3.824(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<4>  |         6.978(R)|      SLOW  |         3.593(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<5>  |         6.902(R)|      SLOW  |         3.546(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<6>  |         7.510(R)|      SLOW  |         3.945(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data<7>  |         7.508(R)|      SLOW  |         3.943(R)|      FAST  |clk_BUFGP         |   0.000|
rx_enable   |         7.555(R)|      SLOW  |         4.028(R)|      FAST  |clk_BUFGP         |   0.000|
tx          |         7.234(R)|      SLOW  |         3.887(R)|      FAST  |clk_BUFGP         |   0.000|
tx_ready    |         8.747(R)|      SLOW  |         4.705(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.760|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 22 17:51:33 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



