// Seed: 2083460277
module module_0 (
    input  logic id_0,
    output uwire id_1,
    input  logic id_2
);
  wor   id_3;
  logic id_4 = 1'b0;
  assign id_1 = id_3;
  assign id_3[1] = 1 ? id_2 : id_0;
endmodule
