 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : system_top
Version: K-2015.06
Date   : Sat Aug 17 23:30:11 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U1/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[1][7]/Q (DFFRHQX4M)                     0.35       0.35 f
  U1/U8/Y (CLKINVX24M)                                    0.10       0.46 r
  U1/U9/Y (INVX32M)                                       0.10       0.56 f
  U1/REG1[7] (Register_File_addr4_width8)                 0.00       0.56 f
  U2/B[7] (ALU_data_width8_out_width16)                   0.00       0.56 f
  U2/div_30/b[7] (ALU_data_width8_out_width16_DW_div_uns_0)
                                                          0.00       0.56 f
  U2/div_30/U68/Y (NOR2X12M)                              0.31       0.86 r
  U2/div_30/U33/Y (AND3X12M)                              0.27       1.14 r
  U2/div_30/U34/Y (AND2X12M)                              0.23       1.37 r
  U2/div_30/U38/Y (CLKAND2X16M)                           0.20       1.57 r
  U2/div_30/U39/Y (AND2X12M)                              0.24       1.80 r
  U2/div_30/U42/Y (NAND2X6M)                              0.15       1.96 f
  U2/div_30/U30/Y (CLKNAND2X16M)                          0.16       2.12 r
  U2/div_30/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX2M)        0.58       2.70 r
  U2/div_30/U29/Y (AND2X12M)                              0.27       2.97 r
  U2/div_30/U8/Y (MX2X6M)                                 0.37       3.34 f
  U2/div_30/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)        0.43       3.77 f
  U2/div_30/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)        0.27       4.04 f
  U2/div_30/U36/Y (AND2X4M)                               0.21       4.25 f
  U2/div_30/U12/Y (BUFX14M)                               0.18       4.43 f
  U2/div_30/U5/Y (MX2X8M)                                 0.32       4.75 r
  U2/div_30/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)         0.67       5.42 r
  U2/div_30/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)         0.49       5.91 r
  U2/div_30/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)        0.30       6.21 r
  U2/div_30/U24/Y (AND2X6M)                               0.26       6.47 r
  U2/div_30/U21/Y (CLKINVX32M)                            0.11       6.58 f
  U2/div_30/U22/Y (INVX32M)                               0.11       6.69 r
  U2/div_30/U23/Y (MX2X6M)                                0.32       7.02 f
  U2/div_30/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)         0.61       7.63 f
  U2/div_30/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)         0.52       8.15 f
  U2/div_30/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)        0.33       8.48 f
  U2/div_30/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)         0.47       8.95 f
  U2/div_30/U25/Y (AND3X4M)                               0.30       9.26 f
  U2/div_30/U10/Y (CLKINVX16M)                            0.10       9.36 r
  U2/div_30/U9/Y (CLKINVX32M)                             0.12       9.48 f
  U2/div_30/U26/Y (MX2X6M)                                0.33       9.81 f
  U2/div_30/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)         0.61      10.42 f
  U2/div_30/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)         0.52      10.94 f
  U2/div_30/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)        0.33      11.27 f
  U2/div_30/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)         0.49      11.76 f
  U2/div_30/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)        0.34      12.10 f
  U2/div_30/U32/Y (AND2X12M)                              0.28      12.39 f
  U2/div_30/U7/Y (MX2X3M)                                 0.54      12.93 r
  U2/div_30/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)        0.43      13.36 r
  U2/div_30/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)        0.27      13.63 r
  U2/div_30/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)        0.27      13.90 r
  U2/div_30/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)         0.44      14.34 r
  U2/div_30/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)         0.53      14.87 r
  U2/div_30/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)        0.25      15.12 r
  U2/div_30/U6/Y (AND2X12M)                               0.38      15.50 r
  U2/div_30/U1/Y (MX2X3M)                                 0.34      15.84 f
  U2/div_30/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)         0.61      16.45 f
  U2/div_30/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX2M)        0.39      16.84 f
  U2/div_30/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX2M)        0.38      17.22 f
  U2/div_30/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)         0.49      17.71 f
  U2/div_30/u_div/u_fa_PartRem_0_0_5/CO (ADDFX4M)         0.54      18.25 f
  U2/div_30/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX8M)        0.31      18.55 f
  U2/div_30/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX8M)        0.27      18.82 f
  U2/div_30/quotient[0] (ALU_data_width8_out_width16_DW_div_uns_0)
                                                          0.00      18.82 f
  U2/U17/Y (AOI211X4M)                                    0.57      19.39 r
  U2/U16/Y (NAND2X6M)                                     0.20      19.59 f
  U2/ALU_OUT_reg[0]/D (DFFRQX1M)                          0.00      19.59 f
  data arrival time                                                 19.59

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[0]/CK (DFFRQX1M)                         0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U1/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[1][7]/Q (DFFRHQX4M)                     0.35       0.35 f
  U1/U8/Y (CLKINVX24M)                                    0.10       0.46 r
  U1/U9/Y (INVX32M)                                       0.10       0.56 f
  U1/REG1[7] (Register_File_addr4_width8)                 0.00       0.56 f
  U2/B[7] (ALU_data_width8_out_width16)                   0.00       0.56 f
  U2/div_30/b[7] (ALU_data_width8_out_width16_DW_div_uns_0)
                                                          0.00       0.56 f
  U2/div_30/U68/Y (NOR2X12M)                              0.31       0.86 r
  U2/div_30/U33/Y (AND3X12M)                              0.27       1.14 r
  U2/div_30/U34/Y (AND2X12M)                              0.23       1.37 r
  U2/div_30/U38/Y (CLKAND2X16M)                           0.20       1.57 r
  U2/div_30/U39/Y (AND2X12M)                              0.24       1.80 r
  U2/div_30/U42/Y (NAND2X6M)                              0.15       1.96 f
  U2/div_30/U30/Y (CLKNAND2X16M)                          0.16       2.12 r
  U2/div_30/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX2M)        0.58       2.70 r
  U2/div_30/U29/Y (AND2X12M)                              0.27       2.97 r
  U2/div_30/U8/Y (MX2X6M)                                 0.37       3.34 f
  U2/div_30/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)        0.43       3.77 f
  U2/div_30/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)        0.27       4.04 f
  U2/div_30/U36/Y (AND2X4M)                               0.21       4.25 f
  U2/div_30/U12/Y (BUFX14M)                               0.18       4.43 f
  U2/div_30/U5/Y (MX2X8M)                                 0.32       4.75 r
  U2/div_30/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)         0.67       5.42 r
  U2/div_30/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)         0.49       5.91 r
  U2/div_30/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)        0.30       6.21 r
  U2/div_30/U24/Y (AND2X6M)                               0.26       6.47 r
  U2/div_30/U21/Y (CLKINVX32M)                            0.11       6.58 f
  U2/div_30/U22/Y (INVX32M)                               0.11       6.69 r
  U2/div_30/U23/Y (MX2X6M)                                0.32       7.02 f
  U2/div_30/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)         0.61       7.63 f
  U2/div_30/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)         0.52       8.15 f
  U2/div_30/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)        0.33       8.48 f
  U2/div_30/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)         0.47       8.95 f
  U2/div_30/U25/Y (AND3X4M)                               0.30       9.26 f
  U2/div_30/U10/Y (CLKINVX16M)                            0.10       9.36 r
  U2/div_30/U9/Y (CLKINVX32M)                             0.12       9.48 f
  U2/div_30/U26/Y (MX2X6M)                                0.35       9.83 r
  U2/div_30/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)         0.68      10.51 r
  U2/div_30/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)         0.49      10.99 r
  U2/div_30/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)        0.30      11.29 r
  U2/div_30/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)         0.46      11.75 r
  U2/div_30/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)        0.31      12.06 r
  U2/div_30/U32/Y (AND2X12M)                              0.37      12.43 r
  U2/div_30/U7/Y (MX2X3M)                                 0.44      12.87 f
  U2/div_30/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)        0.44      13.31 f
  U2/div_30/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)        0.31      13.62 f
  U2/div_30/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)        0.31      13.92 f
  U2/div_30/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)         0.48      14.40 f
  U2/div_30/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)         0.55      14.95 f
  U2/div_30/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)        0.31      15.26 f
  U2/div_30/U6/Y (AND2X12M)                               0.29      15.55 f
  U2/div_30/quotient[1] (ALU_data_width8_out_width16_DW_div_uns_0)
                                                          0.00      15.55 f
  U2/U20/Y (AND2X1M)                                      0.38      15.93 f
  U2/U4/Y (NOR3X2M)                                       0.74      16.67 r
  U2/U18/Y (NAND4X2M)                                     0.50      17.17 f
  U2/ALU_OUT_reg[1]/D (DFFRQX1M)                          0.00      17.17 f
  data arrival time                                                 17.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[1]/CK (DFFRQX1M)                         0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -17.17
  --------------------------------------------------------------------------
  slack (MET)                                                        2.40


  Startpoint: U1/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  U1/Reg_File_reg[0][1]/Q (DFFRQX2M)                      0.86       0.86 r
  U1/REG0[1] (Register_File_addr4_width8)                 0.00       0.86 r
  U2/A[1] (ALU_data_width8_out_width16)                   0.00       0.86 r
  U2/U143/Y (INVX2M)                                      0.45       1.32 f
  U2/U34/Y (INVX4M)                                       0.76       2.08 r
  U2/mult_27/A[1] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00       2.08 r
  U2/mult_27/U39/Y (INVX4M)                               0.67       2.74 f
  U2/mult_27/U15/Y (NOR2X2M)                              0.88       3.62 r
  U2/mult_27/U52/Y (XOR2X1M)                              0.69       4.31 r
  U2/mult_27/S2_2_2/CO (ADDFX2M)                          0.56       4.87 r
  U2/mult_27/S2_3_2/CO (ADDFX2M)                          0.77       5.64 r
  U2/mult_27/S2_4_2/CO (ADDFX2M)                          0.77       6.40 r
  U2/mult_27/S2_5_2/CO (ADDFX2M)                          0.77       7.17 r
  U2/mult_27/S2_6_2/CO (ADDFX2M)                          0.77       7.94 r
  U2/mult_27/S4_2/CO (ADDFX2M)                            0.93       8.88 r
  U2/mult_27/U35/Y (CLKXOR2X2M)                           0.68       9.56 f
  U2/mult_27/FS_1/A[8] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00       9.56 f
  U2/mult_27/FS_1/U4/Y (NOR2X2M)                          0.86      10.41 r
  U2/mult_27/FS_1/U24/Y (OA21X1M)                         0.74      11.15 r
  U2/mult_27/FS_1/U3/Y (AOI2BB1X2M)                       0.91      12.06 r
  U2/mult_27/FS_1/U21/Y (OA21X1M)                         0.78      12.83 r
  U2/mult_27/FS_1/U2/Y (OAI21BX4M)                        0.46      13.29 f
  U2/mult_27/FS_1/U16/Y (OAI21X1M)                        0.72      14.01 r
  U2/mult_27/FS_1/U5/Y (OAI2BB1XLM)                       0.67      14.68 f
  U2/mult_27/FS_1/U10/Y (CLKXOR2X2M)                      0.60      15.28 f
  U2/mult_27/FS_1/SUM[13] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00      15.28 f
  U2/mult_27/PRODUCT[15] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00      15.28 f
  U2/U135/Y (AOI22X1M)                                    0.70      15.98 r
  U2/U134/Y (NAND2X2M)                                    0.39      16.37 f
  U2/ALU_OUT_reg[15]/D (DFFRQX2M)                         0.00      16.37 f
  data arrival time                                                 16.37

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[15]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -16.37
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: U1/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  U1/Reg_File_reg[0][1]/Q (DFFRQX2M)                      0.86       0.86 r
  U1/REG0[1] (Register_File_addr4_width8)                 0.00       0.86 r
  U2/A[1] (ALU_data_width8_out_width16)                   0.00       0.86 r
  U2/U143/Y (INVX2M)                                      0.45       1.32 f
  U2/U34/Y (INVX4M)                                       0.76       2.08 r
  U2/mult_27/A[1] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00       2.08 r
  U2/mult_27/U39/Y (INVX4M)                               0.67       2.74 f
  U2/mult_27/U15/Y (NOR2X2M)                              0.88       3.62 r
  U2/mult_27/U52/Y (XOR2X1M)                              0.69       4.31 r
  U2/mult_27/S2_2_2/CO (ADDFX2M)                          0.56       4.87 r
  U2/mult_27/S2_3_2/CO (ADDFX2M)                          0.77       5.64 r
  U2/mult_27/S2_4_2/CO (ADDFX2M)                          0.77       6.40 r
  U2/mult_27/S2_5_2/CO (ADDFX2M)                          0.77       7.17 r
  U2/mult_27/S2_6_2/CO (ADDFX2M)                          0.77       7.94 r
  U2/mult_27/S4_2/CO (ADDFX2M)                            0.93       8.88 r
  U2/mult_27/U35/Y (CLKXOR2X2M)                           0.68       9.56 f
  U2/mult_27/FS_1/A[8] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00       9.56 f
  U2/mult_27/FS_1/U4/Y (NOR2X2M)                          0.86      10.41 r
  U2/mult_27/FS_1/U24/Y (OA21X1M)                         0.74      11.15 r
  U2/mult_27/FS_1/U3/Y (AOI2BB1X2M)                       0.91      12.06 r
  U2/mult_27/FS_1/U21/Y (OA21X1M)                         0.78      12.83 r
  U2/mult_27/FS_1/U2/Y (OAI21BX4M)                        0.46      13.29 f
  U2/mult_27/FS_1/U17/Y (XOR3XLM)                         0.68      13.97 f
  U2/mult_27/FS_1/SUM[12] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00      13.97 f
  U2/mult_27/PRODUCT[14] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00      13.97 f
  U2/U142/Y (AOI22X1M)                                    0.75      14.72 r
  U2/U141/Y (NAND2X2M)                                    0.39      15.11 f
  U2/ALU_OUT_reg[14]/D (DFFRQX2M)                         0.00      15.11 f
  data arrival time                                                 15.11

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[14]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -15.11
  --------------------------------------------------------------------------
  slack (MET)                                                        4.47


  Startpoint: U1/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  U1/Reg_File_reg[0][1]/Q (DFFRQX2M)                      0.86       0.86 r
  U1/REG0[1] (Register_File_addr4_width8)                 0.00       0.86 r
  U2/A[1] (ALU_data_width8_out_width16)                   0.00       0.86 r
  U2/U143/Y (INVX2M)                                      0.45       1.32 f
  U2/U34/Y (INVX4M)                                       0.76       2.08 r
  U2/mult_27/A[1] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00       2.08 r
  U2/mult_27/U39/Y (INVX4M)                               0.67       2.74 f
  U2/mult_27/U15/Y (NOR2X2M)                              0.88       3.62 r
  U2/mult_27/U52/Y (XOR2X1M)                              0.69       4.31 r
  U2/mult_27/S2_2_2/CO (ADDFX2M)                          0.56       4.87 r
  U2/mult_27/S2_3_2/CO (ADDFX2M)                          0.77       5.64 r
  U2/mult_27/S2_4_2/CO (ADDFX2M)                          0.77       6.40 r
  U2/mult_27/S2_5_2/CO (ADDFX2M)                          0.77       7.17 r
  U2/mult_27/S2_6_2/CO (ADDFX2M)                          0.77       7.94 r
  U2/mult_27/S4_2/CO (ADDFX2M)                            0.93       8.88 r
  U2/mult_27/U35/Y (CLKXOR2X2M)                           0.68       9.56 f
  U2/mult_27/FS_1/A[8] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00       9.56 f
  U2/mult_27/FS_1/U4/Y (NOR2X2M)                          0.86      10.41 r
  U2/mult_27/FS_1/U24/Y (OA21X1M)                         0.74      11.15 r
  U2/mult_27/FS_1/U3/Y (AOI2BB1X2M)                       0.91      12.06 r
  U2/mult_27/FS_1/U21/Y (OA21X1M)                         0.78      12.83 r
  U2/mult_27/FS_1/U18/Y (XNOR2X1M)                        0.63      13.46 r
  U2/mult_27/FS_1/SUM[11] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00      13.46 r
  U2/mult_27/PRODUCT[13] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00      13.46 r
  U2/U151/Y (AOI22X1M)                                    0.58      14.04 f
  U2/U150/Y (NAND2X2M)                                    0.38      14.43 r
  U2/ALU_OUT_reg[13]/D (DFFRQX2M)                         0.00      14.43 r
  data arrival time                                                 14.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[13]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -14.43
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: U1/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[1][7]/Q (DFFRHQX4M)                     0.35       0.35 f
  U1/U8/Y (CLKINVX24M)                                    0.10       0.46 r
  U1/U9/Y (INVX32M)                                       0.10       0.56 f
  U1/REG1[7] (Register_File_addr4_width8)                 0.00       0.56 f
  U2/B[7] (ALU_data_width8_out_width16)                   0.00       0.56 f
  U2/div_30/b[7] (ALU_data_width8_out_width16_DW_div_uns_0)
                                                          0.00       0.56 f
  U2/div_30/U68/Y (NOR2X12M)                              0.31       0.86 r
  U2/div_30/U33/Y (AND3X12M)                              0.27       1.14 r
  U2/div_30/U34/Y (AND2X12M)                              0.23       1.37 r
  U2/div_30/U38/Y (CLKAND2X16M)                           0.20       1.57 r
  U2/div_30/U39/Y (AND2X12M)                              0.24       1.80 r
  U2/div_30/U42/Y (NAND2X6M)                              0.15       1.96 f
  U2/div_30/U30/Y (CLKNAND2X16M)                          0.16       2.12 r
  U2/div_30/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX2M)        0.58       2.70 r
  U2/div_30/U29/Y (AND2X12M)                              0.27       2.97 r
  U2/div_30/U8/Y (MX2X6M)                                 0.37       3.34 f
  U2/div_30/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)        0.43       3.77 f
  U2/div_30/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)        0.27       4.04 f
  U2/div_30/U36/Y (AND2X4M)                               0.21       4.25 f
  U2/div_30/U12/Y (BUFX14M)                               0.18       4.43 f
  U2/div_30/U5/Y (MX2X8M)                                 0.32       4.75 r
  U2/div_30/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)         0.67       5.42 r
  U2/div_30/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)         0.49       5.91 r
  U2/div_30/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)        0.30       6.21 r
  U2/div_30/U24/Y (AND2X6M)                               0.26       6.47 r
  U2/div_30/U21/Y (CLKINVX32M)                            0.11       6.58 f
  U2/div_30/U22/Y (INVX32M)                               0.11       6.69 r
  U2/div_30/U23/Y (MX2X6M)                                0.32       7.02 f
  U2/div_30/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)         0.61       7.63 f
  U2/div_30/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)         0.52       8.15 f
  U2/div_30/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)        0.33       8.48 f
  U2/div_30/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)         0.47       8.95 f
  U2/div_30/U25/Y (AND3X4M)                               0.30       9.26 f
  U2/div_30/U10/Y (CLKINVX16M)                            0.10       9.36 r
  U2/div_30/U9/Y (CLKINVX32M)                             0.12       9.48 f
  U2/div_30/U26/Y (MX2X6M)                                0.33       9.81 f
  U2/div_30/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)         0.61      10.42 f
  U2/div_30/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)         0.52      10.94 f
  U2/div_30/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)        0.33      11.27 f
  U2/div_30/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)         0.49      11.76 f
  U2/div_30/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)        0.34      12.10 f
  U2/div_30/U32/Y (AND2X12M)                              0.28      12.39 f
  U2/div_30/quotient[2] (ALU_data_width8_out_width16_DW_div_uns_0)
                                                          0.00      12.39 f
  U2/U98/Y (AOI222X2M)                                    0.92      13.31 r
  U2/U137/Y (NAND4X2M)                                    0.50      13.81 f
  U2/ALU_OUT_reg[2]/D (DFFRQX2M)                          0.00      13.81 f
  data arrival time                                                 13.81

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[2]/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -13.81
  --------------------------------------------------------------------------
  slack (MET)                                                        5.74


  Startpoint: U1/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  U1/Reg_File_reg[0][1]/Q (DFFRQX2M)                      0.86       0.86 r
  U1/REG0[1] (Register_File_addr4_width8)                 0.00       0.86 r
  U2/A[1] (ALU_data_width8_out_width16)                   0.00       0.86 r
  U2/U143/Y (INVX2M)                                      0.45       1.32 f
  U2/U34/Y (INVX4M)                                       0.76       2.08 r
  U2/mult_27/A[1] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00       2.08 r
  U2/mult_27/U39/Y (INVX4M)                               0.67       2.74 f
  U2/mult_27/U15/Y (NOR2X2M)                              0.88       3.62 r
  U2/mult_27/U52/Y (XOR2X1M)                              0.69       4.31 r
  U2/mult_27/S2_2_2/CO (ADDFX2M)                          0.56       4.87 r
  U2/mult_27/S2_3_2/CO (ADDFX2M)                          0.77       5.64 r
  U2/mult_27/S2_4_2/CO (ADDFX2M)                          0.77       6.40 r
  U2/mult_27/S2_5_2/CO (ADDFX2M)                          0.77       7.17 r
  U2/mult_27/S2_6_2/CO (ADDFX2M)                          0.77       7.94 r
  U2/mult_27/S4_2/CO (ADDFX2M)                            0.93       8.88 r
  U2/mult_27/U35/Y (CLKXOR2X2M)                           0.68       9.56 f
  U2/mult_27/FS_1/A[8] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00       9.56 f
  U2/mult_27/FS_1/U4/Y (NOR2X2M)                          0.86      10.41 r
  U2/mult_27/FS_1/U24/Y (OA21X1M)                         0.74      11.15 r
  U2/mult_27/FS_1/U3/Y (AOI2BB1X2M)                       0.91      12.06 r
  U2/mult_27/FS_1/U22/Y (CLKXOR2X2M)                      0.65      12.71 f
  U2/mult_27/FS_1/SUM[10] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00      12.71 f
  U2/mult_27/PRODUCT[12] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00      12.71 f
  U2/U153/Y (AOI22X1M)                                    0.70      13.41 r
  U2/U152/Y (NAND2X2M)                                    0.39      13.80 f
  U2/ALU_OUT_reg[12]/D (DFFRQX2M)                         0.00      13.80 f
  data arrival time                                                 13.80

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[12]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -13.80
  --------------------------------------------------------------------------
  slack (MET)                                                        5.79


  Startpoint: U1/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  U1/Reg_File_reg[0][1]/Q (DFFRQX2M)                      0.86       0.86 r
  U1/REG0[1] (Register_File_addr4_width8)                 0.00       0.86 r
  U2/A[1] (ALU_data_width8_out_width16)                   0.00       0.86 r
  U2/U143/Y (INVX2M)                                      0.45       1.32 f
  U2/U34/Y (INVX4M)                                       0.76       2.08 r
  U2/mult_27/A[1] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00       2.08 r
  U2/mult_27/U39/Y (INVX4M)                               0.67       2.74 f
  U2/mult_27/U15/Y (NOR2X2M)                              0.88       3.62 r
  U2/mult_27/U52/Y (XOR2X1M)                              0.69       4.31 r
  U2/mult_27/S2_2_2/CO (ADDFX2M)                          0.56       4.87 r
  U2/mult_27/S2_3_2/CO (ADDFX2M)                          0.77       5.64 r
  U2/mult_27/S2_4_2/CO (ADDFX2M)                          0.77       6.40 r
  U2/mult_27/S2_5_2/CO (ADDFX2M)                          0.77       7.17 r
  U2/mult_27/S2_6_2/CO (ADDFX2M)                          0.77       7.94 r
  U2/mult_27/S4_2/CO (ADDFX2M)                            0.93       8.88 r
  U2/mult_27/U35/Y (CLKXOR2X2M)                           0.68       9.56 f
  U2/mult_27/FS_1/A[8] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00       9.56 f
  U2/mult_27/FS_1/U4/Y (NOR2X2M)                          0.86      10.41 r
  U2/mult_27/FS_1/U24/Y (OA21X1M)                         0.74      11.15 r
  U2/mult_27/FS_1/U12/Y (XNOR2X1M)                        0.62      11.77 r
  U2/mult_27/FS_1/SUM[9] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00      11.77 r
  U2/mult_27/PRODUCT[11] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00      11.77 r
  U2/U159/Y (AOI22X1M)                                    0.58      12.35 f
  U2/U158/Y (NAND2X2M)                                    0.38      12.73 r
  U2/ALU_OUT_reg[11]/D (DFFRQX2M)                         0.00      12.73 r
  data arrival time                                                 12.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[11]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -12.73
  --------------------------------------------------------------------------
  slack (MET)                                                        6.73


  Startpoint: U1/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  U1/Reg_File_reg[0][1]/Q (DFFRQX2M)                      0.86       0.86 r
  U1/REG0[1] (Register_File_addr4_width8)                 0.00       0.86 r
  U2/A[1] (ALU_data_width8_out_width16)                   0.00       0.86 r
  U2/U143/Y (INVX2M)                                      0.45       1.32 f
  U2/U34/Y (INVX4M)                                       0.76       2.08 r
  U2/mult_27/A[1] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00       2.08 r
  U2/mult_27/U39/Y (INVX4M)                               0.67       2.74 f
  U2/mult_27/U15/Y (NOR2X2M)                              0.88       3.62 r
  U2/mult_27/U52/Y (XOR2X1M)                              0.69       4.31 r
  U2/mult_27/S2_2_2/CO (ADDFX2M)                          0.56       4.87 r
  U2/mult_27/S2_3_2/CO (ADDFX2M)                          0.77       5.64 r
  U2/mult_27/S2_4_2/CO (ADDFX2M)                          0.77       6.40 r
  U2/mult_27/S2_5_2/CO (ADDFX2M)                          0.77       7.17 r
  U2/mult_27/S2_6_2/CO (ADDFX2M)                          0.77       7.94 r
  U2/mult_27/S4_2/CO (ADDFX2M)                            0.93       8.88 r
  U2/mult_27/U35/Y (CLKXOR2X2M)                           0.68       9.56 f
  U2/mult_27/FS_1/A[8] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00       9.56 f
  U2/mult_27/FS_1/U4/Y (NOR2X2M)                          0.86      10.41 r
  U2/mult_27/FS_1/U15/Y (NAND2BX1M)                       0.44      10.86 r
  U2/mult_27/FS_1/U14/Y (CLKXOR2X2M)                      0.48      11.34 f
  U2/mult_27/FS_1/SUM[8] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00      11.34 f
  U2/mult_27/PRODUCT[10] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00      11.34 f
  U2/U161/Y (AOI22X1M)                                    0.70      12.04 r
  U2/U160/Y (NAND2X2M)                                    0.39      12.43 f
  U2/ALU_OUT_reg[10]/D (DFFRQX2M)                         0.00      12.43 f
  data arrival time                                                 12.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[10]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -12.43
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: U1/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  U1/Reg_File_reg[0][1]/Q (DFFRQX2M)                      0.86       0.86 r
  U1/REG0[1] (Register_File_addr4_width8)                 0.00       0.86 r
  U2/A[1] (ALU_data_width8_out_width16)                   0.00       0.86 r
  U2/U143/Y (INVX2M)                                      0.45       1.32 f
  U2/U34/Y (INVX4M)                                       0.76       2.08 r
  U2/mult_27/A[1] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00       2.08 r
  U2/mult_27/U39/Y (INVX4M)                               0.67       2.74 f
  U2/mult_27/U17/Y (NOR2X2M)                              0.88       3.62 r
  U2/mult_27/U41/Y (XOR2X1M)                              0.69       4.31 r
  U2/mult_27/S2_2_1/CO (ADDFX2M)                          0.56       4.87 r
  U2/mult_27/S2_3_1/CO (ADDFX2M)                          0.77       5.64 r
  U2/mult_27/S2_4_1/CO (ADDFX2M)                          0.77       6.40 r
  U2/mult_27/S2_5_1/CO (ADDFX2M)                          0.77       7.17 r
  U2/mult_27/S2_6_1/CO (ADDFX2M)                          0.77       7.94 r
  U2/mult_27/S4_1/CO (ADDFX2M)                            0.93       8.88 r
  U2/mult_27/U37/Y (CLKXOR2X2M)                           0.69       9.56 f
  U2/mult_27/FS_1/A[7] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00       9.56 f
  U2/mult_27/FS_1/U11/Y (CLKXOR2X2M)                      0.49      10.05 f
  U2/mult_27/FS_1/SUM[7] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00      10.05 f
  U2/mult_27/PRODUCT[9] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00      10.05 f
  U2/U183/Y (AOI22X1M)                                    0.70      10.75 r
  U2/U182/Y (NAND2X2M)                                    0.39      11.14 f
  U2/ALU_OUT_reg[9]/D (DFFRQX2M)                          0.00      11.14 f
  data arrival time                                                 11.14

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[9]/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.14
  --------------------------------------------------------------------------
  slack (MET)                                                        8.44


  Startpoint: U1/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[1][7]/Q (DFFRHQX4M)                     0.35       0.35 f
  U1/U8/Y (CLKINVX24M)                                    0.10       0.46 r
  U1/U9/Y (INVX32M)                                       0.10       0.56 f
  U1/REG1[7] (Register_File_addr4_width8)                 0.00       0.56 f
  U2/B[7] (ALU_data_width8_out_width16)                   0.00       0.56 f
  U2/div_30/b[7] (ALU_data_width8_out_width16_DW_div_uns_0)
                                                          0.00       0.56 f
  U2/div_30/U68/Y (NOR2X12M)                              0.31       0.86 r
  U2/div_30/U33/Y (AND3X12M)                              0.27       1.14 r
  U2/div_30/U34/Y (AND2X12M)                              0.23       1.37 r
  U2/div_30/U38/Y (CLKAND2X16M)                           0.20       1.57 r
  U2/div_30/U39/Y (AND2X12M)                              0.24       1.80 r
  U2/div_30/U42/Y (NAND2X6M)                              0.15       1.96 f
  U2/div_30/U30/Y (CLKNAND2X16M)                          0.16       2.12 r
  U2/div_30/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX2M)        0.58       2.70 r
  U2/div_30/U29/Y (AND2X12M)                              0.27       2.97 r
  U2/div_30/U8/Y (MX2X6M)                                 0.37       3.34 f
  U2/div_30/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)        0.43       3.77 f
  U2/div_30/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)        0.27       4.04 f
  U2/div_30/U36/Y (AND2X4M)                               0.21       4.25 f
  U2/div_30/U12/Y (BUFX14M)                               0.18       4.43 f
  U2/div_30/U5/Y (MX2X8M)                                 0.32       4.75 r
  U2/div_30/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)         0.67       5.42 r
  U2/div_30/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)         0.49       5.91 r
  U2/div_30/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)        0.30       6.21 r
  U2/div_30/U24/Y (AND2X6M)                               0.26       6.47 r
  U2/div_30/U21/Y (CLKINVX32M)                            0.11       6.58 f
  U2/div_30/U22/Y (INVX32M)                               0.11       6.69 r
  U2/div_30/U23/Y (MX2X6M)                                0.32       7.02 f
  U2/div_30/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)         0.61       7.63 f
  U2/div_30/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)         0.52       8.15 f
  U2/div_30/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)        0.33       8.48 f
  U2/div_30/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)         0.47       8.95 f
  U2/div_30/U25/Y (AND3X4M)                               0.30       9.26 f
  U2/div_30/U10/Y (CLKINVX16M)                            0.10       9.36 r
  U2/div_30/U9/Y (CLKINVX32M)                             0.12       9.48 f
  U2/div_30/quotient[3] (ALU_data_width8_out_width16_DW_div_uns_0)
                                                          0.00       9.48 f
  U2/U102/Y (AOI222X2M)                                   0.91      10.39 r
  U2/U146/Y (NAND4X2M)                                    0.50      10.89 f
  U2/ALU_OUT_reg[3]/D (DFFRQX2M)                          0.00      10.89 f
  data arrival time                                                 10.89

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[3]/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -10.89
  --------------------------------------------------------------------------
  slack (MET)                                                        8.66


  Startpoint: U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[2]/CK (DFFRX2M)                    0.00       0.00 r
  U0/current_state_reg[2]/QN (DFFRX2M)                    0.78       0.78 f
  U0/U13/Y (NOR2X5M)                                      0.98       1.76 r
  U0/U145/Y (NOR3BX4M)                                    0.88       2.64 r
  U0/U34/Y (INVX4M)                                       0.59       3.24 f
  U0/U5/Y (NOR2X8M)                                       0.95       4.19 r
  U0/ALU_FUN[1] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.19 r
  U2/ALU_FUN[1] (ALU_data_width8_out_width16)             0.00       4.19 r
  U2/U72/Y (INVX4M)                                       0.61       4.80 f
  U2/U77/Y (NAND2X2M)                                     0.81       5.61 r
  U2/U51/Y (INVX2M)                                       0.68       6.29 f
  U2/U53/Y (NAND2X2M)                                     0.58       6.87 r
  U2/U49/Y (OAI2BB1X2M)                                   0.49       7.36 f
  U2/U48/Y (NAND2X4M)                                     0.81       8.17 r
  U2/U163/Y (OAI221X1M)                                   0.72       8.89 f
  U2/U162/Y (AOI222X2M)                                   1.04       9.93 r
  U2/U178/Y (NAND4X2M)                                    0.56      10.49 f
  U2/ALU_OUT_reg[7]/D (DFFRQX2M)                          0.00      10.49 f
  data arrival time                                                 10.49

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[7]/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -10.49
  --------------------------------------------------------------------------
  slack (MET)                                                        9.06


  Startpoint: U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[2]/CK (DFFRX2M)                    0.00       0.00 r
  U0/current_state_reg[2]/QN (DFFRX2M)                    0.78       0.78 f
  U0/U13/Y (NOR2X5M)                                      0.98       1.76 r
  U0/U145/Y (NOR3BX4M)                                    0.88       2.64 r
  U0/U34/Y (INVX4M)                                       0.59       3.24 f
  U0/U5/Y (NOR2X8M)                                       0.95       4.19 r
  U0/ALU_FUN[1] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.19 r
  U2/ALU_FUN[1] (ALU_data_width8_out_width16)             0.00       4.19 r
  U2/U72/Y (INVX4M)                                       0.61       4.80 f
  U2/U77/Y (NAND2X2M)                                     0.81       5.61 r
  U2/U51/Y (INVX2M)                                       0.68       6.29 f
  U2/U53/Y (NAND2X2M)                                     0.58       6.87 r
  U2/U49/Y (OAI2BB1X2M)                                   0.49       7.36 f
  U2/U48/Y (NAND2X4M)                                     0.81       8.17 r
  U2/U71/Y (OAI221X1M)                                    0.72       8.89 f
  U2/U157/Y (AOI222X2M)                                   0.99       9.88 r
  U2/U154/Y (NAND4X2M)                                    0.53      10.41 f
  U2/ALU_OUT_reg[4]/D (DFFRQX2M)                          0.00      10.41 f
  data arrival time                                                 10.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[4]/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -10.41
  --------------------------------------------------------------------------
  slack (MET)                                                        9.14


  Startpoint: U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[2]/CK (DFFRX2M)                    0.00       0.00 r
  U0/current_state_reg[2]/QN (DFFRX2M)                    0.78       0.78 f
  U0/U13/Y (NOR2X5M)                                      0.98       1.76 r
  U0/U145/Y (NOR3BX4M)                                    0.88       2.64 r
  U0/U34/Y (INVX4M)                                       0.59       3.24 f
  U0/U5/Y (NOR2X8M)                                       0.95       4.19 r
  U0/ALU_FUN[1] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.19 r
  U2/ALU_FUN[1] (ALU_data_width8_out_width16)             0.00       4.19 r
  U2/U72/Y (INVX4M)                                       0.61       4.80 f
  U2/U77/Y (NAND2X2M)                                     0.81       5.61 r
  U2/U51/Y (INVX2M)                                       0.68       6.29 f
  U2/U53/Y (NAND2X2M)                                     0.58       6.87 r
  U2/U49/Y (OAI2BB1X2M)                                   0.49       7.36 f
  U2/U48/Y (NAND2X4M)                                     0.81       8.17 r
  U2/U113/Y (OAI221X1M)                                   0.72       8.89 f
  U2/U112/Y (AOI222X2M)                                   0.99       9.88 r
  U2/U174/Y (NAND4X2M)                                    0.53      10.41 f
  U2/ALU_OUT_reg[6]/D (DFFRQX2M)                          0.00      10.41 f
  data arrival time                                                 10.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[6]/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -10.41
  --------------------------------------------------------------------------
  slack (MET)                                                        9.14


  Startpoint: U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[2]/CK (DFFRX2M)                    0.00       0.00 r
  U0/current_state_reg[2]/QN (DFFRX2M)                    0.78       0.78 f
  U0/U13/Y (NOR2X5M)                                      0.98       1.76 r
  U0/U145/Y (NOR3BX4M)                                    0.88       2.64 r
  U0/U34/Y (INVX4M)                                       0.59       3.24 f
  U0/U5/Y (NOR2X8M)                                       0.95       4.19 r
  U0/ALU_FUN[1] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.19 r
  U2/ALU_FUN[1] (ALU_data_width8_out_width16)             0.00       4.19 r
  U2/U72/Y (INVX4M)                                       0.61       4.80 f
  U2/U77/Y (NAND2X2M)                                     0.81       5.61 r
  U2/U51/Y (INVX2M)                                       0.68       6.29 f
  U2/U53/Y (NAND2X2M)                                     0.58       6.87 r
  U2/U49/Y (OAI2BB1X2M)                                   0.49       7.36 f
  U2/U48/Y (NAND2X4M)                                     0.81       8.17 r
  U2/U165/Y (OAI221X1M)                                   0.72       8.89 f
  U2/U164/Y (AOI222X2M)                                   0.99       9.88 r
  U2/U170/Y (NAND4X2M)                                    0.53      10.41 f
  U2/ALU_OUT_reg[5]/D (DFFRQX2M)                          0.00      10.41 f
  data arrival time                                                 10.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[5]/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -10.41
  --------------------------------------------------------------------------
  slack (MET)                                                        9.14


  Startpoint: U1/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  U1/Reg_File_reg[0][1]/Q (DFFRQX2M)                      0.86       0.86 r
  U1/REG0[1] (Register_File_addr4_width8)                 0.00       0.86 r
  U2/A[1] (ALU_data_width8_out_width16)                   0.00       0.86 r
  U2/U143/Y (INVX2M)                                      0.45       1.32 f
  U2/U34/Y (INVX4M)                                       0.76       2.08 r
  U2/mult_27/A[1] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00       2.08 r
  U2/mult_27/U39/Y (INVX4M)                               0.67       2.74 f
  U2/mult_27/U17/Y (NOR2X2M)                              0.88       3.62 r
  U2/mult_27/U41/Y (XOR2X1M)                              0.69       4.31 r
  U2/mult_27/S2_2_1/CO (ADDFX2M)                          0.56       4.87 r
  U2/mult_27/S2_3_1/CO (ADDFX2M)                          0.77       5.64 r
  U2/mult_27/S2_4_1/CO (ADDFX2M)                          0.77       6.40 r
  U2/mult_27/S2_5_1/CO (ADDFX2M)                          0.77       7.17 r
  U2/mult_27/S2_6_1/CO (ADDFX2M)                          0.77       7.94 r
  U2/mult_27/S4_1/S (ADDFX2M)                             0.89       8.83 f
  U2/mult_27/U60/Y (CLKXOR2X2M)                           0.51       9.34 r
  U2/mult_27/FS_1/A[6] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00       9.34 r
  U2/mult_27/FS_1/SUM[6] (ALU_data_width8_out_width16_DW01_add_1)
                                                          0.00       9.34 r
  U2/mult_27/PRODUCT[8] (ALU_data_width8_out_width16_DW02_mult_0)
                                                          0.00       9.34 r
  U2/U167/Y (OAI2B11X2M)                                  0.57       9.91 r
  U2/ALU_OUT_reg[8]/D (DFFRQX2M)                          0.00       9.91 r
  data arrival time                                                  9.91

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_OUT_reg[8]/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.91
  --------------------------------------------------------------------------
  slack (MET)                                                        9.51


  Startpoint: U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[2]/CK (DFFRX2M)                    0.00       0.00 r
  U0/current_state_reg[2]/QN (DFFRX2M)                    0.78       0.78 f
  U0/U13/Y (NOR2X5M)                                      0.98       1.76 r
  U0/U145/Y (NOR3BX4M)                                    0.88       2.64 r
  U0/U35/Y (NAND2X2M)                                     0.60       3.24 f
  U0/U25/Y (INVX4M)                                       0.75       3.99 r
  U0/EN (SYS_CTRL_data_width8_addr4_out_width16)          0.00       3.99 r
  U2/En (ALU_data_width8_out_width16)                     0.00       3.99 r
  U2/ALU_Valid_reg/D (DFFRQX2M)                           0.00       3.99 r
  data arrival time                                                  3.99

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U2/ALU_Valid_reg/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U45/Y (NAND3X2M)                                     0.54       8.62 f
  U1/U44/Y (CLKBUFX8M)                                    0.97       9.59 f
  U1/U75/Y (OAI2BB2X1M)                                   0.87      10.46 r
  U1/Reg_File_reg[2][4]/D (DFFRQX4M)                      0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[2][4]/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.92


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U45/Y (NAND3X2M)                                     0.54       8.62 f
  U1/U44/Y (CLKBUFX8M)                                    0.97       9.59 f
  U1/U74/Y (OAI2BB2X1M)                                   0.87      10.46 r
  U1/Reg_File_reg[2][3]/D (DFFRQX4M)                      0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[2][3]/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.92


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U45/Y (NAND3X2M)                                     0.54       8.62 f
  U1/U44/Y (CLKBUFX8M)                                    0.97       9.59 f
  U1/U73/Y (OAI2BB2X1M)                                   0.87      10.46 r
  U1/Reg_File_reg[2][2]/D (DFFRQX4M)                      0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[2][2]/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.92


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U45/Y (NAND3X2M)                                     0.54       8.62 f
  U1/U44/Y (CLKBUFX8M)                                    0.97       9.59 f
  U1/U72/Y (OAI2BB2X1M)                                   0.87      10.46 r
  U1/Reg_File_reg[2][1]/D (DFFRQX2M)                      0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[2][1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.92


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U47/Y (NAND3X2M)                                     0.50       8.58 f
  U1/U46/Y (CLKBUFX8M)                                    0.97       9.55 f
  U1/U83/Y (OAI2BB2X1M)                                   0.87      10.42 r
  U1/Reg_File_reg[3][6]/D (DFFRQX4M)                      0.00      10.42 r
  data arrival time                                                 10.42

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[3][6]/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U47/Y (NAND3X2M)                                     0.50       8.58 f
  U1/U46/Y (CLKBUFX8M)                                    0.97       9.55 f
  U1/U79/Y (OAI2BB2X1M)                                   0.87      10.42 r
  U1/Reg_File_reg[3][1]/D (DFFRQX4M)                      0.00      10.42 r
  data arrival time                                                 10.42

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[3][1]/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U47/Y (NAND3X2M)                                     0.50       8.58 f
  U1/U46/Y (CLKBUFX8M)                                    0.97       9.55 f
  U1/U80/Y (OAI2BB2X1M)                                   0.87      10.42 r
  U1/Reg_File_reg[3][2]/D (DFFRQX4M)                      0.00      10.42 r
  data arrival time                                                 10.42

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[3][2]/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U47/Y (NAND3X2M)                                     0.50       8.58 f
  U1/U46/Y (CLKBUFX8M)                                    0.97       9.55 f
  U1/U84/Y (OAI2BB2X1M)                                   0.87      10.42 r
  U1/Reg_File_reg[3][7]/D (DFFRQX4M)                      0.00      10.42 r
  data arrival time                                                 10.42

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[3][7]/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U47/Y (NAND3X2M)                                     0.50       8.58 f
  U1/U46/Y (CLKBUFX8M)                                    0.97       9.55 f
  U1/U82/Y (OAI2BB2X1M)                                   0.87      10.42 r
  U1/Reg_File_reg[3][4]/D (DFFRQX4M)                      0.00      10.42 r
  data arrival time                                                 10.42

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[3][4]/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U47/Y (NAND3X2M)                                     0.50       8.58 f
  U1/U46/Y (CLKBUFX8M)                                    0.97       9.55 f
  U1/U81/Y (OAI2BB2X1M)                                   0.87      10.42 r
  U1/Reg_File_reg[3][3]/D (DFFRQX4M)                      0.00      10.42 r
  data arrival time                                                 10.42

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[3][3]/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U47/Y (NAND3X2M)                                     0.50       8.58 f
  U1/U46/Y (CLKBUFX8M)                                    0.97       9.55 f
  U1/U78/Y (OAI2BB2X1M)                                   0.87      10.42 r
  U1/Reg_File_reg[3][0]/D (DFFRQX2M)                      0.00      10.42 r
  data arrival time                                                 10.42

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[3][0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U45/Y (NAND3X2M)                                     0.54       8.62 f
  U1/U44/Y (CLKBUFX8M)                                    0.97       9.59 f
  U1/U126/Y (OAI2BB2X1M)                                  0.88      10.47 r
  U1/Reg_File_reg[2][7]/D (DFFSHQX8M)                     0.00      10.47 r
  data arrival time                                                 10.47

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[2][7]/CK (DFFSHQX8M)                    0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                -10.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.03


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U45/Y (NAND3X2M)                                     0.54       8.62 f
  U1/U44/Y (CLKBUFX8M)                                    0.97       9.59 f
  U1/U125/Y (OAI2BB2X1M)                                  0.80      10.39 f
  U1/Reg_File_reg[2][0]/D (DFFSQX4M)                      0.00      10.39 f
  data arrival time                                                 10.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[2][0]/CK (DFFSQX4M)                     0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                -10.39
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U51/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U50/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U116/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[7][7]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[7][7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U51/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U50/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U115/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[7][6]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[7][6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U51/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U50/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U114/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[7][5]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[7][5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U51/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U50/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U113/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[7][4]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[7][4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U51/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U50/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U112/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[7][3]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[7][3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U51/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U50/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U111/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[7][2]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[7][2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U51/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U50/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U110/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[7][1]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[7][1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U51/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U50/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U109/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[7][0]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[7][0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U49/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U48/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U108/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[6][7]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[6][7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U49/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U48/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U107/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[6][6]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[6][6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U49/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U48/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U106/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[6][5]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[6][5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U49/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U48/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U105/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[6][4]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[6][4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U49/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U48/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U104/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[6][3]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[6][3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U49/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U48/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U103/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[6][2]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[6][2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U49/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U48/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U102/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[6][1]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[6][1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U49/Y (NAND3X2M)                                     0.44       8.49 f
  U1/U48/Y (CLKBUFX8M)                                    0.97       9.46 f
  U1/U101/Y (OAI2BB2X1M)                                  0.87      10.33 r
  U1/Reg_File_reg[6][0]/D (DFFRQX2M)                      0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[6][0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U45/Y (NAND3X2M)                                     0.54       8.62 f
  U1/U44/Y (CLKBUFX8M)                                    0.97       9.59 f
  U1/U77/Y (OAI2BB2X1M)                                   0.89      10.49 r
  U1/Reg_File_reg[2][6]/D (DFFRHQX8M)                     0.00      10.49 r
  data arrival time                                                 10.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[2][6]/CK (DFFRHQX8M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.49
  --------------------------------------------------------------------------
  slack (MET)                                                        9.08


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U45/Y (NAND3X2M)                                     0.54       8.62 f
  U1/U44/Y (CLKBUFX8M)                                    0.97       9.59 f
  U1/U76/Y (OAI2BB2X1M)                                   0.89      10.49 r
  U1/Reg_File_reg[2][5]/D (DFFRHQX8M)                     0.00      10.49 r
  data arrival time                                                 10.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[2][5]/CK (DFFRHQX8M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.49
  --------------------------------------------------------------------------
  slack (MET)                                                        9.08


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U47/Y (NAND3X2M)                                     0.50       8.58 f
  U1/U46/Y (CLKBUFX8M)                                    0.97       9.55 f
  U1/U127/Y (OAI2BB2X1M)                                  0.80      10.35 f
  U1/Reg_File_reg[3][5]/D (DFFSQX4M)                      0.00      10.35 f
  data arrival time                                                 10.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[3][5]/CK (DFFSQX4M)                     0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                -10.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.09


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U39/Y (AND3X2M)                                      0.64       8.72 r
  U1/U28/Y (INVX4M)                                       0.54       9.26 f
  U1/U120/Y (OAI2BB2X1M)                                  0.75      10.01 r
  U1/Reg_File_reg[0][3]/D (DFFRQX2M)                      0.00      10.01 r
  data arrival time                                                 10.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[0][3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.01
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U39/Y (AND3X2M)                                      0.64       8.72 r
  U1/U27/Y (INVX4M)                                       0.54       9.26 f
  U1/U119/Y (OAI2BB2X1M)                                  0.75      10.01 r
  U1/Reg_File_reg[0][2]/D (DFFRQX2M)                      0.00      10.01 r
  data arrival time                                                 10.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[0][2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.01
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U39/Y (AND3X2M)                                      0.64       8.72 r
  U1/U27/Y (INVX4M)                                       0.54       9.26 f
  U1/U117/Y (OAI2BB2X1M)                                  0.75      10.01 r
  U1/Reg_File_reg[0][0]/D (DFFRQX2M)                      0.00      10.01 r
  data arrival time                                                 10.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[0][0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.01
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U39/Y (AND3X2M)                                      0.64       8.72 r
  U1/U28/Y (INVX4M)                                       0.54       9.26 f
  U1/U118/Y (OAI2BB2X1M)                                  0.75      10.01 r
  U1/Reg_File_reg[0][1]/D (DFFRQX2M)                      0.00      10.01 r
  data arrival time                                                 10.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[0][1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.01
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U39/Y (AND3X2M)                                      0.64       8.72 r
  U1/U27/Y (INVX4M)                                       0.54       9.26 f
  U1/U121/Y (OAI2BB2X1M)                                  0.75      10.01 r
  U1/Reg_File_reg[0][4]/D (DFFRQX2M)                      0.00      10.01 r
  data arrival time                                                 10.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[0][4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.01
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U39/Y (AND3X2M)                                      0.64       8.72 r
  U1/U28/Y (INVX4M)                                       0.54       9.26 f
  U1/U122/Y (OAI2BB2X1M)                                  0.75      10.01 r
  U1/Reg_File_reg[0][5]/D (DFFRQX2M)                      0.00      10.01 r
  data arrival time                                                 10.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[0][5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.01
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U40/Y (AND3X2M)                                      0.63       8.68 r
  U1/U26/Y (INVX4M)                                       0.54       9.23 f
  U1/U92/Y (OAI2BB2X1M)                                   0.73       9.96 r
  U1/Reg_File_reg[4][7]/D (DFFRQX2M)                      0.00       9.96 r
  data arrival time                                                  9.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[4][7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U40/Y (AND3X2M)                                      0.63       8.68 r
  U1/U25/Y (INVX4M)                                       0.54       9.23 f
  U1/U91/Y (OAI2BB2X1M)                                   0.73       9.96 r
  U1/Reg_File_reg[4][6]/D (DFFRQX2M)                      0.00       9.96 r
  data arrival time                                                  9.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[4][6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U40/Y (AND3X2M)                                      0.63       8.68 r
  U1/U26/Y (INVX4M)                                       0.54       9.23 f
  U1/U90/Y (OAI2BB2X1M)                                   0.73       9.96 r
  U1/Reg_File_reg[4][5]/D (DFFRQX2M)                      0.00       9.96 r
  data arrival time                                                  9.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[4][5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U40/Y (AND3X2M)                                      0.63       8.68 r
  U1/U25/Y (INVX4M)                                       0.54       9.23 f
  U1/U89/Y (OAI2BB2X1M)                                   0.73       9.96 r
  U1/Reg_File_reg[4][4]/D (DFFRQX2M)                      0.00       9.96 r
  data arrival time                                                  9.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[4][4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U40/Y (AND3X2M)                                      0.63       8.68 r
  U1/U26/Y (INVX4M)                                       0.54       9.23 f
  U1/U88/Y (OAI2BB2X1M)                                   0.73       9.96 r
  U1/Reg_File_reg[4][3]/D (DFFRQX2M)                      0.00       9.96 r
  data arrival time                                                  9.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[4][3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U40/Y (AND3X2M)                                      0.63       8.68 r
  U1/U25/Y (INVX4M)                                       0.54       9.23 f
  U1/U87/Y (OAI2BB2X1M)                                   0.73       9.96 r
  U1/Reg_File_reg[4][2]/D (DFFRQX2M)                      0.00       9.96 r
  data arrival time                                                  9.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[4][2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U40/Y (AND3X2M)                                      0.63       8.68 r
  U1/U26/Y (INVX4M)                                       0.54       9.23 f
  U1/U86/Y (OAI2BB2X1M)                                   0.73       9.96 r
  U1/Reg_File_reg[4][1]/D (DFFRQX2M)                      0.00       9.96 r
  data arrival time                                                  9.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[4][1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U40/Y (AND3X2M)                                      0.63       8.68 r
  U1/U25/Y (INVX4M)                                       0.54       9.23 f
  U1/U85/Y (OAI2BB2X1M)                                   0.73       9.96 r
  U1/Reg_File_reg[4][0]/D (DFFRQX2M)                      0.00       9.96 r
  data arrival time                                                  9.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[4][0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U54/Y (AND3X2M)                                      0.63       8.68 r
  U1/U38/Y (INVX4M)                                       0.54       9.23 f
  U1/U100/Y (OAI2BB2X1M)                                  0.73       9.95 r
  U1/Reg_File_reg[5][7]/D (DFFRQX2M)                      0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[5][7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U54/Y (AND3X2M)                                      0.63       8.68 r
  U1/U37/Y (INVX4M)                                       0.54       9.23 f
  U1/U99/Y (OAI2BB2X1M)                                   0.73       9.95 r
  U1/Reg_File_reg[5][6]/D (DFFRQX2M)                      0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[5][6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U54/Y (AND3X2M)                                      0.63       8.68 r
  U1/U38/Y (INVX4M)                                       0.54       9.23 f
  U1/U98/Y (OAI2BB2X1M)                                   0.73       9.95 r
  U1/Reg_File_reg[5][5]/D (DFFRQX2M)                      0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[5][5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U54/Y (AND3X2M)                                      0.63       8.68 r
  U1/U37/Y (INVX4M)                                       0.54       9.23 f
  U1/U97/Y (OAI2BB2X1M)                                   0.73       9.95 r
  U1/Reg_File_reg[5][4]/D (DFFRQX2M)                      0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[5][4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U54/Y (AND3X2M)                                      0.63       8.68 r
  U1/U38/Y (INVX4M)                                       0.54       9.23 f
  U1/U96/Y (OAI2BB2X1M)                                   0.73       9.95 r
  U1/Reg_File_reg[5][3]/D (DFFRQX2M)                      0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[5][3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U54/Y (AND3X2M)                                      0.63       8.68 r
  U1/U37/Y (INVX4M)                                       0.54       9.23 f
  U1/U95/Y (OAI2BB2X1M)                                   0.73       9.95 r
  U1/Reg_File_reg[5][2]/D (DFFRQX2M)                      0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[5][2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U54/Y (AND3X2M)                                      0.63       8.68 r
  U1/U38/Y (INVX4M)                                       0.54       9.23 f
  U1/U94/Y (OAI2BB2X1M)                                   0.73       9.95 r
  U1/Reg_File_reg[5][1]/D (DFFRQX2M)                      0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[5][1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U11/Y (CLKAND2X2M)                                   0.92       8.05 r
  U1/U54/Y (AND3X2M)                                      0.63       8.68 r
  U1/U37/Y (INVX4M)                                       0.54       9.23 f
  U1/U93/Y (OAI2BB2X1M)                                   0.73       9.95 r
  U1/Reg_File_reg[5][0]/D (DFFRQX2M)                      0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[5][0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U53/Y (AND3X2M)                                      0.67       8.75 r
  U1/U36/Y (INVX4M)                                       0.54       9.30 f
  U1/U69/Y (OAI2BB2X1M)                                   0.65       9.94 f
  U1/Reg_File_reg[1][5]/D (DFFRHQX2M)                     0.00       9.94 f
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[1][5]/CK (DFFRHQX2M)                    0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.50


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U53/Y (AND3X2M)                                      0.67       8.75 r
  U1/U36/Y (INVX4M)                                       0.54       9.30 f
  U1/U67/Y (OAI2BB2X1M)                                   0.75      10.05 r
  U1/Reg_File_reg[1][3]/D (DFFRHQX8M)                     0.00      10.05 r
  data arrival time                                                 10.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[1][3]/CK (DFFRHQX8M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        9.52


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U53/Y (AND3X2M)                                      0.67       8.75 r
  U1/U35/Y (INVX4M)                                       0.54       9.30 f
  U1/U66/Y (OAI2BB2X1M)                                   0.75      10.05 r
  U1/Reg_File_reg[1][2]/D (DFFRHQX8M)                     0.00      10.05 r
  data arrival time                                                 10.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[1][2]/CK (DFFRHQX8M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        9.52


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U53/Y (AND3X2M)                                      0.67       8.75 r
  U1/U35/Y (INVX4M)                                       0.54       9.30 f
  U1/U64/Y (OAI2BB2X1M)                                   0.75      10.05 r
  U1/Reg_File_reg[1][0]/D (DFFRHQX8M)                     0.00      10.05 r
  data arrival time                                                 10.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[1][0]/CK (DFFRHQX8M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        9.52


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U53/Y (AND3X2M)                                      0.67       8.75 r
  U1/U35/Y (INVX4M)                                       0.54       9.30 f
  U1/U68/Y (OAI2BB2X1M)                                   0.75      10.05 r
  U1/Reg_File_reg[1][4]/D (DFFRHQX8M)                     0.00      10.05 r
  data arrival time                                                 10.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[1][4]/CK (DFFRHQX8M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        9.52


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U53/Y (AND3X2M)                                      0.67       8.75 r
  U1/U36/Y (INVX4M)                                       0.54       9.30 f
  U1/U65/Y (OAI2BB2X1M)                                   0.75      10.05 r
  U1/Reg_File_reg[1][1]/D (DFFRHQX8M)                     0.00      10.05 r
  data arrival time                                                 10.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[1][1]/CK (DFFRHQX8M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        9.52


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U53/Y (AND3X2M)                                      0.67       8.75 r
  U1/U35/Y (INVX4M)                                       0.54       9.30 f
  U1/U70/Y (OAI2BB2X1M)                                   0.75      10.05 r
  U1/Reg_File_reg[1][6]/D (DFFRHQX8M)                     0.00      10.05 r
  data arrival time                                                 10.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[1][6]/CK (DFFRHQX8M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        9.52


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U53/Y (AND3X2M)                                      0.67       8.75 r
  U1/U36/Y (INVX4M)                                       0.54       9.30 f
  U1/U71/Y (OAI2BB2X1M)                                   0.75      10.05 r
  U1/Reg_File_reg[1][7]/D (DFFRHQX4M)                     0.00      10.05 r
  data arrival time                                                 10.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[1][7]/CK (DFFRHQX4M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        9.52


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U39/Y (AND3X2M)                                      0.64       8.72 r
  U1/U27/Y (INVX4M)                                       0.54       9.26 f
  U1/U123/Y (OAI2BB2X1M)                                  0.77      10.03 r
  U1/Reg_File_reg[0][6]/D (DFFRHQX4M)                     0.00      10.03 r
  data arrival time                                                 10.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[0][6]/CK (DFFRHQX4M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.03
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[0]/Q (DFFRQX4M)                    1.13       1.13 r
  U0/U68/Y (INVX4M)                                       0.59       1.72 f
  U0/U37/Y (NOR2X2M)                                      0.88       2.60 r
  U0/U39/Y (NAND3X2M)                                     0.91       3.51 f
  U0/U40/Y (NAND3X2M)                                     0.75       4.27 r
  U0/U26/Y (NAND2X4M)                                     0.56       4.83 f
  U0/U24/Y (INVX2M)                                       0.55       5.38 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16)        0.00       5.38 r
  U1/WrEn (Register_File_addr4_width8)                    0.00       5.38 r
  U1/U24/Y (NOR2BX2M)                                     0.85       6.24 r
  U1/U14/Y (NOR2BX2M)                                     0.89       7.13 r
  U1/U43/Y (NOR2BX4M)                                     0.95       8.08 r
  U1/U39/Y (AND3X2M)                                      0.64       8.72 r
  U1/U28/Y (INVX4M)                                       0.54       9.26 f
  U1/U124/Y (OAI2BB2X1M)                                  0.77      10.03 r
  U1/Reg_File_reg[0][7]/D (DFFRHQX4M)                     0.00      10.03 r
  data arrival time                                                 10.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U1/Reg_File_reg[0][7]/CK (DFFRHQX4M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.03
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: du/Q_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (DFFRQX4M)                     0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (DFFRQX4M)                      1.07       1.07 r
  U1/REG2[2] (Register_File_addr4_width8)                 0.00       1.07 r
  U4/UART_CONFIG[2] (UART_width8)                         0.00       1.07 r
  U4/dut1/PRESCALE[0] (UART_RX_width8)                    0.00       1.07 r
  U4/dut1/F/PRESCALE[0] (FSM)                             0.00       1.07 r
  U4/dut1/F/U34/Y (INVX2M)                                0.62       1.69 f
  U4/dut1/F/U16/Y (NAND2BX2M)                             0.72       2.41 r
  U4/dut1/F/U18/Y (OR2X2M)                                0.69       3.10 r
  U4/dut1/F/U19/Y (OR2X2M)                                0.69       3.79 r
  U4/dut1/F/U17/Y (OR2X2M)                                0.70       4.49 r
  U4/dut1/F/U15/Y (NOR2X2M)                               0.41       4.90 f
  U4/dut1/F/U50/Y (AO21XLM)                               0.65       5.56 f
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.89       6.44 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       7.30 f
  U4/dut1/F/U26/Y (NOR2X2M)                               0.86       8.16 r
  U4/dut1/F/U33/Y (NOR3BX2M)                              0.77       8.93 r
  U4/dut1/F/DATA_VALID (FSM)                              0.00       8.93 r
  U4/dut1/DATA_VALID (UART_RX_width8)                     0.00       8.93 r
  U4/sync_en (UART_width8)                                0.00       8.93 r
  du/bus_enable (data_synchronizer_data_width8)           0.00       8.93 r
  du/Q_reg[0]/D (DFFRQX2M)                                0.00       8.93 r
  data arrival time                                                  8.93

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  du/Q_reg[0]/CK (DFFRQX2M)                               0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -8.93
  --------------------------------------------------------------------------
  slack (MET)                                                       10.45


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U108/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U22/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U75/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[3][7]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[3][7]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U108/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U21/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U74/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[3][6]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[3][6]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U108/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U22/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U73/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[3][5]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[3][5]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U108/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U21/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U72/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[3][4]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[3][4]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U108/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U22/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U71/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[3][3]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[3][3]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U108/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U21/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U70/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[3][2]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[3][2]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U108/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U22/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U69/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[3][1]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[3][1]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U108/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U21/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U68/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[3][0]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[3][0]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U109/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U24/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U83/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[2][7]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[2][7]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U109/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U23/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U82/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[2][6]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[2][6]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U109/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U24/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U81/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[2][5]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[2][5]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U109/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U23/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U80/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[2][4]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[2][4]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U109/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U24/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U79/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[2][3]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[2][3]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U109/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U23/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U78/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[2][2]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[2][2]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U109/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U24/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U77/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[2][1]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[2][1]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U109/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U23/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U76/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[2][0]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[2][0]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U110/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U20/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U91/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[1][7]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[1][7]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U110/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U19/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U90/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[1][6]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[1][6]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U110/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U20/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U89/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[1][5]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[1][5]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U110/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U19/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U88/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[1][4]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[1][4]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U110/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U20/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U87/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[1][3]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[1][3]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U110/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U19/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U86/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[1][2]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[1][2]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U110/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U20/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U85/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[1][1]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[1][1]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U110/Y (AND3X2M)                                  0.64       7.02 r
  U8/U0/U19/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U84/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[1][0]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[1][0]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U18/Y (AND3X2M)                                   0.64       7.02 r
  U8/U0/U14/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U99/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[0][7]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[0][7]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U18/Y (AND3X2M)                                   0.64       7.02 r
  U8/U0/U13/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U98/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[0][6]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[0][6]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U18/Y (AND3X2M)                                   0.64       7.02 r
  U8/U0/U14/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U97/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[0][5]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[0][5]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U18/Y (AND3X2M)                                   0.64       7.02 r
  U8/U0/U13/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U96/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[0][4]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[0][4]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U18/Y (AND3X2M)                                   0.64       7.02 r
  U8/U0/U14/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U95/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[0][3]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[0][3]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U18/Y (AND3X2M)                                   0.64       7.02 r
  U8/U0/U13/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U94/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[0][2]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[0][2]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U18/Y (AND3X2M)                                   0.64       7.02 r
  U8/U0/U14/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U93/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[0][1]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[0][1]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U2/Y (NOR2BX4M)                                   0.94       6.39 r
  U8/U0/U18/Y (AND3X2M)                                   0.64       7.02 r
  U8/U0/U13/Y (INVX4M)                                    0.54       7.57 f
  U8/U0/U92/Y (OAI2BB2X1M)                                0.73       8.30 r
  U8/U0/mem_reg[0][0]/D (DFFRQX2M)                        0.00       8.30 r
  data arrival time                                                  8.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[0][0]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       11.09


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U3/Y (AND2X2M)                                    0.89       6.34 r
  U8/U0/U113/Y (AND3X2M)                                  0.65       6.99 r
  U8/U0/U30/Y (INVX4M)                                    0.54       7.53 f
  U8/U0/U102/Y (OAI2BB2X1M)                               0.75       8.28 r
  U8/U0/mem_reg[7][2]/D (DFFRQX2M)                        0.00       8.28 r
  data arrival time                                                  8.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[7][2]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.28
  --------------------------------------------------------------------------
  slack (MET)                                                       11.11


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U3/Y (AND2X2M)                                    0.89       6.34 r
  U8/U0/U113/Y (AND3X2M)                                  0.65       6.99 r
  U8/U0/U31/Y (INVX4M)                                    0.54       7.53 f
  U8/U0/U101/Y (OAI2BB2X1M)                               0.75       8.28 r
  U8/U0/mem_reg[7][1]/D (DFFRQX2M)                        0.00       8.28 r
  data arrival time                                                  8.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[7][1]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.28
  --------------------------------------------------------------------------
  slack (MET)                                                       11.11


  Startpoint: U8/U1/w_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/w_gray_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  U8/U1/w_gray_out_reg[2]/Q (DFFRX1M)                     0.99       0.99 r
  U8/U1/U19/Y (CLKXOR2X2M)                                0.52       1.51 f
  U8/U1/U16/Y (NAND4X2M)                                  0.54       2.05 r
  U8/U1/U7/Y (INVX2M)                                     0.50       2.55 f
  U8/U1/FULL (FIFO_WR)                                    0.00       2.55 f
  U8/FULL (FIFO_DATA_WIDTH8)                              0.00       2.55 f
  U0/fifo_full (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       2.55 f
  U0/U97/Y (NOR2X2M)                                      0.53       3.07 r
  U0/U96/Y (NAND4X2M)                                     0.76       3.83 f
  U0/U46/Y (NAND3X2M)                                     0.73       4.57 r
  U0/TX_D_VLD (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       4.57 r
  U8/W_INC (FIFO_DATA_WIDTH8)                             0.00       4.57 r
  U8/U4/Y (NOR2BX2M)                                      0.88       5.45 r
  U8/U0/W_CLKEN (FIFO_MEM_DATA_WIDTH8)                    0.00       5.45 r
  U8/U0/U3/Y (AND2X2M)                                    0.89       6.34 r
  U8/U0/U113/Y (AND3X2M)                                  0.65       6.99 r
  U8/U0/U30/Y (INVX4M)                                    0.54       7.53 f
  U8/U0/U100/Y (OAI2BB2X1M)                               0.75       8.28 r
  U8/U0/mem_reg[7][0]/D (DFFRQX2M)                        0.00       8.28 r
  data arrival time                                                  8.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U8/U0/mem_reg[7][0]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -8.28
  --------------------------------------------------------------------------
  slack (MET)                                                       11.11


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U4/Y (OAI21X2M)                               0.74       2.61 r
  U4/dut0/F/mux_sel[0] (fsm)                              0.00       2.61 r
  U4/dut0/U8/Y (INVX2M)                                   0.41       3.02 f
  U4/dut0/U7/Y (AOI2B1X1M)                                0.69       3.71 r
  U4/dut0/U6/Y (AOI31X2M)                                 0.32       4.03 f
  U4/dut0/U5/Y (NOR2BX4M)                                 0.90       4.93 r
  U4/dut0/TX_OUT (UART_TX_width8)                         0.00       4.93 r
  U4/TX_OUT (UART_width8)                                 0.00       4.93 r
  TX_OUT (out)                                            0.00       4.93 r
  data arrival time                                                  4.93

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -4.93
  --------------------------------------------------------------------------
  slack (MET)                                                      211.88


  Startpoint: U4/dut1/S1/STP_ERR_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: STP_ERR (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/S1/STP_ERR_reg/CK (DFFRQX1M)                    0.00       0.00 r
  U4/dut1/S1/STP_ERR_reg/Q (DFFRQX1M)                     0.67       0.67 f
  U4/dut1/S1/U3/Y (INVXLM)                                0.55       1.22 r
  U4/dut1/S1/U2/Y (CLKINVX4M)                             1.02       2.24 f
  U4/dut1/S1/STP_ERR (STOP_CHECK)                         0.00       2.24 f
  U4/dut1/STP_ERR (UART_RX_width8)                        0.00       2.24 f
  U4/STP_ERR (UART_width8)                                0.00       2.24 f
  STP_ERR (out)                                           0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      214.58


  Startpoint: U4/dut1/P/PAR_ERR_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: PAR_ERR (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut1/P/PAR_ERR_reg/CK (DFFRQX4M)      0.00       0.00 r
  U4/dut1/P/PAR_ERR_reg/Q (DFFRQX4M)       0.97       0.97 r
  U4/dut1/P/PAR_ERR (PARITY_CHECK)         0.00       0.97 r
  U4/dut1/PAR_ERR (UART_RX_width8)         0.00       0.97 r
  U4/PAR_ERR (UART_width8)                 0.00       0.97 r
  PAR_ERR (out)                            0.00       0.97 r
  data arrival time                                   0.97

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  output external delay                  -54.25     216.81
  data required time                                216.81
  -----------------------------------------------------------
  data required time                                216.81
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                       215.84


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U5/Y (INVX2M)                                 0.84       2.71 r
  U4/dut0/F/U7/Y (NAND2X2M)                               0.72       3.44 f
  U4/dut0/F/U6/Y (NAND2X2M)                               0.45       3.88 r
  U4/dut0/F/ser_en (fsm)                                  0.00       3.88 r
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.88 r
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.74       4.62 r
  U4/dut0/S/U12/Y (INVX4M)                                0.60       5.23 f
  U4/dut0/S/U13/Y (NAND2X2M)                              0.73       5.95 r
  U4/dut0/S/U9/Y (INVX2M)                                 0.44       6.39 f
  U4/dut0/S/U6/Y (AOI21X2M)                               0.89       7.28 r
  U4/dut0/S/U14/Y (OAI21X2M)                              0.66       7.95 f
  U4/dut0/S/U22/Y (NOR2X2M)                               0.54       8.49 r
  U4/dut0/S/U21/Y (OAI2B2X1M)                             0.48       8.97 f
  U4/dut0/S/counter_reg[3]/D (DFFSQX2M)                   0.00       8.97 f
  data arrival time                                                  8.97

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[3]/CK (DFFSQX2M)                  0.00     271.07 r
  library setup time                                     -0.34     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                      261.75


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U5/Y (INVX2M)                                 0.84       2.71 r
  U4/dut0/F/U7/Y (NAND2X2M)                               0.72       3.44 f
  U4/dut0/F/U6/Y (NAND2X2M)                               0.45       3.88 r
  U4/dut0/F/ser_en (fsm)                                  0.00       3.88 r
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.88 r
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.74       4.62 r
  U4/dut0/S/U12/Y (INVX4M)                                0.60       5.23 f
  U4/dut0/S/U13/Y (NAND2X2M)                              0.73       5.95 r
  U4/dut0/S/U9/Y (INVX2M)                                 0.44       6.39 f
  U4/dut0/S/U6/Y (AOI21X2M)                               0.89       7.28 r
  U4/dut0/S/U14/Y (OAI21X2M)                              0.66       7.95 f
  U4/dut0/S/U20/Y (INVX2M)                                0.39       8.33 r
  U4/dut0/S/U19/Y (OAI32X2M)                              0.28       8.61 f
  U4/dut0/S/counter_reg[2]/D (DFFRX4M)                    0.00       8.61 f
  data arrival time                                                  8.61

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[2]/CK (DFFRX4M)                   0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                      262.24


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U5/Y (INVX2M)                                 0.84       2.71 r
  U4/dut0/F/U7/Y (NAND2X2M)                               0.72       3.44 f
  U4/dut0/F/U6/Y (NAND2X2M)                               0.45       3.88 r
  U4/dut0/F/ser_en (fsm)                                  0.00       3.88 r
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.88 r
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.74       4.62 r
  U4/dut0/S/U12/Y (INVX4M)                                0.60       5.23 f
  U4/dut0/S/U13/Y (NAND2X2M)                              0.73       5.95 r
  U4/dut0/S/U9/Y (INVX2M)                                 0.44       6.39 f
  U4/dut0/S/U6/Y (AOI21X2M)                               0.89       7.28 r
  U4/dut0/S/U17/Y (OAI22X1M)                              0.60       7.89 f
  U4/dut0/S/counter_reg[1]/D (DFFRX4M)                    0.00       7.89 f
  data arrival time                                                  7.89

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[1]/CK (DFFRX4M)                   0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -7.89
  --------------------------------------------------------------------------
  slack (MET)                                                      262.92


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              0.84       0.84 f
  U4/dut0/F/U3/Y (NAND2X2M)                               0.89       1.73 r
  U4/dut0/F/U5/Y (INVX2M)                                 0.63       2.36 f
  U4/dut0/F/U7/Y (NAND2X2M)                               0.73       3.09 r
  U4/dut0/F/U6/Y (NAND2X2M)                               0.36       3.45 f
  U4/dut0/F/ser_en (fsm)                                  0.00       3.45 f
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.45 f
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.35       3.80 f
  U4/dut0/S/U12/Y (INVX4M)                                0.74       4.54 r
  U4/dut0/S/U13/Y (NAND2X2M)                              0.71       5.25 f
  U4/dut0/S/U11/Y (NOR2X2M)                               0.97       6.21 r
  U4/dut0/S/U10/Y (INVX2M)                                0.37       6.58 f
  U4/dut0/S/U7/Y (INVX4M)                                 0.74       7.32 r
  U4/dut0/S/mem_reg[6]/E (EDFFX1M)                        0.00       7.32 r
  data arrival time                                                  7.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[6]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.48     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                      263.26


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              0.84       0.84 f
  U4/dut0/F/U3/Y (NAND2X2M)                               0.89       1.73 r
  U4/dut0/F/U5/Y (INVX2M)                                 0.63       2.36 f
  U4/dut0/F/U7/Y (NAND2X2M)                               0.73       3.09 r
  U4/dut0/F/U6/Y (NAND2X2M)                               0.36       3.45 f
  U4/dut0/F/ser_en (fsm)                                  0.00       3.45 f
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.45 f
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.35       3.80 f
  U4/dut0/S/U12/Y (INVX4M)                                0.74       4.54 r
  U4/dut0/S/U13/Y (NAND2X2M)                              0.71       5.25 f
  U4/dut0/S/U11/Y (NOR2X2M)                               0.97       6.21 r
  U4/dut0/S/U10/Y (INVX2M)                                0.37       6.58 f
  U4/dut0/S/U7/Y (INVX4M)                                 0.74       7.32 r
  U4/dut0/S/mem_reg[5]/E (EDFFX1M)                        0.00       7.32 r
  data arrival time                                                  7.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[5]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.48     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                      263.26


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              0.84       0.84 f
  U4/dut0/F/U3/Y (NAND2X2M)                               0.89       1.73 r
  U4/dut0/F/U5/Y (INVX2M)                                 0.63       2.36 f
  U4/dut0/F/U7/Y (NAND2X2M)                               0.73       3.09 r
  U4/dut0/F/U6/Y (NAND2X2M)                               0.36       3.45 f
  U4/dut0/F/ser_en (fsm)                                  0.00       3.45 f
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.45 f
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.35       3.80 f
  U4/dut0/S/U12/Y (INVX4M)                                0.74       4.54 r
  U4/dut0/S/U13/Y (NAND2X2M)                              0.71       5.25 f
  U4/dut0/S/U11/Y (NOR2X2M)                               0.97       6.21 r
  U4/dut0/S/U10/Y (INVX2M)                                0.37       6.58 f
  U4/dut0/S/U7/Y (INVX4M)                                 0.74       7.32 r
  U4/dut0/S/mem_reg[3]/E (EDFFX1M)                        0.00       7.32 r
  data arrival time                                                  7.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[3]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.48     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                      263.26


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              0.84       0.84 f
  U4/dut0/F/U3/Y (NAND2X2M)                               0.89       1.73 r
  U4/dut0/F/U5/Y (INVX2M)                                 0.63       2.36 f
  U4/dut0/F/U7/Y (NAND2X2M)                               0.73       3.09 r
  U4/dut0/F/U6/Y (NAND2X2M)                               0.36       3.45 f
  U4/dut0/F/ser_en (fsm)                                  0.00       3.45 f
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.45 f
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.35       3.80 f
  U4/dut0/S/U12/Y (INVX4M)                                0.74       4.54 r
  U4/dut0/S/U13/Y (NAND2X2M)                              0.71       5.25 f
  U4/dut0/S/U11/Y (NOR2X2M)                               0.97       6.21 r
  U4/dut0/S/U10/Y (INVX2M)                                0.37       6.58 f
  U4/dut0/S/U7/Y (INVX4M)                                 0.74       7.32 r
  U4/dut0/S/mem_reg[2]/E (EDFFX1M)                        0.00       7.32 r
  data arrival time                                                  7.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[2]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.48     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                      263.26


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              0.84       0.84 f
  U4/dut0/F/U3/Y (NAND2X2M)                               0.89       1.73 r
  U4/dut0/F/U5/Y (INVX2M)                                 0.63       2.36 f
  U4/dut0/F/U7/Y (NAND2X2M)                               0.73       3.09 r
  U4/dut0/F/U6/Y (NAND2X2M)                               0.36       3.45 f
  U4/dut0/F/ser_en (fsm)                                  0.00       3.45 f
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.45 f
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.35       3.80 f
  U4/dut0/S/U12/Y (INVX4M)                                0.74       4.54 r
  U4/dut0/S/U13/Y (NAND2X2M)                              0.71       5.25 f
  U4/dut0/S/U11/Y (NOR2X2M)                               0.97       6.21 r
  U4/dut0/S/U10/Y (INVX2M)                                0.37       6.58 f
  U4/dut0/S/U7/Y (INVX4M)                                 0.74       7.32 r
  U4/dut0/S/mem_reg[1]/E (EDFFX1M)                        0.00       7.32 r
  data arrival time                                                  7.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[1]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.48     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                      263.26


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              0.84       0.84 f
  U4/dut0/F/U3/Y (NAND2X2M)                               0.89       1.73 r
  U4/dut0/F/U5/Y (INVX2M)                                 0.63       2.36 f
  U4/dut0/F/U7/Y (NAND2X2M)                               0.73       3.09 r
  U4/dut0/F/U6/Y (NAND2X2M)                               0.36       3.45 f
  U4/dut0/F/ser_en (fsm)                                  0.00       3.45 f
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.45 f
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.35       3.80 f
  U4/dut0/S/U12/Y (INVX4M)                                0.74       4.54 r
  U4/dut0/S/U13/Y (NAND2X2M)                              0.71       5.25 f
  U4/dut0/S/U11/Y (NOR2X2M)                               0.97       6.21 r
  U4/dut0/S/U10/Y (INVX2M)                                0.37       6.58 f
  U4/dut0/S/U7/Y (INVX4M)                                 0.74       7.32 r
  U4/dut0/S/mem_reg[4]/E (EDFFHQX1M)                      0.00       7.32 r
  data arrival time                                                  7.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[4]/CK (EDFFHQX1M)                     0.00     271.07 r
  library setup time                                     -0.34     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                      263.41


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              0.84       0.84 f
  U4/dut0/F/U3/Y (NAND2X2M)                               0.89       1.73 r
  U4/dut0/F/U5/Y (INVX2M)                                 0.63       2.36 f
  U4/dut0/F/U7/Y (NAND2X2M)                               0.73       3.09 r
  U4/dut0/F/U6/Y (NAND2X2M)                               0.36       3.45 f
  U4/dut0/F/ser_en (fsm)                                  0.00       3.45 f
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.45 f
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.35       3.80 f
  U4/dut0/S/U12/Y (INVX4M)                                0.74       4.54 r
  U4/dut0/S/U13/Y (NAND2X2M)                              0.71       5.25 f
  U4/dut0/S/U11/Y (NOR2X2M)                               0.97       6.21 r
  U4/dut0/S/U10/Y (INVX2M)                                0.37       6.58 f
  U4/dut0/S/U7/Y (INVX4M)                                 0.74       7.32 r
  U4/dut0/S/mem_reg[0]/E (EDFFHQX1M)                      0.00       7.32 r
  data arrival time                                                  7.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[0]/CK (EDFFHQX1M)                     0.00     271.07 r
  library setup time                                     -0.34     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                      263.41


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U5/Y (INVX2M)                                 0.84       2.71 r
  U4/dut0/F/U7/Y (NAND2X2M)                               0.72       3.44 f
  U4/dut0/F/U6/Y (NAND2X2M)                               0.45       3.88 r
  U4/dut0/F/ser_en (fsm)                                  0.00       3.88 r
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.88 r
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.74       4.62 r
  U4/dut0/S/U12/Y (INVX4M)                                0.60       5.23 f
  U4/dut0/S/U13/Y (NAND2X2M)                              0.73       5.95 r
  U4/dut0/S/U11/Y (NOR2X2M)                               0.43       6.39 f
  U4/dut0/S/mem_reg[7]/E (EDFFX1M)                        0.00       6.39 f
  data arrival time                                                  6.39

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[7]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                      264.27


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U5/Y (INVX2M)                                 0.84       2.71 r
  U4/dut0/F/U7/Y (NAND2X2M)                               0.72       3.44 f
  U4/dut0/F/U6/Y (NAND2X2M)                               0.45       3.88 r
  U4/dut0/F/ser_en (fsm)                                  0.00       3.88 r
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.88 r
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.74       4.62 r
  U4/dut0/S/U12/Y (INVX4M)                                0.60       5.23 f
  U4/dut0/S/U13/Y (NAND2X2M)                              0.73       5.95 r
  U4/dut0/S/U23/Y (OAI22X1M)                              0.56       6.51 f
  U4/dut0/S/counter_reg[0]/D (DFFRX4M)                    0.00       6.51 f
  data arrival time                                                  6.51

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[0]/CK (DFFRX4M)                   0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -6.51
  --------------------------------------------------------------------------
  slack (MET)                                                      264.30


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/P/PAR_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)                          0.99       0.99 r
  U8/U2/R_ADDR[0] (FIFO_RD)                               0.00       0.99 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8)                  0.00       0.99 r
  U8/U0/U127/Y (INVX2M)                                   0.48       1.47 f
  U8/U0/U32/Y (INVX6M)                                    0.73       2.20 r
  U8/U0/U116/Y (MX4X1M)                                   0.60       2.80 r
  U8/U0/U114/Y (MX2X2M)                                   0.57       3.37 r
  U8/U0/RD_DATA[6] (FIFO_MEM_DATA_WIDTH8)                 0.00       3.37 r
  U8/RD_DATA[6] (FIFO_DATA_WIDTH8)                        0.00       3.37 r
  U4/RdData[6] (UART_width8)                              0.00       3.37 r
  U4/dut0/P_DATA[6] (UART_TX_width8)                      0.00       3.37 r
  U4/dut0/P/P_DATA[6] (parity_calc_data_width8)           0.00       3.37 r
  U4/dut0/P/U4/Y (CLKXOR2X2M)                             0.60       3.96 f
  U4/dut0/P/U3/Y (XOR3XLM)                                0.72       4.68 r
  U4/dut0/P/U8/Y (XOR3XLM)                                0.84       5.52 f
  U4/dut0/P/U6/Y (OAI2BB2X1M)                             0.74       6.26 r
  U4/dut0/P/PAR_BIT_reg/D (DFFRX4M)                       0.00       6.26 r
  data arrival time                                                  6.26

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/P/PAR_BIT_reg/CK (DFFRX4M)                      0.00     271.07 r
  library setup time                                     -0.34     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -6.26
  --------------------------------------------------------------------------
  slack (MET)                                                      264.46


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/ser_data_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U5/Y (INVX2M)                                 0.84       2.71 r
  U4/dut0/F/U7/Y (NAND2X2M)                               0.72       3.44 f
  U4/dut0/F/U6/Y (NAND2X2M)                               0.45       3.88 r
  U4/dut0/F/ser_en (fsm)                                  0.00       3.88 r
  U4/dut0/S/ser_en (serializer_data_width8)               0.00       3.88 r
  U4/dut0/S/U15/Y (NOR2BX4M)                              0.74       4.62 r
  U4/dut0/S/U12/Y (INVX4M)                                0.60       5.23 f
  U4/dut0/S/U24/Y (OAI2BB2X1M)                            0.73       5.96 r
  U4/dut0/S/ser_data_reg/D (DFFRX1M)                      0.00       5.96 r
  data arrival time                                                  5.96

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/ser_data_reg/CK (DFFRX1M)                     0.00     271.07 r
  library setup time                                     -0.35     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                      264.75


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U5/Y (INVX2M)                                 0.84       2.71 r
  U4/dut0/F/U7/Y (NAND2X2M)                               0.72       3.44 f
  U4/dut0/F/U12/Y (OAI32X2M)                              0.63       4.07 r
  U4/dut0/F/current_state_reg[0]/D (DFFRX4M)              0.00       4.07 r
  data arrival time                                                  4.07

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/current_state_reg[0]/CK (DFFRX4M)             0.00     271.07 r
  library setup time                                     -0.37     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                      266.63


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U5/Y (INVX2M)                                 0.84       2.71 r
  U4/dut0/F/U7/Y (NAND2X2M)                               0.72       3.44 f
  U4/dut0/F/U8/Y (OAI21X2M)                               0.61       4.05 r
  U4/dut0/F/current_state_reg[1]/D (DFFRX1M)              0.00       4.05 r
  data arrival time                                                  4.05

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00     271.07 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                      266.69


  Startpoint: U4/dut0/S/counter_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[1]/CK (DFFRX4M)                   0.00       0.00 r
  U4/dut0/S/counter_reg[1]/QN (DFFRX4M)                   0.87       0.87 r
  U4/dut0/S/U16/Y (NAND2X4M)                              0.60       1.46 f
  U4/dut0/S/U18/Y (NOR3X8M)                               0.89       2.35 r
  U4/dut0/S/ser_done (serializer_data_width8)             0.00       2.35 r
  U4/dut0/F/ser_done (fsm)                                0.00       2.35 r
  U4/dut0/F/U16/Y (AOI2B1X1M)                             0.61       2.97 f
  U4/dut0/F/U15/Y (NOR2X2M)                               0.55       3.52 r
  U4/dut0/F/current_state_reg[2]/D (DFFRX4M)              0.00       3.52 r
  data arrival time                                                  3.52

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/current_state_reg[2]/CK (DFFRX4M)             0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      267.24


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)                          0.99       0.99 r
  U8/U2/R_ADDR[0] (FIFO_RD)                               0.00       0.99 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8)                  0.00       0.99 r
  U8/U0/U127/Y (INVX2M)                                   0.48       1.47 f
  U8/U0/U32/Y (INVX6M)                                    0.73       2.20 r
  U8/U0/U125/Y (MX4X1M)                                   0.69       2.89 f
  U8/U0/U123/Y (MX2X2M)                                   0.53       3.42 f
  U8/U0/RD_DATA[7] (FIFO_MEM_DATA_WIDTH8)                 0.00       3.42 f
  U8/RD_DATA[7] (FIFO_DATA_WIDTH8)                        0.00       3.42 f
  U4/RdData[7] (UART_width8)                              0.00       3.42 f
  U4/dut0/P_DATA[7] (UART_TX_width8)                      0.00       3.42 f
  U4/dut0/S/P_DATA[7] (serializer_data_width8)            0.00       3.42 f
  U4/dut0/S/mem_reg[7]/D (EDFFX1M)                        0.00       3.42 f
  data arrival time                                                  3.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[7]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                      267.24


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)                          0.99       0.99 r
  U8/U2/R_ADDR[0] (FIFO_RD)                               0.00       0.99 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8)                  0.00       0.99 r
  U8/U0/U127/Y (INVX2M)                                   0.48       1.47 f
  U8/U0/U32/Y (INVX6M)                                    0.73       2.20 r
  U8/U0/U130/Y (MX4X1M)                                   0.69       2.89 f
  U8/U0/U128/Y (MX2X2M)                                   0.53       3.42 f
  U8/U0/RD_DATA[2] (FIFO_MEM_DATA_WIDTH8)                 0.00       3.42 f
  U8/RD_DATA[2] (FIFO_DATA_WIDTH8)                        0.00       3.42 f
  U4/RdData[2] (UART_width8)                              0.00       3.42 f
  U4/dut0/P_DATA[2] (UART_TX_width8)                      0.00       3.42 f
  U4/dut0/S/P_DATA[2] (serializer_data_width8)            0.00       3.42 f
  U4/dut0/S/mem_reg[2]/D (EDFFX1M)                        0.00       3.42 f
  data arrival time                                                  3.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[2]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                      267.24


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)                          0.99       0.99 r
  U8/U2/R_ADDR[0] (FIFO_RD)                               0.00       0.99 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8)                  0.00       0.99 r
  U8/U0/U127/Y (INVX2M)                                   0.48       1.47 f
  U8/U0/U32/Y (INVX6M)                                    0.73       2.20 r
  U8/U0/U133/Y (MX4X1M)                                   0.69       2.89 f
  U8/U0/U131/Y (MX2X2M)                                   0.53       3.42 f
  U8/U0/RD_DATA[3] (FIFO_MEM_DATA_WIDTH8)                 0.00       3.42 f
  U8/RD_DATA[3] (FIFO_DATA_WIDTH8)                        0.00       3.42 f
  U4/RdData[3] (UART_width8)                              0.00       3.42 f
  U4/dut0/P_DATA[3] (UART_TX_width8)                      0.00       3.42 f
  U4/dut0/S/P_DATA[3] (serializer_data_width8)            0.00       3.42 f
  U4/dut0/S/mem_reg[3]/D (EDFFX1M)                        0.00       3.42 f
  data arrival time                                                  3.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[3]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                      267.24


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)                          0.99       0.99 r
  U8/U2/R_ADDR[0] (FIFO_RD)                               0.00       0.99 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8)                  0.00       0.99 r
  U8/U0/U127/Y (INVX2M)                                   0.48       1.47 f
  U8/U0/U32/Y (INVX6M)                                    0.73       2.20 r
  U8/U0/U119/Y (MX4X1M)                                   0.69       2.89 f
  U8/U0/U117/Y (MX2X2M)                                   0.52       3.42 f
  U8/U0/RD_DATA[5] (FIFO_MEM_DATA_WIDTH8)                 0.00       3.42 f
  U8/RD_DATA[5] (FIFO_DATA_WIDTH8)                        0.00       3.42 f
  U4/RdData[5] (UART_width8)                              0.00       3.42 f
  U4/dut0/P_DATA[5] (UART_TX_width8)                      0.00       3.42 f
  U4/dut0/S/P_DATA[5] (serializer_data_width8)            0.00       3.42 f
  U4/dut0/S/mem_reg[5]/D (EDFFX1M)                        0.00       3.42 f
  data arrival time                                                  3.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[5]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.40     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                      267.25


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)                          0.99       0.99 r
  U8/U2/R_ADDR[0] (FIFO_RD)                               0.00       0.99 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8)                  0.00       0.99 r
  U8/U0/U127/Y (INVX2M)                                   0.48       1.47 f
  U8/U0/U32/Y (INVX6M)                                    0.73       2.20 r
  U8/U0/U136/Y (MX4X1M)                                   0.69       2.89 f
  U8/U0/U134/Y (MX2X2M)                                   0.52       3.42 f
  U8/U0/RD_DATA[1] (FIFO_MEM_DATA_WIDTH8)                 0.00       3.42 f
  U8/RD_DATA[1] (FIFO_DATA_WIDTH8)                        0.00       3.42 f
  U4/RdData[1] (UART_width8)                              0.00       3.42 f
  U4/dut0/P_DATA[1] (UART_TX_width8)                      0.00       3.42 f
  U4/dut0/S/P_DATA[1] (serializer_data_width8)            0.00       3.42 f
  U4/dut0/S/mem_reg[1]/D (EDFFX1M)                        0.00       3.42 f
  data arrival time                                                  3.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[1]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.40     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                      267.25


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)                          0.99       0.99 r
  U8/U2/R_ADDR[0] (FIFO_RD)                               0.00       0.99 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8)                  0.00       0.99 r
  U8/U0/U127/Y (INVX2M)                                   0.48       1.47 f
  U8/U0/U32/Y (INVX6M)                                    0.73       2.20 r
  U8/U0/U116/Y (MX4X1M)                                   0.69       2.89 f
  U8/U0/U114/Y (MX2X2M)                                   0.52       3.42 f
  U8/U0/RD_DATA[6] (FIFO_MEM_DATA_WIDTH8)                 0.00       3.42 f
  U8/RD_DATA[6] (FIFO_DATA_WIDTH8)                        0.00       3.42 f
  U4/RdData[6] (UART_width8)                              0.00       3.42 f
  U4/dut0/P_DATA[6] (UART_TX_width8)                      0.00       3.42 f
  U4/dut0/S/P_DATA[6] (serializer_data_width8)            0.00       3.42 f
  U4/dut0/S/mem_reg[6]/D (EDFFX1M)                        0.00       3.42 f
  data arrival time                                                  3.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[6]/CK (EDFFX1M)                       0.00     271.07 r
  library setup time                                     -0.40     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                      267.25


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)                          0.99       0.99 r
  U8/U2/R_ADDR[0] (FIFO_RD)                               0.00       0.99 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8)                  0.00       0.99 r
  U8/U0/U127/Y (INVX2M)                                   0.48       1.47 f
  U8/U0/U32/Y (INVX6M)                                    0.73       2.20 r
  U8/U0/U122/Y (MX4X1M)                                   0.60       2.80 r
  U8/U0/U120/Y (MX2X2M)                                   0.57       3.37 r
  U8/U0/RD_DATA[4] (FIFO_MEM_DATA_WIDTH8)                 0.00       3.37 r
  U8/RD_DATA[4] (FIFO_DATA_WIDTH8)                        0.00       3.37 r
  U4/RdData[4] (UART_width8)                              0.00       3.37 r
  U4/dut0/P_DATA[4] (UART_TX_width8)                      0.00       3.37 r
  U4/dut0/S/P_DATA[4] (serializer_data_width8)            0.00       3.37 r
  U4/dut0/S/mem_reg[4]/D (EDFFHQX1M)                      0.00       3.37 r
  data arrival time                                                  3.37

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[4]/CK (EDFFHQX1M)                     0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                      267.35


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)                          0.99       0.99 r
  U8/U2/R_ADDR[0] (FIFO_RD)                               0.00       0.99 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8)                  0.00       0.99 r
  U8/U0/U127/Y (INVX2M)                                   0.48       1.47 f
  U8/U0/U32/Y (INVX6M)                                    0.73       2.20 r
  U8/U0/U139/Y (MX4X1M)                                   0.60       2.80 r
  U8/U0/U137/Y (MX2X2M)                                   0.57       3.37 r
  U8/U0/RD_DATA[0] (FIFO_MEM_DATA_WIDTH8)                 0.00       3.37 r
  U8/RD_DATA[0] (FIFO_DATA_WIDTH8)                        0.00       3.37 r
  U4/RdData[0] (UART_width8)                              0.00       3.37 r
  U4/dut0/P_DATA[0] (UART_TX_width8)                      0.00       3.37 r
  U4/dut0/S/P_DATA[0] (serializer_data_width8)            0.00       3.37 r
  U4/dut0/S/mem_reg[0]/D (EDFFHQX1M)                      0.00       3.37 r
  data arrival time                                                  3.37

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[0]/CK (EDFFHQX1M)                     0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                      267.35


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/busy_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (DFFRX1M)              1.00       1.00 r
  U4/dut0/F/U3/Y (NAND2X2M)                               0.88       1.87 f
  U4/dut0/F/U17/Y (OAI211X2M)                             0.52       2.39 r
  U4/dut0/F/busy_reg/D (DFFRX1M)                          0.00       2.39 r
  data arrival time                                                  2.39

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/busy_reg/CK (DFFRX1M)                         0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8/D1/Q_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00    8409.29 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.54    8409.83 r
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00    8409.83 r
  U15/Y (INVX2M)                                          0.21    8410.04 f
  U13/Y (INVX4M)                                          0.69    8410.73 r
  U8/R_RST (FIFO_DATA_WIDTH8)                             0.00    8410.73 r
  U8/U7/Y (INVX2M)                                        0.33    8411.05 f
  U8/U6/Y (INVX2M)                                        0.80    8411.85 r
  U8/D1/RST (DATA_SYNC_1)                                 0.00    8411.85 r
  U8/D1/U4/Y (INVX2M)                                     0.36    8412.21 f
  U8/D1/U3/Y (INVX4M)                                     0.84    8413.05 r
  U8/D1/Q_reg[3]/E (EDFFHQX1M)                            0.00    8413.05 r
  data arrival time                                               8413.05

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/D1/Q_reg[3]/CK (EDFFHQX1M)                           0.00    8680.36 r
  library setup time                                     -0.34    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                              -8413.05
  --------------------------------------------------------------------------
  slack (MET)                                                      266.96


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8/D1/Q_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00    8409.29 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.54    8409.83 r
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00    8409.83 r
  U15/Y (INVX2M)                                          0.21    8410.04 f
  U13/Y (INVX4M)                                          0.69    8410.73 r
  U8/R_RST (FIFO_DATA_WIDTH8)                             0.00    8410.73 r
  U8/U7/Y (INVX2M)                                        0.33    8411.05 f
  U8/U6/Y (INVX2M)                                        0.80    8411.85 r
  U8/D1/RST (DATA_SYNC_1)                                 0.00    8411.85 r
  U8/D1/U4/Y (INVX2M)                                     0.36    8412.21 f
  U8/D1/U3/Y (INVX4M)                                     0.84    8413.05 r
  U8/D1/Q_reg[2]/E (EDFFHQX1M)                            0.00    8413.05 r
  data arrival time                                               8413.05

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/D1/Q_reg[2]/CK (EDFFHQX1M)                           0.00    8680.36 r
  library setup time                                     -0.34    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                              -8413.05
  --------------------------------------------------------------------------
  slack (MET)                                                      266.96


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8/D1/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00    8409.29 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.54    8409.83 r
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00    8409.83 r
  U15/Y (INVX2M)                                          0.21    8410.04 f
  U13/Y (INVX4M)                                          0.69    8410.73 r
  U8/R_RST (FIFO_DATA_WIDTH8)                             0.00    8410.73 r
  U8/U7/Y (INVX2M)                                        0.33    8411.05 f
  U8/U6/Y (INVX2M)                                        0.80    8411.85 r
  U8/D1/RST (DATA_SYNC_1)                                 0.00    8411.85 r
  U8/D1/U4/Y (INVX2M)                                     0.36    8412.21 f
  U8/D1/U3/Y (INVX4M)                                     0.84    8413.05 r
  U8/D1/Q_reg[1]/E (EDFFHQX1M)                            0.00    8413.05 r
  data arrival time                                               8413.05

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/D1/Q_reg[1]/CK (EDFFHQX1M)                           0.00    8680.36 r
  library setup time                                     -0.34    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                              -8413.05
  --------------------------------------------------------------------------
  slack (MET)                                                      266.96


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8/D1/Q_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00    8409.29 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.54    8409.83 r
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00    8409.83 r
  U15/Y (INVX2M)                                          0.21    8410.04 f
  U13/Y (INVX4M)                                          0.69    8410.73 r
  U8/R_RST (FIFO_DATA_WIDTH8)                             0.00    8410.73 r
  U8/U7/Y (INVX2M)                                        0.33    8411.05 f
  U8/U6/Y (INVX2M)                                        0.80    8411.85 r
  U8/D1/RST (DATA_SYNC_1)                                 0.00    8411.85 r
  U8/D1/U4/Y (INVX2M)                                     0.36    8412.21 f
  U8/D1/U3/Y (INVX4M)                                     0.84    8413.05 r
  U8/D1/Q_reg[0]/E (EDFFHQX1M)                            0.00    8413.05 r
  data arrival time                                               8413.05

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/D1/Q_reg[0]/CK (EDFFHQX1M)                           0.00    8680.36 r
  library setup time                                     -0.34    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                              -8413.05
  --------------------------------------------------------------------------
  slack (MET)                                                      266.96


  Startpoint: U4/dut0/F/busy_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U7/Q_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)              8409.29    8409.29
  clock network delay (ideal)              0.00    8409.29
  U4/dut0/F/busy_reg/CK (DFFRX1M)          0.00    8409.29 r
  U4/dut0/F/busy_reg/Q (DFFRX1M)           0.72    8410.01 r
  U4/dut0/F/busy (fsm)                     0.00    8410.01 r
  U4/dut0/busy (UART_TX_width8)            0.00    8410.01 r
  U4/busy (UART_width8)                    0.00    8410.01 r
  U7/LVL_SIG (Pulse_Gen)                   0.00    8410.01 r
  U7/Q_reg[0]/D (DFFRQX1M)                 0.00    8410.01 r
  data arrival time                                8410.01

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U7/Q_reg[0]/CK (DFFRQX1M)                0.00    8680.36 r
  library setup time                      -0.37    8679.99
  data required time                               8679.99
  -----------------------------------------------------------
  data required time                               8679.99
  data arrival time                               -8410.01
  -----------------------------------------------------------
  slack (MET)                                       269.97


  Startpoint: U8/U2/r_gray_out_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[3]/CK (DFFRQX1M)                   0.00       0.00 r
  U8/U2/r_gray_out_reg[3]/Q (DFFRQX1M)                    0.90       0.90 r
  U8/U2/U11/Y (XNOR2X2M)                                  0.35       1.25 f
  U8/U2/U9/Y (NAND4X2M)                                   0.56       1.82 r
  U8/U2/U20/Y (NAND2X2M)                                  0.49       2.31 f
  U8/U2/U7/Y (NOR2X2M)                                    0.87       3.18 r
  U8/U2/U18/Y (NAND2X2M)                                  0.59       3.77 f
  U8/U2/U23/Y (INVX2M)                                    0.55       4.32 r
  U8/U2/U22/Y (NAND3X2M)                                  0.40       4.72 f
  U8/U2/U21/Y (OAI211X2M)                                 0.35       5.07 r
  U8/U2/R_PTR_reg[3]/D (DFFRX4M)                          0.00       5.07 r
  data arrival time                                                  5.07

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/R_PTR_reg[3]/CK (DFFRX4M)                         0.00    8680.36 r
  library setup time                                     -0.32    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -5.07
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.97


  Startpoint: U8/U2/r_gray_out_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[3]/CK (DFFRQX1M)                   0.00       0.00 r
  U8/U2/r_gray_out_reg[3]/Q (DFFRQX1M)                    0.90       0.90 r
  U8/U2/U11/Y (XNOR2X2M)                                  0.35       1.25 f
  U8/U2/U9/Y (NAND4X2M)                                   0.56       1.82 r
  U8/U2/U20/Y (NAND2X2M)                                  0.49       2.31 f
  U8/U2/U7/Y (NOR2X2M)                                    0.87       3.18 r
  U8/U2/U18/Y (NAND2X2M)                                  0.59       3.77 f
  U8/U2/U15/Y (XNOR2X2M)                                  0.53       4.29 r
  U8/U2/R_PTR_reg[2]/D (DFFRX4M)                          0.00       4.29 r
  data arrival time                                                  4.29

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00    8680.36 r
  library setup time                                     -0.32    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.74


  Startpoint: U8/U2/r_gray_out_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[1]/CK (DFFRQX1M)                   0.00       0.00 r
  U8/U2/r_gray_out_reg[1]/Q (DFFRQX1M)                    0.90       0.90 r
  U8/U2/U10/Y (XNOR2X2M)                                  0.51       1.41 r
  U8/U2/U9/Y (NAND4X2M)                                   0.79       2.20 f
  U8/U2/U20/Y (NAND2X2M)                                  0.69       2.88 r
  U8/U2/U7/Y (NOR2X2M)                                    0.39       3.27 f
  U8/U2/U13/Y (CLKXOR2X2M)                                0.51       3.78 r
  U8/U2/R_PTR_reg[1]/D (DFFRQX4M)                         0.00       3.78 r
  data arrival time                                                  3.78

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/R_PTR_reg[1]/CK (DFFRQX4M)                        0.00    8680.36 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.24


  Startpoint: U8/U2/r_gray_out_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[1]/CK (DFFRQX1M)                   0.00       0.00 r
  U8/U2/r_gray_out_reg[1]/Q (DFFRQX1M)                    0.90       0.90 r
  U8/U2/U10/Y (XNOR2X2M)                                  0.51       1.41 r
  U8/U2/U9/Y (NAND4X2M)                                   0.79       2.20 f
  U8/U2/U20/Y (NAND2X2M)                                  0.69       2.88 r
  U8/U2/U16/Y (XNOR2X2M)                                  0.48       3.37 r
  U8/U2/R_PTR_reg[0]/D (DFFRX1M)                          0.00       3.37 r
  data arrival time                                                  3.37

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00    8680.36 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.66


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[3]/Q (DFFRX4M)                          0.86       0.86 r
  U8/U2/U19/Y (NAND2X2M)                                  0.46       1.32 f
  U8/U2/U17/Y (OAI21X2M)                                  0.36       1.68 r
  U8/U2/r_gray_out_reg[2]/D (DFFRQX1M)                    0.00       1.68 r
  data arrival time                                                  1.68

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[2]/CK (DFFRQX1M)                   0.00    8680.36 r
  library setup time                                     -0.40    8679.96
  data required time                                              8679.96
  --------------------------------------------------------------------------
  data required time                                              8679.96
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[0]/QN (DFFRX1M)                         0.84       0.84 r
  U8/U2/U24/Y (XNOR2X2M)                                  0.50       1.34 r
  U8/U2/r_gray_out_reg[0]/D (DFFRQX1M)                    0.00       1.34 r
  data arrival time                                                  1.34

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[0]/CK (DFFRQX1M)                   0.00    8680.36 r
  library setup time                                     -0.41    8679.95
  data required time                                              8679.95
  --------------------------------------------------------------------------
  data required time                                              8679.95
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.61


  Startpoint: U8/U2/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[1]/CK (DFFRQX4M)                        0.00       0.00 r
  U8/U2/R_PTR_reg[1]/Q (DFFRQX4M)                         0.81       0.81 r
  U8/U2/U14/Y (XNOR2X2M)                                  0.49       1.30 r
  U8/U2/r_gray_out_reg[1]/D (DFFRQX1M)                    0.00       1.30 r
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[1]/CK (DFFRQX1M)                   0.00    8680.36 r
  library setup time                                     -0.41    8679.95
  data required time                                              8679.95
  --------------------------------------------------------------------------
  data required time                                              8679.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.65


  Startpoint: U7/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U7/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U7/Q_reg[0]/CK (DFFRQX1M)                0.00       0.00 r
  U7/Q_reg[0]/Q (DFFRQX1M)                 0.89       0.89 r
  U7/Q_reg[1]/D (DFFRQX1M)                 0.00       0.89 r
  data arrival time                                   0.89

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U7/Q_reg[1]/CK (DFFRQX1M)                0.00    8680.36 r
  library setup time                      -0.42    8679.94
  data required time                               8679.94
  -----------------------------------------------------------
  data required time                               8679.94
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                      8679.05


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[3]/Q (DFFRX4M)                          0.86       0.86 r
  U8/U2/r_gray_out_reg[3]/D (DFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[3]/CK (DFFRQX1M)                   0.00    8680.36 r
  library setup time                                     -0.37    8679.98
  data required time                                              8679.98
  --------------------------------------------------------------------------
  data required time                                              8679.98
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.12


  Startpoint: U8/D1/Q_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[3]/CK (EDFFHQX1M)            0.00       0.00 r
  U8/D1/Q_reg[3]/Q (EDFFHQX1M)             0.48       0.48 r
  U8/D1/OUT_reg[3]/D (DFFRQX1M)            0.00       0.48 r
  data arrival time                                   0.48

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[3]/CK (DFFRQX1M)           0.00    8680.36 r
  library setup time                      -0.36    8679.99
  data required time                               8679.99
  -----------------------------------------------------------
  data required time                               8679.99
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                      8679.51


  Startpoint: U8/D1/Q_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[2]/CK (EDFFHQX1M)            0.00       0.00 r
  U8/D1/Q_reg[2]/Q (EDFFHQX1M)             0.48       0.48 r
  U8/D1/OUT_reg[2]/D (DFFRQX1M)            0.00       0.48 r
  data arrival time                                   0.48

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[2]/CK (DFFRQX1M)           0.00    8680.36 r
  library setup time                      -0.36    8679.99
  data required time                               8679.99
  -----------------------------------------------------------
  data required time                               8679.99
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                      8679.51


  Startpoint: U8/D1/Q_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[1]/CK (EDFFHQX1M)            0.00       0.00 r
  U8/D1/Q_reg[1]/Q (EDFFHQX1M)             0.48       0.48 r
  U8/D1/OUT_reg[1]/D (DFFRQX1M)            0.00       0.48 r
  data arrival time                                   0.48

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[1]/CK (DFFRQX1M)           0.00    8680.36 r
  library setup time                      -0.36    8679.99
  data required time                               8679.99
  -----------------------------------------------------------
  data required time                               8679.99
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                      8679.51


  Startpoint: U8/D1/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[0]/CK (EDFFHQX1M)            0.00       0.00 r
  U8/D1/Q_reg[0]/Q (EDFFHQX1M)             0.48       0.48 r
  U8/D1/OUT_reg[0]/D (DFFRQX1M)            0.00       0.48 r
  data arrival time                                   0.48

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[0]/CK (DFFRQX1M)           0.00    8680.36 r
  library setup time                      -0.36    8679.99
  data required time                               8679.99
  -----------------------------------------------------------
  data required time                               8679.99
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                      8679.51


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/BIT_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/U42/Y (INVX2M)                                0.48       2.45 f
  U4/dut1/E/U68/Y (AO21XLM)                               0.67       3.12 f
  U4/dut1/E/U69/Y (OAI211X1M)                             0.45       3.57 r
  U4/dut1/E/U7/Y (OAI221X1M)                              0.74       4.31 f
  U4/dut1/E/U70/Y (OAI211X1M)                             0.56       4.87 r
  U4/dut1/E/U20/Y (OAI2B11X2M)                            0.77       5.64 f
  U4/dut1/E/U35/Y (NAND2X1M)                              0.85       6.49 r
  U4/dut1/E/U39/Y (NAND3X3M)                              0.83       7.31 f
  U4/dut1/E/U32/Y (AOI21X2M)                              1.05       8.36 r
  U4/dut1/E/U38/Y (OAI21X2M)                              0.66       9.02 f
  U4/dut1/E/U44/Y (AOI32X1M)                              0.81       9.84 r
  U4/dut1/E/U43/Y (INVX2M)                                0.31      10.15 f
  U4/dut1/E/BIT_CNT_reg[2]/D (DFFRQX1M)                   0.00      10.15 f
  data arrival time                                                 10.15

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/E/BIT_CNT_reg[2]/CK (DFFRQX1M)                  0.00     271.07 r
  library setup time                                     -0.17     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                      260.74


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/BIT_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/U42/Y (INVX2M)                                0.48       2.45 f
  U4/dut1/E/U68/Y (AO21XLM)                               0.67       3.12 f
  U4/dut1/E/U69/Y (OAI211X1M)                             0.45       3.57 r
  U4/dut1/E/U7/Y (OAI221X1M)                              0.74       4.31 f
  U4/dut1/E/U70/Y (OAI211X1M)                             0.56       4.87 r
  U4/dut1/E/U20/Y (OAI2B11X2M)                            0.77       5.64 f
  U4/dut1/E/U35/Y (NAND2X1M)                              0.85       6.49 r
  U4/dut1/E/U39/Y (NAND3X3M)                              0.83       7.31 f
  U4/dut1/E/U32/Y (AOI21X2M)                              1.05       8.36 r
  U4/dut1/E/U38/Y (OAI21X2M)                              0.66       9.02 f
  U4/dut1/E/U41/Y (AOI21X2M)                              0.61       9.63 r
  U4/dut1/E/U40/Y (OAI21X2M)                              0.32       9.96 f
  U4/dut1/E/BIT_CNT_reg[3]/D (DFFRQX4M)                   0.00       9.96 f
  data arrival time                                                  9.96

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/E/BIT_CNT_reg[3]/CK (DFFRQX4M)                  0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                      260.90


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.67       0.67 f
  U4/dut1/E/U12/Y (INVXLM)                                0.57       1.24 r
  U4/dut1/E/U13/Y (INVX4M)                                0.59       1.83 f
  U4/dut1/E/U42/Y (INVX2M)                                0.53       2.35 r
  U4/dut1/E/U68/Y (AO21XLM)                               0.67       3.02 r
  U4/dut1/E/U69/Y (OAI211X1M)                             0.65       3.67 f
  U4/dut1/E/U7/Y (OAI221X1M)                              0.53       4.20 r
  U4/dut1/E/U70/Y (OAI211X1M)                             0.74       4.94 f
  U4/dut1/E/U20/Y (OAI2B11X2M)                            0.63       5.57 r
  U4/dut1/E/U35/Y (NAND2X1M)                              0.99       6.56 f
  U4/dut1/E/U39/Y (NAND3X3M)                              0.92       7.49 r
  U4/dut1/E/U34/Y (INVX2M)                                0.48       7.97 f
  U4/dut1/E/U30/Y (NOR2X6M)                               0.75       8.71 r
  U4/dut1/E/U47/Y (AO22X1M)                               0.47       9.19 r
  U4/dut1/E/EDGE_CNT_reg[1]/D (DFFRQX1M)                  0.00       9.19 r
  data arrival time                                                  9.19

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00     271.07 r
  library setup time                                     -0.37     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -9.19
  --------------------------------------------------------------------------
  slack (MET)                                                      261.51


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.67       0.67 f
  U4/dut1/E/U12/Y (INVXLM)                                0.57       1.24 r
  U4/dut1/E/U13/Y (INVX4M)                                0.59       1.83 f
  U4/dut1/E/U42/Y (INVX2M)                                0.53       2.35 r
  U4/dut1/E/U68/Y (AO21XLM)                               0.67       3.02 r
  U4/dut1/E/U69/Y (OAI211X1M)                             0.65       3.67 f
  U4/dut1/E/U7/Y (OAI221X1M)                              0.53       4.20 r
  U4/dut1/E/U70/Y (OAI211X1M)                             0.74       4.94 f
  U4/dut1/E/U20/Y (OAI2B11X2M)                            0.63       5.57 r
  U4/dut1/E/U35/Y (NAND2X1M)                              0.99       6.56 f
  U4/dut1/E/U39/Y (NAND3X3M)                              0.92       7.49 r
  U4/dut1/E/U34/Y (INVX2M)                                0.48       7.97 f
  U4/dut1/E/U30/Y (NOR2X6M)                               0.75       8.71 r
  U4/dut1/E/U49/Y (AO22X1M)                               0.47       9.19 r
  U4/dut1/E/EDGE_CNT_reg[2]/D (DFFRQX1M)                  0.00       9.19 r
  data arrival time                                                  9.19

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/E/EDGE_CNT_reg[2]/CK (DFFRQX1M)                 0.00     271.07 r
  library setup time                                     -0.37     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -9.19
  --------------------------------------------------------------------------
  slack (MET)                                                      261.51


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.67       0.67 f
  U4/dut1/E/U12/Y (INVXLM)                                0.57       1.24 r
  U4/dut1/E/U13/Y (INVX4M)                                0.59       1.83 f
  U4/dut1/E/U42/Y (INVX2M)                                0.53       2.35 r
  U4/dut1/E/U68/Y (AO21XLM)                               0.67       3.02 r
  U4/dut1/E/U69/Y (OAI211X1M)                             0.65       3.67 f
  U4/dut1/E/U7/Y (OAI221X1M)                              0.53       4.20 r
  U4/dut1/E/U70/Y (OAI211X1M)                             0.74       4.94 f
  U4/dut1/E/U20/Y (OAI2B11X2M)                            0.63       5.57 r
  U4/dut1/E/U35/Y (NAND2X1M)                              0.99       6.56 f
  U4/dut1/E/U39/Y (NAND3X3M)                              0.92       7.49 r
  U4/dut1/E/U34/Y (INVX2M)                                0.48       7.97 f
  U4/dut1/E/U30/Y (NOR2X6M)                               0.75       8.71 r
  U4/dut1/E/U48/Y (AO22X1M)                               0.47       9.19 r
  U4/dut1/E/EDGE_CNT_reg[3]/D (DFFRQX4M)                  0.00       9.19 r
  data arrival time                                                  9.19

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/E/EDGE_CNT_reg[3]/CK (DFFRQX4M)                 0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -9.19
  --------------------------------------------------------------------------
  slack (MET)                                                      261.53


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.67       0.67 f
  U4/dut1/E/U12/Y (INVXLM)                                0.57       1.24 r
  U4/dut1/E/U13/Y (INVX4M)                                0.59       1.83 f
  U4/dut1/E/U42/Y (INVX2M)                                0.53       2.35 r
  U4/dut1/E/U68/Y (AO21XLM)                               0.67       3.02 r
  U4/dut1/E/U69/Y (OAI211X1M)                             0.65       3.67 f
  U4/dut1/E/U7/Y (OAI221X1M)                              0.53       4.20 r
  U4/dut1/E/U70/Y (OAI211X1M)                             0.74       4.94 f
  U4/dut1/E/U20/Y (OAI2B11X2M)                            0.63       5.57 r
  U4/dut1/E/U35/Y (NAND2X1M)                              0.99       6.56 f
  U4/dut1/E/U39/Y (NAND3X3M)                              0.92       7.49 r
  U4/dut1/E/U34/Y (INVX2M)                                0.48       7.97 f
  U4/dut1/E/U30/Y (NOR2X6M)                               0.75       8.71 r
  U4/dut1/E/U50/Y (AO22X1M)                               0.47       9.19 r
  U4/dut1/E/EDGE_CNT_reg[4]/D (DFFRQX4M)                  0.00       9.19 r
  data arrival time                                                  9.19

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/E/EDGE_CNT_reg[4]/CK (DFFRQX4M)                 0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -9.19
  --------------------------------------------------------------------------
  slack (MET)                                                      261.53


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.67       0.67 f
  U4/dut1/E/U12/Y (INVXLM)                                0.57       1.24 r
  U4/dut1/E/U13/Y (INVX4M)                                0.59       1.83 f
  U4/dut1/E/U42/Y (INVX2M)                                0.53       2.35 r
  U4/dut1/E/U68/Y (AO21XLM)                               0.67       3.02 r
  U4/dut1/E/U69/Y (OAI211X1M)                             0.65       3.67 f
  U4/dut1/E/U7/Y (OAI221X1M)                              0.53       4.20 r
  U4/dut1/E/U70/Y (OAI211X1M)                             0.74       4.94 f
  U4/dut1/E/U20/Y (OAI2B11X2M)                            0.63       5.57 r
  U4/dut1/E/U35/Y (NAND2X1M)                              0.99       6.56 f
  U4/dut1/E/U39/Y (NAND3X3M)                              0.92       7.49 r
  U4/dut1/E/U34/Y (INVX2M)                                0.48       7.97 f
  U4/dut1/E/U30/Y (NOR2X6M)                               0.75       8.71 r
  U4/dut1/E/U45/Y (AO22X1M)                               0.48       9.20 r
  U4/dut1/E/EDGE_CNT_reg[0]/D (DFFRHQX8M)                 0.00       9.20 r
  data arrival time                                                  9.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/E/EDGE_CNT_reg[0]/CK (DFFRHQX8M)                0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                      261.66


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/BIT_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/U42/Y (INVX2M)                                0.48       2.45 f
  U4/dut1/E/U68/Y (AO21XLM)                               0.67       3.12 f
  U4/dut1/E/U69/Y (OAI211X1M)                             0.45       3.57 r
  U4/dut1/E/U7/Y (OAI221X1M)                              0.74       4.31 f
  U4/dut1/E/U70/Y (OAI211X1M)                             0.56       4.87 r
  U4/dut1/E/U20/Y (OAI2B11X2M)                            0.77       5.64 f
  U4/dut1/E/U35/Y (NAND2X1M)                              0.85       6.49 r
  U4/dut1/E/U39/Y (NAND3X3M)                              0.83       7.31 f
  U4/dut1/E/U32/Y (AOI21X2M)                              1.05       8.36 r
  U4/dut1/E/U33/Y (OAI2BB2X1M)                            0.55       8.92 f
  U4/dut1/E/BIT_CNT_reg[1]/D (DFFRQX4M)                   0.00       8.92 f
  data arrival time                                                  8.92

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/E/BIT_CNT_reg[1]/CK (DFFRQX4M)                  0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                      261.90


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/BIT_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.67       0.67 f
  U4/dut1/E/U12/Y (INVXLM)                                0.57       1.24 r
  U4/dut1/E/U13/Y (INVX4M)                                0.59       1.83 f
  U4/dut1/E/U42/Y (INVX2M)                                0.53       2.35 r
  U4/dut1/E/U68/Y (AO21XLM)                               0.67       3.02 r
  U4/dut1/E/U69/Y (OAI211X1M)                             0.65       3.67 f
  U4/dut1/E/U7/Y (OAI221X1M)                              0.53       4.20 r
  U4/dut1/E/U70/Y (OAI211X1M)                             0.74       4.94 f
  U4/dut1/E/U20/Y (OAI2B11X2M)                            0.63       5.57 r
  U4/dut1/E/U35/Y (NAND2X1M)                              0.99       6.56 f
  U4/dut1/E/U39/Y (NAND3X3M)                              0.92       7.49 r
  U4/dut1/E/U34/Y (INVX2M)                                0.48       7.97 f
  U4/dut1/E/U37/Y (OAI32X2M)                              0.53       8.50 r
  U4/dut1/E/BIT_CNT_reg[0]/D (DFFRQX2M)                   0.00       8.50 r
  data arrival time                                                  8.50

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/E/BIT_CNT_reg[0]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.44     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -8.50
  --------------------------------------------------------------------------
  slack (MET)                                                      262.13


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U14/Y (INVX2M)                               0.63       5.85 f
  U4/dut1/D1/U7/Y (NOR2X2M)                               0.94       6.79 r
  U4/dut1/D1/U13/Y (NAND2X2M)                             0.92       7.71 f
  U4/dut1/D1/U25/Y (OAI21X2M)                             0.72       8.43 r
  U4/dut1/D1/P_DATA_reg[1]/D (DFFRQX2M)                   0.00       8.43 r
  data arrival time                                                  8.43

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/P_DATA_reg[1]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                      262.25


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U14/Y (INVX2M)                               0.63       5.85 f
  U4/dut1/D1/U7/Y (NOR2X2M)                               0.94       6.79 r
  U4/dut1/D1/U13/Y (NAND2X2M)                             0.92       7.71 f
  U4/dut1/D1/U29/Y (OAI21X2M)                             0.72       8.43 r
  U4/dut1/D1/P_DATA_reg[3]/D (DFFRQX2M)                   0.00       8.43 r
  data arrival time                                                  8.43

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/P_DATA_reg[3]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                      262.25


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U14/Y (INVX2M)                               0.63       5.85 f
  U4/dut1/D1/U7/Y (NOR2X2M)                               0.94       6.79 r
  U4/dut1/D1/U13/Y (NAND2X2M)                             0.92       7.71 f
  U4/dut1/D1/U27/Y (OAI21X2M)                             0.72       8.43 r
  U4/dut1/D1/P_DATA_reg[2]/D (DFFRQX2M)                   0.00       8.43 r
  data arrival time                                                  8.43

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/P_DATA_reg[2]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                      262.25


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U14/Y (INVX2M)                               0.63       5.85 f
  U4/dut1/D1/U7/Y (NOR2X2M)                               0.94       6.79 r
  U4/dut1/D1/U13/Y (NAND2X2M)                             0.92       7.71 f
  U4/dut1/D1/U21/Y (OAI21X2M)                             0.67       8.38 r
  U4/dut1/D1/P_DATA_reg[0]/D (DFFRQX2M)                   0.00       8.38 r
  data arrival time                                                  8.38

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/P_DATA_reg[0]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                      262.31


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U14/Y (INVX2M)                               0.63       5.85 f
  U4/dut1/D1/U7/Y (NOR2X2M)                               0.94       6.79 r
  U4/dut1/D1/U15/Y (INVX4M)                               0.57       7.36 f
  U4/dut1/D1/U19/Y (OAI2B2X1M)                            0.78       8.14 r
  U4/dut1/D1/counter_reg[2]/D (DFFSX1M)                   0.00       8.14 r
  data arrival time                                                  8.14

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/counter_reg[2]/CK (DFFSX1M)                  0.00     271.07 r
  library setup time                                     -0.26     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -8.14
  --------------------------------------------------------------------------
  slack (MET)                                                      262.67


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U18/Y (NAND2X4M)                             0.65       5.87 f
  U4/dut1/D1/U12/Y (NAND2BX2M)                            0.92       6.79 f
  U4/dut1/D1/U33/Y (OAI21X2M)                             0.66       7.44 r
  U4/dut1/D1/P_DATA_reg[6]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/P_DATA_reg[6]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.24


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U18/Y (NAND2X4M)                             0.65       5.87 f
  U4/dut1/D1/U12/Y (NAND2BX2M)                            0.92       6.79 f
  U4/dut1/D1/U31/Y (OAI21X2M)                             0.66       7.44 r
  U4/dut1/D1/P_DATA_reg[5]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/P_DATA_reg[5]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.24


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U18/Y (NAND2X4M)                             0.65       5.87 f
  U4/dut1/D1/U12/Y (NAND2BX2M)                            0.92       6.79 f
  U4/dut1/D1/U23/Y (OAI21X2M)                             0.66       7.44 r
  U4/dut1/D1/P_DATA_reg[4]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/P_DATA_reg[4]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.24


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U18/Y (NAND2X4M)                             0.65       5.87 f
  U4/dut1/D1/U12/Y (NAND2BX2M)                            0.92       6.79 f
  U4/dut1/D1/U35/Y (OAI21X2M)                             0.66       7.44 r
  U4/dut1/D1/P_DATA_reg[7]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/P_DATA_reg[7]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.24


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U25/Y (INVX2M)                       0.49       1.29 r
  U11/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U11/U49/Y (AOI22X1M)                     0.87       2.87 r
  U11/U4/Y (NOR3X2M)                       0.32       3.19 f
  U11/U55/Y (AND4X1M)                      0.69       3.88 f
  U11/U24/Y (AO2B2X2M)                     0.55       4.43 f
  U11/U23/Y (NAND2X2M)                     0.45       4.88 r
  U11/U18/Y (INVX2M)                       0.27       5.15 f
  U11/U17/Y (AOI2B1X2M)                    0.86       6.01 r
  U11/U16/Y (NOR2BX8M)                     0.93       6.94 r
  U11/U26/Y (AO22X1M)                      0.53       7.46 r
  U11/counter_reg[1]/D (DFFRQX4M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/counter_reg[1]/CK (DFFRQX4M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U25/Y (INVX2M)                       0.49       1.29 r
  U11/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U11/U49/Y (AOI22X1M)                     0.87       2.87 r
  U11/U4/Y (NOR3X2M)                       0.32       3.19 f
  U11/U55/Y (AND4X1M)                      0.69       3.88 f
  U11/U24/Y (AO2B2X2M)                     0.55       4.43 f
  U11/U23/Y (NAND2X2M)                     0.45       4.88 r
  U11/U18/Y (INVX2M)                       0.27       5.15 f
  U11/U17/Y (AOI2B1X2M)                    0.86       6.01 r
  U11/U16/Y (NOR2BX8M)                     0.93       6.94 r
  U11/U33/Y (AO22X1M)                      0.53       7.46 r
  U11/counter_reg[0]/D (DFFRQX4M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U28/Y (INVX2M)                       0.49       1.29 r
  U10/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U10/U49/Y (AOI22X1M)                     0.87       2.87 r
  U10/U8/Y (NOR3X2M)                       0.32       3.19 f
  U10/U55/Y (AND4X1M)                      0.69       3.88 f
  U10/U27/Y (AO2B2X2M)                     0.55       4.43 f
  U10/U26/Y (NAND2X2M)                     0.45       4.88 r
  U10/U23/Y (INVX2M)                       0.27       5.15 f
  U10/U22/Y (AOI2B1X2M)                    0.86       6.01 r
  U10/U18/Y (NOR2BX8M)                     0.93       6.94 r
  U10/U29/Y (AO22X1M)                      0.53       7.46 r
  U10/counter_reg[1]/D (DFFRQX4M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/counter_reg[1]/CK (DFFRQX4M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U28/Y (INVX2M)                       0.49       1.29 r
  U10/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U10/U49/Y (AOI22X1M)                     0.87       2.87 r
  U10/U8/Y (NOR3X2M)                       0.32       3.19 f
  U10/U55/Y (AND4X1M)                      0.69       3.88 f
  U10/U27/Y (AO2B2X2M)                     0.55       4.43 f
  U10/U26/Y (NAND2X2M)                     0.45       4.88 r
  U10/U23/Y (INVX2M)                       0.27       5.15 f
  U10/U22/Y (AOI2B1X2M)                    0.86       6.01 r
  U10/U18/Y (NOR2BX8M)                     0.93       6.94 r
  U10/U36/Y (AO22X1M)                      0.53       7.46 r
  U10/counter_reg[0]/D (DFFRQX4M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U25/Y (INVX2M)                       0.49       1.29 r
  U11/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U11/U49/Y (AOI22X1M)                     0.87       2.87 r
  U11/U4/Y (NOR3X2M)                       0.32       3.19 f
  U11/U55/Y (AND4X1M)                      0.69       3.88 f
  U11/U24/Y (AO2B2X2M)                     0.55       4.43 f
  U11/U23/Y (NAND2X2M)                     0.45       4.88 r
  U11/U18/Y (INVX2M)                       0.27       5.15 f
  U11/U17/Y (AOI2B1X2M)                    0.86       6.01 r
  U11/U16/Y (NOR2BX8M)                     0.93       6.94 r
  U11/U32/Y (AO22X1M)                      0.53       7.46 r
  U11/counter_reg[7]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/counter_reg[7]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U25/Y (INVX2M)                       0.49       1.29 r
  U11/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U11/U49/Y (AOI22X1M)                     0.87       2.87 r
  U11/U4/Y (NOR3X2M)                       0.32       3.19 f
  U11/U55/Y (AND4X1M)                      0.69       3.88 f
  U11/U24/Y (AO2B2X2M)                     0.55       4.43 f
  U11/U23/Y (NAND2X2M)                     0.45       4.88 r
  U11/U18/Y (INVX2M)                       0.27       5.15 f
  U11/U17/Y (AOI2B1X2M)                    0.86       6.01 r
  U11/U16/Y (NOR2BX8M)                     0.93       6.94 r
  U11/U31/Y (AO22X1M)                      0.53       7.46 r
  U11/counter_reg[6]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/counter_reg[6]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U25/Y (INVX2M)                       0.49       1.29 r
  U11/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U11/U49/Y (AOI22X1M)                     0.87       2.87 r
  U11/U4/Y (NOR3X2M)                       0.32       3.19 f
  U11/U55/Y (AND4X1M)                      0.69       3.88 f
  U11/U24/Y (AO2B2X2M)                     0.55       4.43 f
  U11/U23/Y (NAND2X2M)                     0.45       4.88 r
  U11/U18/Y (INVX2M)                       0.27       5.15 f
  U11/U17/Y (AOI2B1X2M)                    0.86       6.01 r
  U11/U16/Y (NOR2BX8M)                     0.93       6.94 r
  U11/U30/Y (AO22X1M)                      0.53       7.46 r
  U11/counter_reg[5]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/counter_reg[5]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U25/Y (INVX2M)                       0.49       1.29 r
  U11/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U11/U49/Y (AOI22X1M)                     0.87       2.87 r
  U11/U4/Y (NOR3X2M)                       0.32       3.19 f
  U11/U55/Y (AND4X1M)                      0.69       3.88 f
  U11/U24/Y (AO2B2X2M)                     0.55       4.43 f
  U11/U23/Y (NAND2X2M)                     0.45       4.88 r
  U11/U18/Y (INVX2M)                       0.27       5.15 f
  U11/U17/Y (AOI2B1X2M)                    0.86       6.01 r
  U11/U16/Y (NOR2BX8M)                     0.93       6.94 r
  U11/U29/Y (AO22X1M)                      0.53       7.46 r
  U11/counter_reg[4]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/counter_reg[4]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U25/Y (INVX2M)                       0.49       1.29 r
  U11/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U11/U49/Y (AOI22X1M)                     0.87       2.87 r
  U11/U4/Y (NOR3X2M)                       0.32       3.19 f
  U11/U55/Y (AND4X1M)                      0.69       3.88 f
  U11/U24/Y (AO2B2X2M)                     0.55       4.43 f
  U11/U23/Y (NAND2X2M)                     0.45       4.88 r
  U11/U18/Y (INVX2M)                       0.27       5.15 f
  U11/U17/Y (AOI2B1X2M)                    0.86       6.01 r
  U11/U16/Y (NOR2BX8M)                     0.93       6.94 r
  U11/U28/Y (AO22X1M)                      0.53       7.46 r
  U11/counter_reg[3]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/counter_reg[3]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U25/Y (INVX2M)                       0.49       1.29 r
  U11/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U11/U49/Y (AOI22X1M)                     0.87       2.87 r
  U11/U4/Y (NOR3X2M)                       0.32       3.19 f
  U11/U55/Y (AND4X1M)                      0.69       3.88 f
  U11/U24/Y (AO2B2X2M)                     0.55       4.43 f
  U11/U23/Y (NAND2X2M)                     0.45       4.88 r
  U11/U18/Y (INVX2M)                       0.27       5.15 f
  U11/U17/Y (AOI2B1X2M)                    0.86       6.01 r
  U11/U16/Y (NOR2BX8M)                     0.93       6.94 r
  U11/U27/Y (AO22X1M)                      0.53       7.46 r
  U11/counter_reg[2]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/counter_reg[2]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U28/Y (INVX2M)                       0.49       1.29 r
  U10/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U10/U49/Y (AOI22X1M)                     0.87       2.87 r
  U10/U8/Y (NOR3X2M)                       0.32       3.19 f
  U10/U55/Y (AND4X1M)                      0.69       3.88 f
  U10/U27/Y (AO2B2X2M)                     0.55       4.43 f
  U10/U26/Y (NAND2X2M)                     0.45       4.88 r
  U10/U23/Y (INVX2M)                       0.27       5.15 f
  U10/U22/Y (AOI2B1X2M)                    0.86       6.01 r
  U10/U18/Y (NOR2BX8M)                     0.93       6.94 r
  U10/U35/Y (AO22X1M)                      0.53       7.46 r
  U10/counter_reg[7]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/counter_reg[7]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U28/Y (INVX2M)                       0.49       1.29 r
  U10/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U10/U49/Y (AOI22X1M)                     0.87       2.87 r
  U10/U8/Y (NOR3X2M)                       0.32       3.19 f
  U10/U55/Y (AND4X1M)                      0.69       3.88 f
  U10/U27/Y (AO2B2X2M)                     0.55       4.43 f
  U10/U26/Y (NAND2X2M)                     0.45       4.88 r
  U10/U23/Y (INVX2M)                       0.27       5.15 f
  U10/U22/Y (AOI2B1X2M)                    0.86       6.01 r
  U10/U18/Y (NOR2BX8M)                     0.93       6.94 r
  U10/U34/Y (AO22X1M)                      0.53       7.46 r
  U10/counter_reg[6]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/counter_reg[6]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U28/Y (INVX2M)                       0.49       1.29 r
  U10/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U10/U49/Y (AOI22X1M)                     0.87       2.87 r
  U10/U8/Y (NOR3X2M)                       0.32       3.19 f
  U10/U55/Y (AND4X1M)                      0.69       3.88 f
  U10/U27/Y (AO2B2X2M)                     0.55       4.43 f
  U10/U26/Y (NAND2X2M)                     0.45       4.88 r
  U10/U23/Y (INVX2M)                       0.27       5.15 f
  U10/U22/Y (AOI2B1X2M)                    0.86       6.01 r
  U10/U18/Y (NOR2BX8M)                     0.93       6.94 r
  U10/U33/Y (AO22X1M)                      0.53       7.46 r
  U10/counter_reg[5]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/counter_reg[5]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U28/Y (INVX2M)                       0.49       1.29 r
  U10/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U10/U49/Y (AOI22X1M)                     0.87       2.87 r
  U10/U8/Y (NOR3X2M)                       0.32       3.19 f
  U10/U55/Y (AND4X1M)                      0.69       3.88 f
  U10/U27/Y (AO2B2X2M)                     0.55       4.43 f
  U10/U26/Y (NAND2X2M)                     0.45       4.88 r
  U10/U23/Y (INVX2M)                       0.27       5.15 f
  U10/U22/Y (AOI2B1X2M)                    0.86       6.01 r
  U10/U18/Y (NOR2BX8M)                     0.93       6.94 r
  U10/U32/Y (AO22X1M)                      0.53       7.46 r
  U10/counter_reg[4]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/counter_reg[4]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U28/Y (INVX2M)                       0.49       1.29 r
  U10/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U10/U49/Y (AOI22X1M)                     0.87       2.87 r
  U10/U8/Y (NOR3X2M)                       0.32       3.19 f
  U10/U55/Y (AND4X1M)                      0.69       3.88 f
  U10/U27/Y (AO2B2X2M)                     0.55       4.43 f
  U10/U26/Y (NAND2X2M)                     0.45       4.88 r
  U10/U23/Y (INVX2M)                       0.27       5.15 f
  U10/U22/Y (AOI2B1X2M)                    0.86       6.01 r
  U10/U18/Y (NOR2BX8M)                     0.93       6.94 r
  U10/U31/Y (AO22X1M)                      0.53       7.46 r
  U10/counter_reg[3]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/counter_reg[3]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U28/Y (INVX2M)                       0.49       1.29 r
  U10/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U10/U49/Y (AOI22X1M)                     0.87       2.87 r
  U10/U8/Y (NOR3X2M)                       0.32       3.19 f
  U10/U55/Y (AND4X1M)                      0.69       3.88 f
  U10/U27/Y (AO2B2X2M)                     0.55       4.43 f
  U10/U26/Y (NAND2X2M)                     0.45       4.88 r
  U10/U23/Y (INVX2M)                       0.27       5.15 f
  U10/U22/Y (AOI2B1X2M)                    0.86       6.01 r
  U10/U18/Y (NOR2BX8M)                     0.93       6.94 r
  U10/U30/Y (AO22X1M)                      0.53       7.46 r
  U10/counter_reg[2]/D (DFFRQX2M)          0.00       7.46 r
  data arrival time                                   7.46

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/counter_reg[2]/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                      -0.35     270.72
  data required time                                270.72
  -----------------------------------------------------------
  data required time                                270.72
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                       263.25


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U25/Y (INVX2M)                       0.49       1.29 r
  U11/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U11/U49/Y (AOI22X1M)                     0.87       2.87 r
  U11/U4/Y (NOR3X2M)                       0.32       3.19 f
  U11/U55/Y (AND4X1M)                      0.69       3.88 f
  U11/U24/Y (AO2B2X2M)                     0.55       4.43 f
  U11/U23/Y (NAND2X2M)                     0.45       4.88 r
  U11/U18/Y (INVX2M)                       0.27       5.15 f
  U11/U17/Y (AOI2B1X2M)                    0.86       6.01 r
  U11/U22/Y (NOR2X2M)                      0.34       6.35 f
  U11/U21/Y (CLKXOR2X2M)                   0.50       6.85 r
  U11/div_clk_reg/D (DFFRQX2M)             0.00       6.85 r
  data arrival time                                   6.85

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/div_clk_reg/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.33     270.74
  data required time                                270.74
  -----------------------------------------------------------
  data required time                                270.74
  data arrival time                                  -6.85
  -----------------------------------------------------------
  slack (MET)                                       263.89


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U28/Y (INVX2M)                       0.49       1.29 r
  U10/U48/Y (CLKNAND2X2M)                  0.71       2.00 f
  U10/U49/Y (AOI22X1M)                     0.87       2.87 r
  U10/U8/Y (NOR3X2M)                       0.32       3.19 f
  U10/U55/Y (AND4X1M)                      0.69       3.88 f
  U10/U27/Y (AO2B2X2M)                     0.55       4.43 f
  U10/U26/Y (NAND2X2M)                     0.45       4.88 r
  U10/U23/Y (INVX2M)                       0.27       5.15 f
  U10/U22/Y (AOI2B1X2M)                    0.86       6.01 r
  U10/U25/Y (NOR2X2M)                      0.34       6.35 f
  U10/U24/Y (CLKXOR2X2M)                   0.50       6.85 r
  U10/div_clk_reg/D (DFFRQX2M)             0.00       6.85 r
  data arrival time                                   6.85

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/div_clk_reg/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.33     270.74
  data required time                                270.74
  -----------------------------------------------------------
  data required time                                270.74
  data arrival time                                  -6.85
  -----------------------------------------------------------
  slack (MET)                                       263.89


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U14/Y (INVX2M)                               0.63       5.85 f
  U4/dut1/D1/U16/Y (OAI221X1M)                            0.80       6.65 r
  U4/dut1/D1/counter_reg[1]/D (DFFSX1M)                   0.00       6.65 r
  data arrival time                                                  6.65

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/counter_reg[1]/CK (DFFSX1M)                  0.00     271.07 r
  library setup time                                     -0.27     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.65
  --------------------------------------------------------------------------
  slack (MET)                                                      264.15


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/S1/STP_ERR_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U26/Y (NOR2X2M)                               0.86       5.22 r
  U4/dut1/F/STP_CHK_EN (FSM)                              0.00       5.22 r
  U4/dut1/S1/STP_CHK_EN (STOP_CHECK)                      0.00       5.22 r
  U4/dut1/S1/U5/Y (INVX2M)                                0.49       5.71 f
  U4/dut1/S1/U4/Y (OAI2BB2X1M)                            0.71       6.42 r
  U4/dut1/S1/STP_ERR_reg/D (DFFRQX1M)                     0.00       6.42 r
  data arrival time                                                  6.42

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/S1/STP_ERR_reg/CK (DFFRQX1M)                    0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -6.42
  --------------------------------------------------------------------------
  slack (MET)                                                      264.21


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/P/PAR_ERR_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U27/Y (NOR3X2M)                               0.77       5.13 r
  U4/dut1/F/PAR_CHK_EN (FSM)                              0.00       5.13 r
  U4/dut1/P/PAR_CHK_EN (PARITY_CHECK)                     0.00       5.13 r
  U4/dut1/P/U4/Y (INVX2M)                                 0.46       5.59 f
  U4/dut1/P/U2/Y (OAI2BB2X1M)                             0.70       6.30 r
  U4/dut1/P/PAR_ERR_reg/D (DFFRQX4M)                      0.00       6.30 r
  data arrival time                                                  6.30

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/P/PAR_ERR_reg/CK (DFFRQX4M)                     0.00     271.07 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      264.36


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.89       0.89 r
  U11/U25/Y (INVX2M)                       0.44       1.33 f
  U11/U48/Y (CLKNAND2X2M)                  0.49       1.82 r
  U11/U49/Y (AOI22X1M)                     0.51       2.33 f
  U11/U4/Y (NOR3X2M)                       0.76       3.09 r
  U11/U55/Y (AND4X1M)                      0.79       3.88 r
  U11/U24/Y (AO2B2X2M)                     0.47       4.35 r
  U11/U23/Y (NAND2X2M)                     0.41       4.75 f
  U11/U35/Y (NOR2X2M)                      0.54       5.30 r
  U11/U34/Y (CLKXOR2X2M)                   0.51       5.81 r
  U11/flag_reg/D (DFFRQX2M)                0.00       5.81 r
  data arrival time                                   5.81

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U11/flag_reg/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                      -0.33     270.74
  data required time                                270.74
  -----------------------------------------------------------
  data required time                                270.74
  data arrival time                                  -5.81
  -----------------------------------------------------------
  slack (MET)                                       264.92


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.89       0.89 r
  U10/U28/Y (INVX2M)                       0.44       1.33 f
  U10/U48/Y (CLKNAND2X2M)                  0.49       1.82 r
  U10/U49/Y (AOI22X1M)                     0.51       2.33 f
  U10/U8/Y (NOR3X2M)                       0.76       3.09 r
  U10/U55/Y (AND4X1M)                      0.79       3.88 r
  U10/U27/Y (AO2B2X2M)                     0.47       4.35 r
  U10/U26/Y (NAND2X2M)                     0.41       4.75 f
  U10/U38/Y (NOR2X2M)                      0.54       5.29 r
  U10/U37/Y (CLKXOR2X2M)                   0.51       5.81 r
  U10/flag_reg/D (DFFRQX2M)                0.00       5.81 r
  data arrival time                                   5.81

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U10/flag_reg/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                      -0.33     270.74
  data required time                                270.74
  -----------------------------------------------------------
  data required time                                270.74
  data arrival time                                  -5.81
  -----------------------------------------------------------
  slack (MET)                                       264.93


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (DFFRQX1M)                  0.65       0.65 r
  U4/dut1/E/U12/Y (INVXLM)                                0.45       1.10 f
  U4/dut1/E/U13/Y (INVX4M)                                0.87       1.97 r
  U4/dut1/E/EDGE_CNT[1] (edge_bit_counter)                0.00       1.97 r
  U4/dut1/F/EDGE_CNT[1] (FSM)                             0.00       1.97 r
  U4/dut1/F/U52/Y (OAI2B2X1M)                             0.76       2.73 r
  U4/dut1/F/U53/Y (NAND4BBX1M)                            0.77       3.50 f
  U4/dut1/F/U5/Y (OR4X2M)                                 0.86       4.36 f
  U4/dut1/F/U3/Y (NOR3X8M)                                0.86       5.22 r
  U4/dut1/F/DESER_EN (FSM)                                0.00       5.22 r
  U4/dut1/D1/DESER_EN (deserializer)                      0.00       5.22 r
  U4/dut1/D1/U17/Y (XNOR2X2M)                             0.52       5.74 r
  U4/dut1/D1/counter_reg[0]/D (DFFSX2M)                   0.00       5.74 r
  data arrival time                                                  5.74

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D1/counter_reg[0]/CK (DFFSX2M)                  0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -5.74
  --------------------------------------------------------------------------
  slack (MET)                                                      265.07


  Startpoint: U4/dut1/E/EDGE_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D0/sample3_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[2]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[2]/Q (DFFRQX1M)                  0.67       0.67 f
  U4/dut1/E/U10/Y (INVXLM)                                0.57       1.24 r
  U4/dut1/E/U11/Y (INVX4M)                                0.59       1.83 f
  U4/dut1/E/EDGE_CNT[2] (edge_bit_counter)                0.00       1.83 f
  U4/dut1/D0/EDGE_CNT[2] (data_sampling)                  0.00       1.83 f
  U4/dut1/D0/U9/Y (INVX2M)                                0.87       2.70 r
  U4/dut1/D0/U8/Y (NAND2X2M)                              0.45       3.14 f
  U4/dut1/D0/U11/Y (OAI32X4M)                             0.90       4.04 r
  U4/dut1/D0/U16/Y (NAND3X2M)                             0.72       4.76 f
  U4/dut1/D0/U15/Y (OAI2BB2X1M)                           0.78       5.54 r
  U4/dut1/D0/sample3_reg/D (DFFRQX1M)                     0.00       5.54 r
  data arrival time                                                  5.54

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D0/sample3_reg/CK (DFFRQX1M)                    0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                      265.09


  Startpoint: U4/dut1/E/EDGE_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D0/sample1_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[2]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[2]/Q (DFFRQX1M)                  0.67       0.67 f
  U4/dut1/E/U10/Y (INVXLM)                                0.57       1.24 r
  U4/dut1/E/U11/Y (INVX4M)                                0.59       1.83 f
  U4/dut1/E/EDGE_CNT[2] (edge_bit_counter)                0.00       1.83 f
  U4/dut1/D0/EDGE_CNT[2] (data_sampling)                  0.00       1.83 f
  U4/dut1/D0/U9/Y (INVX2M)                                0.87       2.70 r
  U4/dut1/D0/U21/Y (AOI22X1M)                             0.59       3.28 f
  U4/dut1/D0/U20/Y (OAI32X2M)                             0.58       3.86 r
  U4/dut1/D0/U5/Y (NAND4X2M)                              0.81       4.68 f
  U4/dut1/D0/U18/Y (OAI2BB2X1M)                           0.87       5.54 r
  U4/dut1/D0/sample1_reg/D (DFFRQX2M)                     0.00       5.54 r
  data arrival time                                                  5.54

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D0/sample1_reg/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                      265.11


  Startpoint: U4/dut1/E/EDGE_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D0/sample2_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[2]/CK (DFFRQX1M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[2]/Q (DFFRQX1M)                  0.67       0.67 f
  U4/dut1/E/U10/Y (INVXLM)                                0.57       1.24 r
  U4/dut1/E/U11/Y (INVX4M)                                0.59       1.83 f
  U4/dut1/E/EDGE_CNT[2] (edge_bit_counter)                0.00       1.83 f
  U4/dut1/D0/EDGE_CNT[2] (data_sampling)                  0.00       1.83 f
  U4/dut1/D0/U9/Y (INVX2M)                                0.87       2.70 r
  U4/dut1/D0/U8/Y (NAND2X2M)                              0.45       3.14 f
  U4/dut1/D0/U11/Y (OAI32X4M)                             0.90       4.04 r
  U4/dut1/D0/U12/Y (NAND3BX2M)                            0.72       4.76 f
  U4/dut1/D0/U10/Y (OAI2BB2X1M)                           0.78       5.54 r
  U4/dut1/D0/sample2_reg/D (DFFRQX2M)                     0.00       5.54 r
  data arrival time                                                  5.54

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/D0/sample2_reg/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                      265.12


  Startpoint: U4/dut1/E/BIT_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/F/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[2]/CK (DFFRQX1M)                  0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[2]/Q (DFFRQX1M)                   0.67       0.67 f
  U4/dut1/E/U8/Y (INVXLM)                                 0.57       1.24 r
  U4/dut1/E/U9/Y (INVX4M)                                 0.56       1.80 f
  U4/dut1/E/BIT_CNT[2] (edge_bit_counter)                 0.00       1.80 f
  U4/dut1/F/BIT_CNT[2] (FSM)                              0.00       1.80 f
  U4/dut1/F/U9/Y (NOR3X6M)                                0.84       2.64 r
  U4/dut1/F/U11/Y (NAND3BX1M)                             1.00       3.64 f
  U4/dut1/F/U47/Y (OAI22X1M)                              0.94       4.58 r
  U4/dut1/F/U44/Y (AOI31X2M)                              0.52       5.10 f
  U4/dut1/F/U43/Y (INVX2M)                                0.34       5.45 r
  U4/dut1/F/current_state_reg[2]/D (DFFRQX2M)             0.00       5.45 r
  data arrival time                                                  5.45

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/F/current_state_reg[2]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                                     -0.33     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                      265.29


  Startpoint: U4/dut1/E/BIT_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/F/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[2]/CK (DFFRQX1M)                  0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[2]/Q (DFFRQX1M)                   0.67       0.67 f
  U4/dut1/E/U8/Y (INVXLM)                                 0.57       1.24 r
  U4/dut1/E/U9/Y (INVX4M)                                 0.56       1.80 f
  U4/dut1/E/BIT_CNT[2] (edge_bit_counter)                 0.00       1.80 f
  U4/dut1/F/BIT_CNT[2] (FSM)                              0.00       1.80 f
  U4/dut1/F/U41/Y (NOR2X2M)                               0.53       2.33 r
  U4/dut1/F/U12/Y (NAND4X2M)                              0.74       3.07 f
  U4/dut1/F/U10/Y (AOI32X2M)                              1.10       4.17 r
  U4/dut1/F/U38/Y (OAI221X1M)                             0.74       4.91 f
  U4/dut1/F/current_state_reg[0]/D (DFFRQX4M)             0.00       4.91 f
  data arrival time                                                  4.91

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/F/current_state_reg[0]/CK (DFFRQX4M)            0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -4.91
  --------------------------------------------------------------------------
  slack (MET)                                                      265.87


  Startpoint: U4/dut1/E/BIT_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/F/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[2]/CK (DFFRQX1M)                  0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[2]/Q (DFFRQX1M)                   0.67       0.67 f
  U4/dut1/E/U8/Y (INVXLM)                                 0.57       1.24 r
  U4/dut1/E/U9/Y (INVX4M)                                 0.56       1.80 f
  U4/dut1/E/BIT_CNT[2] (edge_bit_counter)                 0.00       1.80 f
  U4/dut1/F/BIT_CNT[2] (FSM)                              0.00       1.80 f
  U4/dut1/F/U41/Y (NOR2X2M)                               0.53       2.33 r
  U4/dut1/F/U12/Y (NAND4X2M)                              0.74       3.07 f
  U4/dut1/F/U10/Y (AOI32X2M)                              1.10       4.17 r
  U4/dut1/F/U30/Y (AOI21BX2M)                             0.38       4.55 r
  U4/dut1/F/U29/Y (OAI2BB2X1M)                            0.39       4.93 f
  U4/dut1/F/current_state_reg[1]/D (DFFRQX2M)             0.00       4.93 f
  data arrival time                                                  4.93

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/F/current_state_reg[1]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                                     -0.25     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -4.93
  --------------------------------------------------------------------------
  slack (MET)                                                      265.88


  Startpoint: U4/dut1/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/S0/STRT_GLITCH_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/F/current_state_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  U4/dut1/F/current_state_reg[1]/Q (DFFRQX2M)             0.85       0.85 f
  U4/dut1/F/U35/Y (NOR2X4M)                               0.75       1.60 r
  U4/dut1/F/U48/Y (NAND2X2M)                              0.58       2.18 f
  U4/dut1/F/U32/Y (INVX2M)                                0.68       2.86 r
  U4/dut1/F/STRT_CHK_EN (FSM)                             0.00       2.86 r
  U4/dut1/S0/STRT_CHK_EN (STRT_CHECK)                     0.00       2.86 r
  U4/dut1/S0/U2/Y (AO2B2X2M)                              0.45       3.31 r
  U4/dut1/S0/STRT_GLITCH_reg/D (DFFRQX1M)                 0.00       3.31 r
  data arrival time                                                  3.31

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut1/S0/STRT_GLITCH_reg/CK (DFFRQX1M)                0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                      267.41


  Startpoint: U6/Q_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U6/Q_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U6/Q_reg[1]/Q (DFFRQX2M)                 0.53       0.53 r
  U6/SYNC_RST_reg/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                   0.53

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U6/SYNC_RST_reg/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.33     270.74
  data required time                                270.74
  -----------------------------------------------------------
  data required time                                270.74
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                       270.21


  Startpoint: U6/Q_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U6/Q_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  U6/Q_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U6/Q_reg[0]/Q (DFFRQX2M)                 0.53       0.53 r
  U6/Q_reg[1]/D (DFFRQX2M)                 0.00       0.53 r
  data arrival time                                   0.53

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U6/Q_reg[1]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                      -0.33     270.74
  data required time                                270.74
  -----------------------------------------------------------
  data required time                                270.74
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                       270.21


1
