$date
	Sun Oct 23 07:01:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#432549
b10001 !
1"
#432550
b10001 &
b10001 %
1$
#432551
0"
#432554
b110100 &
b110100 %
#432558
b11010 &
b11010 %
#432562
b1101 &
b1101 %
#432566
b101000 &
b101000 %
#432570
b10100 &
b10100 %
#432574
b1010 &
b1010 %
#432578
b101 &
b101 %
#432582
b10000 &
b10000 %
#432586
b1000 &
b1000 %
#432590
b100 &
b100 %
#432594
b10 &
b10 %
#432598
b1 &
1#
b1 %
#432602
b0 &
b0 %
0#
0$
#1472822
b11000 &
b11000 %
1$
b11000 !
1"
#1472823
0"
#1472826
b1100 &
b1100 %
#1472830
b110 &
b110 %
#1472834
b11 &
b11 %
#1472838
b1010 &
b1010 %
#1472842
b101 &
b101 %
#1472846
b10000 &
b10000 %
#1472850
b1000 &
b1000 %
#1472854
b100 &
b100 %
#1472858
b10 &
b10 %
#1472862
b1 &
1#
b1 %
#1472866
b0 &
b0 %
0#
0$
#2470373
b10000 !
1"
#2470374
b10000 &
b10000 %
1$
#2470375
0"
#2470378
b1000 &
b1000 %
#2470382
b100 &
b100 %
#2470386
b10 &
b10 %
#2470390
b1 &
1#
b1 %
#2470394
b0 &
b0 %
0#
0$
#4500012
