#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: QA3JPRE
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue Jul  2 22:28:26 2024
Compiling architecture definition.


Process "Compile" started.
Current time: Tue Jul  2 22:28:32 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test2/test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/top.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/top.v
I: Verilog-0002: [F:/longxindaima/test2/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/div.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/div.v
I: Verilog-0002: [F:/longxindaima/test2/source/div.v(line number: 1)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/div.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/AN9238.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/AN9238.v
I: Verilog-0002: [F:/longxindaima/test2/source/AN9238.v(line number: 29)] Analyzing module an9238_sample (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/AN9238.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/SPI_slave_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/SPI_slave_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/SPI_slave_module.v(line number: 23)] Analyzing module SPI_slave_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/SPI_slave_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/detect_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/detect_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/detect_module.v(line number: 23)] Analyzing module detect_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/detect_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/mux2_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/mux2_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/mux2_module.v(line number: 23)] Analyzing module mux2_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/mux2_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/cymometer_direct.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/cymometer_direct.v
I: Verilog-0002: [F:/longxindaima/test2/source/cymometer_direct.v(line number: 2)] Analyzing module cymometer_direct (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/cymometer_direct.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/MyFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/MyFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/source/MyFIFO.v(line number: 1)] Analyzing module MyFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/MyFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/source/fifo_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/source/fifo_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 23)] Analyzing module fifo_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/source/fifo_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/ADC_get_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/ADC_get_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/ADC_get_module.v(line number: 23)] Analyzing module ADC_get_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/ADC_get_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/divFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/divFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/source/divFIFO.v(line number: 1)] Analyzing module divFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/divFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/88rev.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/88rev.v
I: Verilog-0002: [F:/longxindaima/test2/source/88rev.v(line number: 1)] Analyzing module rev88 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/88rev.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/FIFORST.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/FIFORST.v
I: Verilog-0002: [F:/longxindaima/test2/source/FIFORST.v(line number: 1)] Analyzing module FIFORST (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/FIFORST.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Analyzing module DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Analyzing module clk_wiz_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DRMFIFO (library work)
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v successfully.
 0.012132s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [F:/longxindaima/test2/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0003: [F:/longxindaima/test2/source/FIFORST.v(line number: 1)] Elaborating module FIFORST
I: Verilog-0003: [F:/longxindaima/test2/source/88rev.v(line number: 1)] Elaborating module rev88
I: Verilog-0003: [F:/longxindaima/test2/source/ADC_get_module.v(line number: 23)] Elaborating module ADC_get_module
I: Verilog-0003: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 23)] Elaborating module fifo_module
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Elaborating module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_DRMFIFO
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DRMFIFO
W: Verilog-2039: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 482)] Case condition never applies
W: Verilog-2039: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 678)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 680)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 680)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[4] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[5] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[6] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[7] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[22] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[23] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[24] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[25] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 112)] Net wr_byte_en in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 120)] Net rd_oce in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2019: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_full and signal bound to it for instantiated module DRMFIFO
W: Verilog-2019: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_empty and signal bound to it for instantiated module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test2/source/mux2_module.v(line number: 23)] Elaborating module mux2_module
W: Verilog-2021: [F:/longxindaima/test2/source/mux2_module.v(line number: 33)] Net sel in module mux2_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test2/source/div.v(line number: 1)] Elaborating module div
I: Verilog-0003: [F:/longxindaima/test2/source/divFIFO.v(line number: 1)] Elaborating module divFIFO
I: Verilog-0003: [F:/longxindaima/test2/source/cymometer_direct.v(line number: 2)] Elaborating module cymometer_direct
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 129)] Width mismatch between port fre and signal bound to it for instantiated module cymometer_direct
I: Verilog-0003: [F:/longxindaima/test2/source/AN9238.v(line number: 29)] Elaborating module an9238_sample
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 137)] Width mismatch between port adc_data and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 137)] Width mismatch between port adc_buf_addr and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 137)] Width mismatch between port adc_buf_data and signal bound to it for instantiated module an9238_sample
I: Verilog-0003: [F:/longxindaima/test2/source/SPI_slave_module.v(line number: 23)] Elaborating module SPI_slave_module
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 158)] Width mismatch between port data_out and signal bound to it for instantiated module SPI_slave_module
I: Verilog-0003: [F:/longxindaima/test2/source/detect_module.v(line number: 23)] Elaborating module detect_module
W: Verilog-2021: [F:/longxindaima/test2/source/detect_module.v(line number: 33)] Net spi_sck_r0 in module detect_module does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/detect_module.v(line number: 33)] Net spi_sck_r1 in module detect_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Elaborating module clk_wiz_1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 126)] Net clkfb in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 129)] Net pfden in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 130)] Net clkout0_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 131)] Net clkout0_2pad_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 132)] Net clkout1_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 133)] Net clkout2_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 134)] Net clkout3_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 135)] Net clkout4_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 136)] Net clkout5_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 137)] Net dyn_idiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 138)] Net dyn_odiv0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 139)] Net dyn_odiv1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 140)] Net dyn_odiv2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 141)] Net dyn_odiv3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 142)] Net dyn_odiv4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 143)] Net dyn_fdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 144)] Net dyn_duty0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 145)] Net dyn_duty1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 146)] Net dyn_duty2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 147)] Net dyn_duty3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 148)] Net dyn_duty4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 157)] Net icp_base in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 158)] Net icp_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 159)] Net lpfres_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 160)] Net cripple_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 161)] Net phase_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 162)] Net phase_dir in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 163)] Net phase_step_n in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 164)] Net load_phase in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 165)] Net dyn_mdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2024: [F:/longxindaima/test2/source/top.v(line number: 1)] Give an initial value for the no drive output pin adc_data_reve in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test2/source/top.v(line number: 1)] Give an initial value for the no drive output pin LEDTEST in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test2/source/top.v(line number: 1)] Give an initial value for the no drive output pin uart_tx in graph of sdm module top
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 27)] Net adc2_buf_wr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 28)] Net adc2_buf_addr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 29)] Net adc2_buf_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 36)] Net tx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 37)] Net tx_str in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 38)] Net tx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 39)] Net tx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 40)] Net tx_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 41)] Net rx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 42)] Net rx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 43)] Net rx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 44)] Net wait_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 45)] Net state in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 126)] Net data_fx_reg in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 127)] Net flag in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 157)] Net outdata in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 140)] Net adc_data in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.044304s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (105.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008221s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.1%)
Start rtl-infer.
I: Removed inst rstFlag that is redundant to fifo_rd_rst.
Executing : rtl-infer successfully.
 0.342776s wall, 0.125000s user + 0.203125s system = 0.328125s CPU (95.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.007617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.057671s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.4%)
Start FSM inference.
I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N63 N85 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1

Executing : FSM inference successfully.
 0.021362s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (73.1%)
Start sdm2adm.
I: Constant propagation done on N7_12 (bmsREDXOR).
I: Constant propagation done on N69 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N111 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N121 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
I: Constant propagation done on N151 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N131 (bmsREDXOR).
Executing : sdm2adm successfully.
 0.064416s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.0%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.250 sec
Current time: Tue Jul  2 22:28:34 2024
Action compile: Peak memory pool usage is 81,100,800 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jul  2 22:28:34 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test2/test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2003: [F:/longxindaima/test2/source/test.fdc(line number: 45)] Attribute PAP_IO_LOC value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test2/source/test.fdc(line number: 46)] Attribute PAP_IO_VCCIO value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test2/source/test.fdc(line number: 47)] Attribute PAP_IO_STANDARD value is same with the old value on port p:sys_clk. Repeat command is found.
C: UserConstraintEditor-2001: [F:/longxindaima/test2/source/test.fdc(line number: 25)] IO Direction INPUT is incorrect, change it to OUTPUT.
C: ConstraintEditor-2002: [F:/longxindaima/test2/source/test.fdc(line number: 107)] | Port cs_n_i has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [F:/longxindaima/test2/source/test.fdc(line number: 111)] | Port mosi_i has been placed at location G13, whose type is share pin.
Constraint check end.
Executing : get_pins {divadf/clk_out:Q[0]}
Executing : get_pins {divadf/clk_out:Q[0]} successfully.
Executing : create_clock -name {divadf/clk_out/Q[0]_Inferred} [get_pins {divadf/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {divadf/clk_out/Q[0]_Inferred} [get_pins {divadf/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports clk_fx
Executing : get_ports clk_fx successfully.
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {f_measure/gate:Q[0]}
Executing : get_pins {f_measure/gate:Q[0]} successfully.
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins fifo/N29:Z
Executing : get_pins fifo/N29:Z successfully.
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins csget/N7:Z
Executing : get_pins csget/N7:Z successfully.
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred successfully.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'rev88'. The design is empty.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  ad9226_sample_m2/state[2] ad9226_sample_m2/state[1] ad9226_sample_m2/state[0]
I: to  ad9226_sample_m2/state_2 ad9226_sample_m2/state_1 ad9226_sample_m2/state_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 0.062007s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (100.8%)
Start mod-gen.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rd_water_level[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/wait_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_buf_wr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_narrow[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_offset[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_reve[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/sample_cnt[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/clk_out' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'f_measure/cnt_fx[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'f_measure/cnt_gate[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'f_measure/fre[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'f_measure/gate' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/rd_out_vld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mux/out[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/rx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/spi_mosi_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/tx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/cnt_rxbit[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r0 that is redundant to csget/spi_cs_r0
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r1 that is redundant to csget/spi_cs_r1
I: Constant propagation done on adget/N16_bc0 (bmsREDAND).
I: Constant propagation done on adget/N16_sum0 (bmsREDXOR).
I: Constant propagation done on adget/N16_ab0 (bmsREDAND).
I: Constant propagation done on adget/N16_ab1 (bmsREDAND).
I: Constant propagation done on adget/N16_bc1 (bmsREDAND).
I: Constant propagation done on adget/N16_sum2 (bmsREDXOR).
I: Constant propagation done on adget/N16_ac0 (bmsREDAND).
I: Constant propagation done on adget/N16_sum1 (bmsREDXOR).
Executing : mod-gen successfully.
 0.079951s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.7%)
Start logic-optimization.
Executing : logic-optimization successfully.
 0.091018s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.0%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.012173s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.4%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.174752s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (89.4%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.028870s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.2%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000087s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.025833s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.0%)

Cell Usage:
GTP_DFF_C                   196 uses
GTP_DFF_CE                   31 uses
GTP_DFF_E                     1 use
GTP_DFF_P                     9 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    2 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      9 uses
GTP_LUT2                      7 uses
GTP_LUT3                     35 uses
GTP_LUT4                     21 uses
GTP_LUT5                     44 uses
GTP_LUT5CARRY                93 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  8 uses
GTP_MUX2LUT7                  4 uses
GTP_MUX2LUT8                  2 uses
GTP_PLL_E1                    1 use

I/O ports: 22
GTP_INBUF                  12 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 225 of 17536 (1.28%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 225
Total Registers: 237 of 26304 (0.90%)
Total Latches: 1

DRM18K:
Total DRM18K = 2.0 of 48 (4.17%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 22 of 240 (9.17%)


Number of unique control sets : 13
  CLK(clk_200m), CE(nt_rst)                        : 1
  CLK(fifo.empty_pos_edge), C(fifo.N45)            : 1
  CLK(fifo.empty_pos_edge), C(~nt_rst)             : 1
  CLK(clk_200m), CP(~locked)                       : 6
      CLK(clk_200m), C(~locked)                    : 4
      CLK(clk_200m), P(~locked)                    : 2
  CLK(rd_en), C(~nt_rst)                           : 9
  CLK(rd_en), CP(~locked)                          : 11
      CLK(rd_en), C(~locked)                       : 10
      CLK(rd_en), P(~locked)                       : 1
  CLK(nt_sys_clk), C(~locked)                      : 33
  CLK(nt_adc_clk2), CP(~nt_rst)                    : 48
      CLK(nt_adc_clk2), C(~nt_rst)                 : 44
      CLK(nt_adc_clk2), P(~nt_rst)                 : 4
  CLK(clk_200m), CP(~nt_rst)                       : 96
      CLK(clk_200m), C(~nt_rst)                    : 94
      CLK(clk_200m), P(~nt_rst)                    : 2
  CLK(clk_200m), C(~locked), CE(spi_slave.add_cnt_txbit)       : 8
  CLK(clk_200m), C(~nt_rst), CE(~fifo.rd_empty)    : 10
  CLK(nt_adc_clk2), C(~nt_rst), CE(~fifo.wr_full)  : 13
  G(~nt_rst), C(fifo.N45)                          : 1


Number of DFF:CE Signals : 4
  nt_rst(from GTP_INBUF:O)                         : 1
  spi_slave.add_cnt_txbit(from GTP_LUT3:Z)         : 8
  ~fifo.rd_empty(from GTP_INV:Z)                   : 10
  ~fifo.wr_full(from GTP_INV:Z)                    : 13

Number of DFF:CLK Signals : 5
  fifo.empty_pos_edge(from GTP_LUT2:Z)             : 2
  rd_en(from GTP_LUT2:Z)                           : 20
  nt_sys_clk(from GTP_INBUF:O)                     : 33
  nt_adc_clk2(from GTP_DFF_C:Q)                    : 61
  clk_200m(from GTP_PLL_E1:CLKOUT0)                : 121

Number of DFF:CP Signals : 3
  fifo.N45(from GTP_LUT3:Z)                        : 1
  ~locked(from GTP_INV:Z)                          : 58
  ~nt_rst(from GTP_INV:Z)                          : 177

Number of DLATCH:CP Signals : 1
  fifo.N45(from GTP_LUT3:Z)                        : 1

Number of DLATCH:G Signals : 1
  ~nt_rst(from GTP_INV:Z)                          : 1

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
Check timing ...
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r0/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                63           2  {divadf/clk_out/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                33           1  {sys_clk}
 clk_fx_Inferred          1000.000     {0 500}        Declared                 0           1  {clk_fx}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_0        asynchronous               sys_clk_Inferred                        
 Inferred_clock_group_1        asynchronous               clk_fx_Inferred                         
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     229.938 MHz       1000.000          4.349        995.651
 sys_clk_Inferred             1.000 MHz     224.115 MHz       1000.000          4.462        995.538
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   995.651       0.000              0             91
 sys_clk_Inferred       sys_clk_Inferred           995.538       0.000              0             33
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.550       0.000              0             91
 sys_clk_Inferred       sys_clk_Inferred             0.990       0.000              0             33
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred                      499.102       0.000              0             63
 sys_clk_Inferred                                  499.279       0.000              0             33
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.209 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.989         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.171 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.612         fifo/_N273       
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.798 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N87
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.830 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.830         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N88
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.862 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.862         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N89
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.894 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.894         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N90
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.926 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.926         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N91
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.958         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N92
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N93
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N94
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.054 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.054         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N95
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.086 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N96
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.118 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N97
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.334 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.845         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/I2 (GTP_LUT3)
                                   td                    0.174       4.019 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       4.389         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/I2 (GTP_LUT5CARRY)
                                   td                    0.228       4.617 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.987         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/I4 (GTP_LUT5)
                                   td                    0.164       5.151 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.151         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   5.151         Logic Levels: 16 
                                                                                   Logic: 1.795ns(42.067%), Route: 2.472ns(57.933%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884    1000.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.884                          
 clock uncertainty                                      -0.050    1000.834                          

 Setup time                                             -0.032    1000.802                          

 Data required time                                               1000.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.802                          
 Data arrival time                                                  -5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.651                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.209 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.989         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.171 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.612         fifo/_N273       
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.798 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N87
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.830 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.830         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N88
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.862 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.862         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N89
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.894 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.894         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N90
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.926 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.926         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N91
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.958         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N92
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N93
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N94
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.054 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.054         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N95
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.086 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N96
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.118 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N97
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.334 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.845         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/I0 (GTP_LUT5)
                                   td                    0.239       4.084 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.084         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   4.084         Logic Levels: 14 
                                                                                   Logic: 1.468ns(45.875%), Route: 1.732ns(54.125%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884    1000.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.884                          
 clock uncertainty                                      -0.050    1000.834                          

 Setup time                                             -0.017    1000.817                          

 Data required time                                               1000.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.817                          
 Data arrival time                                                  -4.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.733                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.209 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.989         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.171 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.612         fifo/_N273       
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.798 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N87
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.830 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.830         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N88
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.862 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.862         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N89
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.894 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.894         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N90
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.926 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.926         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N91
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.958         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N92
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N93
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N94
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.054 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.054         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N95
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.086 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N96
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.118 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N97
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.150 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.150         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N98
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.366 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.877         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/I2 (GTP_LUT3)
                                   td                    0.164       4.041 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.041         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [12]
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   4.041         Logic Levels: 15 
                                                                                   Logic: 1.425ns(45.138%), Route: 1.732ns(54.862%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884    1000.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.884                          
 clock uncertainty                                      -0.050    1000.834                          

 Setup time                                             -0.032    1000.802                          

 Data required time                                               1000.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.802                          
 Data arrival time                                                  -4.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.761                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.294
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       adget/data_reg[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.201 f       adget/data_reg[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.981         data_reg[0]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   1.981         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.294       1.294         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.294                          
 clock uncertainty                                       0.000       1.294                          

 Hold time                                               0.137       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                  -1.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.294
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       adget/data_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.201 f       adget/data_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.981         data_reg[2]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   1.981         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.294       1.294         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.294                          
 clock uncertainty                                       0.000       1.294                          

 Hold time                                               0.137       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                  -1.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.294
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       adget/data_reg[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.201 f       adget/data_reg[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.981         data_reg[3]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)

 Data arrival time                                                   1.981         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.294       1.294         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.294                          
 clock uncertainty                                       0.000       1.294                          

 Hold time                                               0.137       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                  -1.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[31]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[21]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       divadf/cnt[21]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         divadf/cnt [21]  
                                                                                   divadf/N41_22/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       divadf/N41_22/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         divadf/_N317     
                                                                                   divadf/N41_28/I4 (GTP_LUT5)
                                   td                    0.174       5.337 f       divadf/N41_28/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.778         divadf/_N323     
                                                                                   divadf/N41_32/I0 (GTP_LUT5)
                                   td                    0.231       6.009 f       divadf/N41_32/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       6.757         divadf/N41       
                                                                                   divadf/N7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.985 f       divadf/N7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         divadf/_N54      
                                                                                   divadf/N7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.017 r       divadf/N7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.017         divadf/_N55      
                                                                                   divadf/N7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.049 r       divadf/N7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.049         divadf/_N56      
                                                                                   divadf/N7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.081 r       divadf/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.081         divadf/_N57      
                                                                                   divadf/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.113 r       divadf/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.113         divadf/_N58      
                                                                                   divadf/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.145 r       divadf/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.145         divadf/_N59      
                                                                                   divadf/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.177 r       divadf/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.177         divadf/_N60      
                                                                                   divadf/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.209 r       divadf/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.209         divadf/_N61      
                                                                                   divadf/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.241 r       divadf/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.241         divadf/_N62      
                                                                                   divadf/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.273 r       divadf/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         divadf/_N63      
                                                                                   divadf/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.305 r       divadf/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.305         divadf/_N64      
                                                                                   divadf/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.337 r       divadf/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.337         divadf/_N65      
                                                                                   divadf/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.369 r       divadf/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.369         divadf/_N66      
                                                                                   divadf/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.401 r       divadf/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.401         divadf/_N67      
                                                                                   divadf/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.433 r       divadf/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.433         divadf/_N68      
                                                                                   divadf/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.465 r       divadf/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.465         divadf/_N69      
                                                                                   divadf/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.497 r       divadf/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.497         divadf/_N70      
                                                                                   divadf/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.529 r       divadf/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.529         divadf/_N71      
                                                                                   divadf/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.561 r       divadf/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.561         divadf/_N72      
                                                                                   divadf/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.593 r       divadf/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.593         divadf/_N73      
                                                                                   divadf/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.625 r       divadf/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.625         divadf/_N74      
                                                                                   divadf/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.657 r       divadf/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         divadf/_N75      
                                                                                   divadf/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       divadf/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         divadf/_N76      
                                                                                   divadf/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       divadf/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         divadf/_N77      
                                                                                   divadf/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       divadf/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         divadf/_N78      
                                                                                   divadf/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.785 r       divadf/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.785         divadf/_N79      
                                                                                   divadf/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.817 r       divadf/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         divadf/_N80      
                                                                                   divadf/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.849 r       divadf/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         divadf/_N81      
                                                                                   divadf/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.881 r       divadf/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.881         divadf/_N82      
                                                                                   divadf/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.913 r       divadf/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.913         divadf/_N83      
                                                                                   divadf/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.945 r       divadf/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.945         divadf/_N84      
                                                                                   divadf/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.161 f       divadf/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.161         divadf/N43 [31]  
                                                                           f       divadf/cnt[31]/D (GTP_DFF_C)

 Data arrival time                                                   8.161         Logic Levels: 35 
                                                                                   Logic: 2.395ns(54.494%), Route: 2.000ns(45.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555    1003.766         nt_sys_clk       
                                                                           r       divadf/cnt[31]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -8.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.538                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[30]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[21]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       divadf/cnt[21]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         divadf/cnt [21]  
                                                                                   divadf/N41_22/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       divadf/N41_22/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         divadf/_N317     
                                                                                   divadf/N41_28/I4 (GTP_LUT5)
                                   td                    0.174       5.337 f       divadf/N41_28/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.778         divadf/_N323     
                                                                                   divadf/N41_32/I0 (GTP_LUT5)
                                   td                    0.231       6.009 f       divadf/N41_32/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       6.757         divadf/N41       
                                                                                   divadf/N7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.985 f       divadf/N7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         divadf/_N54      
                                                                                   divadf/N7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.017 r       divadf/N7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.017         divadf/_N55      
                                                                                   divadf/N7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.049 r       divadf/N7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.049         divadf/_N56      
                                                                                   divadf/N7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.081 r       divadf/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.081         divadf/_N57      
                                                                                   divadf/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.113 r       divadf/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.113         divadf/_N58      
                                                                                   divadf/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.145 r       divadf/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.145         divadf/_N59      
                                                                                   divadf/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.177 r       divadf/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.177         divadf/_N60      
                                                                                   divadf/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.209 r       divadf/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.209         divadf/_N61      
                                                                                   divadf/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.241 r       divadf/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.241         divadf/_N62      
                                                                                   divadf/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.273 r       divadf/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         divadf/_N63      
                                                                                   divadf/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.305 r       divadf/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.305         divadf/_N64      
                                                                                   divadf/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.337 r       divadf/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.337         divadf/_N65      
                                                                                   divadf/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.369 r       divadf/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.369         divadf/_N66      
                                                                                   divadf/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.401 r       divadf/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.401         divadf/_N67      
                                                                                   divadf/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.433 r       divadf/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.433         divadf/_N68      
                                                                                   divadf/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.465 r       divadf/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.465         divadf/_N69      
                                                                                   divadf/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.497 r       divadf/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.497         divadf/_N70      
                                                                                   divadf/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.529 r       divadf/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.529         divadf/_N71      
                                                                                   divadf/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.561 r       divadf/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.561         divadf/_N72      
                                                                                   divadf/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.593 r       divadf/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.593         divadf/_N73      
                                                                                   divadf/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.625 r       divadf/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.625         divadf/_N74      
                                                                                   divadf/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.657 r       divadf/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         divadf/_N75      
                                                                                   divadf/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       divadf/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         divadf/_N76      
                                                                                   divadf/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       divadf/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         divadf/_N77      
                                                                                   divadf/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       divadf/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         divadf/_N78      
                                                                                   divadf/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.785 r       divadf/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.785         divadf/_N79      
                                                                                   divadf/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.817 r       divadf/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         divadf/_N80      
                                                                                   divadf/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.849 r       divadf/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         divadf/_N81      
                                                                                   divadf/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.881 r       divadf/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.881         divadf/_N82      
                                                                                   divadf/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.913 r       divadf/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.913         divadf/_N83      
                                                                                   divadf/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.129 f       divadf/N7_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.129         divadf/N43 [30]  
                                                                           f       divadf/cnt[30]/D (GTP_DFF_C)

 Data arrival time                                                   8.129         Logic Levels: 34 
                                                                                   Logic: 2.363ns(54.160%), Route: 2.000ns(45.840%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555    1003.766         nt_sys_clk       
                                                                           r       divadf/cnt[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -8.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.570                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[29]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[21]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       divadf/cnt[21]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         divadf/cnt [21]  
                                                                                   divadf/N41_22/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       divadf/N41_22/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         divadf/_N317     
                                                                                   divadf/N41_28/I4 (GTP_LUT5)
                                   td                    0.174       5.337 f       divadf/N41_28/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.778         divadf/_N323     
                                                                                   divadf/N41_32/I0 (GTP_LUT5)
                                   td                    0.231       6.009 f       divadf/N41_32/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       6.757         divadf/N41       
                                                                                   divadf/N7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.985 f       divadf/N7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         divadf/_N54      
                                                                                   divadf/N7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.017 r       divadf/N7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.017         divadf/_N55      
                                                                                   divadf/N7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.049 r       divadf/N7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.049         divadf/_N56      
                                                                                   divadf/N7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.081 r       divadf/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.081         divadf/_N57      
                                                                                   divadf/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.113 r       divadf/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.113         divadf/_N58      
                                                                                   divadf/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.145 r       divadf/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.145         divadf/_N59      
                                                                                   divadf/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.177 r       divadf/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.177         divadf/_N60      
                                                                                   divadf/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.209 r       divadf/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.209         divadf/_N61      
                                                                                   divadf/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.241 r       divadf/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.241         divadf/_N62      
                                                                                   divadf/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.273 r       divadf/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         divadf/_N63      
                                                                                   divadf/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.305 r       divadf/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.305         divadf/_N64      
                                                                                   divadf/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.337 r       divadf/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.337         divadf/_N65      
                                                                                   divadf/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.369 r       divadf/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.369         divadf/_N66      
                                                                                   divadf/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.401 r       divadf/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.401         divadf/_N67      
                                                                                   divadf/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.433 r       divadf/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.433         divadf/_N68      
                                                                                   divadf/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.465 r       divadf/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.465         divadf/_N69      
                                                                                   divadf/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.497 r       divadf/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.497         divadf/_N70      
                                                                                   divadf/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.529 r       divadf/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.529         divadf/_N71      
                                                                                   divadf/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.561 r       divadf/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.561         divadf/_N72      
                                                                                   divadf/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.593 r       divadf/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.593         divadf/_N73      
                                                                                   divadf/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.625 r       divadf/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.625         divadf/_N74      
                                                                                   divadf/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.657 r       divadf/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         divadf/_N75      
                                                                                   divadf/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       divadf/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         divadf/_N76      
                                                                                   divadf/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       divadf/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         divadf/_N77      
                                                                                   divadf/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       divadf/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         divadf/_N78      
                                                                                   divadf/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.785 r       divadf/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.785         divadf/_N79      
                                                                                   divadf/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.817 r       divadf/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         divadf/_N80      
                                                                                   divadf/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.849 r       divadf/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         divadf/_N81      
                                                                                   divadf/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.881 r       divadf/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.881         divadf/_N82      
                                                                                   divadf/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.097 f       divadf/N7_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.097         divadf/N43 [29]  
                                                                           f       divadf/cnt[29]/D (GTP_DFF_C)

 Data arrival time                                                   8.097         Logic Levels: 33 
                                                                                   Logic: 2.331ns(53.821%), Route: 2.000ns(46.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555    1003.766         nt_sys_clk       
                                                                           r       divadf/cnt[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -8.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.602                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[1]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         divadf/cnt [0]   
                                                                                   divadf/N7_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       divadf/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         divadf/N43 [1]   
                                                                           r       divadf/cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         divadf/cnt [0]   
                                                                                   divadf/N7_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       divadf/N7_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         divadf/N43 [0]   
                                                                           r       divadf/cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[15]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[15]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[15]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/cnt[15]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         divadf/cnt [15]  
                                                                                   divadf/N7_16/I1 (GTP_LUT5CARRY)
                                   td                    0.351       4.875 f       divadf/N7_16/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.875         divadf/N43 [15]  
                                                                           f       divadf/cnt[15]/D (GTP_DFF_C)

 Data arrival time                                                   4.875         Logic Levels: 1  
                                                                                   Logic: 0.668ns(60.234%), Route: 0.441ns(39.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[15]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.076                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/CLK (GTP_DFF_C)
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/clk_out/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.384       5.467         nt_adc_clk2      
                                                                                   adc_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.876 f       adc_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.876         adc_clk          
 adc_clk                                                                   f       adc_clk (port)   

 Data arrival time                                                   7.876         Logic Levels: 1  
                                                                                   Logic: 2.726ns(66.326%), Route: 1.384ns(33.674%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/CLK (GTP_DFF_C)
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/clk_out/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.384       5.467         nt_adc_clk2      
                                                                                   adc_clk2_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.876 f       adc_clk2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.876         adc_clk2         
 adc_clk2                                                                  f       adc_clk2 (port)  

 Data arrival time                                                   7.876         Logic Levels: 1  
                                                                                   Logic: 2.726ns(66.326%), Route: 1.384ns(33.674%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : adget/cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.312         nt_rst           
                                                                                   N16_0/I (GTP_INV)
                                   td                    0.000       1.312 r       N16_0/Z (GTP_INV)
                                   net (fanout=182)      1.860       3.172         N16_0            
                                                                           r       adget/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   3.172         Logic Levels: 2  
                                                                                   Logic: 1.312ns(41.362%), Route: 1.860ns(58.638%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[6] (port)
Endpoint    : adget/data_reg[2]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[6]                                            0.000       0.000 r       adc_data1[6] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[6]     
                                                                                   adc_data1_ibuf[6]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[6]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[6]  
                                                                           r       adget/data_reg[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[10]                                           0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[10]    
                                                                                   adc_data1_ibuf[10]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[10]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[10] 
                                                                           r       adget/data_reg[6]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[9]                                            0.000       0.000 r       adc_data1[9] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[9]     
                                                                                   adc_data1_ibuf[9]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[9]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[9]  
                                                                           r       adget/data_reg[5]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 4.000 sec
Action synthesize: CPU time elapsed is 2.828 sec
Current time: Tue Jul  2 22:28:37 2024
Action synthesize: Peak memory pool usage is 200,204,288 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jul  2 22:28:38 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test2/test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/longxindaima/test2/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance divadf/clk_out).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT0(instance clk_wiz_0_inst/u_pll_e1) -> load pin CLK(instance csget/spi_cs_r0).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.078125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 237      | 26304         | 1                   
| LUT                   | 219      | 17536         | 2                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 2        | 48            | 5                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 22       | 240           | 10                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/longxindaima/test2/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.484 sec
Current time: Tue Jul  2 22:28:41 2024
Action dev_map: Peak memory pool usage is 172,429,312 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jul  2 22:28:41 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/longxindaima/test2/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/longxindaima/test2/device_map/top.pcf
Executing : def_port LEDTEST -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port LEDTEST -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port adc_clk -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port adc_clk -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port adc_clk2 -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port adc_clk2 -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port miso_o -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port miso_o -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port test -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port test -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data1[0]} -LOC T17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 13)] Object 'adc_data1[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[0]} -LOC T17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[1]} -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 14)] Object 'adc_data1[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[1]} -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[2]} -LOC U17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 15)] Object 'adc_data1[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[2]} -LOC U17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[3]} -LOC U18 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 16)] Object 'adc_data1[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[3]} -LOC U18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[4]} -LOC M13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[4]} -LOC M13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[5]} -LOC M14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[5]} -LOC M14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[6]} -LOC L14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[6]} -LOC L14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[7]} -LOC L15 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[7]} -LOC L15 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[8]} -LOC N18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[8]} -LOC N18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[9]} -LOC L18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[9]} -LOC L18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[10]} -LOC L17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[10]} -LOC L17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[11]} -LOC N16 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[11]} -LOC N16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[0]} -LOC R11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 25)] Object 'adc_data2[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[0]} -LOC R11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 26)] Object 'adc_data2[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 27)] Object 'adc_data2[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 28)] Object 'adc_data2[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[4]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 29)] Object 'adc_data2[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[4]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[5]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 30)] Object 'adc_data2[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[5]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[6]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 31)] Object 'adc_data2[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[6]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[7]} -LOC R15 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 32)] Object 'adc_data2[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[7]} -LOC R15 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[8]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 33)] Object 'adc_data2[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[8]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[9]} -LOC T16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 34)] Object 'adc_data2[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[9]} -LOC T16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[10]} -LOC R16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 35)] Object 'adc_data2[10]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[10]} -LOC R16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[11]} -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 36)] Object 'adc_data2[11]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[11]} -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port clk_fx -LOC J17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 37)] Object 'clk_fx' is dangling, which has no connection. it will be ignored.
Executing : def_port clk_fx -LOC J17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port cs_n_i -LOC F14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/longxindaima/test2/device_map/top.pcf(line number: 38)] | Port cs_n_i has been placed at location F14, whose type is share pin.
Executing : def_port cs_n_i -LOC F14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port fifo_rst_n -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 39)] Object 'fifo_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port fifo_rst_n -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port mosi_i -LOC G13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 40)] Object 'mosi_i' is dangling, which has no connection. it will be ignored.
Executing : def_port mosi_i -LOC G13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC V12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst -LOC V12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port sclk_i -LOC F13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port sclk_i -LOC F13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/longxindaima/test2/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_wiz_0_inst/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_105.
Pre global placement takes 0.92 sec.
Run super clustering :
	Initial slack 991262.
	1 iterations finished.
	Final slack 991262.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.13 sec.
Wirelength after global placement is 2247.
Placed fixed group with base inst LEDTEST/opit_1 on IOL_7_253.
Placed fixed group with base inst adc_clk2_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst adc_clk_obuf/opit_1 on IOL_151_89.
Placed fixed group with base inst adc_data1_ibuf[4]/opit_1 on IOL_151_146.
Placed fixed group with base inst adc_data1_ibuf[5]/opit_1 on IOL_151_145.
Placed fixed group with base inst adc_data1_ibuf[6]/opit_1 on IOL_151_129.
Placed fixed group with base inst adc_data1_ibuf[7]/opit_1 on IOL_151_130.
Placed fixed group with base inst adc_data1_ibuf[8]/opit_1 on IOL_151_138.
Placed fixed group with base inst adc_data1_ibuf[9]/opit_1 on IOL_151_166.
Placed fixed group with base inst adc_data1_ibuf[10]/opit_1 on IOL_151_165.
Placed fixed group with base inst adc_data1_ibuf[11]/opit_1 on IOL_151_133.
Placed fixed group with base inst adc_data_reve[0]/opit_1 on IOL_151_114.
Placed fixed group with base inst adc_data_reve[1]/opit_1 on IOL_151_113.
Placed fixed group with base inst adc_data_reve[2]/opit_1 on IOL_151_102.
Placed fixed group with base inst adc_data_reve[3]/opit_1 on IOL_151_101.
Placed fixed instance clk_wiz_0_inst/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst cs_n_i_ibuf/opit_1 on IOL_151_242.
Placed fixed group with base inst miso_o_obuf/opit_1 on IOL_151_234.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst sclk_i_ibuf/opit_1 on IOL_151_241.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst test_obuf/opit_1 on IOL_151_253.
Placed fixed group with base inst uart_tx/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 2517.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack 991262.
	1 iterations finished.
	Final slack 991262.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2173.
Post global placement takes 0.16 sec.
Wirelength after legalization is 2321.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 994819.
Wirelength after replication placement is 2321.
Legalized cost 994819.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2331.
Timing-driven detailed placement takes 0.23 sec.
Placement done.
Total placement takes 1.55 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.66 sec.
Worst slack is 995457.
Processing design graph takes 0.11 sec.
Total memory for routing:
	47.034081 M.
Total nets for routing : 557.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 14 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 587 subnets.
    forward max bucket size 1333 , backward 1026.
        Unrouted nets 362 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 1333 , backward 1026.
        Unrouted nets 281 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 26 , backward 23.
        Unrouted nets 244 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 30.
        Unrouted nets 216 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 31 , backward 81.
        Unrouted nets 153 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 67.
        Unrouted nets 111 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 55.
        Unrouted nets 56 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 41.
        Unrouted nets 28 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 60.
        Unrouted nets 27 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 54.
        Unrouted nets 15 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 7 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 17.
        Unrouted nets 5 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 61 , backward 21.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 28.
        Unrouted nets 5 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 34 , backward 42.
        Unrouted nets 7 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 34 , backward 43.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 11.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from csget/N7/gateop:Z to fiforst/num[4]/opit_0_inv_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from divadf/clk_out/opit_0_inv:Q to fifo/D2[1]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.22 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_126_160.
I: Route-6001: Insert route through in CLMA_146_253.
I: Route-6001: Insert route through in USCM_74_132.
    Annotate routing result again.
Finish routing takes 0.06 sec.
Used srb routing arc is 3694.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.30 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 93       | 3274          | 3                   
|   FF                     | 214      | 19644         | 1                   
|   LUT                    | 209      | 13096         | 2                   
|   LUT-FF pairs           | 32       | 13096         | 1                   
| Use of CLMS              | 14       | 1110          | 1                   
|   FF                     | 23       | 6660          | 1                   
|   LUT                    | 29       | 4440          | 1                   
|   LUT-FF pairs           | 8        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 2        | 48            | 4                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 22       | 240           | 9                   
|   IOBD                   | 10       | 120           | 8                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 12       | 114           | 11                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 22       | 240           | 9                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:03s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 7.000 sec
Action pnr: CPU time elapsed is 5.906 sec
Current time: Tue Jul  2 22:28:47 2024
Action pnr: Peak memory pool usage is 383,508,480 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:03s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jul  2 22:28:48 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

W: Flow-4065: The port clk_fx has a sdc constraint, but it do not connect to any pin.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
C: STA-3011: Clock pin 'csget/spi_cs_r0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue Jul  2 22:28:52 2024
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                57           2  {divadf/clk_out/opit_0_inv/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                17           1  {sys_clk}
 clk_fx_Inferred          1000.000     {0 500}        Declared                 0           1  {clk_fx}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_0        asynchronous               sys_clk_Inferred                        
 Inferred_clock_group_1        asynchronous               clk_fx_Inferred                         
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     160.359 MHz       1000.000          6.236        993.764
 sys_clk_Inferred             1.000 MHz     200.763 MHz       1000.000          4.981        995.019
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   993.764       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred           995.019       0.000              0             81
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.054       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred             0.492       0.000              0             81
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred                      498.957       0.000              0             57
 sys_clk_Inferred                                  499.491       0.000              0             17
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   995.086       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred           995.955       0.000              0             81
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.154       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred             0.417       0.000              0             81
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred                      499.408       0.000              0             57
 sys_clk_Inferred                                  499.657       0.000              0             17
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.740
  Launch Clock Delay      :  0.939
  Clock Pessimism Removal :  0.199

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.939       0.939         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q0                   tco                   0.261       1.200 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.721       1.921         wr_en            
 CLMA_114_160/Y0                   td                    0.214       2.135 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.910       3.045         fifo/_N273       
                                                         0.238       3.283 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.283         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N88
 CLMA_118_133/COUT                 td                    0.097       3.380 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.380         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N90
                                                         0.060       3.440 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.440         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N92
 CLMA_118_137/COUT                 td                    0.097       3.537 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.537         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N94
 CLMA_118_141/Y1                   td                    0.381       3.918 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.732       4.650         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_118_144/Y0                   td                    0.214       4.864 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.602       5.466         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [9]
 CLMA_118_140/Y1                   td                    0.524       5.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.895       6.885         _N0              
 CLMS_114_161/B1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.885         Logic Levels: 6  
                                                                                   Logic: 2.086ns(35.082%), Route: 3.860ns(64.918%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.740    1000.740         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.199    1000.939                          
 clock uncertainty                                      -0.050    1000.889                          

 Setup time                                             -0.240    1000.649                          

 Data required time                                               1000.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.649                          
 Data arrival time                                                  -6.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.764                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L0
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.734
  Launch Clock Delay      :  0.939
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.939       0.939         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q0                   tco                   0.261       1.200 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.721       1.921         wr_en            
 CLMA_114_160/Y0                   td                    0.214       2.135 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.910       3.045         fifo/_N273       
                                                         0.238       3.283 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.283         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N88
 CLMA_118_133/COUT                 td                    0.097       3.380 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.380         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N90
                                                         0.060       3.440 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.440         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N92
 CLMA_118_137/COUT                 td                    0.097       3.537 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.537         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N94
 CLMA_118_141/Y1                   td                    0.381       3.918 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.025       4.943         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_126_152/D0                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.943         Logic Levels: 4  
                                                                                   Logic: 1.348ns(33.666%), Route: 2.656ns(66.334%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.734    1000.734         nt_adc_clk2      
 CLMA_126_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.734                          
 clock uncertainty                                      -0.050    1000.684                          

 Setup time                                             -0.173    1000.511                          

 Data required time                                               1000.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.511                          
 Data arrival time                                                  -4.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.568                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.734
  Launch Clock Delay      :  0.939
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.939       0.939         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q0                   tco                   0.261       1.200 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.721       1.921         wr_en            
 CLMA_114_160/Y0                   td                    0.214       2.135 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.910       3.045         fifo/_N273       
                                                         0.238       3.283 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.283         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N88
 CLMA_118_133/COUT                 td                    0.097       3.380 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.380         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N90
                                                         0.060       3.440 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.440         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N92
 CLMA_118_137/COUT                 td                    0.097       3.537 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.537         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N94
 CLMA_118_141/Y0                   td                    0.198       3.735 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.793       4.528         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [8]
 CLMA_126_152/D4                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.528         Logic Levels: 4  
                                                                                   Logic: 1.165ns(32.460%), Route: 2.424ns(67.540%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.734    1000.734         nt_adc_clk2      
 CLMA_126_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.734                          
 clock uncertainty                                      -0.050    1000.684                          

 Setup time                                             -0.132    1000.552                          

 Data required time                                               1000.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.552                          
 Data arrival time                                                  -4.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.024                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.467
  Launch Clock Delay      :  0.740
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.740       0.740         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q1                   tco                   0.223       0.963 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.294       1.257         fifo/wr_full     
 CLMA_118_152/B1                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.257         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.133%), Route: 0.294ns(56.867%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.467       1.467         nt_adc_clk2      
 CLMA_118_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.097       1.370                          
 clock uncertainty                                       0.000       1.370                          

 Hold time                                              -0.167       1.203                          

 Data required time                                                  1.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.203                          
 Data arrival time                                                  -1.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.054                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_L5Q_perm/L0
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.467
  Launch Clock Delay      :  0.740
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.740       0.740         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q1                   tco                   0.223       0.963 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.364       1.327         fifo/wr_full     
 CLMA_118_152/C0                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.327         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.990%), Route: 0.364ns(62.010%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.467       1.467         nt_adc_clk2      
 CLMA_118_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.097       1.370                          
 clock uncertainty                                       0.000       1.370                          

 Hold time                                              -0.126       1.244                          

 Data required time                                                  1.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.244                          
 Data arrival time                                                  -1.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.083                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[6]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[6]/opit_0_inv/D
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.396  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.450
  Launch Clock Delay      :  1.054
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.054       1.054         nt_adc_clk2      
 CLMA_106_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[6]/opit_0_inv/CLK

 CLMA_106_152/Q3                   tco                   0.223       1.277 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.284       1.561         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1 [6]
 CLMA_114_152/M2                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[6]/opit_0_inv/D

 Data arrival time                                                   1.561         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.984%), Route: 0.284ns(56.016%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.450       1.450         nt_adc_clk2      
 CLMA_114_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[6]/opit_0_inv/CLK
 clock pessimism                                         0.000       1.450                          
 clock uncertainty                                       0.000       1.450                          

 Hold time                                              -0.016       1.434                          

 Data required time                                                  1.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.434                          
 Data arrival time                                                  -1.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.804       4.368         ntclkbufg_0      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q0                   tco                   0.261       4.629 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.573       5.202         divadf/cnt [20]  
 CLMA_134_196/Y0                   td                    0.387       5.589 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.591       6.180         divadf/_N317     
 CLMA_134_196/Y1                   td                    0.169       6.349 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.427       6.776         divadf/_N323     
 CLMA_134_188/Y0                   td                    0.383       7.159 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.466       7.625         divadf/N41       
                                                         0.382       8.007 r       divadf/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.007         divadf/_N55      
 CLMA_130_177/COUT                 td                    0.097       8.104 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.104         divadf/_N57      
                                                         0.060       8.164 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.164         divadf/_N59      
 CLMA_130_181/COUT                 td                    0.097       8.261 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.261         divadf/_N61      
                                                         0.060       8.321 r       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.321         divadf/_N63      
 CLMA_130_189/COUT                 td                    0.097       8.418 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.418         divadf/_N65      
                                                         0.060       8.478 r       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.478         divadf/_N67      
 CLMA_130_193/COUT                 td                    0.097       8.575 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.575         divadf/_N69      
                                                         0.060       8.635 r       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.635         divadf/_N71      
 CLMA_130_197/COUT                 td                    0.097       8.732 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.732         divadf/_N73      
                                                         0.060       8.792 r       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.792         divadf/_N75      
 CLMA_130_201/COUT                 td                    0.097       8.889 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.889         divadf/_N77      
                                                         0.060       8.949 r       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.949         divadf/_N79      
 CLMA_130_205/COUT                 td                    0.097       9.046 r       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.046         divadf/_N81      
                                                         0.059       9.105 f       divadf/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.105         divadf/_N83      
                                                                           f       divadf/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.105         Logic Levels: 10 
                                                                                   Logic: 2.680ns(56.576%), Route: 2.057ns(43.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108    1002.192         _N2              
 USCM_74_105/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.536    1003.728         ntclkbufg_0      
 CLMA_130_209/CLK                                                          r       divadf/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.345                          
 clock uncertainty                                      -0.050    1004.295                          

 Setup time                                             -0.171    1004.124                          

 Data required time                                               1004.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.124                          
 Data arrival time                                                  -9.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.019                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.804       4.368         ntclkbufg_0      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q0                   tco                   0.261       4.629 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.573       5.202         divadf/cnt [20]  
 CLMA_134_196/Y0                   td                    0.387       5.589 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.591       6.180         divadf/_N317     
 CLMA_134_196/Y1                   td                    0.169       6.349 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.427       6.776         divadf/_N323     
 CLMA_134_188/Y0                   td                    0.383       7.159 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.466       7.625         divadf/N41       
                                                         0.382       8.007 r       divadf/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.007         divadf/_N55      
 CLMA_130_177/COUT                 td                    0.097       8.104 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.104         divadf/_N57      
                                                         0.060       8.164 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.164         divadf/_N59      
 CLMA_130_181/COUT                 td                    0.097       8.261 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.261         divadf/_N61      
                                                         0.060       8.321 r       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.321         divadf/_N63      
 CLMA_130_189/COUT                 td                    0.097       8.418 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.418         divadf/_N65      
                                                         0.060       8.478 r       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.478         divadf/_N67      
 CLMA_130_193/COUT                 td                    0.097       8.575 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.575         divadf/_N69      
                                                         0.060       8.635 r       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.635         divadf/_N71      
 CLMA_130_197/COUT                 td                    0.097       8.732 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.732         divadf/_N73      
                                                         0.060       8.792 r       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.792         divadf/_N75      
 CLMA_130_201/COUT                 td                    0.097       8.889 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.889         divadf/_N77      
                                                         0.060       8.949 r       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.949         divadf/_N79      
 CLMA_130_205/COUT                 td                    0.095       9.044 f       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.044         divadf/_N81      
 CLMA_130_209/CIN                                                          f       divadf/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.044         Logic Levels: 10 
                                                                                   Logic: 2.619ns(56.009%), Route: 2.057ns(43.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108    1002.192         _N2              
 USCM_74_105/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.536    1003.728         ntclkbufg_0      
 CLMA_130_209/CLK                                                          r       divadf/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.345                          
 clock uncertainty                                      -0.050    1004.295                          

 Setup time                                             -0.171    1004.124                          

 Data required time                                               1004.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.124                          
 Data arrival time                                                  -9.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.080                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.804       4.368         ntclkbufg_0      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q0                   tco                   0.261       4.629 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.573       5.202         divadf/cnt [20]  
 CLMA_134_196/Y0                   td                    0.387       5.589 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.591       6.180         divadf/_N317     
 CLMA_134_196/Y1                   td                    0.169       6.349 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.427       6.776         divadf/_N323     
 CLMA_134_188/Y0                   td                    0.383       7.159 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.466       7.625         divadf/N41       
                                                         0.382       8.007 r       divadf/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.007         divadf/_N55      
 CLMA_130_177/COUT                 td                    0.097       8.104 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.104         divadf/_N57      
                                                         0.060       8.164 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.164         divadf/_N59      
 CLMA_130_181/COUT                 td                    0.097       8.261 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.261         divadf/_N61      
                                                         0.060       8.321 r       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.321         divadf/_N63      
 CLMA_130_189/COUT                 td                    0.097       8.418 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.418         divadf/_N65      
                                                         0.060       8.478 r       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.478         divadf/_N67      
 CLMA_130_193/COUT                 td                    0.097       8.575 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.575         divadf/_N69      
                                                         0.060       8.635 r       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.635         divadf/_N71      
 CLMA_130_197/COUT                 td                    0.097       8.732 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.732         divadf/_N73      
                                                         0.060       8.792 r       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.792         divadf/_N75      
 CLMA_130_201/COUT                 td                    0.097       8.889 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.889         divadf/_N77      
                                                         0.059       8.948 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.948         divadf/_N79      
                                                                           f       divadf/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.948         Logic Levels: 9  
                                                                                   Logic: 2.523ns(55.087%), Route: 2.057ns(44.913%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108    1002.192         _N2              
 USCM_74_105/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.531    1003.723         ntclkbufg_0      
 CLMA_130_205/CLK                                                          r       divadf/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.340                          
 clock uncertainty                                      -0.050    1004.290                          

 Setup time                                             -0.171    1004.119                          

 Data required time                                               1004.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.119                          
 Data arrival time                                                  -8.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.171                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.358
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108       2.192         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.516       3.708         ntclkbufg_0      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_177/Q0                   tco                   0.223       3.931 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       4.075         divadf/cnt [0]   
 CLMA_130_177/A0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.075         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.794       4.358         ntclkbufg_0      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Hold time                                              -0.125       3.583                          

 Data required time                                                  3.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.583                          
 Data arrival time                                                  -4.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.358
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108       2.192         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.516       3.708         ntclkbufg_0      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_177/Q0                   tco                   0.223       3.931 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       4.075         divadf/cnt [0]   
 CLMA_130_177/B0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   4.075         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.794       4.358         ntclkbufg_0      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Hold time                                              -0.127       3.581                          

 Data required time                                                  3.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.581                          
 Data arrival time                                                  -4.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[19]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.363
  Launch Clock Delay      :  3.713
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108       2.192         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.521       3.713         ntclkbufg_0      
 CLMA_130_197/CLK                                                          r       divadf/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMA_130_197/Q2                   tco                   0.223       3.936 f       divadf/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.144       4.080         divadf/cnt [18]  
 CLMA_130_197/C1                                                           f       divadf/cnt[19]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.080         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_0      
 CLMA_130_197/CLK                                                          r       divadf/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.713                          
 clock uncertainty                                       0.000       3.713                          

 Hold time                                              -0.166       3.547                          

 Data required time                                                  3.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.547                          
 Data arrival time                                                  -4.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.789       4.353         ntclkbufg_0      
 CLMA_130_188/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_188/Q0                   tco                   0.258       4.611 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.512       6.123         nt_adc_clk2      
 IOL_151_89/DO                     td                    0.122       6.245 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.245         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.788       9.033 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       9.190         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   9.190         Logic Levels: 2  
                                                                                   Logic: 3.168ns(65.495%), Route: 1.669ns(34.505%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.789       4.353         ntclkbufg_0      
 CLMA_130_188/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_188/Q0                   tco                   0.258       4.611 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.103       5.714         nt_adc_clk2      
 IOL_151_134/DO                    td                    0.122       5.836 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.836         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.788       8.624 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       8.695         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   8.695         Logic Levels: 2  
                                                                                   Logic: 3.168ns(72.962%), Route: 1.174ns(27.038%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[2]/opit_0_inv/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    1.100       1.241 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.241         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.111       1.352 r       rst_ibuf/opit_1/OUT
                                   net (fanout=79)       1.705       3.057         nt_rst           
 CLMS_102_157/RSCO                 td                    0.128       3.185 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       3.185         _N42             
 CLMS_102_161/RSCI                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[2]/opit_0_inv/RS

 Data arrival time                                                   3.185         Logic Levels: 3  
                                                                                   Logic: 1.339ns(42.041%), Route: 1.846ns(57.959%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[6] (port)
Endpoint    : adget/data_reg[2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L14                                                     0.000       0.000 r       adc_data1[6] (port)
                                   net (fanout=1)        0.035       0.035         adc_data1[6]     
 IOBS_152_129/DIN                  td                    0.935       0.970 r       adc_data1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.970         adc_data1_ibuf[6]/ntD
 IOL_151_129/RX_DATA_DD            td                    0.094       1.064 r       adc_data1_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        0.381       1.445         nt_adc_data1[6]  
 CLMA_130_132/M2                                                           r       adget/data_reg[2]/opit_0_inv/D

 Data arrival time                                                   1.445         Logic Levels: 2  
                                                                                   Logic: 1.029ns(71.211%), Route: 0.416ns(28.789%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[4] (port)
Endpoint    : adget/data_reg[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       adc_data1[4] (port)
                                   net (fanout=1)        0.051       0.051         adc_data1[4]     
 IOBD_152_146/DIN                  td                    0.935       0.986 r       adc_data1_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.986         adc_data1_ibuf[4]/ntD
 IOL_151_146/RX_DATA_DD            td                    0.094       1.080 r       adc_data1_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.372       1.452         nt_adc_data1[4]  
 CLMA_130_145/M2                                                           r       adget/data_reg[0]/opit_0_inv/D

 Data arrival time                                                   1.452         Logic Levels: 2  
                                                                                   Logic: 1.029ns(70.868%), Route: 0.423ns(29.132%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.935       0.980 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.980         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.094       1.074 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.379       1.453         nt_adc_data1[5]  
 CLMA_130_145/M0                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.453         Logic Levels: 2  
                                                                                   Logic: 1.029ns(70.819%), Route: 0.424ns(29.181%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.615
  Launch Clock Delay      :  0.734
  Clock Pessimism Removal :  0.119

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.734       0.734         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q0                   tco                   0.209       0.943 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.556       1.499         wr_en            
 CLMA_114_160/Y0                   td                    0.171       1.670 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.719       2.389         fifo/_N273       
                                                         0.190       2.579 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.579         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N88
 CLMA_118_133/COUT                 td                    0.083       2.662 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.662         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N90
                                                         0.055       2.717 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.717         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N92
 CLMA_118_137/COUT                 td                    0.083       2.800 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.800         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N94
 CLMA_118_141/Y1                   td                    0.305       3.105 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.589       3.694         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_118_144/Y0                   td                    0.192       3.886 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.448       4.334         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [9]
 CLMA_118_140/Y1                   td                    0.420       4.754 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.700       5.454         _N0              
 CLMS_114_161/B1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.454         Logic Levels: 6  
                                                                                   Logic: 1.708ns(36.186%), Route: 3.012ns(63.814%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.615    1000.615         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.119    1000.734                          
 clock uncertainty                                      -0.050    1000.684                          

 Setup time                                             -0.144    1000.540                          

 Data required time                                               1000.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.540                          
 Data arrival time                                                  -5.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.086                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L0
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.609
  Launch Clock Delay      :  0.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.734       0.734         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q0                   tco                   0.209       0.943 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.556       1.499         wr_en            
 CLMA_114_160/Y0                   td                    0.171       1.670 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.719       2.389         fifo/_N273       
                                                         0.190       2.579 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.579         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N88
 CLMA_118_133/COUT                 td                    0.083       2.662 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.662         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N90
                                                         0.055       2.717 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.717         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N92
 CLMA_118_137/COUT                 td                    0.083       2.800 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.800         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N94
 CLMA_118_141/Y1                   td                    0.305       3.105 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.805       3.910         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_126_152/D0                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.910         Logic Levels: 4  
                                                                                   Logic: 1.096ns(34.509%), Route: 2.080ns(65.491%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.609    1000.609         nt_adc_clk2      
 CLMA_126_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.609                          
 clock uncertainty                                      -0.050    1000.559                          

 Setup time                                             -0.103    1000.456                          

 Data required time                                               1000.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.456                          
 Data arrival time                                                  -3.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.546                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.609
  Launch Clock Delay      :  0.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.734       0.734         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q0                   tco                   0.209       0.943 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.556       1.499         wr_en            
 CLMA_114_160/Y0                   td                    0.171       1.670 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.719       2.389         fifo/_N273       
                                                         0.190       2.579 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.579         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N88
 CLMA_118_133/COUT                 td                    0.083       2.662 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.662         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N90
                                                         0.055       2.717 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.717         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N92
 CLMA_118_137/COUT                 td                    0.083       2.800 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.800         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N94
 CLMA_118_141/Y0                   td                    0.158       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.634       3.592         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [8]
 CLMA_126_152/D4                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.592         Logic Levels: 4  
                                                                                   Logic: 0.949ns(33.205%), Route: 1.909ns(66.795%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.609    1000.609         nt_adc_clk2      
 CLMA_126_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.609                          
 clock uncertainty                                      -0.050    1000.559                          

 Setup time                                             -0.073    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -3.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.894                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  0.615
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.615       0.615         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q1                   tco                   0.197       0.812 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.286       1.098         fifo/wr_full     
 CLMA_118_152/B1                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.098         Logic Levels: 0  
                                                                                   Logic: 0.197ns(40.787%), Route: 0.286ns(59.213%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.100       1.100         nt_adc_clk2      
 CLMA_118_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       1.056                          
 clock uncertainty                                       0.000       1.056                          

 Hold time                                              -0.112       0.944                          

 Data required time                                                  0.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.944                          
 Data arrival time                                                  -1.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv/D
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.080
  Launch Clock Delay      :  0.806
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.806       0.806         nt_adc_clk2      
 CLMS_102_157/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/CLK

 CLMS_102_157/Q2                   tco                   0.198       1.004 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.245       1.249         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMA_106_152/M2                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv/D

 Data arrival time                                                   1.249         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.695%), Route: 0.245ns(55.305%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.080       1.080         nt_adc_clk2      
 CLMA_106_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       1.080                          
 clock uncertainty                                       0.000       1.080                          

 Hold time                                              -0.003       1.077                          

 Data required time                                                  1.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.077                          
 Data arrival time                                                  -1.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_L5Q_perm/L0
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  0.615
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.615       0.615         nt_adc_clk2      
 CLMS_114_161/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMS_114_161/Q1                   tco                   0.197       0.812 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=29)       0.353       1.165         fifo/wr_full     
 CLMA_118_152/C0                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.165         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.818%), Route: 0.353ns(64.182%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.100       1.100         nt_adc_clk2      
 CLMA_118_152/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       1.056                          
 clock uncertainty                                       0.000       1.056                          

 Hold time                                              -0.082       0.974                          

 Data required time                                                  0.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.974                          
 Data arrival time                                                  -1.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.083
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.461       3.528         ntclkbufg_0      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q0                   tco                   0.209       3.737 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.468       4.205         divadf/cnt [20]  
 CLMA_134_196/Y0                   td                    0.310       4.515 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.434       4.949         divadf/_N317     
 CLMA_134_196/Y1                   td                    0.135       5.084 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.364       5.448         divadf/_N323     
 CLMA_134_188/Y0                   td                    0.308       5.756 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.367       6.123         divadf/N41       
                                                         0.307       6.430 r       divadf/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.430         divadf/_N55      
 CLMA_130_177/COUT                 td                    0.083       6.513 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.513         divadf/_N57      
                                                         0.055       6.568 f       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.568         divadf/_N59      
 CLMA_130_181/COUT                 td                    0.083       6.651 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.651         divadf/_N61      
                                                         0.055       6.706 f       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.706         divadf/_N63      
 CLMA_130_189/COUT                 td                    0.083       6.789 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.789         divadf/_N65      
                                                         0.055       6.844 f       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.844         divadf/_N67      
 CLMA_130_193/COUT                 td                    0.083       6.927 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.927         divadf/_N69      
                                                         0.055       6.982 f       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.982         divadf/_N71      
 CLMA_130_197/COUT                 td                    0.083       7.065 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.065         divadf/_N73      
                                                         0.055       7.120 f       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.120         divadf/_N75      
 CLMA_130_201/COUT                 td                    0.083       7.203 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.203         divadf/_N77      
                                                         0.055       7.258 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.258         divadf/_N79      
 CLMA_130_205/COUT                 td                    0.083       7.341 r       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.341         divadf/_N81      
                                                         0.055       7.396 f       divadf/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.396         divadf/_N83      
                                                                           f       divadf/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.396         Logic Levels: 10 
                                                                                   Logic: 2.235ns(57.782%), Route: 1.633ns(42.218%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894    1001.809         _N2              
 USCM_74_105/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.274    1003.083         ntclkbufg_0      
 CLMA_130_209/CLK                                                          r       divadf/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.511                          
 clock uncertainty                                      -0.050    1003.461                          

 Setup time                                             -0.110    1003.351                          

 Data required time                                               1003.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.351                          
 Data arrival time                                                  -7.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.955                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.083
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.461       3.528         ntclkbufg_0      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q0                   tco                   0.209       3.737 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.468       4.205         divadf/cnt [20]  
 CLMA_134_196/Y0                   td                    0.310       4.515 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.434       4.949         divadf/_N317     
 CLMA_134_196/Y1                   td                    0.135       5.084 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.364       5.448         divadf/_N323     
 CLMA_134_188/Y0                   td                    0.308       5.756 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.367       6.123         divadf/N41       
                                                         0.307       6.430 r       divadf/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.430         divadf/_N55      
 CLMA_130_177/COUT                 td                    0.083       6.513 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.513         divadf/_N57      
                                                         0.055       6.568 f       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.568         divadf/_N59      
 CLMA_130_181/COUT                 td                    0.083       6.651 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.651         divadf/_N61      
                                                         0.055       6.706 f       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.706         divadf/_N63      
 CLMA_130_189/COUT                 td                    0.083       6.789 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.789         divadf/_N65      
                                                         0.055       6.844 f       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.844         divadf/_N67      
 CLMA_130_193/COUT                 td                    0.083       6.927 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.927         divadf/_N69      
                                                         0.055       6.982 f       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.982         divadf/_N71      
 CLMA_130_197/COUT                 td                    0.083       7.065 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.065         divadf/_N73      
                                                         0.055       7.120 f       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.120         divadf/_N75      
 CLMA_130_201/COUT                 td                    0.083       7.203 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.203         divadf/_N77      
                                                         0.055       7.258 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.258         divadf/_N79      
 CLMA_130_205/COUT                 td                    0.082       7.340 f       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.340         divadf/_N81      
 CLMA_130_209/CIN                                                          f       divadf/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.340         Logic Levels: 10 
                                                                                   Logic: 2.179ns(57.162%), Route: 1.633ns(42.838%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894    1001.809         _N2              
 USCM_74_105/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.274    1003.083         ntclkbufg_0      
 CLMA_130_209/CLK                                                          r       divadf/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.511                          
 clock uncertainty                                      -0.050    1003.461                          

 Setup time                                             -0.110    1003.351                          

 Data required time                                               1003.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.351                          
 Data arrival time                                                  -7.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.011                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.461       3.528         ntclkbufg_0      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q0                   tco                   0.209       3.737 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.468       4.205         divadf/cnt [20]  
 CLMA_134_196/Y0                   td                    0.310       4.515 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.434       4.949         divadf/_N317     
 CLMA_134_196/Y1                   td                    0.135       5.084 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.364       5.448         divadf/_N323     
 CLMA_134_188/Y0                   td                    0.308       5.756 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.367       6.123         divadf/N41       
                                                         0.307       6.430 r       divadf/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.430         divadf/_N55      
 CLMA_130_177/COUT                 td                    0.083       6.513 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.513         divadf/_N57      
                                                         0.055       6.568 f       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.568         divadf/_N59      
 CLMA_130_181/COUT                 td                    0.083       6.651 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.651         divadf/_N61      
                                                         0.055       6.706 f       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.706         divadf/_N63      
 CLMA_130_189/COUT                 td                    0.083       6.789 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.789         divadf/_N65      
                                                         0.055       6.844 f       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.844         divadf/_N67      
 CLMA_130_193/COUT                 td                    0.083       6.927 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.927         divadf/_N69      
                                                         0.055       6.982 f       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.982         divadf/_N71      
 CLMA_130_197/COUT                 td                    0.083       7.065 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.065         divadf/_N73      
                                                         0.055       7.120 f       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.120         divadf/_N75      
 CLMA_130_201/COUT                 td                    0.083       7.203 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.203         divadf/_N77      
                                                         0.055       7.258 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.258         divadf/_N79      
                                                                           f       divadf/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.258         Logic Levels: 9  
                                                                                   Logic: 2.097ns(56.220%), Route: 1.633ns(43.780%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894    1001.809         _N2              
 USCM_74_105/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.269    1003.078         ntclkbufg_0      
 CLMA_130_205/CLK                                                          r       divadf/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.506                          
 clock uncertainty                                      -0.050    1003.456                          

 Setup time                                             -0.110    1003.346                          

 Data required time                                               1003.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.346                          
 Data arrival time                                                  -7.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.088                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.064
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894       1.809         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.255       3.064         ntclkbufg_0      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_177/Q0                   tco                   0.197       3.261 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.399         divadf/cnt [0]   
 CLMA_130_177/B0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.399         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.452       3.519         ntclkbufg_0      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.064                          
 clock uncertainty                                       0.000       3.064                          

 Hold time                                              -0.082       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                  -3.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.064
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894       1.809         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.255       3.064         ntclkbufg_0      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_177/Q0                   tco                   0.197       3.261 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.399         divadf/cnt [0]   
 CLMA_130_177/A0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.399         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.452       3.519         ntclkbufg_0      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.064                          
 clock uncertainty                                       0.000       3.064                          

 Hold time                                              -0.082       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                  -3.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[15]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.064
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894       1.809         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.255       3.064         ntclkbufg_0      
 CLMA_130_193/CLK                                                          r       divadf/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_130_193/Q2                   tco                   0.197       3.261 f       divadf/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.138       3.399         divadf/cnt [14]  
 CLMA_130_193/C1                                                           f       divadf/cnt[15]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.399         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.452       3.519         ntclkbufg_0      
 CLMA_130_193/CLK                                                          r       divadf/cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.064                          
 clock uncertainty                                       0.000       3.064                          

 Hold time                                              -0.112       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                  -3.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.447       3.514         ntclkbufg_0      
 CLMA_130_188/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_188/Q0                   tco                   0.206       3.720 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.390       5.110         nt_adc_clk2      
 IOL_151_89/DO                     td                    0.081       5.191 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.191         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.049       7.240 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       7.397         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   7.397         Logic Levels: 2  
                                                                                   Logic: 2.336ns(60.160%), Route: 1.547ns(39.840%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N2              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.447       3.514         ntclkbufg_0      
 CLMA_130_188/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_188/Q0                   tco                   0.206       3.720 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.015       4.735         nt_adc_clk2      
 IOL_151_134/DO                    td                    0.081       4.816 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.816         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.049       6.865 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       6.936         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   6.936         Logic Levels: 2  
                                                                                   Logic: 2.336ns(68.264%), Route: 1.086ns(31.736%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[2]/opit_0_inv/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    0.959       1.100 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.081       1.181 f       rst_ibuf/opit_1/OUT
                                   net (fanout=79)       1.345       2.526         nt_rst           
 CLMS_102_157/RSCO                 td                    0.094       2.620 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       2.620         _N42             
 CLMS_102_161/RSCI                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[2]/opit_0_inv/RS

 Data arrival time                                                   2.620         Logic Levels: 3  
                                                                                   Logic: 1.134ns(43.282%), Route: 1.486ns(56.718%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[6] (port)
Endpoint    : adget/data_reg[2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L14                                                     0.000       0.000 r       adc_data1[6] (port)
                                   net (fanout=1)        0.035       0.035         adc_data1[6]     
 IOBS_152_129/DIN                  td                    0.781       0.816 r       adc_data1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.816         adc_data1_ibuf[6]/ntD
 IOL_151_129/RX_DATA_DD            td                    0.071       0.887 r       adc_data1_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        0.366       1.253         nt_adc_data1[6]  
 CLMA_130_132/M2                                                           r       adget/data_reg[2]/opit_0_inv/D

 Data arrival time                                                   1.253         Logic Levels: 2  
                                                                                   Logic: 0.852ns(67.997%), Route: 0.401ns(32.003%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.781       0.826 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.826         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.071       0.897 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.363       1.260         nt_adc_data1[5]  
 CLMA_130_145/M0                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.260         Logic Levels: 2  
                                                                                   Logic: 0.852ns(67.619%), Route: 0.408ns(32.381%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[4] (port)
Endpoint    : adget/data_reg[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       adc_data1[4] (port)
                                   net (fanout=1)        0.051       0.051         adc_data1[4]     
 IOBD_152_146/DIN                  td                    0.781       0.832 r       adc_data1_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.832         adc_data1_ibuf[4]/ntD
 IOL_151_146/RX_DATA_DD            td                    0.071       0.903 r       adc_data1_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.359       1.262         nt_adc_data1[4]  
 CLMA_130_145/M2                                                           r       adget/data_reg[0]/opit_0_inv/D

 Data arrival time                                                   1.262         Logic Levels: 2  
                                                                                   Logic: 0.852ns(67.512%), Route: 0.410ns(32.488%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.109 sec
Current time: Tue Jul  2 22:28:52 2024
Action report_timing: Peak memory pool usage is 282,525,696 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jul  2 22:28:53 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.156250 sec.
Generating architecture configuration.
The bitstream file is "F:/longxindaima/test2/generate_bitstream/top.sbit"
Generate programming file takes 2.921875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 6.000 sec
Action gen_bit_stream: CPU time elapsed is 5.344 sec
Current time: Tue Jul  2 22:28:58 2024
Action gen_bit_stream: Peak memory pool usage is 292,089,856 bytes
Process "Generate Bitstream" done.
I: Flow-6004: Design file modified: "F:/longxindaima/test2/source/top.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue Jul  2 22:33:09 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test2/test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/top.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/top.v
I: Verilog-0002: [F:/longxindaima/test2/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/div.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/div.v
I: Verilog-0002: [F:/longxindaima/test2/source/div.v(line number: 1)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/div.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/AN9238.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/AN9238.v
I: Verilog-0002: [F:/longxindaima/test2/source/AN9238.v(line number: 29)] Analyzing module an9238_sample (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/AN9238.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/SPI_slave_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/SPI_slave_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/SPI_slave_module.v(line number: 23)] Analyzing module SPI_slave_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/SPI_slave_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/detect_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/detect_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/detect_module.v(line number: 23)] Analyzing module detect_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/detect_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/mux2_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/mux2_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/mux2_module.v(line number: 23)] Analyzing module mux2_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/mux2_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/cymometer_direct.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/cymometer_direct.v
I: Verilog-0002: [F:/longxindaima/test2/source/cymometer_direct.v(line number: 2)] Analyzing module cymometer_direct (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/cymometer_direct.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/MyFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/MyFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/source/MyFIFO.v(line number: 1)] Analyzing module MyFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/MyFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/source/fifo_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/source/fifo_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 23)] Analyzing module fifo_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/source/fifo_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/ADC_get_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/ADC_get_module.v
I: Verilog-0002: [F:/longxindaima/test2/source/ADC_get_module.v(line number: 23)] Analyzing module ADC_get_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/ADC_get_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/divFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/divFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/source/divFIFO.v(line number: 1)] Analyzing module divFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/divFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/88rev.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/88rev.v
I: Verilog-0002: [F:/longxindaima/test2/source/88rev.v(line number: 1)] Analyzing module rev88 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/88rev.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/FIFORST.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/source/FIFORST.v
I: Verilog-0002: [F:/longxindaima/test2/source/FIFORST.v(line number: 1)] Analyzing module FIFORST (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/source/FIFORST.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Analyzing module DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Analyzing module clk_wiz_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DRMFIFO (library work)
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test2} F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v successfully.
 0.011717s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (133.4%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [F:/longxindaima/test2/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0003: [F:/longxindaima/test2/source/FIFORST.v(line number: 1)] Elaborating module FIFORST
I: Verilog-0003: [F:/longxindaima/test2/source/88rev.v(line number: 1)] Elaborating module rev88
I: Verilog-0003: [F:/longxindaima/test2/source/ADC_get_module.v(line number: 23)] Elaborating module ADC_get_module
I: Verilog-0003: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 23)] Elaborating module fifo_module
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Elaborating module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_DRMFIFO
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DRMFIFO
W: Verilog-2039: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 482)] Case condition never applies
W: Verilog-2039: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 678)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 680)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 680)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[4] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[5] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[6] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[7] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[22] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[23] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[24] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[25] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 112)] Net wr_byte_en in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/DRMFIFO/DRMFIFO.v(line number: 120)] Net rd_oce in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2019: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_full and signal bound to it for instantiated module DRMFIFO
W: Verilog-2019: [F:/longxindaima/test2/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_empty and signal bound to it for instantiated module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test2/source/mux2_module.v(line number: 23)] Elaborating module mux2_module
W: Verilog-2021: [F:/longxindaima/test2/source/mux2_module.v(line number: 33)] Net sel in module mux2_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test2/source/div.v(line number: 1)] Elaborating module div
I: Verilog-0003: [F:/longxindaima/test2/source/divFIFO.v(line number: 1)] Elaborating module divFIFO
I: Verilog-0003: [F:/longxindaima/test2/source/cymometer_direct.v(line number: 2)] Elaborating module cymometer_direct
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 129)] Width mismatch between port fre and signal bound to it for instantiated module cymometer_direct
I: Verilog-0003: [F:/longxindaima/test2/source/AN9238.v(line number: 29)] Elaborating module an9238_sample
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 137)] Width mismatch between port adc_data and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 137)] Width mismatch between port adc_buf_addr and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 137)] Width mismatch between port adc_buf_data and signal bound to it for instantiated module an9238_sample
I: Verilog-0003: [F:/longxindaima/test2/source/SPI_slave_module.v(line number: 23)] Elaborating module SPI_slave_module
W: Verilog-2019: [F:/longxindaima/test2/source/top.v(line number: 158)] Width mismatch between port data_out and signal bound to it for instantiated module SPI_slave_module
I: Verilog-0003: [F:/longxindaima/test2/source/detect_module.v(line number: 23)] Elaborating module detect_module
W: Verilog-2021: [F:/longxindaima/test2/source/detect_module.v(line number: 33)] Net spi_sck_r0 in module detect_module does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/detect_module.v(line number: 33)] Net spi_sck_r1 in module detect_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Elaborating module clk_wiz_1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 126)] Net clkfb in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 129)] Net pfden in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 130)] Net clkout0_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 131)] Net clkout0_2pad_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 132)] Net clkout1_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 133)] Net clkout2_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 134)] Net clkout3_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 135)] Net clkout4_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 136)] Net clkout5_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 137)] Net dyn_idiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 138)] Net dyn_odiv0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 139)] Net dyn_odiv1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 140)] Net dyn_odiv2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 141)] Net dyn_odiv3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 142)] Net dyn_odiv4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 143)] Net dyn_fdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 144)] Net dyn_duty0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 145)] Net dyn_duty1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 146)] Net dyn_duty2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 147)] Net dyn_duty3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 148)] Net dyn_duty4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 157)] Net icp_base in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 158)] Net icp_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 159)] Net lpfres_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 160)] Net cripple_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 161)] Net phase_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 162)] Net phase_dir in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 163)] Net phase_step_n in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 164)] Net load_phase in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 165)] Net dyn_mdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2024: [F:/longxindaima/test2/source/top.v(line number: 1)] Give an initial value for the no drive output pin adc_data_reve in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test2/source/top.v(line number: 1)] Give an initial value for the no drive output pin LEDTEST in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test2/source/top.v(line number: 1)] Give an initial value for the no drive output pin uart_tx in graph of sdm module top
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 27)] Net adc2_buf_wr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 28)] Net adc2_buf_addr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 29)] Net adc2_buf_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 36)] Net tx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 37)] Net tx_str in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 38)] Net tx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 39)] Net tx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 40)] Net tx_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 41)] Net rx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 42)] Net rx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 43)] Net rx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 44)] Net wait_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 45)] Net state in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 126)] Net data_fx_reg in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 127)] Net flag in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 157)] Net outdata in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test2/source/top.v(line number: 140)] Net adc_data in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.038845s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (80.4%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.007785s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.7%)
Start rtl-infer.
I: Removed inst rstFlag that is redundant to fifo_rd_rst.
Executing : rtl-infer successfully.
 0.312638s wall, 0.125000s user + 0.187500s system = 0.312500s CPU (100.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.006573s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.053355s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (117.1%)
Start FSM inference.
I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N63 N85 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1

Executing : FSM inference successfully.
 0.017581s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.9%)
Start sdm2adm.
I: Constant propagation done on N7_12 (bmsREDXOR).
I: Constant propagation done on N69 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N111 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N121 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
I: Constant propagation done on N151 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N131 (bmsREDXOR).
Executing : sdm2adm successfully.
 0.058637s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.6%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.172 sec
Current time: Tue Jul  2 22:33:11 2024
Action compile: Peak memory pool usage is 80,969,728 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jul  2 22:33:11 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test2/test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2003: [F:/longxindaima/test2/source/test.fdc(line number: 45)] Attribute PAP_IO_LOC value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test2/source/test.fdc(line number: 46)] Attribute PAP_IO_VCCIO value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test2/source/test.fdc(line number: 47)] Attribute PAP_IO_STANDARD value is same with the old value on port p:sys_clk. Repeat command is found.
C: UserConstraintEditor-2001: [F:/longxindaima/test2/source/test.fdc(line number: 25)] IO Direction INPUT is incorrect, change it to OUTPUT.
C: ConstraintEditor-2002: [F:/longxindaima/test2/source/test.fdc(line number: 107)] | Port cs_n_i has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [F:/longxindaima/test2/source/test.fdc(line number: 111)] | Port mosi_i has been placed at location G13, whose type is share pin.
Constraint check end.
Executing : get_pins {divadf/clk_out:Q[0]}
Executing : get_pins {divadf/clk_out:Q[0]} successfully.
Executing : create_clock -name {divadf/clk_out/Q[0]_Inferred} [get_pins {divadf/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {divadf/clk_out/Q[0]_Inferred} [get_pins {divadf/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports clk_fx
Executing : get_ports clk_fx successfully.
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {f_measure/gate:Q[0]}
Executing : get_pins {f_measure/gate:Q[0]} successfully.
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins fifo/N29:Z
Executing : get_pins fifo/N29:Z successfully.
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins csget/N7:Z
Executing : get_pins csget/N7:Z successfully.
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group csget/N7/Z_Inferred successfully.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'rev88'. The design is empty.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  ad9226_sample_m2/state[2] ad9226_sample_m2/state[1] ad9226_sample_m2/state[0]
I: to  ad9226_sample_m2/state_2 ad9226_sample_m2/state_1 ad9226_sample_m2/state_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 0.059182s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (105.6%)
Start mod-gen.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rd_water_level[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/wait_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_buf_wr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_narrow[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_offset[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_reve[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/sample_cnt[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/clk_out' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/rd_out_vld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/rx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/spi_mosi_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/tx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/cnt_rxbit[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r0 that is redundant to csget/spi_cs_r0
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r1 that is redundant to csget/spi_cs_r1
W: Register f_measure/fre[0] is reduced to constant 0.
I: Constant propagation done on adget/N16_bc0 (bmsREDAND).
I: Constant propagation done on adget/N16_sum0 (bmsREDXOR).
I: Constant propagation done on adget/N16_ab0 (bmsREDAND).
I: Constant propagation done on adget/N16_ab1 (bmsREDAND).
I: Constant propagation done on adget/N16_bc1 (bmsREDAND).
I: Constant propagation done on adget/N16_sum2 (bmsREDXOR).
I: Constant propagation done on adget/N16_ac0 (bmsREDAND).
I: Constant propagation done on adget/N16_sum1 (bmsREDXOR).
Executing : mod-gen successfully.
 0.110433s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.0%)
Start logic-optimization.
Executing : logic-optimization successfully.
 0.110643s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.9%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'f_measure/cnt_fx[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.016547s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.4%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.241144s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (103.7%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.045763s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.032527s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.1%)

Cell Usage:
GTP_DFF_C                   355 uses
GTP_DFF_CE                   31 uses
GTP_DFF_E                     1 use
GTP_DFF_P                     9 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    2 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                      9 uses
GTP_LUT2                      8 uses
GTP_LUT3                     35 uses
GTP_LUT4                     26 uses
GTP_LUT5                    114 uses
GTP_LUT5CARRY               156 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  8 uses
GTP_MUX2LUT7                  4 uses
GTP_MUX2LUT8                  2 uses
GTP_PLL_E1                    1 use

I/O ports: 23
GTP_INBUF                  13 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 364 of 17536 (2.08%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 364
Total Registers: 396 of 26304 (1.51%)
Total Latches: 1

DRM18K:
Total DRM18K = 2.0 of 48 (4.17%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 23 of 240 (9.58%)


Number of unique control sets : 16
  CLK(clk_200m), CE(nt_rst)                        : 1
  CLK(fifo.empty_pos_edge), C(fifo.N45)            : 1
  CLK(fifo.empty_pos_edge), C(~nt_rst)             : 1
  CLK(clk_200m), CP(~locked)                       : 6
      CLK(clk_200m), C(~locked)                    : 4
      CLK(clk_200m), P(~locked)                    : 2
  CLK(rd_en), C(~nt_rst)                           : 9
  CLK(nt_clk_fx), C(~locked)                       : 31
  CLK(~f_measure.gate), C(~locked)                 : 31
  CLK(clk_50m), C(~locked)                         : 33
  CLK(nt_sys_clk), C(~locked)                      : 33
  CLK(nt_adc_clk2), CP(~nt_rst)                    : 48
      CLK(nt_adc_clk2), C(~nt_rst)                 : 44
      CLK(nt_adc_clk2), P(~nt_rst)                 : 4
  CLK(rd_en), CP(~locked)                          : 75
      CLK(rd_en), C(~locked)                       : 74
      CLK(rd_en), P(~locked)                       : 1
  CLK(clk_200m), CP(~nt_rst)                       : 96
      CLK(clk_200m), C(~nt_rst)                    : 94
      CLK(clk_200m), P(~nt_rst)                    : 2
  CLK(clk_200m), C(~locked), CE(spi_slave.add_cnt_txbit)       : 8
  CLK(clk_200m), C(~nt_rst), CE(~fifo.rd_empty)    : 10
  CLK(nt_adc_clk2), C(~nt_rst), CE(~fifo.wr_full)  : 13
  G(~nt_rst), C(fifo.N45)                          : 1


Number of DFF:CE Signals : 4
  nt_rst(from GTP_INBUF:O)                         : 1
  spi_slave.add_cnt_txbit(from GTP_LUT3:Z)         : 8
  ~fifo.rd_empty(from GTP_INV:Z)                   : 10
  ~fifo.wr_full(from GTP_INV:Z)                    : 13

Number of DFF:CLK Signals : 8
  fifo.empty_pos_edge(from GTP_LUT2:Z)             : 2
  nt_clk_fx(from GTP_INBUF:O)                      : 31
  ~f_measure.gate(from GTP_INV:Z)                  : 31
  clk_50m(from GTP_PLL_E1:CLKOUT1)                 : 33
  nt_sys_clk(from GTP_INBUF:O)                     : 33
  nt_adc_clk2(from GTP_DFF_C:Q)                    : 61
  rd_en(from GTP_LUT2:Z)                           : 84
  clk_200m(from GTP_PLL_E1:CLKOUT0)                : 121

Number of DFF:CP Signals : 3
  fifo.N45(from GTP_LUT3:Z)                        : 1
  ~nt_rst(from GTP_INV:Z)                          : 177
  ~locked(from GTP_INV:Z)                          : 217

Number of DLATCH:CP Signals : 1
  fifo.N45(from GTP_LUT3:Z)                        : 1

Number of DLATCH:G Signals : 1
  ~nt_rst(from GTP_INV:Z)                          : 1

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I1->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_1/I1' to: 'f_measure/N14_1/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/CIN' to: 'f_measure/N14_2/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/CIN' to: 'f_measure/N14_3/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/CIN' to: 'f_measure/N14_4/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/CIN' to: 'f_measure/N14_5/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/CIN' to: 'f_measure/N14_6/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/CIN' to: 'f_measure/N14_7/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/CIN' to: 'f_measure/N14_8/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/CIN' to: 'f_measure/N14_9/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/CIN' to: 'f_measure/N14_10/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/CIN' to: 'f_measure/N14_11/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/CIN' to: 'f_measure/N14_12/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/CIN' to: 'f_measure/N14_13/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/CIN' to: 'f_measure/N14_14/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/CIN' to: 'f_measure/N14_15/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/CIN' to: 'f_measure/N14_16/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/CIN' to: 'f_measure/N14_17/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/CIN' to: 'f_measure/N14_18/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/CIN' to: 'f_measure/N14_19/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/CIN' to: 'f_measure/N14_20/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_21/CIN' to: 'f_measure/N14_21/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_22/CIN' to: 'f_measure/N14_22/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_23/CIN' to: 'f_measure/N14_23/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_24/CIN' to: 'f_measure/N14_24/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_25/CIN' to: 'f_measure/N14_25/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_26/CIN' to: 'f_measure/N14_26/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_27/CIN' to: 'f_measure/N14_27/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_28/CIN' to: 'f_measure/N14_28/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_29/CIN' to: 'f_measure/N14_29/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_30/CIN' to: 'f_measure/N14_30/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_31/CIN' to: 'f_measure/N14_31/COUT'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_31/CIN' to: 'f_measure/N14_31/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_30/CIN' to: 'f_measure/N14_30/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_29/CIN' to: 'f_measure/N14_29/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_28/CIN' to: 'f_measure/N14_28/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_27/CIN' to: 'f_measure/N14_27/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_26/CIN' to: 'f_measure/N14_26/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_25/CIN' to: 'f_measure/N14_25/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_24/CIN' to: 'f_measure/N14_24/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_23/CIN' to: 'f_measure/N14_23/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_22/CIN' to: 'f_measure/N14_22/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_21/CIN' to: 'f_measure/N14_21/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/CIN' to: 'f_measure/N14_20/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/CIN' to: 'f_measure/N14_19/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/CIN' to: 'f_measure/N14_18/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/CIN' to: 'f_measure/N14_17/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/CIN' to: 'f_measure/N14_16/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/CIN' to: 'f_measure/N14_15/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/CIN' to: 'f_measure/N14_14/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/CIN' to: 'f_measure/N14_13/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/CIN' to: 'f_measure/N14_12/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/CIN' to: 'f_measure/N14_11/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/CIN' to: 'f_measure/N14_10/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/CIN' to: 'f_measure/N14_9/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/CIN' to: 'f_measure/N14_8/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/CIN' to: 'f_measure/N14_7/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/CIN' to: 'f_measure/N14_6/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/CIN' to: 'f_measure/N14_5/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/CIN' to: 'f_measure/N14_4/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/CIN' to: 'f_measure/N14_3/Z'
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_1/I1' to: 'f_measure/N14_1/Z'
C: STA-3003: The timing arc 'I1->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/I1' to: 'f_measure/N14_2/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_2/COUT from different propagation path.
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/I1' to: 'f_measure/N14_2/Z'
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/I3' to: 'f_measure/N14_3/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/I3' to: 'f_measure/N14_3/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/I3' to: 'f_measure/N14_4/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/I3' to: 'f_measure/N14_4/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/I3' to: 'f_measure/N14_5/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/I3' to: 'f_measure/N14_5/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/I3' to: 'f_measure/N14_6/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/I3' to: 'f_measure/N14_6/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/I3' to: 'f_measure/N14_7/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/I3' to: 'f_measure/N14_7/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/I3' to: 'f_measure/N14_8/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/I3' to: 'f_measure/N14_8/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/I3' to: 'f_measure/N14_9/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/I3' to: 'f_measure/N14_9/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/I3' to: 'f_measure/N14_10/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/I3' to: 'f_measure/N14_10/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/I3' to: 'f_measure/N14_11/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/I3' to: 'f_measure/N14_11/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/I3' to: 'f_measure/N14_12/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/I3' to: 'f_measure/N14_12/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/I3' to: 'f_measure/N14_13/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/I3' to: 'f_measure/N14_13/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/I3' to: 'f_measure/N14_14/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/I3' to: 'f_measure/N14_14/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/I3' to: 'f_measure/N14_15/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/I3' to: 'f_measure/N14_15/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/I3' to: 'f_measure/N14_16/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/I3' to: 'f_measure/N14_16/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/I3' to: 'f_measure/N14_17/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/I3' to: 'f_measure/N14_17/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/I3' to: 'f_measure/N14_18/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/I3' to: 'f_measure/N14_18/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/I3' to: 'f_measure/N14_19/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_23/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_23/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_24/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_24/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_25/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_25/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_26/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_26/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_27/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_27/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_28/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_28/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_29/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_29/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_30/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_30/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_31/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_31/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_2/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/Z from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r0/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                63           2  {divadf/clk_out/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                33           1  {sys_clk}
 clk_fx_Inferred          1000.000     {0 500}        Declared                31           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_0        asynchronous               sys_clk_Inferred                        
 Inferred_clock_group_1        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_2        asynchronous               f_measure/gate/Q[0]_Inferred            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     229.938 MHz       1000.000          4.349        995.651
 sys_clk_Inferred             1.000 MHz     224.115 MHz       1000.000          4.462        995.538
 clk_fx_Inferred              1.000 MHz     453.721 MHz       1000.000          2.204        997.796
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   995.651       0.000              0             91
 sys_clk_Inferred       sys_clk_Inferred           995.538       0.000              0             33
 clk_fx_Inferred        clk_fx_Inferred            997.796       0.000              0             31
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.550       0.000              0             91
 sys_clk_Inferred       sys_clk_Inferred             0.990       0.000              0             33
 clk_fx_Inferred        clk_fx_Inferred              0.990       0.000              0             31
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred                      499.102       0.000              0             63
 sys_clk_Inferred                                  499.279       0.000              0             33
 clk_fx_Inferred                                   499.279       0.000              0             31
 f_measure/gate/Q[0]_Inferred                      499.380       0.000              0             31
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.209 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.989         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.171 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.612         fifo/_N433       
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.798 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N128
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.830 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.830         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.862 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.862         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N130
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.894 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.894         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.926 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.926         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N132
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.958         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N134
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.054 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.054         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N136
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.086 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.118 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N138
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.334 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.845         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/I2 (GTP_LUT3)
                                   td                    0.174       4.019 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       4.389         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/I2 (GTP_LUT5CARRY)
                                   td                    0.228       4.617 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       4.987         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/I4 (GTP_LUT5)
                                   td                    0.164       5.151 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.151         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   5.151         Logic Levels: 16 
                                                                                   Logic: 1.795ns(42.067%), Route: 2.472ns(57.933%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884    1000.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.884                          
 clock uncertainty                                      -0.050    1000.834                          

 Setup time                                             -0.032    1000.802                          

 Data required time                                               1000.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.802                          
 Data arrival time                                                  -5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.651                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.209 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.989         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.171 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.612         fifo/_N433       
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.798 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N128
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.830 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.830         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.862 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.862         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N130
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.894 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.894         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.926 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.926         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N132
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.958         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N134
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.054 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.054         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N136
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.086 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.118 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N138
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.334 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.845         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/I0 (GTP_LUT5)
                                   td                    0.239       4.084 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.084         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   4.084         Logic Levels: 14 
                                                                                   Logic: 1.468ns(45.875%), Route: 1.732ns(54.125%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884    1000.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.884                          
 clock uncertainty                                      -0.050    1000.834                          

 Setup time                                             -0.017    1000.817                          

 Data required time                                               1000.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.817                          
 Data arrival time                                                  -4.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.733                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.209 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       1.989         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.171 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       2.612         fifo/_N433       
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       2.798 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.798         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N128
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.830 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.830         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.862 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.862         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N130
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.894 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.894         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.926 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.926         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N132
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.958 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.958         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       2.990 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N134
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.022 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.022         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.054 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.054         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N136
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.086 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.118 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N138
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.150 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.150         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N139
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.216       3.366 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       3.877         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/I2 (GTP_LUT3)
                                   td                    0.164       4.041 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.041         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [12]
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   4.041         Logic Levels: 15 
                                                                                   Logic: 1.425ns(45.138%), Route: 1.732ns(54.862%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884    1000.884         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.884                          
 clock uncertainty                                      -0.050    1000.834                          

 Setup time                                             -0.032    1000.802                          

 Data required time                                               1000.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.802                          
 Data arrival time                                                  -4.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.761                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.294
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       adget/data_reg[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.201 f       adget/data_reg[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.981         data_reg[0]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   1.981         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.294       1.294         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.294                          
 clock uncertainty                                       0.000       1.294                          

 Hold time                                               0.137       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                  -1.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.294
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       adget/data_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.201 f       adget/data_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.981         data_reg[2]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   1.981         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.294       1.294         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.294                          
 clock uncertainty                                       0.000       1.294                          

 Hold time                                               0.137       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                  -1.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.294
  Launch Clock Delay      :  0.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       0.884       0.884         nt_adc_clk2      
                                                                           r       adget/data_reg[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.201 f       adget/data_reg[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       1.981         data_reg[3]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)

 Data arrival time                                                   1.981         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.294       1.294         nt_adc_clk2      
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.294                          
 clock uncertainty                                       0.000       1.294                          

 Hold time                                               0.137       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                  -1.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[31]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[21]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       divadf/cnt[21]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         divadf/cnt [21]  
                                                                                   divadf/N41_22/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       divadf/N41_22/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         divadf/_N478     
                                                                                   divadf/N41_28/I4 (GTP_LUT5)
                                   td                    0.174       5.337 f       divadf/N41_28/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.778         divadf/_N484     
                                                                                   divadf/N41_32/I0 (GTP_LUT5)
                                   td                    0.231       6.009 f       divadf/N41_32/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       6.757         divadf/N41       
                                                                                   divadf/N7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.985 f       divadf/N7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         divadf/_N29      
                                                                                   divadf/N7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.017 r       divadf/N7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.017         divadf/_N30      
                                                                                   divadf/N7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.049 r       divadf/N7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.049         divadf/_N31      
                                                                                   divadf/N7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.081 r       divadf/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.081         divadf/_N32      
                                                                                   divadf/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.113 r       divadf/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.113         divadf/_N33      
                                                                                   divadf/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.145 r       divadf/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.145         divadf/_N34      
                                                                                   divadf/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.177 r       divadf/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.177         divadf/_N35      
                                                                                   divadf/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.209 r       divadf/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.209         divadf/_N36      
                                                                                   divadf/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.241 r       divadf/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.241         divadf/_N37      
                                                                                   divadf/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.273 r       divadf/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         divadf/_N38      
                                                                                   divadf/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.305 r       divadf/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.305         divadf/_N39      
                                                                                   divadf/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.337 r       divadf/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.337         divadf/_N40      
                                                                                   divadf/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.369 r       divadf/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.369         divadf/_N41      
                                                                                   divadf/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.401 r       divadf/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.401         divadf/_N42      
                                                                                   divadf/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.433 r       divadf/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.433         divadf/_N43      
                                                                                   divadf/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.465 r       divadf/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.465         divadf/_N44      
                                                                                   divadf/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.497 r       divadf/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.497         divadf/_N45      
                                                                                   divadf/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.529 r       divadf/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.529         divadf/_N46      
                                                                                   divadf/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.561 r       divadf/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.561         divadf/_N47      
                                                                                   divadf/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.593 r       divadf/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.593         divadf/_N48      
                                                                                   divadf/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.625 r       divadf/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.625         divadf/_N49      
                                                                                   divadf/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.657 r       divadf/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         divadf/_N50      
                                                                                   divadf/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       divadf/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         divadf/_N51      
                                                                                   divadf/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       divadf/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         divadf/_N52      
                                                                                   divadf/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       divadf/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         divadf/_N53      
                                                                                   divadf/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.785 r       divadf/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.785         divadf/_N54      
                                                                                   divadf/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.817 r       divadf/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         divadf/_N55      
                                                                                   divadf/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.849 r       divadf/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         divadf/_N56      
                                                                                   divadf/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.881 r       divadf/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.881         divadf/_N57      
                                                                                   divadf/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.913 r       divadf/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.913         divadf/_N58      
                                                                                   divadf/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.945 r       divadf/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.945         divadf/_N59      
                                                                                   divadf/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.161 f       divadf/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.161         divadf/N43 [31]  
                                                                           f       divadf/cnt[31]/D (GTP_DFF_C)

 Data arrival time                                                   8.161         Logic Levels: 35 
                                                                                   Logic: 2.395ns(54.494%), Route: 2.000ns(45.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555    1003.766         nt_sys_clk       
                                                                           r       divadf/cnt[31]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -8.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.538                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[30]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[21]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       divadf/cnt[21]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         divadf/cnt [21]  
                                                                                   divadf/N41_22/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       divadf/N41_22/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         divadf/_N478     
                                                                                   divadf/N41_28/I4 (GTP_LUT5)
                                   td                    0.174       5.337 f       divadf/N41_28/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.778         divadf/_N484     
                                                                                   divadf/N41_32/I0 (GTP_LUT5)
                                   td                    0.231       6.009 f       divadf/N41_32/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       6.757         divadf/N41       
                                                                                   divadf/N7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.985 f       divadf/N7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         divadf/_N29      
                                                                                   divadf/N7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.017 r       divadf/N7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.017         divadf/_N30      
                                                                                   divadf/N7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.049 r       divadf/N7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.049         divadf/_N31      
                                                                                   divadf/N7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.081 r       divadf/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.081         divadf/_N32      
                                                                                   divadf/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.113 r       divadf/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.113         divadf/_N33      
                                                                                   divadf/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.145 r       divadf/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.145         divadf/_N34      
                                                                                   divadf/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.177 r       divadf/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.177         divadf/_N35      
                                                                                   divadf/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.209 r       divadf/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.209         divadf/_N36      
                                                                                   divadf/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.241 r       divadf/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.241         divadf/_N37      
                                                                                   divadf/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.273 r       divadf/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         divadf/_N38      
                                                                                   divadf/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.305 r       divadf/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.305         divadf/_N39      
                                                                                   divadf/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.337 r       divadf/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.337         divadf/_N40      
                                                                                   divadf/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.369 r       divadf/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.369         divadf/_N41      
                                                                                   divadf/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.401 r       divadf/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.401         divadf/_N42      
                                                                                   divadf/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.433 r       divadf/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.433         divadf/_N43      
                                                                                   divadf/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.465 r       divadf/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.465         divadf/_N44      
                                                                                   divadf/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.497 r       divadf/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.497         divadf/_N45      
                                                                                   divadf/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.529 r       divadf/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.529         divadf/_N46      
                                                                                   divadf/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.561 r       divadf/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.561         divadf/_N47      
                                                                                   divadf/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.593 r       divadf/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.593         divadf/_N48      
                                                                                   divadf/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.625 r       divadf/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.625         divadf/_N49      
                                                                                   divadf/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.657 r       divadf/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         divadf/_N50      
                                                                                   divadf/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       divadf/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         divadf/_N51      
                                                                                   divadf/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       divadf/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         divadf/_N52      
                                                                                   divadf/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       divadf/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         divadf/_N53      
                                                                                   divadf/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.785 r       divadf/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.785         divadf/_N54      
                                                                                   divadf/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.817 r       divadf/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         divadf/_N55      
                                                                                   divadf/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.849 r       divadf/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         divadf/_N56      
                                                                                   divadf/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.881 r       divadf/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.881         divadf/_N57      
                                                                                   divadf/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.913 r       divadf/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.913         divadf/_N58      
                                                                                   divadf/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.129 f       divadf/N7_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.129         divadf/N43 [30]  
                                                                           f       divadf/cnt[30]/D (GTP_DFF_C)

 Data arrival time                                                   8.129         Logic Levels: 34 
                                                                                   Logic: 2.363ns(54.160%), Route: 2.000ns(45.840%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555    1003.766         nt_sys_clk       
                                                                           r       divadf/cnt[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -8.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.570                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[29]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[21]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       divadf/cnt[21]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         divadf/cnt [21]  
                                                                                   divadf/N41_22/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       divadf/N41_22/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         divadf/_N478     
                                                                                   divadf/N41_28/I4 (GTP_LUT5)
                                   td                    0.174       5.337 f       divadf/N41_28/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.778         divadf/_N484     
                                                                                   divadf/N41_32/I0 (GTP_LUT5)
                                   td                    0.231       6.009 f       divadf/N41_32/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       6.757         divadf/N41       
                                                                                   divadf/N7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.985 f       divadf/N7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         divadf/_N29      
                                                                                   divadf/N7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.017 r       divadf/N7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.017         divadf/_N30      
                                                                                   divadf/N7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.049 r       divadf/N7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.049         divadf/_N31      
                                                                                   divadf/N7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.081 r       divadf/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.081         divadf/_N32      
                                                                                   divadf/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.113 r       divadf/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.113         divadf/_N33      
                                                                                   divadf/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.145 r       divadf/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.145         divadf/_N34      
                                                                                   divadf/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.177 r       divadf/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.177         divadf/_N35      
                                                                                   divadf/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.209 r       divadf/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.209         divadf/_N36      
                                                                                   divadf/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.241 r       divadf/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.241         divadf/_N37      
                                                                                   divadf/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.273 r       divadf/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         divadf/_N38      
                                                                                   divadf/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.305 r       divadf/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.305         divadf/_N39      
                                                                                   divadf/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.337 r       divadf/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.337         divadf/_N40      
                                                                                   divadf/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.369 r       divadf/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.369         divadf/_N41      
                                                                                   divadf/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.401 r       divadf/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.401         divadf/_N42      
                                                                                   divadf/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.433 r       divadf/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.433         divadf/_N43      
                                                                                   divadf/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.465 r       divadf/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.465         divadf/_N44      
                                                                                   divadf/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.497 r       divadf/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.497         divadf/_N45      
                                                                                   divadf/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.529 r       divadf/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.529         divadf/_N46      
                                                                                   divadf/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.561 r       divadf/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.561         divadf/_N47      
                                                                                   divadf/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.593 r       divadf/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.593         divadf/_N48      
                                                                                   divadf/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.625 r       divadf/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.625         divadf/_N49      
                                                                                   divadf/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.657 r       divadf/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         divadf/_N50      
                                                                                   divadf/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       divadf/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         divadf/_N51      
                                                                                   divadf/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       divadf/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         divadf/_N52      
                                                                                   divadf/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       divadf/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         divadf/_N53      
                                                                                   divadf/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.785 r       divadf/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.785         divadf/_N54      
                                                                                   divadf/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.817 r       divadf/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         divadf/_N55      
                                                                                   divadf/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.849 r       divadf/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.849         divadf/_N56      
                                                                                   divadf/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.881 r       divadf/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.881         divadf/_N57      
                                                                                   divadf/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.097 f       divadf/N7_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.097         divadf/N43 [29]  
                                                                           f       divadf/cnt[29]/D (GTP_DFF_C)

 Data arrival time                                                   8.097         Logic Levels: 33 
                                                                                   Logic: 2.331ns(53.821%), Route: 2.000ns(46.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555    1003.766         nt_sys_clk       
                                                                           r       divadf/cnt[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -8.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.602                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[1]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         divadf/cnt [0]   
                                                                                   divadf/N7_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       divadf/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         divadf/N43 [1]   
                                                                           r       divadf/cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         divadf/cnt [0]   
                                                                                   divadf/N7_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       divadf/N7_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         divadf/N43 [0]   
                                                                           r       divadf/cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[15]/CLK (GTP_DFF_C)
Endpoint    : divadf/cnt[15]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[15]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/cnt[15]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         divadf/cnt [15]  
                                                                                   divadf/N7_16/I1 (GTP_LUT5CARRY)
                                   td                    0.351       4.875 f       divadf/N7_16/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.875         divadf/N43 [15]  
                                                                           f       divadf/cnt[15]/D (GTP_DFF_C)

 Data arrival time                                                   4.875         Logic Levels: 1  
                                                                                   Logic: 0.668ns(60.234%), Route: 0.441ns(39.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/cnt[15]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.076                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[30]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N95   
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N96   
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N97   
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N98   
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N99   
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N100  
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N101  
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N102  
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N103  
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N104  
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N105  
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N106  
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N107  
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N108  
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N109  
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N110  
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N111  
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N112  
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N113  
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N114  
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N115  
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N116  
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N117  
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N118  
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N119  
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N120  
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N121  
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N122  
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.655 r       f_measure/N14_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         f_measure/_N123  
                                                                                   f_measure/N14_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.687 r       f_measure/N14_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.687         f_measure/_N124  
                                                                                   f_measure/N14_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.903 f       f_measure/N14_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.903         f_measure/N42 [30]
                                                                           f       f_measure/cnt_fx[30]/D (GTP_DFF_C)

 Data arrival time                                                   5.903         Logic Levels: 31 
                                                                                   Logic: 1.655ns(77.445%), Route: 0.482ns(22.555%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.796                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[29]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N95   
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N96   
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N97   
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N98   
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N99   
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N100  
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N101  
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N102  
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N103  
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N104  
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N105  
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N106  
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N107  
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N108  
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N109  
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N110  
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N111  
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N112  
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N113  
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N114  
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N115  
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N116  
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N117  
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N118  
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N119  
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N120  
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N121  
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N122  
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.655 r       f_measure/N14_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         f_measure/_N123  
                                                                                   f_measure/N14_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.871 f       f_measure/N14_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.871         f_measure/N42 [29]
                                                                           f       f_measure/cnt_fx[29]/D (GTP_DFF_C)

 Data arrival time                                                   5.871         Logic Levels: 30 
                                                                                   Logic: 1.623ns(77.102%), Route: 0.482ns(22.898%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.828                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[28]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N95   
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N96   
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N97   
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N98   
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N99   
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N100  
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N101  
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N102  
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N103  
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N104  
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N105  
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N106  
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N107  
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N108  
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N109  
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N110  
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N111  
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N112  
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N113  
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N114  
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N115  
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N116  
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N117  
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N118  
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N119  
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N120  
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N121  
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N122  
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.839 f       f_measure/N14_29/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.839         f_measure/N42 [28]
                                                                           f       f_measure/cnt_fx[28]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 29 
                                                                                   Logic: 1.591ns(76.749%), Route: 0.482ns(23.251%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.860                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[0]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       f_measure/N14_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         f_measure/N42 [0]
                                                                           r       f_measure/cnt_fx[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[1]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       f_measure/N14_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         f_measure/N42 [1]
                                                                           r       f_measure/cnt_fx[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[2]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[2]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         f_measure/cnt_fx [2]
                                                                                   f_measure/N14_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       4.805 f       f_measure/N14_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.805         f_measure/N42 [2]
                                                                           f       f_measure/cnt_fx[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.805         Logic Levels: 1  
                                                                                   Logic: 0.598ns(57.555%), Route: 0.441ns(42.445%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.006                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/CLK (GTP_DFF_C)
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/clk_out/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.384       5.467         nt_adc_clk2      
                                                                                   adc_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.876 f       adc_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.876         adc_clk          
 adc_clk                                                                   f       adc_clk (port)   

 Data arrival time                                                   7.876         Logic Levels: 1  
                                                                                   Logic: 2.726ns(66.326%), Route: 1.384ns(33.674%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/CLK (GTP_DFF_C)
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=34)       2.555       3.766         nt_sys_clk       
                                                                           r       divadf/clk_out/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=66)       1.384       5.467         nt_adc_clk2      
                                                                                   adc_clk2_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.876 f       adc_clk2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.876         adc_clk2         
 adc_clk2                                                                  f       adc_clk2 (port)  

 Data arrival time                                                   7.876         Logic Levels: 1  
                                                                                   Logic: 2.726ns(66.326%), Route: 1.384ns(33.674%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : adget/cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.312         nt_rst           
                                                                                   N16_0/I (GTP_INV)
                                   td                    0.000       1.312 r       N16_0/Z (GTP_INV)
                                   net (fanout=182)      1.860       3.172         N16_0            
                                                                           r       adget/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   3.172         Logic Levels: 2  
                                                                                   Logic: 1.312ns(41.362%), Route: 1.860ns(58.638%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[6] (port)
Endpoint    : adget/data_reg[2]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[6]                                            0.000       0.000 r       adc_data1[6] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[6]     
                                                                                   adc_data1_ibuf[6]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[6]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[6]  
                                                                           r       adget/data_reg[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[10]                                           0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[10]    
                                                                                   adc_data1_ibuf[10]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[10]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[10] 
                                                                           r       adget/data_reg[6]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[9]                                            0.000       0.000 r       adc_data1[9] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[9]     
                                                                                   adc_data1_ibuf[9]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[9]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[9]  
                                                                           r       adget/data_reg[5]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 4.000 sec
Action synthesize: CPU time elapsed is 3.000 sec
Current time: Tue Jul  2 22:33:14 2024
Action synthesize: Peak memory pool usage is 200,069,120 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jul  2 22:33:15 2024
Compiling architecture definition.
Analyzing project file 'F:/longxindaima/test2/test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/longxindaima/test2/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_fx in design, driver pin O(instance clk_fx_ibuf) -> load pin CLK(instance f_measure/cnt_fx[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT1(instance clk_wiz_0_inst/u_pll_e1) -> load pin CLK(instance f_measure/cnt_gate[0]).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance divadf/clk_out).
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT0(instance clk_wiz_0_inst/u_pll_e1) -> load pin CLK(instance csget/spi_cs_r0).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.109375 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 396      | 26304         | 2                   
| LUT                   | 358      | 17536         | 3                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 2        | 48            | 5                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 23       | 240           | 10                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 4        | 20            | 20                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/longxindaima/test2/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.531 sec
Current time: Tue Jul  2 22:33:18 2024
Action dev_map: Peak memory pool usage is 172,175,360 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jul  2 22:33:18 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file F:/longxindaima/test2/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/longxindaima/test2/device_map/top.pcf
Executing : def_port LEDTEST -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port LEDTEST -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port adc_clk -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port adc_clk -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port adc_clk2 -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port adc_clk2 -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data_reve[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {adc_data_reve[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port miso_o -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port miso_o -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port test -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port test -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {adc_data1[0]} -LOC T17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 13)] Object 'adc_data1[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[0]} -LOC T17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[1]} -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 14)] Object 'adc_data1[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[1]} -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[2]} -LOC U17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 15)] Object 'adc_data1[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[2]} -LOC U17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[3]} -LOC U18 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 16)] Object 'adc_data1[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data1[3]} -LOC U18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[4]} -LOC M13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[4]} -LOC M13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[5]} -LOC M14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[5]} -LOC M14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[6]} -LOC L14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[6]} -LOC L14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[7]} -LOC L15 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[7]} -LOC L15 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[8]} -LOC N18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[8]} -LOC N18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[9]} -LOC L18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[9]} -LOC L18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[10]} -LOC L17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[10]} -LOC L17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data1[11]} -LOC N16 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {adc_data1[11]} -LOC N16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[0]} -LOC R11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 25)] Object 'adc_data2[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[0]} -LOC R11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 26)] Object 'adc_data2[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 27)] Object 'adc_data2[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 28)] Object 'adc_data2[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[4]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 29)] Object 'adc_data2[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[4]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[5]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 30)] Object 'adc_data2[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[5]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[6]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 31)] Object 'adc_data2[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[6]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[7]} -LOC R15 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 32)] Object 'adc_data2[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[7]} -LOC R15 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[8]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 33)] Object 'adc_data2[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[8]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[9]} -LOC T16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 34)] Object 'adc_data2[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[9]} -LOC T16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[10]} -LOC R16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 35)] Object 'adc_data2[10]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[10]} -LOC R16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {adc_data2[11]} -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 36)] Object 'adc_data2[11]' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc_data2[11]} -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port clk_fx -LOC J17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port clk_fx -LOC J17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port cs_n_i -LOC F14 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/longxindaima/test2/device_map/top.pcf(line number: 38)] | Port cs_n_i has been placed at location F14, whose type is share pin.
Executing : def_port cs_n_i -LOC F14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port fifo_rst_n -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 39)] Object 'fifo_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port fifo_rst_n -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port mosi_i -LOC G13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [F:/longxindaima/test2/device_map/top.pcf(line number: 40)] Object 'mosi_i' is dangling, which has no connection. it will be ignored.
Executing : def_port mosi_i -LOC G13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC V12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst -LOC V12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port sclk_i -LOC F13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port sclk_i -LOC F13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/longxindaima/test2/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_wiz_0_inst/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_107.
Pre global placement takes 1.06 sec.
Run super clustering :
	Initial slack 991262.
	1 iterations finished.
	Final slack 991262.
Super clustering done.
Design Utilization : 3%.
Global placement takes 0.22 sec.
Wirelength after global placement is 3022.
Placed fixed group with base inst LEDTEST/opit_1 on IOL_7_253.
Placed fixed group with base inst adc_clk2_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst adc_clk_obuf/opit_1 on IOL_151_89.
Placed fixed group with base inst adc_data1_ibuf[4]/opit_1 on IOL_151_146.
Placed fixed group with base inst adc_data1_ibuf[5]/opit_1 on IOL_151_145.
Placed fixed group with base inst adc_data1_ibuf[6]/opit_1 on IOL_151_129.
Placed fixed group with base inst adc_data1_ibuf[7]/opit_1 on IOL_151_130.
Placed fixed group with base inst adc_data1_ibuf[8]/opit_1 on IOL_151_138.
Placed fixed group with base inst adc_data1_ibuf[9]/opit_1 on IOL_151_166.
Placed fixed group with base inst adc_data1_ibuf[10]/opit_1 on IOL_151_165.
Placed fixed group with base inst adc_data1_ibuf[11]/opit_1 on IOL_151_133.
Placed fixed group with base inst adc_data_reve[0]/opit_1 on IOL_151_114.
Placed fixed group with base inst adc_data_reve[1]/opit_1 on IOL_151_113.
Placed fixed group with base inst adc_data_reve[2]/opit_1 on IOL_151_102.
Placed fixed group with base inst adc_data_reve[3]/opit_1 on IOL_151_101.
Placed fixed group with base inst clk_fx_ibuf/opit_1 on IOL_151_173.
Placed fixed instance clk_wiz_0_inst/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_104.
Placed fixed group with base inst cs_n_i_ibuf/opit_1 on IOL_151_242.
Placed fixed group with base inst miso_o_obuf/opit_1 on IOL_151_234.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst sclk_i_ibuf/opit_1 on IOL_151_241.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst test_obuf/opit_1 on IOL_151_253.
Placed fixed group with base inst uart_tx/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 4266.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack 991262.
	1 iterations finished.
	Final slack 991262.
Super clustering done.
Design Utilization : 3%.
Wirelength after post global placement is 4078.
Post global placement takes 0.19 sec.
Wirelength after legalization is 4359.
Legalization takes 0.05 sec.
Worst slack before Replication Place is 995284.
Wirelength after replication placement is 4359.
Legalized cost 995284.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 4362.
Timing-driven detailed placement takes 0.34 sec.
Placement done.
Total placement takes 1.97 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Building routing graph takes 0.70 sec.
Worst slack is 995745.
Processing design graph takes 0.11 sec.
Total memory for routing:
	47.147900 M.
Total nets for routing : 772.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 15 nets, it takes 0.02 sec.
Global routing takes 0.02 sec.
Total 798 subnets.
    forward max bucket size 1333 , backward 1026.
        Unrouted nets 536 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 1333 , backward 1026.
        Unrouted nets 424 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 110 , backward 45.
        Unrouted nets 289 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 100 , backward 62.
        Unrouted nets 296 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 32 , backward 79.
        Unrouted nets 255 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 82 , backward 85.
        Unrouted nets 224 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 150 , backward 89.
        Unrouted nets 148 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 101 , backward 114.
        Unrouted nets 108 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 76 , backward 51.
        Unrouted nets 76 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 98 , backward 58.
        Unrouted nets 59 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 30.
        Unrouted nets 35 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 31.
        Unrouted nets 24 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 31.
        Unrouted nets 9 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 68.
        Unrouted nets 6 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 43.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from fifo/N29/gateop:Z to fifo/wr_flag_ce/opit_0:CLK is routed by SRB.
C: Route-2036: The clock path from f_measure/gate/opit_0_inv:Q to f_measure/fre[19]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from csget/N7/gateop:Z to fiforst/num[6]/opit_0_inv_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from divadf/clk_out/opit_0_inv:Q to adget/cnt[1]/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 0.39 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_146_253.
I: Route-6001: Insert route through in USCM_74_132.
    Annotate routing result again.
Finish routing takes 0.09 sec.
Used srb routing arc is 5655.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.58 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 126      | 3274          | 4                   
|   FF                     | 327      | 19644         | 2                   
|   LUT                    | 314      | 13096         | 2                   
|   LUT-FF pairs           | 76       | 13096         | 1                   
| Use of CLMS              | 30       | 1110          | 3                   
|   FF                     | 69       | 6660          | 1                   
|   LUT                    | 67       | 4440          | 2                   
|   LUT-FF pairs           | 29       | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 2        | 48            | 4                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 23       | 240           | 10                  
|   IOBD                   | 10       | 120           | 8                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 13       | 114           | 11                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 23       | 240           | 10                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 5        | 20            | 25                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 8.000 sec
Action pnr: CPU time elapsed is 6.484 sec
Current time: Tue Jul  2 22:33:25 2024
Action pnr: Peak memory pool usage is 388,050,944 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:04s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jul  2 22:33:26 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'I01->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Cout'
C: STA-3003: The timing arc 'Cin->Y' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Y'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I01->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I11->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I11->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ/Y from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'csget/spi_cs_r0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_A2Q20/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/opit_0_inv_L5Q/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue Jul  2 22:33:30 2024
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                57           2  {divadf/clk_out/opit_0_inv/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                17           1  {sys_clk}
 clk_fx_Inferred          1000.000     {0 500}        Declared                16           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_0        asynchronous               sys_clk_Inferred                        
 Inferred_clock_group_1        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_2        asynchronous               f_measure/gate/Q[0]_Inferred            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     175.809 MHz       1000.000          5.688        994.312
 sys_clk_Inferred             1.000 MHz     211.954 MHz       1000.000          4.718        995.282
 clk_fx_Inferred              1.000 MHz     404.858 MHz       1000.000          2.470        997.530
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   994.312       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred           995.282       0.000              0             81
 clk_fx_Inferred        clk_fx_Inferred            997.530       0.000              0             47
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                    -0.046      -0.091              2            145
 sys_clk_Inferred       sys_clk_Inferred             0.493       0.000              0             81
 clk_fx_Inferred        clk_fx_Inferred              0.492       0.000              0             47
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred                      498.843       0.000              0             57
 sys_clk_Inferred                                  499.491       0.000              0             17
 clk_fx_Inferred                                   499.489       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.201       0.000              0             31
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   995.473       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred           996.132       0.000              0             81
 clk_fx_Inferred        clk_fx_Inferred            997.953       0.000              0             47
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.091       0.000              0            145
 sys_clk_Inferred       sys_clk_Inferred             0.418       0.000              0             81
 clk_fx_Inferred        clk_fx_Inferred              0.417       0.000              0             47
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf/clk_out/Q[0]_Inferred                      499.395       0.000              0             57
 sys_clk_Inferred                                  499.657       0.000              0             17
 clk_fx_Inferred                                   499.654       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.618       0.000              0             31
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.925
  Launch Clock Delay      :  0.928
  Clock Pessimism Removal :  0.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.928       0.928         nt_adc_clk2      
 CLMA_98_176/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q1                    tco                   0.261       1.189 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.755       1.944         fifo/full_first  
 CLMA_90_173/Y0                    td                    0.383       2.327 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.430       2.757         fifo/_N433       
                                                         0.276       3.033 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.033         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_164/COUT                  td                    0.097       3.130 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.130         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
 CLMA_90_168/Y1                    td                    0.381       3.511 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.605       4.116         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMA_86_160/Y0                    td                    0.282       4.398 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.865       5.263         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_86_173/COUT                  td                    0.434       5.697 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.697         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMS_86_177/Y1                    td                    0.340       6.037 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.416       6.453         _N0              
 CLMA_90_173/B4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.453         Logic Levels: 6  
                                                                                   Logic: 2.454ns(44.416%), Route: 3.071ns(55.584%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_176/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.925    1000.925         nt_adc_clk2      
 CLMA_90_173/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.023    1000.948                          
 clock uncertainty                                      -0.050    1000.898                          

 Setup time                                             -0.133    1000.765                          

 Data required time                                               1000.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.765                          
 Data arrival time                                                  -6.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.312                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.801
  Launch Clock Delay      :  0.928
  Clock Pessimism Removal :  0.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.928       0.928         nt_adc_clk2      
 CLMA_98_176/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q1                    tco                   0.261       1.189 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.755       1.944         fifo/full_first  
 CLMA_90_173/Y0                    td                    0.383       2.327 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.430       2.757         fifo/_N433       
                                                         0.276       3.033 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.033         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_164/COUT                  td                    0.097       3.130 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.130         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                         0.060       3.190 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.190         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
 CLMA_90_168/COUT                  td                    0.097       3.287 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.287         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
 CLMA_90_172/Y1                    td                    0.381       3.668 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.574       4.242         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMS_86_177/C1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.242         Logic Levels: 4  
                                                                                   Logic: 1.555ns(46.922%), Route: 1.759ns(53.078%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_176/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.801    1000.801         nt_adc_clk2      
 CLMS_86_177/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.023    1000.824                          
 clock uncertainty                                      -0.050    1000.774                          

 Setup time                                             -0.251    1000.523                          

 Data required time                                               1000.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.523                          
 Data arrival time                                                  -4.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.281                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L3
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.925
  Launch Clock Delay      :  0.928
  Clock Pessimism Removal :  0.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.928       0.928         nt_adc_clk2      
 CLMA_98_176/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q1                    tco                   0.261       1.189 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.755       1.944         fifo/full_first  
 CLMA_90_173/Y0                    td                    0.383       2.327 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.430       2.757         fifo/_N433       
                                                         0.276       3.033 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.033         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_164/COUT                  td                    0.097       3.130 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.130         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                         0.060       3.190 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.190         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
 CLMA_90_168/COUT                  td                    0.097       3.287 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.287         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                         0.060       3.347 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.347         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
 CLMA_90_172/COUT                  td                    0.097       3.444 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.444         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N139
 CLMA_90_176/Y0                    td                    0.198       3.642 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[12]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.571       4.213         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
 CLMA_90_173/B3                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.213         Logic Levels: 5  
                                                                                   Logic: 1.529ns(46.545%), Route: 1.756ns(53.455%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_176/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.925    1000.925         nt_adc_clk2      
 CLMA_90_173/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.023    1000.948                          
 clock uncertainty                                      -0.050    1000.898                          

 Setup time                                             -0.341    1000.557                          

 Data required time                                               1000.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.557                          
 Data arrival time                                                  -4.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.344                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.731  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.726
  Launch Clock Delay      :  0.925
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.925       0.925         nt_adc_clk2      
 CLMA_90_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_90_172/Q0                    tco                   0.223       1.148 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.604       1.752         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [8]
 DRM_62_164/ADA0[10]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]

 Data arrival time                                                   1.752         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.965%), Route: 0.604ns(73.035%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.726       1.726         nt_adc_clk2      
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.070       1.656                          
 clock uncertainty                                       0.000       1.656                          

 Hold time                                               0.142       1.798                          

 Data required time                                                  1.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.798                          
 Data arrival time                                                  -1.752                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.046                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[12]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.731  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.726
  Launch Clock Delay      :  0.925
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.925       0.925         nt_adc_clk2      
 CLMA_90_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_90_172/Q2                    tco                   0.223       1.148 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.605       1.753         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [10]
 DRM_62_164/ADA0[12]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[12]

 Data arrival time                                                   1.753         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.932%), Route: 0.605ns(73.068%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.726       1.726         nt_adc_clk2      
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.070       1.656                          
 clock uncertainty                                       0.000       1.656                          

 Hold time                                               0.142       1.798                          

 Data required time                                                  1.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.798                          
 Data arrival time                                                  -1.753                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.045                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv/D
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.478  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.476
  Launch Clock Delay      :  0.928
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.928       0.928         nt_adc_clk2      
 CLMA_94_168/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/CLK

 CLMA_94_168/Q2                    tco                   0.223       1.151 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.291       1.442         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMS_86_165/M1                                                            f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv/D

 Data arrival time                                                   1.442         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.476       1.476         nt_adc_clk2      
 CLMS_86_165/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.070       1.406                          
 clock uncertainty                                       0.000       1.406                          

 Hold time                                              -0.016       1.390                          

 Data required time                                                  1.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.390                          
 Data arrival time                                                  -1.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.052                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.804       4.368         ntclkbufg_2      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q1                   tco                   0.261       4.629 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.605       5.234         divadf/cnt [21]  
 CLMA_130_180/Y0                   td                    0.387       5.621 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.319       5.940         divadf/_N478     
 CLMA_130_188/Y0                   td                    0.164       6.104 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.492       6.596         divadf/_N484     
 CLMA_130_172/Y0                   td                    0.387       6.983 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.429       7.412         divadf/N41       
 CLMA_130_177/COUT                 td                    0.429       7.841 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.841         divadf/_N32      
                                                         0.060       7.901 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.901         divadf/_N34      
 CLMA_130_181/COUT                 td                    0.097       7.998 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.998         divadf/_N36      
                                                         0.060       8.058 r       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.058         divadf/_N38      
 CLMA_130_189/COUT                 td                    0.097       8.155 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.155         divadf/_N40      
                                                         0.060       8.215 r       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.215         divadf/_N42      
 CLMA_130_193/COUT                 td                    0.097       8.312 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.312         divadf/_N44      
                                                         0.060       8.372 r       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.372         divadf/_N46      
 CLMA_130_197/COUT                 td                    0.097       8.469 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.469         divadf/_N48      
                                                         0.060       8.529 r       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.529         divadf/_N50      
 CLMA_130_201/COUT                 td                    0.097       8.626 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.626         divadf/_N52      
                                                         0.060       8.686 r       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.686         divadf/_N54      
 CLMA_130_205/COUT                 td                    0.097       8.783 r       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.783         divadf/_N56      
                                                         0.059       8.842 f       divadf/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.842         divadf/_N58      
                                                                           f       divadf/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.842         Logic Levels: 10 
                                                                                   Logic: 2.629ns(58.762%), Route: 1.845ns(41.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108    1002.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1002.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.536    1003.728         ntclkbufg_2      
 CLMA_130_209/CLK                                                          r       divadf/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.345                          
 clock uncertainty                                      -0.050    1004.295                          

 Setup time                                             -0.171    1004.124                          

 Data required time                                               1004.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.124                          
 Data arrival time                                                  -8.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.282                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.804       4.368         ntclkbufg_2      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q1                   tco                   0.261       4.629 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.605       5.234         divadf/cnt [21]  
 CLMA_130_180/Y0                   td                    0.387       5.621 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.319       5.940         divadf/_N478     
 CLMA_130_188/Y0                   td                    0.164       6.104 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.492       6.596         divadf/_N484     
 CLMA_130_172/Y0                   td                    0.387       6.983 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.429       7.412         divadf/N41       
 CLMA_130_177/COUT                 td                    0.429       7.841 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.841         divadf/_N32      
                                                         0.060       7.901 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.901         divadf/_N34      
 CLMA_130_181/COUT                 td                    0.097       7.998 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.998         divadf/_N36      
                                                         0.060       8.058 r       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.058         divadf/_N38      
 CLMA_130_189/COUT                 td                    0.097       8.155 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.155         divadf/_N40      
                                                         0.060       8.215 r       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.215         divadf/_N42      
 CLMA_130_193/COUT                 td                    0.097       8.312 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.312         divadf/_N44      
                                                         0.060       8.372 r       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.372         divadf/_N46      
 CLMA_130_197/COUT                 td                    0.097       8.469 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.469         divadf/_N48      
                                                         0.060       8.529 r       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.529         divadf/_N50      
 CLMA_130_201/COUT                 td                    0.097       8.626 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.626         divadf/_N52      
                                                         0.060       8.686 r       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.686         divadf/_N54      
 CLMA_130_205/COUT                 td                    0.095       8.781 f       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.781         divadf/_N56      
 CLMA_130_209/CIN                                                          f       divadf/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.781         Logic Levels: 10 
                                                                                   Logic: 2.568ns(58.192%), Route: 1.845ns(41.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108    1002.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1002.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.536    1003.728         ntclkbufg_2      
 CLMA_130_209/CLK                                                          r       divadf/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.345                          
 clock uncertainty                                      -0.050    1004.295                          

 Setup time                                             -0.171    1004.124                          

 Data required time                                               1004.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.124                          
 Data arrival time                                                  -8.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.343                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.804       4.368         ntclkbufg_2      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q1                   tco                   0.261       4.629 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.605       5.234         divadf/cnt [21]  
 CLMA_130_180/Y0                   td                    0.387       5.621 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.319       5.940         divadf/_N478     
 CLMA_130_188/Y0                   td                    0.164       6.104 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.492       6.596         divadf/_N484     
 CLMA_130_172/Y0                   td                    0.387       6.983 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.429       7.412         divadf/N41       
 CLMA_130_177/COUT                 td                    0.429       7.841 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.841         divadf/_N32      
                                                         0.060       7.901 r       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.901         divadf/_N34      
 CLMA_130_181/COUT                 td                    0.097       7.998 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.998         divadf/_N36      
                                                         0.060       8.058 r       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.058         divadf/_N38      
 CLMA_130_189/COUT                 td                    0.097       8.155 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.155         divadf/_N40      
                                                         0.060       8.215 r       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.215         divadf/_N42      
 CLMA_130_193/COUT                 td                    0.097       8.312 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.312         divadf/_N44      
                                                         0.060       8.372 r       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.372         divadf/_N46      
 CLMA_130_197/COUT                 td                    0.097       8.469 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.469         divadf/_N48      
                                                         0.060       8.529 r       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.529         divadf/_N50      
 CLMA_130_201/COUT                 td                    0.097       8.626 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.626         divadf/_N52      
                                                         0.059       8.685 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.685         divadf/_N54      
                                                                           f       divadf/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.685         Logic Levels: 9  
                                                                                   Logic: 2.472ns(57.262%), Route: 1.845ns(42.738%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108    1002.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1002.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.531    1003.723         ntclkbufg_2      
 CLMA_130_205/CLK                                                          r       divadf/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.340                          
 clock uncertainty                                      -0.050    1004.290                          

 Setup time                                             -0.171    1004.119                          

 Data required time                                               1004.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.119                          
 Data arrival time                                                  -8.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.434                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.358
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108       2.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.516       3.708         ntclkbufg_2      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_177/Q0                   tco                   0.223       3.931 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.145       4.076         divadf/cnt [0]   
 CLMA_130_177/A0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.076         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.794       4.358         ntclkbufg_2      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Hold time                                              -0.125       3.583                          

 Data required time                                                  3.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.583                          
 Data arrival time                                                  -4.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.358
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108       2.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.516       3.708         ntclkbufg_2      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_177/Q0                   tco                   0.223       3.931 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.145       4.076         divadf/cnt [0]   
 CLMA_130_177/B0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   4.076         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.794       4.358         ntclkbufg_2      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Hold time                                              -0.127       3.581                          

 Data required time                                                  3.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.581                          
 Data arrival time                                                  -4.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[19]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.363
  Launch Clock Delay      :  3.713
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.108       2.192         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.521       3.713         ntclkbufg_2      
 CLMA_130_197/CLK                                                          r       divadf/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMA_130_197/Q2                   tco                   0.223       3.936 f       divadf/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.144       4.080         divadf/cnt [18]  
 CLMA_130_197/C1                                                           f       divadf/cnt[19]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.080         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.799       4.363         ntclkbufg_2      
 CLMA_130_197/CLK                                                          r       divadf/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.713                          
 clock uncertainty                                       0.000       3.713                          

 Hold time                                              -0.166       3.547                          

 Data required time                                                  3.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.547                          
 Data arrival time                                                  -4.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.345
  Launch Clock Delay      :  3.970
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.834       3.970         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q1                   tco                   0.261       4.231 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.435       4.666         f_measure/cnt_fx [1]
                                                         0.387       5.053 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.053         f_measure/_N96   
 CLMA_106_145/COUT                 td                    0.097       5.150 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.150         f_measure/_N98   
                                                         0.060       5.210 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.210         f_measure/_N100  
 CLMA_106_149/COUT                 td                    0.097       5.307 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.307         f_measure/_N102  
                                                         0.060       5.367 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.367         f_measure/_N104  
 CLMA_106_153/COUT                 td                    0.097       5.464 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.464         f_measure/_N106  
                                                         0.060       5.524 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.524         f_measure/_N108  
 CLMA_106_157/COUT                 td                    0.097       5.621 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.621         f_measure/_N110  
                                                         0.060       5.681 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.681         f_measure/_N112  
 CLMA_106_161/COUT                 td                    0.097       5.778 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.778         f_measure/_N114  
                                                         0.060       5.838 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.838         f_measure/_N116  
 CLMA_106_165/COUT                 td                    0.097       5.935 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.935         f_measure/_N118  
                                                         0.060       5.995 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.995         f_measure/_N120  
 CLMA_106_169/COUT                 td                    0.097       6.092 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.092         f_measure/_N122  
                                                         0.059       6.151 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.151         f_measure/_N124  
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin

 Data arrival time                                                   6.151         Logic Levels: 7  
                                                                                   Logic: 1.746ns(80.055%), Route: 0.435ns(19.945%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.521    1003.345         ntclkbufg_0      
 CLMA_106_173/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.557    1003.902                          
 clock uncertainty                                      -0.050    1003.852                          

 Setup time                                             -0.171    1003.681                          

 Data required time                                               1003.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.681                          
 Data arrival time                                                  -6.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.530                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.345
  Launch Clock Delay      :  3.970
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.834       3.970         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q1                   tco                   0.261       4.231 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.435       4.666         f_measure/cnt_fx [1]
                                                         0.387       5.053 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.053         f_measure/_N96   
 CLMA_106_145/COUT                 td                    0.097       5.150 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.150         f_measure/_N98   
                                                         0.060       5.210 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.210         f_measure/_N100  
 CLMA_106_149/COUT                 td                    0.097       5.307 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.307         f_measure/_N102  
                                                         0.060       5.367 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.367         f_measure/_N104  
 CLMA_106_153/COUT                 td                    0.097       5.464 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.464         f_measure/_N106  
                                                         0.060       5.524 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.524         f_measure/_N108  
 CLMA_106_157/COUT                 td                    0.097       5.621 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.621         f_measure/_N110  
                                                         0.060       5.681 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.681         f_measure/_N112  
 CLMA_106_161/COUT                 td                    0.097       5.778 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.778         f_measure/_N114  
                                                         0.060       5.838 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.838         f_measure/_N116  
 CLMA_106_165/COUT                 td                    0.097       5.935 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.935         f_measure/_N118  
                                                         0.060       5.995 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.995         f_measure/_N120  
 CLMA_106_169/COUT                 td                    0.095       6.090 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.090         f_measure/_N122  
 CLMA_106_173/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.090         Logic Levels: 7  
                                                                                   Logic: 1.685ns(79.481%), Route: 0.435ns(20.519%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.521    1003.345         ntclkbufg_0      
 CLMA_106_173/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.902                          
 clock uncertainty                                      -0.050    1003.852                          

 Setup time                                             -0.171    1003.681                          

 Data required time                                               1003.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.681                          
 Data arrival time                                                  -6.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.591                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.350
  Launch Clock Delay      :  3.970
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.834       3.970         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q1                   tco                   0.261       4.231 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.435       4.666         f_measure/cnt_fx [1]
                                                         0.387       5.053 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.053         f_measure/_N96   
 CLMA_106_145/COUT                 td                    0.097       5.150 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.150         f_measure/_N98   
                                                         0.060       5.210 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.210         f_measure/_N100  
 CLMA_106_149/COUT                 td                    0.097       5.307 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.307         f_measure/_N102  
                                                         0.060       5.367 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.367         f_measure/_N104  
 CLMA_106_153/COUT                 td                    0.097       5.464 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.464         f_measure/_N106  
                                                         0.060       5.524 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.524         f_measure/_N108  
 CLMA_106_157/COUT                 td                    0.097       5.621 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.621         f_measure/_N110  
                                                         0.060       5.681 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.681         f_measure/_N112  
 CLMA_106_161/COUT                 td                    0.097       5.778 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.778         f_measure/_N114  
                                                         0.060       5.838 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.838         f_measure/_N116  
 CLMA_106_165/COUT                 td                    0.097       5.935 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.935         f_measure/_N118  
                                                         0.059       5.994 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.994         f_measure/_N120  
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.994         Logic Levels: 6  
                                                                                   Logic: 1.589ns(78.508%), Route: 0.435ns(21.492%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.526    1003.350         ntclkbufg_0      
 CLMA_106_169/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.907                          
 clock uncertainty                                      -0.050    1003.857                          

 Setup time                                             -0.171    1003.686                          

 Data required time                                               1003.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.686                          
 Data arrival time                                                  -5.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.692                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.970
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.556       3.380         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q0                   tco                   0.223       3.603 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.747         f_measure/cnt_fx [0]
 CLMA_106_145/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.747         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.834       3.970         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.125       3.255                          

 Data required time                                                  3.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.255                          
 Data arrival time                                                  -3.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.970
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.556       3.380         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q0                   tco                   0.223       3.603 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.747         f_measure/cnt_fx [0]
 CLMA_106_145/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.747         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.834       3.970         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.127       3.253                          

 Data required time                                                  3.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.253                          
 Data arrival time                                                  -3.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/I1
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.345
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.521       3.345         ntclkbufg_0      
 CLMA_106_173/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK

 CLMA_106_173/Q2                   tco                   0.223       3.568 f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.144       3.712         f_measure/cnt_fx [30]
 CLMA_106_173/C1                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/I1

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.799       3.935         ntclkbufg_0      
 CLMA_106_173/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.590       3.345                          
 clock uncertainty                                       0.000       3.345                          

 Hold time                                              -0.166       3.179                          

 Data required time                                                  3.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.179                          
 Data arrival time                                                  -3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.794       4.358         ntclkbufg_2      
 CLMA_130_176/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_176/Q0                   tco                   0.258       4.616 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.324       5.940         nt_adc_clk2      
 IOL_151_89/DO                     td                    0.122       6.062 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.062         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.788       8.850 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       9.007         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   9.007         Logic Levels: 2  
                                                                                   Logic: 3.168ns(68.144%), Route: 1.481ns(31.856%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.794       4.358         ntclkbufg_2      
 CLMA_130_176/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_176/Q0                   tco                   0.258       4.616 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.776       5.392         nt_adc_clk2      
 IOL_151_134/DO                    td                    0.122       5.514 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.514         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.788       8.302 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       8.373         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   8.373         Logic Levels: 2  
                                                                                   Logic: 3.168ns(78.904%), Route: 0.847ns(21.096%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    1.100       1.241 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.241         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.111       1.352 r       rst_ibuf/opit_1/OUT
                                   net (fanout=105)      2.304       3.656         nt_rst           
 DRM_62_164/RSTA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.656         Logic Levels: 2  
                                                                                   Logic: 1.211ns(33.124%), Route: 2.445ns(66.876%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L17                                                     0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.072       0.072         adc_data1[10]    
 IOBS_152_165/DIN                  td                    0.935       1.007 r       adc_data1_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       1.007         adc_data1_ibuf[10]/ntD
 IOL_151_165/RX_DATA_DD            td                    0.094       1.101 r       adc_data1_ibuf[10]/opit_1/OUT
                                   net (fanout=1)        0.382       1.483         nt_adc_data1[10] 
 CLMA_126_164/M0                                                           r       adget/data_reg[6]/opit_0_inv/D

 Data arrival time                                                   1.483         Logic Levels: 2  
                                                                                   Logic: 1.029ns(69.386%), Route: 0.454ns(30.614%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 r       adc_data1[9] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[9]     
 IOBD_152_166/DIN                  td                    0.935       1.009 r       adc_data1_ibuf[9]/opit_0/O
                                   net (fanout=1)        0.000       1.009         adc_data1_ibuf[9]/ntD
 IOL_151_166/RX_DATA_DD            td                    0.094       1.103 r       adc_data1_ibuf[9]/opit_1/OUT
                                   net (fanout=1)        0.382       1.485         nt_adc_data1[9]  
 CLMA_126_164/M2                                                           r       adget/data_reg[5]/opit_0_inv/D

 Data arrival time                                                   1.485         Logic Levels: 2  
                                                                                   Logic: 1.029ns(69.293%), Route: 0.456ns(30.707%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[7] (port)
Endpoint    : adget/data_reg[3]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L15                                                     0.000       0.000 r       adc_data1[7] (port)
                                   net (fanout=1)        0.033       0.033         adc_data1[7]     
 IOBD_152_130/DIN                  td                    0.935       0.968 r       adc_data1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.968         adc_data1_ibuf[7]/ntD
 IOL_151_130/RX_DATA_DD            td                    0.094       1.062 r       adc_data1_ibuf[7]/opit_1/OUT
                                   net (fanout=1)        0.626       1.688         nt_adc_data1[7]  
 CLMA_126_152/M0                                                           r       adget/data_reg[3]/opit_0_inv/D

 Data arrival time                                                   1.688         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.960%), Route: 0.659ns(39.040%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.763
  Launch Clock Delay      :  0.745
  Clock Pessimism Removal :  0.002

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.745       0.745         nt_adc_clk2      
 CLMA_98_176/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q1                    tco                   0.209       0.954 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.580       1.534         fifo/full_first  
 CLMA_90_173/Y0                    td                    0.308       1.842 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.365       2.207         fifo/_N433       
                                                         0.221       2.428 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.428         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_164/COUT                  td                    0.083       2.511 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.511         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
 CLMA_90_168/Y1                    td                    0.305       2.816 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.466       3.282         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMA_86_160/Y0                    td                    0.226       3.508 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.686       4.194         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_86_173/COUT                  td                    0.348       4.542 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.542         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMS_86_177/Y1                    td                    0.272       4.814 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.355       5.169         _N0              
 CLMA_90_173/B4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.169         Logic Levels: 6  
                                                                                   Logic: 1.972ns(44.575%), Route: 2.452ns(55.425%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_176/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.763    1000.763         nt_adc_clk2      
 CLMA_90_173/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.002    1000.765                          
 clock uncertainty                                      -0.050    1000.715                          

 Setup time                                             -0.073    1000.642                          

 Data required time                                               1000.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.642                          
 Data arrival time                                                  -5.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.473                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.654
  Launch Clock Delay      :  0.745
  Clock Pessimism Removal :  0.002

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.745       0.745         nt_adc_clk2      
 CLMA_98_176/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q1                    tco                   0.209       0.954 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.580       1.534         fifo/full_first  
 CLMA_90_173/Y0                    td                    0.308       1.842 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.365       2.207         fifo/_N433       
                                                         0.221       2.428 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.428         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_164/COUT                  td                    0.083       2.511 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.511         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                         0.055       2.566 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.566         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
 CLMA_90_168/COUT                  td                    0.083       2.649 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.649         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
 CLMA_90_172/Y1                    td                    0.305       2.954 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.471       3.425         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMS_86_177/C1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.425         Logic Levels: 4  
                                                                                   Logic: 1.264ns(47.164%), Route: 1.416ns(52.836%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_176/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.654    1000.654         nt_adc_clk2      
 CLMS_86_177/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.002    1000.656                          
 clock uncertainty                                      -0.050    1000.606                          

 Setup time                                             -0.150    1000.456                          

 Data required time                                               1000.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.456                          
 Data arrival time                                                  -3.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.031                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L3
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.763
  Launch Clock Delay      :  0.745
  Clock Pessimism Removal :  0.002

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.745       0.745         nt_adc_clk2      
 CLMA_98_176/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q1                    tco                   0.209       0.954 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.580       1.534         fifo/full_first  
 CLMA_90_173/Y0                    td                    0.308       1.842 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.365       2.207         fifo/_N433       
                                                         0.221       2.428 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.428         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N129
 CLMA_90_164/COUT                  td                    0.083       2.511 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.511         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N131
                                                         0.055       2.566 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.566         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N133
 CLMA_90_168/COUT                  td                    0.083       2.649 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.649         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N135
                                                         0.055       2.704 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       2.704         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N137
 CLMA_90_172/COUT                  td                    0.083       2.787 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.787         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N139
 CLMA_90_176/Y0                    td                    0.158       2.945 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[12]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.470       3.415         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
 CLMA_90_173/B3                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.415         Logic Levels: 5  
                                                                                   Logic: 1.255ns(47.004%), Route: 1.415ns(52.996%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_176/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.763    1000.763         nt_adc_clk2      
 CLMA_90_173/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.002    1000.765                          
 clock uncertainty                                      -0.050    1000.715                          

 Setup time                                             -0.217    1000.498                          

 Data required time                                               1000.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.498                          
 Data arrival time                                                  -3.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.083                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv/D
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.147
  Launch Clock Delay      :  0.766
  Clock Pessimism Removal :  -0.014

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.766       0.766         nt_adc_clk2      
 CLMA_94_168/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/CLK

 CLMA_94_168/Q2                    tco                   0.198       0.964 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.257       1.221         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMS_86_165/M1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv/D

 Data arrival time                                                   1.221         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.516%), Route: 0.257ns(56.484%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.147       1.147         nt_adc_clk2      
 CLMS_86_165/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.014       1.133                          
 clock uncertainty                                       0.000       1.133                          

 Hold time                                              -0.003       1.130                          

 Data required time                                                  1.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.130                          
 Data arrival time                                                  -1.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.091                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.385
  Launch Clock Delay      :  0.763
  Clock Pessimism Removal :  -0.014

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.763       0.763         nt_adc_clk2      
 CLMA_90_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_90_172/Q0                    tco                   0.197       0.960 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.605       1.565         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [8]
 DRM_62_164/ADA0[10]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]

 Data arrival time                                                   1.565         Logic Levels: 0  
                                                                                   Logic: 0.197ns(24.564%), Route: 0.605ns(75.436%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.385       1.385         nt_adc_clk2      
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.014       1.371                          
 clock uncertainty                                       0.000       1.371                          

 Hold time                                               0.063       1.434                          

 Data required time                                                  1.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.434                          
 Data arrival time                                                  -1.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.131                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[12]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.385
  Launch Clock Delay      :  0.763
  Clock Pessimism Removal :  -0.014

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.763       0.763         nt_adc_clk2      
 CLMA_90_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_90_172/Q2                    tco                   0.197       0.960 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.606       1.566         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [10]
 DRM_62_164/ADA0[12]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[12]

 Data arrival time                                                   1.566         Logic Levels: 0  
                                                                                   Logic: 0.197ns(24.533%), Route: 0.606ns(75.467%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_176/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.385       1.385         nt_adc_clk2      
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.014       1.371                          
 clock uncertainty                                       0.000       1.371                          

 Hold time                                               0.063       1.434                          

 Data required time                                                  1.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.434                          
 Data arrival time                                                  -1.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.132                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.083
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.461       3.528         ntclkbufg_2      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q1                   tco                   0.209       3.737 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.495       4.232         divadf/cnt [21]  
 CLMA_130_180/Y0                   td                    0.310       4.542 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.256       4.798         divadf/_N478     
 CLMA_130_188/Y0                   td                    0.131       4.929 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.385       5.314         divadf/_N484     
 CLMA_130_172/Y0                   td                    0.310       5.624 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.367       5.991         divadf/N41       
 CLMA_130_177/COUT                 td                    0.345       6.336 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.336         divadf/_N32      
                                                         0.055       6.391 f       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.391         divadf/_N34      
 CLMA_130_181/COUT                 td                    0.083       6.474 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.474         divadf/_N36      
                                                         0.055       6.529 f       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.529         divadf/_N38      
 CLMA_130_189/COUT                 td                    0.083       6.612 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.612         divadf/_N40      
                                                         0.055       6.667 f       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.667         divadf/_N42      
 CLMA_130_193/COUT                 td                    0.083       6.750 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.750         divadf/_N44      
                                                         0.055       6.805 f       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.805         divadf/_N46      
 CLMA_130_197/COUT                 td                    0.083       6.888 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.888         divadf/_N48      
                                                         0.055       6.943 f       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.943         divadf/_N50      
 CLMA_130_201/COUT                 td                    0.083       7.026 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.026         divadf/_N52      
                                                         0.055       7.081 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.081         divadf/_N54      
 CLMA_130_205/COUT                 td                    0.083       7.164 r       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.164         divadf/_N56      
                                                         0.055       7.219 f       divadf/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.219         divadf/_N58      
                                                                           f       divadf/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.219         Logic Levels: 10 
                                                                                   Logic: 2.188ns(59.279%), Route: 1.503ns(40.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894    1001.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1001.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.274    1003.083         ntclkbufg_2      
 CLMA_130_209/CLK                                                          r       divadf/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.511                          
 clock uncertainty                                      -0.050    1003.461                          

 Setup time                                             -0.110    1003.351                          

 Data required time                                               1003.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.351                          
 Data arrival time                                                  -7.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.132                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.083
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.461       3.528         ntclkbufg_2      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q1                   tco                   0.209       3.737 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.495       4.232         divadf/cnt [21]  
 CLMA_130_180/Y0                   td                    0.310       4.542 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.256       4.798         divadf/_N478     
 CLMA_130_188/Y0                   td                    0.131       4.929 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.385       5.314         divadf/_N484     
 CLMA_130_172/Y0                   td                    0.310       5.624 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.367       5.991         divadf/N41       
 CLMA_130_177/COUT                 td                    0.345       6.336 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.336         divadf/_N32      
                                                         0.055       6.391 f       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.391         divadf/_N34      
 CLMA_130_181/COUT                 td                    0.083       6.474 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.474         divadf/_N36      
                                                         0.055       6.529 f       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.529         divadf/_N38      
 CLMA_130_189/COUT                 td                    0.083       6.612 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.612         divadf/_N40      
                                                         0.055       6.667 f       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.667         divadf/_N42      
 CLMA_130_193/COUT                 td                    0.083       6.750 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.750         divadf/_N44      
                                                         0.055       6.805 f       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.805         divadf/_N46      
 CLMA_130_197/COUT                 td                    0.083       6.888 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.888         divadf/_N48      
                                                         0.055       6.943 f       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.943         divadf/_N50      
 CLMA_130_201/COUT                 td                    0.083       7.026 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.026         divadf/_N52      
                                                         0.055       7.081 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.081         divadf/_N54      
 CLMA_130_205/COUT                 td                    0.082       7.163 f       divadf/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.163         divadf/_N56      
 CLMA_130_209/CIN                                                          f       divadf/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.163         Logic Levels: 10 
                                                                                   Logic: 2.132ns(58.652%), Route: 1.503ns(41.348%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894    1001.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1001.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.274    1003.083         ntclkbufg_2      
 CLMA_130_209/CLK                                                          r       divadf/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.511                          
 clock uncertainty                                      -0.050    1003.461                          

 Setup time                                             -0.110    1003.351                          

 Data required time                                               1003.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.351                          
 Data arrival time                                                  -7.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.188                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.461       3.528         ntclkbufg_2      
 CLMA_130_201/CLK                                                          r       divadf/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_130_201/Q1                   tco                   0.209       3.737 r       divadf/cnt[21]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.495       4.232         divadf/cnt [21]  
 CLMA_130_180/Y0                   td                    0.310       4.542 r       divadf/N41_22/gateop_perm/Z
                                   net (fanout=1)        0.256       4.798         divadf/_N478     
 CLMA_130_188/Y0                   td                    0.131       4.929 r       divadf/N41_28/gateop_perm/Z
                                   net (fanout=2)        0.385       5.314         divadf/_N484     
 CLMA_130_172/Y0                   td                    0.310       5.624 r       divadf/N41_32/gateop_perm/Z
                                   net (fanout=32)       0.367       5.991         divadf/N41       
 CLMA_130_177/COUT                 td                    0.345       6.336 r       divadf/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.336         divadf/_N32      
                                                         0.055       6.391 f       divadf/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.391         divadf/_N34      
 CLMA_130_181/COUT                 td                    0.083       6.474 r       divadf/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.474         divadf/_N36      
                                                         0.055       6.529 f       divadf/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.529         divadf/_N38      
 CLMA_130_189/COUT                 td                    0.083       6.612 r       divadf/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.612         divadf/_N40      
                                                         0.055       6.667 f       divadf/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.667         divadf/_N42      
 CLMA_130_193/COUT                 td                    0.083       6.750 r       divadf/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.750         divadf/_N44      
                                                         0.055       6.805 f       divadf/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.805         divadf/_N46      
 CLMA_130_197/COUT                 td                    0.083       6.888 r       divadf/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.888         divadf/_N48      
                                                         0.055       6.943 f       divadf/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.943         divadf/_N50      
 CLMA_130_201/COUT                 td                    0.083       7.026 r       divadf/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.026         divadf/_N52      
                                                         0.055       7.081 f       divadf/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.081         divadf/_N54      
                                                                           f       divadf/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.081         Logic Levels: 9  
                                                                                   Logic: 2.050ns(57.698%), Route: 1.503ns(42.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894    1001.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000    1001.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.269    1003.078         ntclkbufg_2      
 CLMA_130_205/CLK                                                          r       divadf/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.506                          
 clock uncertainty                                      -0.050    1003.456                          

 Setup time                                             -0.110    1003.346                          

 Data required time                                               1003.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.346                          
 Data arrival time                                                  -7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.265                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.064
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894       1.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.255       3.064         ntclkbufg_2      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_177/Q0                   tco                   0.197       3.261 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.139       3.400         divadf/cnt [0]   
 CLMA_130_177/B0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.400         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.452       3.519         ntclkbufg_2      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.064                          
 clock uncertainty                                       0.000       3.064                          

 Hold time                                              -0.082       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                  -3.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[1]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.064
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894       1.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.255       3.064         ntclkbufg_2      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_177/Q0                   tco                   0.197       3.261 f       divadf/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.139       3.400         divadf/cnt [0]   
 CLMA_130_177/A0                                                           f       divadf/cnt[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.400         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.452       3.519         ntclkbufg_2      
 CLMA_130_177/CLK                                                          r       divadf/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.064                          
 clock uncertainty                                       0.000       3.064                          

 Hold time                                              -0.082       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                  -3.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : divadf/cnt[15]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.064
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.894       1.809         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.255       3.064         ntclkbufg_2      
 CLMA_130_193/CLK                                                          r       divadf/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_130_193/Q2                   tco                   0.197       3.261 f       divadf/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.138       3.399         divadf/cnt [14]  
 CLMA_130_193/C1                                                           f       divadf/cnt[15]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.399         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.452       3.519         ntclkbufg_2      
 CLMA_130_193/CLK                                                          r       divadf/cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.064                          
 clock uncertainty                                       0.000       3.064                          

 Hold time                                              -0.112       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                  -3.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  3.218
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.489       3.218         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q1                   tco                   0.209       3.427 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.343       3.770         f_measure/cnt_fx [1]
                                                         0.310       4.080 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.080         f_measure/_N96   
 CLMA_106_145/COUT                 td                    0.083       4.163 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.163         f_measure/_N98   
                                                         0.055       4.218 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.218         f_measure/_N100  
 CLMA_106_149/COUT                 td                    0.083       4.301 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.301         f_measure/_N102  
                                                         0.055       4.356 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.356         f_measure/_N104  
 CLMA_106_153/COUT                 td                    0.083       4.439 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.439         f_measure/_N106  
                                                         0.055       4.494 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.494         f_measure/_N108  
 CLMA_106_157/COUT                 td                    0.083       4.577 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.577         f_measure/_N110  
                                                         0.055       4.632 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.632         f_measure/_N112  
 CLMA_106_161/COUT                 td                    0.083       4.715 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.715         f_measure/_N114  
                                                         0.055       4.770 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.770         f_measure/_N116  
 CLMA_106_165/COUT                 td                    0.083       4.853 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.853         f_measure/_N118  
                                                         0.055       4.908 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.908         f_measure/_N120  
 CLMA_106_169/COUT                 td                    0.083       4.991 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.991         f_measure/_N122  
                                                         0.055       5.046 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.046         f_measure/_N124  
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin

 Data arrival time                                                   5.046         Logic Levels: 7  
                                                                                   Logic: 1.485ns(81.236%), Route: 0.343ns(18.764%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.260    1002.771         ntclkbufg_0      
 CLMA_106_173/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.388    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.110    1002.999                          

 Data required time                                               1002.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.999                          
 Data arrival time                                                  -5.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.953                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  3.218
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.489       3.218         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q1                   tco                   0.209       3.427 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.343       3.770         f_measure/cnt_fx [1]
                                                         0.310       4.080 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.080         f_measure/_N96   
 CLMA_106_145/COUT                 td                    0.083       4.163 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.163         f_measure/_N98   
                                                         0.055       4.218 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.218         f_measure/_N100  
 CLMA_106_149/COUT                 td                    0.083       4.301 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.301         f_measure/_N102  
                                                         0.055       4.356 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.356         f_measure/_N104  
 CLMA_106_153/COUT                 td                    0.083       4.439 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.439         f_measure/_N106  
                                                         0.055       4.494 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.494         f_measure/_N108  
 CLMA_106_157/COUT                 td                    0.083       4.577 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.577         f_measure/_N110  
                                                         0.055       4.632 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.632         f_measure/_N112  
 CLMA_106_161/COUT                 td                    0.083       4.715 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.715         f_measure/_N114  
                                                         0.055       4.770 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.770         f_measure/_N116  
 CLMA_106_165/COUT                 td                    0.083       4.853 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.853         f_measure/_N118  
                                                         0.055       4.908 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.908         f_measure/_N120  
 CLMA_106_169/COUT                 td                    0.082       4.990 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.990         f_measure/_N122  
 CLMA_106_173/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.990         Logic Levels: 7  
                                                                                   Logic: 1.429ns(80.643%), Route: 0.343ns(19.357%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.260    1002.771         ntclkbufg_0      
 CLMA_106_173/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.110    1002.999                          

 Data required time                                               1002.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.999                          
 Data arrival time                                                  -4.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.009                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.775
  Launch Clock Delay      :  3.218
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.489       3.218         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q1                   tco                   0.209       3.427 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.343       3.770         f_measure/cnt_fx [1]
                                                         0.310       4.080 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.080         f_measure/_N96   
 CLMA_106_145/COUT                 td                    0.083       4.163 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.163         f_measure/_N98   
                                                         0.055       4.218 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.218         f_measure/_N100  
 CLMA_106_149/COUT                 td                    0.083       4.301 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.301         f_measure/_N102  
                                                         0.055       4.356 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.356         f_measure/_N104  
 CLMA_106_153/COUT                 td                    0.083       4.439 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.439         f_measure/_N106  
                                                         0.055       4.494 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.494         f_measure/_N108  
 CLMA_106_157/COUT                 td                    0.083       4.577 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.577         f_measure/_N110  
                                                         0.055       4.632 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.632         f_measure/_N112  
 CLMA_106_161/COUT                 td                    0.083       4.715 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.715         f_measure/_N114  
                                                         0.055       4.770 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.770         f_measure/_N116  
 CLMA_106_165/COUT                 td                    0.083       4.853 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.853         f_measure/_N118  
                                                         0.055       4.908 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.908         f_measure/_N120  
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.908         Logic Levels: 6  
                                                                                   Logic: 1.347ns(79.704%), Route: 0.343ns(20.296%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000    1001.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.264    1002.775         ntclkbufg_0      
 CLMA_106_169/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.163                          
 clock uncertainty                                      -0.050    1003.113                          

 Setup time                                             -0.110    1003.003                          

 Data required time                                               1003.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.003                          
 Data arrival time                                                  -4.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.095                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.218
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.292       2.803         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q0                   tco                   0.197       3.000 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.138         f_measure/cnt_fx [0]
 CLMA_106_145/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.138         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.489       3.218         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.415       2.803                          
 clock uncertainty                                       0.000       2.803                          

 Hold time                                              -0.082       2.721                          

 Data required time                                                  2.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.721                          
 Data arrival time                                                  -3.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.218
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.292       2.803         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_145/Q0                   tco                   0.197       3.000 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.138         f_measure/cnt_fx [0]
 CLMA_106_145/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.138         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.489       3.218         ntclkbufg_0      
 CLMA_106_145/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.415       2.803                          
 clock uncertainty                                       0.000       2.803                          

 Hold time                                              -0.082       2.721                          

 Data required time                                                  2.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.721                          
 Data arrival time                                                  -3.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[21]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[21]/opit_0_inv_A2Q21/I01
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.195
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.269       2.780         ntclkbufg_0      
 CLMA_106_165/CLK                                                          r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/CLK

 CLMA_106_165/Q0                   tco                   0.197       2.977 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.138       3.115         f_measure/cnt_fx [20]
 CLMA_106_165/A1                                                           f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.115         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N2              
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.466       3.195         ntclkbufg_0      
 CLMA_106_165/CLK                                                          r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.415       2.780                          
 clock uncertainty                                       0.000       2.780                          

 Hold time                                              -0.112       2.668                          

 Data required time                                                  2.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.668                          
 Data arrival time                                                  -3.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.452       3.519         ntclkbufg_2      
 CLMA_130_176/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_176/Q0                   tco                   0.206       3.725 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       1.217       4.942         nt_adc_clk2      
 IOL_151_89/DO                     td                    0.081       5.023 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.023         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.049       7.072 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       7.229         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   7.229         Logic Levels: 2  
                                                                                   Logic: 2.336ns(62.965%), Route: 1.374ns(37.035%)
====================================================================================================

====================================================================================================

Startpoint  : divadf/clk_out/opit_0_inv/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N3              
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.452       3.519         ntclkbufg_2      
 CLMA_130_176/CLK                                                          r       divadf/clk_out/opit_0_inv/CLK

 CLMA_130_176/Q0                   tco                   0.206       3.725 f       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=60)       0.714       4.439         nt_adc_clk2      
 IOL_151_134/DO                    td                    0.081       4.520 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.520         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.049       6.569 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       6.640         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   6.640         Logic Levels: 2  
                                                                                   Logic: 2.336ns(74.848%), Route: 0.785ns(25.152%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    0.959       1.100 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.081       1.181 f       rst_ibuf/opit_1/OUT
                                   net (fanout=105)      1.976       3.157         nt_rst           
 DRM_62_164/RSTA[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.157         Logic Levels: 2  
                                                                                   Logic: 1.040ns(32.943%), Route: 2.117ns(67.057%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L17                                                     0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.072       0.072         adc_data1[10]    
 IOBS_152_165/DIN                  td                    0.781       0.853 r       adc_data1_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       0.853         adc_data1_ibuf[10]/ntD
 IOL_151_165/RX_DATA_DD            td                    0.071       0.924 r       adc_data1_ibuf[10]/opit_1/OUT
                                   net (fanout=1)        0.367       1.291         nt_adc_data1[10] 
 CLMA_126_164/M0                                                           r       adget/data_reg[6]/opit_0_inv/D

 Data arrival time                                                   1.291         Logic Levels: 2  
                                                                                   Logic: 0.852ns(65.995%), Route: 0.439ns(34.005%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 r       adc_data1[9] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[9]     
 IOBD_152_166/DIN                  td                    0.781       0.855 r       adc_data1_ibuf[9]/opit_0/O
                                   net (fanout=1)        0.000       0.855         adc_data1_ibuf[9]/ntD
 IOL_151_166/RX_DATA_DD            td                    0.071       0.926 r       adc_data1_ibuf[9]/opit_1/OUT
                                   net (fanout=1)        0.367       1.293         nt_adc_data1[9]  
 CLMA_126_164/M2                                                           r       adget/data_reg[5]/opit_0_inv/D

 Data arrival time                                                   1.293         Logic Levels: 2  
                                                                                   Logic: 0.852ns(65.893%), Route: 0.441ns(34.107%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[7] (port)
Endpoint    : adget/data_reg[3]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L15                                                     0.000       0.000 r       adc_data1[7] (port)
                                   net (fanout=1)        0.033       0.033         adc_data1[7]     
 IOBD_152_130/DIN                  td                    0.781       0.814 r       adc_data1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.814         adc_data1_ibuf[7]/ntD
 IOL_151_130/RX_DATA_DD            td                    0.071       0.885 r       adc_data1_ibuf[7]/opit_1/OUT
                                   net (fanout=1)        0.562       1.447         nt_adc_data1[7]  
 CLMA_126_152/M0                                                           r       adget/data_reg[3]/opit_0_inv/D

 Data arrival time                                                   1.447         Logic Levels: 2  
                                                                                   Logic: 0.852ns(58.880%), Route: 0.595ns(41.120%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.250 sec
Current time: Tue Jul  2 22:33:30 2024
Action report_timing: Peak memory pool usage is 285,548,544 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jul  2 22:33:31 2024
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.187500 sec.
Generating architecture configuration.
The bitstream file is "F:/longxindaima/test2/generate_bitstream/top.sbit"
Generate programming file takes 3.390625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 7.000 sec
Action gen_bit_stream: CPU time elapsed is 5.781 sec
Current time: Tue Jul  2 22:33:37 2024
Action gen_bit_stream: Peak memory pool usage is 295,219,200 bytes
Process "Generate Bitstream" done.
Process exit normally.
