Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan 31 11:03:11 2020
| Host         : DESKTOP-1GCDH6O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: seg1/clk_en_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: sens/clk_1M_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 50 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.401        0.000                      0                   98        0.092        0.000                      0                   98        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_fpga                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.401        0.000                      0                   98        0.189        0.000                      0                   98       19.500        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.404        0.000                      0                   98        0.189        0.000                      0                   98       19.500        0.000                       0                    52  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.401        0.000                      0                   98        0.092        0.000                      0                   98  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.401        0.000                      0                   98        0.092        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[10]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[11]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[9]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.465    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.465    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.465    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[1]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.451    seg1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.539    

Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[2]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.451    seg1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.539    

Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.451    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk_1M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  sens/clk1_counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.368    sens/clk1_counter[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I2_O)        0.045    -0.323 r  sens/clk_1M0/O
                         net (fo=1, routed)           0.000    -0.323    sens/clk_1M0_n_0
    SLICE_X55Y42         FDRE                                         r  sens/clk_1M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X55Y42         FDRE                                         r  sens/clk_1M_reg/C
                         clock pessimism              0.250    -0.603    
    SLICE_X55Y42         FDRE (Hold_fdre_C_D)         0.091    -0.512    sens/clk_1M_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.625%)  route 0.142ns (43.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.142    -0.310    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.265    vga_color_logic/vga/plusOp[10]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121    -0.458    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.317%)  route 0.172ns (47.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.280    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.048    -0.232 r  vga_color_logic/vga/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_color_logic/vga/plusOp[2]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.448    vga_color_logic/vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.918%)  route 0.172ns (48.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.280    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  vga_color_logic/vga/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_color_logic/vga/plusOp[1]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120    -0.459    vga_color_logic/vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  sens/clk1_counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.278    sens/clk1_counter[3]
    SLICE_X54Y42         LUT5 (Prop_lut5_I3_O)        0.048    -0.230 r  sens/clk1_counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    sens/clk1_counter[4]_i_2_n_0
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[4]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.131    -0.485    sens/clk1_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seg1/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    seg1/clk_out1
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  seg1/SEL_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.270    seg1/SEL_reg[0]_0[0]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.042    -0.228 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    seg1/SEL[1]_i_1_n_0
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.855    -0.835    seg1/clk_out1
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.107    -0.488    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  sens/clk1_counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.278    sens/clk1_counter[3]
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  sens/clk1_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    sens/clk1_counter[3]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.121    -0.495    sens/clk1_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.231ns (56.287%)  route 0.179ns (43.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  vga_color_logic/vga/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.179    -0.286    vga_color_logic/vga/hcounter_reg_n_0_[7]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.103    -0.183 r  vga_color_logic/vga/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    vga_color_logic/vga/plusOp[9]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.448    vga_color_logic/vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seg1/counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.309    seg1/counter[15]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  seg1/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.199    seg1/counter0_carry__2_n_5
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134    -0.464    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seg1/counter_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.309    seg1/counter[3]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  seg1/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.199    seg1/counter0_carry_n_5
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134    -0.464    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y29     seg1/SEL_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y29     seg1/SEL_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y26     seg1/clk_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y23     seg1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y25     seg1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y25     seg1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y25     seg1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y26     seg1/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y26     seg1/clk_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y23     seg1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y26     seg1/clk_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y26     seg1/clk_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y23     seg1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y23     seg1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.404ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[10]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.094    39.012    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.488    seg1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.404    

Slack (MET) :             35.404ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[11]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.094    39.012    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.488    seg1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.404    

Slack (MET) :             35.404ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.094    39.012    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.488    seg1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.404    

Slack (MET) :             35.404ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[9]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.094    39.012    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.488    seg1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.404    

Slack (MET) :             35.531ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.468    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.531    

Slack (MET) :             35.531ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.468    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.531    

Slack (MET) :             35.531ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.468    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.531    

Slack (MET) :             35.542ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[1]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.094    38.978    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.454    seg1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.542    

Slack (MET) :             35.542ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[2]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.094    38.978    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.454    seg1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.542    

Slack (MET) :             35.542ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.094    38.978    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.454    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk_1M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  sens/clk1_counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.368    sens/clk1_counter[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I2_O)        0.045    -0.323 r  sens/clk_1M0/O
                         net (fo=1, routed)           0.000    -0.323    sens/clk_1M0_n_0
    SLICE_X55Y42         FDRE                                         r  sens/clk_1M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X55Y42         FDRE                                         r  sens/clk_1M_reg/C
                         clock pessimism              0.250    -0.603    
    SLICE_X55Y42         FDRE (Hold_fdre_C_D)         0.091    -0.512    sens/clk_1M_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.625%)  route 0.142ns (43.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.142    -0.310    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.265    vga_color_logic/vga/plusOp[10]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121    -0.458    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.317%)  route 0.172ns (47.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.280    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.048    -0.232 r  vga_color_logic/vga/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_color_logic/vga/plusOp[2]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.448    vga_color_logic/vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.918%)  route 0.172ns (48.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.280    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  vga_color_logic/vga/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_color_logic/vga/plusOp[1]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120    -0.459    vga_color_logic/vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  sens/clk1_counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.278    sens/clk1_counter[3]
    SLICE_X54Y42         LUT5 (Prop_lut5_I3_O)        0.048    -0.230 r  sens/clk1_counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    sens/clk1_counter[4]_i_2_n_0
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[4]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.131    -0.485    sens/clk1_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seg1/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    seg1/clk_out1
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  seg1/SEL_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.270    seg1/SEL_reg[0]_0[0]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.042    -0.228 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    seg1/SEL[1]_i_1_n_0
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.855    -0.835    seg1/clk_out1
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.107    -0.488    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  sens/clk1_counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.278    sens/clk1_counter[3]
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  sens/clk1_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    sens/clk1_counter[3]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.121    -0.495    sens/clk1_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.231ns (56.287%)  route 0.179ns (43.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  vga_color_logic/vga/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.179    -0.286    vga_color_logic/vga/hcounter_reg_n_0_[7]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.103    -0.183 r  vga_color_logic/vga/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    vga_color_logic/vga/plusOp[9]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.448    vga_color_logic/vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seg1/counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.309    seg1/counter[15]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  seg1/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.199    seg1/counter0_carry__2_n_5
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134    -0.464    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seg1/counter_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.309    seg1/counter[3]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  seg1/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.199    seg1/counter0_carry_n_5
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134    -0.464    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y29     seg1/SEL_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y29     seg1/SEL_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y26     seg1/clk_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y23     seg1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y25     seg1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y25     seg1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y25     seg1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y26     seg1/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y26     seg1/clk_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y23     seg1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     seg1/SEL_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y26     seg1/clk_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y26     seg1/clk_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y23     seg1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y23     seg1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     seg1/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[10]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[11]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[9]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.465    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.465    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.465    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[1]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.451    seg1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.539    

Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[2]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.451    seg1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.539    

Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.451    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk_1M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  sens/clk1_counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.368    sens/clk1_counter[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I2_O)        0.045    -0.323 r  sens/clk_1M0/O
                         net (fo=1, routed)           0.000    -0.323    sens/clk_1M0_n_0
    SLICE_X55Y42         FDRE                                         r  sens/clk_1M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X55Y42         FDRE                                         r  sens/clk_1M_reg/C
                         clock pessimism              0.250    -0.603    
                         clock uncertainty            0.098    -0.506    
    SLICE_X55Y42         FDRE (Hold_fdre_C_D)         0.091    -0.415    sens/clk_1M_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.625%)  route 0.142ns (43.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.142    -0.310    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.265    vga_color_logic/vga/plusOp[10]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121    -0.361    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.317%)  route 0.172ns (47.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.280    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.048    -0.232 r  vga_color_logic/vga/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_color_logic/vga/plusOp[2]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.351    vga_color_logic/vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.918%)  route 0.172ns (48.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.280    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  vga_color_logic/vga/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_color_logic/vga/plusOp[1]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120    -0.362    vga_color_logic/vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  sens/clk1_counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.278    sens/clk1_counter[3]
    SLICE_X54Y42         LUT5 (Prop_lut5_I3_O)        0.048    -0.230 r  sens/clk1_counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    sens/clk1_counter[4]_i_2_n_0
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[4]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.098    -0.519    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.131    -0.388    sens/clk1_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 seg1/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    seg1/clk_out1
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  seg1/SEL_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.270    seg1/SEL_reg[0]_0[0]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.042    -0.228 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    seg1/SEL[1]_i_1_n_0
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.855    -0.835    seg1/clk_out1
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.107    -0.391    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  sens/clk1_counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.278    sens/clk1_counter[3]
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  sens/clk1_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    sens/clk1_counter[3]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.098    -0.519    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.121    -0.398    sens/clk1_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.231ns (56.287%)  route 0.179ns (43.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  vga_color_logic/vga/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.179    -0.286    vga_color_logic/vga/hcounter_reg_n_0_[7]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.103    -0.183 r  vga_color_logic/vga/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    vga_color_logic/vga/plusOp[9]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.351    vga_color_logic/vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 seg1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seg1/counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.309    seg1/counter[15]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  seg1/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.199    seg1/counter0_carry__2_n_5
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134    -0.367    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 seg1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seg1/counter_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.309    seg1/counter[3]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  seg1/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.199    seg1/counter0_carry_n_5
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134    -0.367    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[10]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[11]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.266     3.084    seg1/counter[15]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.502    38.507    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[9]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.098    39.009    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    38.485    seg1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.465    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.465    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.890ns (23.236%)  route 2.940ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.118     2.937    seg1/counter[15]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.524    38.465    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[1]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.451    seg1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.539    

Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[2]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.451    seg1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.539    

Slack (MET) :             35.539ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.385%)  route 2.916ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.618    -0.894    seg1/clk_out1
    SLICE_X64Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.810     0.434    seg1/counter[12]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.558 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.574     1.132    seg1/counter[15]_i_4_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.256 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.438     1.694    seg1/counter[15]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.818 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.094     2.912    seg1/counter[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504    38.509    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.564    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    38.451    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 35.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk_1M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  sens/clk1_counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.368    sens/clk1_counter[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I2_O)        0.045    -0.323 r  sens/clk_1M0/O
                         net (fo=1, routed)           0.000    -0.323    sens/clk_1M0_n_0
    SLICE_X55Y42         FDRE                                         r  sens/clk_1M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X55Y42         FDRE                                         r  sens/clk_1M_reg/C
                         clock pessimism              0.250    -0.603    
                         clock uncertainty            0.098    -0.506    
    SLICE_X55Y42         FDRE (Hold_fdre_C_D)         0.091    -0.415    sens/clk_1M_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.625%)  route 0.142ns (43.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.142    -0.310    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.265    vga_color_logic/vga/plusOp[10]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121    -0.361    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.317%)  route 0.172ns (47.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.280    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.048    -0.232 r  vga_color_logic/vga/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_color_logic/vga/plusOp[2]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.351    vga_color_logic/vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.918%)  route 0.172ns (48.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.280    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  vga_color_logic/vga/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_color_logic/vga/plusOp[1]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120    -0.362    vga_color_logic/vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  sens/clk1_counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.278    sens/clk1_counter[3]
    SLICE_X54Y42         LUT5 (Prop_lut5_I3_O)        0.048    -0.230 r  sens/clk1_counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    sens/clk1_counter[4]_i_2_n_0
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[4]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.098    -0.519    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.131    -0.388    sens/clk1_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 seg1/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    seg1/clk_out1
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  seg1/SEL_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.270    seg1/SEL_reg[0]_0[0]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.042    -0.228 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    seg1/SEL[1]_i_1_n_0
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.855    -0.835    seg1/clk_out1
    SLICE_X62Y29         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.107    -0.391    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.616    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  sens/clk1_counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.278    sens/clk1_counter[3]
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  sens/clk1_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    sens/clk1_counter[3]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.854    sens/clk_out1
    SLICE_X54Y42         FDRE                                         r  sens/clk1_counter_reg[3]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.098    -0.519    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.121    -0.398    sens/clk1_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.231ns (56.287%)  route 0.179ns (43.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  vga_color_logic/vga/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.179    -0.286    vga_color_logic/vga/hcounter_reg_n_0_[7]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.103    -0.183 r  vga_color_logic/vga/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    vga_color_logic/vga/plusOp[9]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.351    vga_color_logic/vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 seg1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seg1/counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.309    seg1/counter[15]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  seg1/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.199    seg1/counter0_carry__2_n_5
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134    -0.367    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 seg1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seg1/counter_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.309    seg1/counter[3]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  seg1/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.199    seg1/counter0_carry_n_5
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134    -0.367    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.168    





