=====
SETUP
-0.190
9.950
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.568
7.118
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.118
7.175
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.175
7.232
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.232
7.289
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.289
7.346
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.346
7.403
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.403
7.460
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.460
7.517
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.091
9.152
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0
9.950
=====
SETUP
-0.190
9.950
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.568
7.118
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.118
7.175
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.175
7.232
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.232
7.289
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.289
7.346
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.346
7.403
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.403
7.460
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.460
7.517
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.091
9.152
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0
9.950
=====
SETUP
-0.190
9.950
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.568
7.118
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.118
7.175
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.175
7.232
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.232
7.289
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.289
7.346
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.346
7.403
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.403
7.460
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.460
7.517
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.091
9.152
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0
9.950
=====
SETUP
-0.190
9.950
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.568
7.118
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.118
7.175
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.175
7.232
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.232
7.289
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.289
7.346
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.346
7.403
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.403
7.460
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.460
7.517
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.091
9.152
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0
9.950
=====
SETUP
-0.190
9.950
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.568
7.118
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.118
7.175
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.175
7.232
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.232
7.289
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.289
7.346
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.346
7.403
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.403
7.460
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.460
7.517
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.091
9.152
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0
9.950
=====
SETUP
-0.190
9.950
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.568
7.118
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.118
7.175
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.175
7.232
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.232
7.289
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.289
7.346
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.346
7.403
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.403
7.460
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.460
7.517
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.091
9.152
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0
9.950
=====
SETUP
-0.159
9.562
9.403
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.568
7.118
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.118
7.175
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.175
7.232
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.232
7.289
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.289
7.346
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.346
7.403
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.403
7.460
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.460
7.514
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n203_s3
8.463
9.562
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1
9.562
=====
SETUP
-0.098
9.858
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.568
7.118
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.118
7.175
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.175
7.232
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.232
7.289
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.289
7.346
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.346
7.403
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.403
7.460
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.460
7.517
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.091
9.152
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0
9.858
=====
SETUP
-0.098
9.858
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.568
7.118
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.118
7.175
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.175
7.232
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.232
7.289
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.289
7.346
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.346
7.403
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.403
7.460
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.460
7.517
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.091
9.152
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0
9.858
=====
SETUP
1.093
8.667
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.571
6.121
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.121
6.178
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.178
6.235
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.809
7.870
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0
8.667
=====
SETUP
1.093
8.667
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.571
6.121
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.121
6.178
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.178
6.235
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.809
7.870
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0
8.667
=====
SETUP
1.093
8.667
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.571
6.121
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.121
6.178
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.178
6.235
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.809
7.870
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0
8.667
=====
SETUP
1.093
8.667
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.571
6.121
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.121
6.178
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.178
6.235
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.809
7.870
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0
8.667
=====
SETUP
1.093
8.667
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.571
6.121
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.121
6.178
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.178
6.235
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.809
7.870
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0
8.667
=====
SETUP
1.093
8.667
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.571
6.121
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.121
6.178
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.178
6.235
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.809
7.870
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0
8.667
=====
SETUP
1.124
8.280
9.403
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.571
6.121
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.121
6.178
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.178
6.232
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n203_s3
7.181
8.280
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1
8.280
=====
SETUP
1.184
8.576
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.571
6.121
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.121
6.178
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.178
6.235
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.809
7.870
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0
8.576
=====
SETUP
1.184
8.576
9.760
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.571
6.121
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.121
6.178
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.178
6.235
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.809
7.870
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0
8.576
=====
SETUP
2.882
3.031
5.913
u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0
1.753
2.211
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
3.031
=====
SETUP
4.625
14.394
19.019
ff_wr1_s1
1.753
2.211
u_psram/w_cmd1_en_s0
4.495
5.527
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0
5.533
6.565
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
7.570
8.392
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
9.548
10.370
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.005
12.807
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s
14.394
=====
SETUP
4.683
14.336
19.019
ff_wr1_s1
1.753
2.211
u_psram/w_cmd1_en_s0
4.495
5.527
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0
5.533
6.565
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
7.570
8.392
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
9.548
10.370
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.005
12.807
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s
14.336
=====
SETUP
4.706
14.313
19.019
ff_wr1_s1
1.753
2.211
u_psram/w_cmd1_en_s0
4.495
5.527
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0
5.533
6.565
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
7.570
8.392
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
9.548
10.370
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.005
12.807
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s
14.313
=====
SETUP
4.716
14.303
19.019
ff_wr1_s1
1.753
2.211
u_psram/w_cmd1_en_s0
4.495
5.527
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0
5.533
6.565
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
7.570
8.392
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
9.548
10.370
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.005
12.807
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s
14.303
=====
SETUP
4.759
14.260
19.019
ff_wr1_s1
1.753
2.211
u_psram/w_cmd1_en_s0
4.495
5.527
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0
5.533
6.565
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
7.570
8.392
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
9.548
10.370
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.005
12.807
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s
14.260
=====
SETUP
4.997
14.022
19.019
ff_wr1_s1
1.753
2.211
u_psram/w_cmd1_en_s0
4.495
5.527
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0
5.533
6.565
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
7.570
8.392
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
9.548
10.370
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
12.005
12.807
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s
14.022
=====
HOLD
0.054
1.949
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.949
=====
HOLD
0.073
1.968
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.968
=====
HOLD
0.077
1.972
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.972
=====
HOLD
0.077
1.972
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.972
=====
HOLD
0.356
2.251
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.251
=====
HOLD
0.360
2.254
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.254
=====
HOLD
0.364
2.258
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.258
=====
HOLD
0.379
2.273
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.273
=====
HOLD
0.398
2.292
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.292
=====
HOLD
0.589
1.119
0.530
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s4
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s
1.119
=====
HOLD
0.627
2.522
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.522
=====
HOLD
0.649
2.543
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.543
=====
HOLD
0.649
2.543
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.543
=====
HOLD
0.665
2.559
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.559
=====
HOLD
0.665
2.559
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.559
=====
HOLD
0.708
2.401
1.693
u_uart/ff_uart_count_3_s0
1.693
2.027
u_uart/n48_s2
2.029
2.401
u_uart/ff_uart_count_3_s0
2.401
=====
HOLD
0.708
2.401
1.693
u_uart/ff_uart_count_6_s0
1.693
2.027
u_uart/n45_s1
2.029
2.401
u_uart/ff_uart_count_6_s0
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1
1.693
2.027
u_psram/u_gowin_psram_if_2ch/u_psram_sync/n37_s3
2.029
2.401
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1
1.693
2.027
u_psram/u_gowin_psram_if_2ch/u_psram_sync/n31_s1
2.029
2.401
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/ff_wait_cnt0_0_s3
1.693
2.027
u_psram/n101_s3
2.029
2.401
u_psram/ff_wait_cnt0_0_s3
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/ff_wait_cnt0_3_s1
1.693
2.027
u_psram/n98_s2
2.029
2.401
u_psram/ff_wait_cnt0_3_s1
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/ff_wait_cnt1_3_s1
1.693
2.027
u_psram/n119_s2
2.029
2.401
u_psram/ff_wait_cnt1_3_s1
2.401
=====
HOLD
0.708
1.222
0.515
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n920_s4
0.850
1.222
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3
1.222
=====
HOLD
0.708
1.222
0.515
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1222_s3
0.850
1.222
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1
1.222
=====
HOLD
0.708
1.222
0.515
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1379_s2
0.850
1.222
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1
1.222
