// Seed: 744911352
module module_0 (
    output supply1 void id_0,
    output tri0 id_1,
    output wire id_2
);
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri0 id_4,
    input wand id_5,
    output tri0 id_6,
    output wire id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri id_10,
    output tri0 id_11,
    output tri id_12,
    input wire id_13,
    output tri0 id_14,
    output tri1 void id_15
);
  assign id_6  = id_9;
  assign id_10 = 1;
  module_0(
      id_6, id_10, id_14
  );
endmodule
