
\begin{table}[H]
   \begin{center}
      \caption{Debug Module Debug Bus Registers}
      \label{None}
      \begin{tabular}{|r|l|l|}
      \hline
      Address & Name & Page \\
      \hline
0x34 & Serial Control and Status & \pageref{sercs} \\
0x35 & Serial TX Data & \pageref{sertx} \\
0x36 & Serial RX Data & \pageref{serrx} \\
         \hline
      \end{tabular}
   \end{center}
\end{table}
\subsection{Serial Control and Status ({\tt sercs}, at 0x34)}
\index{sercs}
\label{sercs}
If \Fserialcount is 0, this register is not present.

\begin{center}
\begin{tabular}{p{5.5 ex}p{5.5 ex}p{2.4 ex}p{2.4 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{2.5 ex}p{2.5 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{2.5 ex}p{2.5 ex}}
{\scriptsize 31} &
\multicolumn{1}{r}{\scriptsize 28}
&
\multicolumn{2}{c}{\scriptsize 27}
&
{\scriptsize 26} &
\multicolumn{1}{r}{\scriptsize 24}
&
\multicolumn{2}{c}{\scriptsize 23}
&
\multicolumn{2}{c}{\scriptsize 22}
&
\multicolumn{2}{c}{\scriptsize 21}
&
\multicolumn{2}{c}{\scriptsize 20}
&
\multicolumn{2}{c}{\scriptsize 19}
&
\multicolumn{2}{c}{\scriptsize 18}
\\
         \hline
\multicolumn{2}{|c|}{$|serialcount|$}
&
\multicolumn{2}{c|}{$|0|$}
&
\multicolumn{2}{c|}{$|serial|$}
&
\multicolumn{2}{c|}{$|error7|$}
&
\multicolumn{2}{c|}{$|valid7|$}
&
\multicolumn{2}{c|}{$|full7|$}
&
\multicolumn{2}{c|}{$|error6|$}
&
\multicolumn{2}{c|}{$|valid6|$}
&
\multicolumn{2}{c|}{$|full6|$}
\\
         \hline
\multicolumn{2}{c}{\scriptsize 4} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 3} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1}
\\
   \end{tabular}
\begin{tabular}{p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{2.5 ex}p{2.5 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{2.5 ex}p{2.5 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{2.5 ex}p{2.5 ex}}
\multicolumn{2}{c}{\scriptsize 17}
&
\multicolumn{2}{c}{\scriptsize 16}
&
\multicolumn{2}{c}{\scriptsize 15}
&
\multicolumn{2}{c}{\scriptsize 14}
&
\multicolumn{2}{c}{\scriptsize 13}
&
\multicolumn{2}{c}{\scriptsize 12}
&
\multicolumn{2}{c}{\scriptsize 11}
&
\multicolumn{2}{c}{\scriptsize 10}
&
\multicolumn{2}{c}{\scriptsize 9}
\\
         \hline
\multicolumn{2}{|c|}{$|error5|$}
&
\multicolumn{2}{c|}{$|valid5|$}
&
\multicolumn{2}{c|}{$|full5|$}
&
\multicolumn{2}{c|}{$|error4|$}
&
\multicolumn{2}{c|}{$|valid4|$}
&
\multicolumn{2}{c|}{$|full4|$}
&
\multicolumn{2}{c|}{$|error3|$}
&
\multicolumn{2}{c|}{$|valid3|$}
&
\multicolumn{2}{c|}{$|full3|$}
\\
         \hline
\multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1}
\\
   \end{tabular}
\begin{tabular}{p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{2.5 ex}p{2.5 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{2.5 ex}p{2.5 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{3.0 ex}p{2.5 ex}p{2.5 ex}}
\multicolumn{2}{c}{\scriptsize 8}
&
\multicolumn{2}{c}{\scriptsize 7}
&
\multicolumn{2}{c}{\scriptsize 6}
&
\multicolumn{2}{c}{\scriptsize 5}
&
\multicolumn{2}{c}{\scriptsize 4}
&
\multicolumn{2}{c}{\scriptsize 3}
&
\multicolumn{2}{c}{\scriptsize 2}
&
\multicolumn{2}{c}{\scriptsize 1}
&
\multicolumn{2}{c}{\scriptsize 0}
\\
         \hline
\multicolumn{2}{|c|}{$|error2|$}
&
\multicolumn{2}{c|}{$|valid2|$}
&
\multicolumn{2}{c|}{$|full2|$}
&
\multicolumn{2}{c|}{$|error1|$}
&
\multicolumn{2}{c|}{$|valid1|$}
&
\multicolumn{2}{c|}{$|full1|$}
&
\multicolumn{2}{c|}{$|error0|$}
&
\multicolumn{2}{c|}{$|valid0|$}
&
\multicolumn{2}{c|}{$|full0|$}
\\
         \hline
\multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1} & \multicolumn{2}{c}{\scriptsize 1}
\\
   \end{tabular}
\end{center}
\tabletail{\hline \multicolumn{4}{|r|}
   {{Continued on next page}} \\ \hline}
\begin{center}
   \begin{longtable}{|l|p{0.5\textwidth}|c|l|}
   \hline
   Field & Description & Access & Reset\\
   \hline
   \endhead
   \multicolumn{4}{r}{\textit{Continued on next page}} \\
   \endfoot
   \endlastfoot
\label{serialcount}
\index{serialcount}
   |serialcount| & Number of supported serial ports. & R & Preset\\
   \hline
\label{serial}
\index{serial}
   |serial| & Select which serial port is accessed by \Rserrx and \Rsertx. & R/W & 0\\
   \hline
\label{error0}
\index{error0}
   |error0| & 1 when the debugger-to-core queue for serial port 0 has
            over or underflowed. This bit will remain set until it is reset by
            writing 1 to this bit. & R/W1C & 0\\
   \hline
\label{valid0}
\index{valid0}
   |valid0| & 1 when the core-to-debugger queue for serial port 0 is not empty. & R & 0\\
   \hline
\label{full0}
\index{full0}
   |full0| & 1 when the debugger-to-core queue for serial port 0 is full. & R & 0\\
   \hline
   \end{longtable}
\end{center}

\subsection{Serial TX Data ({\tt sertx}, at 0x35)}
\index{sertx}
\label{sertx}
If \Fserialcount is 0, this register is not present.

        This register provides access to the write data queue of the serial port
        selected by \Fserial in \Rsercs.

        If the {\tt error} bit is not set and the queue is not full, a write to this register
        adds the written data to the core-to-debugger queue.
        Otherwise the {\tt error} bit is set and the write returns error.

        A read to this register returns the last data written.

\begin{center}
\begin{tabular}{p{21.3 ex}p{10.7 ex}}
{\scriptsize 31} &
\multicolumn{1}{r}{\scriptsize 0}
\\
         \hline
\multicolumn{2}{|c|}{$|data|$}
\\
         \hline
\multicolumn{2}{c}{\scriptsize 32}
\\
   \end{tabular}
\end{center}

\subsection{Serial RX Data ({\tt serrx}, at 0x36)}
\index{serrx}
\label{serrx}
If \Fserialcount is 0, this register is not present.

        This register provides access to the read data queues of the serial port
        selected by \Fserial in \Rsercs.

        If the {\tt error} bit is not set and the queue is not empty, a read from this register reads the
        oldest entry in the debugger-to-core queue, and removes that entry from the queue.
        Otherwise the {\tt error} bit is set and the read returns error.

This entire register is read-only.
\begin{center}
\begin{tabular}{p{21.3 ex}p{10.7 ex}}
{\scriptsize 31} &
\multicolumn{1}{r}{\scriptsize 0}
\\
         \hline
\multicolumn{2}{|c|}{$|data|$}
\\
         \hline
\multicolumn{2}{c}{\scriptsize 32}
\\
   \end{tabular}
\end{center}

