// Seed: 1308180701
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  supply1 id_4;
  module_0 modCall_1 (id_3);
  wire id_5;
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input wor id_10,
    input uwire id_11,
    input wor id_12,
    output uwire id_13
);
  wire id_15;
  wire id_16, id_17;
  module_0 modCall_1 (id_15);
  assign id_4  = -1;
  assign id_8  = 1'b0;
  assign id_16 = id_7.sum;
  wire id_18, id_19, id_20;
endmodule
