
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.941 ; gain = 159.355
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ITCL_video/movDataZynq/prj_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1585.145 ; gain = 110.297
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.422 ; gain = 408.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'display_0_imp_3T57MN' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3196]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_2_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_2_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_display0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_vdma_display0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_display0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_vdma_display0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'design_1_axi_vdma_display0_0' is unconnected for instance 'axi_vdma_display0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3487]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_vdma_display0_0' is unconnected for instance 'axi_vdma_display0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3487]
WARNING: [Synth 8-7023] instance 'axi_vdma_display0' of module 'design_1_axi_vdma_display0_0' has 43 connections declared, but only 41 given [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3487]
INFO: [Synth 8-6157] synthesizing module 'design_1_colector_display_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_colector_display_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_colector_display_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_colector_display_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_0_imp_3T57MN' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3196]
INFO: [Synth 8-6157] synthesizing module 'display_1_imp_7F9NKS' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3561]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_3_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_smc_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_3_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_smc_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_display1_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_vdma_display1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_display1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_vdma_display1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_vdma_display1_0' is unconnected for instance 'axi_vdma_display1' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3852]
WARNING: [Synth 8-7023] instance 'axi_vdma_display1' of module 'design_1_axi_vdma_display1_0' has 43 connections declared, but only 42 given [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3852]
INFO: [Synth 8-6157] synthesizing module 'design_1_colector_display_1_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_colector_display_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_colector_display_1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_colector_display_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_1_imp_7F9NKS' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3561]
INFO: [Synth 8-6157] synthesizing module 'design_1_frame_ptrs_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_frame_ptrs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_frame_ptrs_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_frame_ptrs_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'matrix_0_imp_K5HGNJ' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5087]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_4' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_smc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_4' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_smc_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5320]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5320]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 42 connections declared, but only 40 given [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5320]
INFO: [Synth 8-6155] done synthesizing module 'matrix_0_imp_K5HGNJ' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5087]
INFO: [Synth 8-6157] synthesizing module 'matrix_1_imp_QLGATO' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5363]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_1_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axi_vdma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5596]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5596]
WARNING: [Synth 8-7023] instance 'axi_vdma_1' of module 'design_1_axi_vdma_1_0' has 42 connections declared, but only 40 given [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5596]
INFO: [Synth 8-6155] done synthesizing module 'matrix_1_imp_QLGATO' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5363]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'GPIO_T' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_AWREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_BVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_WREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_BRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_AWREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_BVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_WREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_BRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_AWREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_AWREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 326 connections declared, but only 283 given [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1665]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3927]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3927]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4059]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4059]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4191]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4191]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4316]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4316]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_17KQ732' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4441]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_17KQ732' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4441]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_VQEDA7' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4573]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_VQEDA7' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4573]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_16EQN6L' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4698]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_16EQN6L' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4698]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_X61OAK' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4823]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_X61OAK' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4823]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_1024TAS' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4955]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_1024TAS' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:4955]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5639]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5639]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_mmu_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_s00_mmu_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_mmu_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_s00_mmu_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3155]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3155]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3155]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1665]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1238]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1238]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1238]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1238]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1238]
INFO: [Synth 8-6157] synthesizing module 'slice_4bit_imp_SWG8SJ' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5944]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_bit_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xlslice_bit_0_0/synth/design_1_xlslice_bit_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_bit_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xlslice_bit_0_0/synth/design_1_xlslice_bit_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_bit_1_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xlslice_bit_1_0/synth/design_1_xlslice_bit_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_bit_1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xlslice_bit_1_0/synth/design_1_xlslice_bit_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_bit_2_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xlslice_bit_2_0/synth/design_1_xlslice_bit_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_bit_2_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xlslice_bit_2_0/synth/design_1_xlslice_bit_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_bit_3_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xlslice_bit_3_0/synth/design_1_xlslice_bit_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_bit_3_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xlslice_bit_3_0/synth/design_1_xlslice_bit_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'slice_4bit_imp_SWG8SJ' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5944]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1251]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'write_module_0_imp_1UC5MM7' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5981]
INFO: [Synth 8-6157] synthesizing module 'design_1_adapter_axi_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_adapter_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adapter_axi_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_adapter_axi_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'out_mm_awregion' of module 'design_1_adapter_axi_0_0' is unconnected for instance 'adapter_axi_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6264]
WARNING: [Synth 8-7071] port 'out_mm_arregion' of module 'design_1_adapter_axi_0_0' is unconnected for instance 'adapter_axi_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6264]
WARNING: [Synth 8-7023] instance 'adapter_axi_0' of module 'design_1_adapter_axi_0_0' has 43 connections declared, but only 41 given [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6264]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dir_fifo_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axis_dir_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dir_fifo_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axis_dir_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_wr_data_dir_adv_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_wr_data_dir_adv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wr_data_dir_adv_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_wr_data_dir_adv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'write_module_0_imp_1UC5MM7' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5981]
INFO: [Synth 8-6157] synthesizing module 'write_module_1_imp_1WXIVP8' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6365]
INFO: [Synth 8-6157] synthesizing module 'design_1_adapter_axi_1_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_adapter_axi_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adapter_axi_1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_adapter_axi_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'out_mm_arregion' of module 'design_1_adapter_axi_1_0' is unconnected for instance 'adapter_axi_1' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6652]
WARNING: [Synth 8-7023] instance 'adapter_axi_1' of module 'design_1_adapter_axi_1_0' has 43 connections declared, but only 42 given [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6652]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_1_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axis_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axis_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dir_fifo_1_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axis_dir_fifo_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dir_fifo_1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_axis_dir_fifo_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_wr_data_dir_adv_1_0' [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_wr_data_dir_adv_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wr_data_dir_adv_1_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/.Xil/Vivado-19480-Fryg-X1/realtime/design_1_wr_data_dir_adv_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'write_module_1_imp_1WXIVP8' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6365]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-3848] Net M00_AXI_awaddr in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3272]
WARNING: [Synth 8-3848] Net M00_AXI_awburst in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3273]
WARNING: [Synth 8-3848] Net M00_AXI_awcache in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3274]
WARNING: [Synth 8-3848] Net M00_AXI_awlen in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3275]
WARNING: [Synth 8-3848] Net M00_AXI_awlock in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3276]
WARNING: [Synth 8-3848] Net M00_AXI_awprot in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3277]
WARNING: [Synth 8-3848] Net M00_AXI_awsize in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3278]
WARNING: [Synth 8-3848] Net M00_AXI_awvalid in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3279]
WARNING: [Synth 8-3848] Net M00_AXI_bready in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3280]
WARNING: [Synth 8-3848] Net M00_AXI_wdata in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3286]
WARNING: [Synth 8-3848] Net M00_AXI_wlast in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3287]
WARNING: [Synth 8-3848] Net M00_AXI_wvalid in module/entity display_0_imp_3T57MN does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3288]
WARNING: [Synth 8-3848] Net M00_AXI_awaddr in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3637]
WARNING: [Synth 8-3848] Net M00_AXI_awburst in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3638]
WARNING: [Synth 8-3848] Net M00_AXI_awcache in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3639]
WARNING: [Synth 8-3848] Net M00_AXI_awlen in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3640]
WARNING: [Synth 8-3848] Net M00_AXI_awlock in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3641]
WARNING: [Synth 8-3848] Net M00_AXI_awprot in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3642]
WARNING: [Synth 8-3848] Net M00_AXI_awsize in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3643]
WARNING: [Synth 8-3848] Net M00_AXI_awvalid in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3644]
WARNING: [Synth 8-3848] Net M00_AXI_bready in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3645]
WARNING: [Synth 8-3848] Net M00_AXI_wdata in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3651]
WARNING: [Synth 8-3848] Net M00_AXI_wlast in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3652]
WARNING: [Synth 8-3848] Net M00_AXI_wvalid in module/entity display_1_imp_7F9NKS does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:3653]
WARNING: [Synth 8-3848] Net M00_AXI_awaddr in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5150]
WARNING: [Synth 8-3848] Net M00_AXI_awburst in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5151]
WARNING: [Synth 8-3848] Net M00_AXI_awcache in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5152]
WARNING: [Synth 8-3848] Net M00_AXI_awlen in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5153]
WARNING: [Synth 8-3848] Net M00_AXI_awlock in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5154]
WARNING: [Synth 8-3848] Net M00_AXI_awprot in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5155]
WARNING: [Synth 8-3848] Net M00_AXI_awsize in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5156]
WARNING: [Synth 8-3848] Net M00_AXI_awvalid in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5157]
WARNING: [Synth 8-3848] Net M00_AXI_bready in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5158]
WARNING: [Synth 8-3848] Net M00_AXI_wdata in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5164]
WARNING: [Synth 8-3848] Net M00_AXI_wlast in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5165]
WARNING: [Synth 8-3848] Net M00_AXI_wvalid in module/entity matrix_0_imp_K5HGNJ does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5166]
WARNING: [Synth 8-3848] Net M00_AXI_awaddr in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5426]
WARNING: [Synth 8-3848] Net M00_AXI_awburst in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5427]
WARNING: [Synth 8-3848] Net M00_AXI_awcache in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5428]
WARNING: [Synth 8-3848] Net M00_AXI_awlen in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5429]
WARNING: [Synth 8-3848] Net M00_AXI_awlock in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5430]
WARNING: [Synth 8-3848] Net M00_AXI_awprot in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5431]
WARNING: [Synth 8-3848] Net M00_AXI_awsize in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5432]
WARNING: [Synth 8-3848] Net M00_AXI_awvalid in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5433]
WARNING: [Synth 8-3848] Net M00_AXI_bready in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5434]
WARNING: [Synth 8-3848] Net M00_AXI_wdata in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5440]
WARNING: [Synth 8-3848] Net M00_AXI_wlast in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5441]
WARNING: [Synth 8-3848] Net M00_AXI_wvalid in module/entity matrix_1_imp_QLGATO does not have driver. [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:5442]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'wr_data_dir_adv_0'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6326]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_fifo_0'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6306]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'write_module_0'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1522]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_dir_fifo_0'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6316]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'wr_data_dir_adv_1'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6715]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_fifo_1'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6695]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'write_module_1'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1592]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_dir_fifo_1'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:6705]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1251]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'processing_system7_0'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:744]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'matrix_1'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:691]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'display_0'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:484]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'display_1'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:550]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'matrix_0'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:638]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slice_4bit'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1245]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps7_0_axi_periph'. This will prevent further optimization [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/synth/design_1.v:1028]
WARNING: [Synth 8-7129] Port out_mm_rid[5] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[4] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[3] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[2] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[1] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[0] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[31] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[30] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[29] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[28] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[27] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[26] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[25] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[24] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[23] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[22] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[21] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[20] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[19] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[18] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[17] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[16] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[15] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[14] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[13] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[12] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[11] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[10] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[9] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[8] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[7] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[31] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[30] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[29] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[28] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[27] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[26] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[25] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[24] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[23] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[22] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[21] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[20] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[19] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[18] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[17] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[16] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[15] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[14] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[13] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[12] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[11] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[10] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[9] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[8] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[7] in module write_module_1_imp_1WXIVP8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[5] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[4] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[3] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[2] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[1] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mm_rid[0] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[31] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[30] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[29] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[28] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[27] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[26] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[25] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[24] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[23] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[22] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[21] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[20] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[19] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[18] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[17] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[16] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[15] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[14] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[13] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[12] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[11] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[10] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[9] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[8] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_araddr[7] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[31] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[30] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[29] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[28] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[27] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[26] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[25] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[24] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[23] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[22] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[21] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[20] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_awaddr[19] in module write_module_0_imp_1UC5MM7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 2535.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/display_0/axi_smc_2'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/display_0/axi_smc_2'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_display0_0/design_1_axi_vdma_display0_0/design_1_axi_vdma_display0_0_in_context.xdc] for cell 'design_1_i/display_0/axi_vdma_display0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_display0_0/design_1_axi_vdma_display0_0/design_1_axi_vdma_display0_0_in_context.xdc] for cell 'design_1_i/display_0/axi_vdma_display0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/design_1_colector_display_0_0/design_1_colector_display_0_0_in_context.xdc] for cell 'design_1_i/display_0/colector_display_0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/design_1_colector_display_0_0/design_1_colector_display_0_0_in_context.xdc] for cell 'design_1_i/display_0/colector_display_0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/design_1_axi_smc_3_0/design_1_axi_smc_3_0_in_context.xdc] for cell 'design_1_i/display_1/axi_smc_3'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/design_1_axi_smc_3_0/design_1_axi_smc_3_0_in_context.xdc] for cell 'design_1_i/display_1/axi_smc_3'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_display1_0/design_1_axi_vdma_display1_0/design_1_axi_vdma_display0_0_in_context.xdc] for cell 'design_1_i/display_1/axi_vdma_display1'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_display1_0/design_1_axi_vdma_display1_0/design_1_axi_vdma_display0_0_in_context.xdc] for cell 'design_1_i/display_1/axi_vdma_display1'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/design_1_colector_display_1_0/design_1_colector_display_0_0_in_context.xdc] for cell 'design_1_i/display_1/colector_display_1'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/design_1_colector_display_1_0/design_1_colector_display_0_0_in_context.xdc] for cell 'design_1_i/display_1/colector_display_1'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_frame_ptrs_0/design_1_frame_ptrs_0/design_1_frame_ptrs_0_in_context.xdc] for cell 'design_1_i/frame_ptrs'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_frame_ptrs_0/design_1_frame_ptrs_0/design_1_frame_ptrs_0_in_context.xdc] for cell 'design_1_i/frame_ptrs'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_smc_4/design_1_axi_smc_4/design_1_axi_smc_4_in_context.xdc] for cell 'design_1_i/matrix_0/axi_smc'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_smc_4/design_1_axi_smc_4/design_1_axi_smc_4_in_context.xdc] for cell 'design_1_i/matrix_0/axi_smc'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/matrix_0/axi_vdma_0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/matrix_0/axi_vdma_0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/matrix_1/axi_smc_1'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/matrix_1/axi_smc_1'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/matrix_1/axi_vdma_1'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/matrix_1/axi_vdma_1'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_s00_mmu_0/design_1_s00_mmu_0/design_1_s00_mmu_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_mmu'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_s00_mmu_0/design_1_s00_mmu_0/design_1_s00_mmu_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_mmu'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_adapter_axi_0_0/design_1_adapter_axi_0_0/design_1_adapter_axi_1_0_in_context.xdc] for cell 'design_1_i/write_module_0/adapter_axi_0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_adapter_axi_0_0/design_1_adapter_axi_0_0/design_1_adapter_axi_1_0_in_context.xdc] for cell 'design_1_i/write_module_0/adapter_axi_0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/write_module_0/axis_data_fifo_0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/write_module_0/axis_data_fifo_0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axis_dir_fifo_0_0/design_1_axis_dir_fifo_0_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/write_module_0/axis_dir_fifo_0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axis_dir_fifo_0_0/design_1_axis_dir_fifo_0_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/write_module_0/axis_dir_fifo_0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/design_1_wr_data_dir_adv_0_0/design_1_wr_data_dir_adv_0_0_in_context.xdc] for cell 'design_1_i/write_module_0/wr_data_dir_adv_0'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/design_1_wr_data_dir_adv_0_0/design_1_wr_data_dir_adv_0_0_in_context.xdc] for cell 'design_1_i/write_module_0/wr_data_dir_adv_0'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_adapter_axi_1_0/design_1_adapter_axi_1_0/design_1_adapter_axi_1_0_in_context.xdc] for cell 'design_1_i/write_module_1/adapter_axi_1'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_adapter_axi_1_0/design_1_adapter_axi_1_0/design_1_adapter_axi_1_0_in_context.xdc] for cell 'design_1_i/write_module_1/adapter_axi_1'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/write_module_1/axis_data_fifo_1'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/write_module_1/axis_data_fifo_1'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axis_dir_fifo_1_0/design_1_axis_dir_fifo_1_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/write_module_1/axis_dir_fifo_1'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_axis_dir_fifo_1_0/design_1_axis_dir_fifo_1_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/write_module_1/axis_dir_fifo_1'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/design_1_wr_data_dir_adv_1_0/design_1_wr_data_dir_adv_0_0_in_context.xdc] for cell 'design_1_i/write_module_1/wr_data_dir_adv_1'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/design_1_wr_data_dir_adv_1_0/design_1_wr_data_dir_adv_0_0_in_context.xdc] for cell 'design_1_i/write_module_1/wr_data_dir_adv_1'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2535.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/display_0/axi_smc_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/display_0/axi_vdma_display0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/display_0/colector_display_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/display_1/axi_smc_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/display_1/axi_vdma_display1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/display_1/colector_display_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/frame_ptrs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/matrix_0/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/matrix_0/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/matrix_1/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/matrix_1/axi_vdma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/slice_4bit/xlslice_bit_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/slice_4bit/xlslice_bit_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/slice_4bit/xlslice_bit_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/slice_4bit/xlslice_bit_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/write_module_0/adapter_axi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/write_module_0/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/write_module_0/axis_dir_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/write_module_0/wr_data_dir_adv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/write_module_1/adapter_axi_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/write_module_1/axis_data_fifo_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/write_module_1/axis_dir_fifo_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/write_module_1/wr_data_dir_adv_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2535.547 ; gain = 525.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.934 ; gain = 530.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.934 ; gain = 530.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.934 ; gain = 530.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.934 ; gain = 530.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.934 ; gain = 530.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.934 ; gain = 530.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi_smc_2_0            |         1|
|2     |design_1_axi_vdma_display0_0    |         1|
|3     |design_1_colector_display_0_0   |         1|
|4     |design_1_axi_smc_3_0            |         1|
|5     |design_1_axi_vdma_display1_0    |         1|
|6     |design_1_colector_display_1_0   |         1|
|7     |design_1_axi_smc_4              |         1|
|8     |design_1_axi_vdma_0_0           |         1|
|9     |design_1_axi_smc_1_0            |         1|
|10    |design_1_axi_vdma_1_0           |         1|
|11    |design_1_s00_mmu_0              |         1|
|12    |design_1_xbar_0                 |         1|
|13    |design_1_auto_pc_0              |         1|
|14    |design_1_adapter_axi_0_0        |         1|
|15    |design_1_axis_data_fifo_0_0     |         1|
|16    |design_1_axis_dir_fifo_0_0      |         1|
|17    |design_1_wr_data_dir_adv_0_0    |         1|
|18    |design_1_adapter_axi_1_0        |         1|
|19    |design_1_axis_data_fifo_1_0     |         1|
|20    |design_1_axis_dir_fifo_1_0      |         1|
|21    |design_1_wr_data_dir_adv_1_0    |         1|
|22    |design_1_frame_ptrs_0           |         1|
|23    |design_1_processing_system7_0_0 |         1|
|24    |design_1_rst_ps7_0_50M_0        |         1|
|25    |design_1_system_ila_0_0         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_adapter_axi_0        |     1|
|2     |design_1_adapter_axi_1        |     1|
|3     |design_1_auto_pc              |     1|
|4     |design_1_axi_smc_1            |     1|
|5     |design_1_axi_smc_2            |     1|
|6     |design_1_axi_smc_3            |     1|
|7     |design_1_axi_smc              |     1|
|8     |design_1_axi_vdma_0           |     1|
|9     |design_1_axi_vdma_1           |     1|
|10    |design_1_axi_vdma_display0    |     1|
|11    |design_1_axi_vdma_display1    |     1|
|12    |design_1_axis_data_fifo_0     |     1|
|13    |design_1_axis_data_fifo_1     |     1|
|14    |design_1_axis_dir_fifo_0      |     1|
|15    |design_1_axis_dir_fifo_1      |     1|
|16    |design_1_colector_display_0   |     1|
|17    |design_1_colector_display_1   |     1|
|18    |design_1_frame_ptrs           |     1|
|19    |design_1_processing_system7_0 |     1|
|20    |design_1_rst_ps7_0_50M        |     1|
|21    |design_1_s00_mmu              |     1|
|22    |design_1_system_ila_0         |     1|
|23    |design_1_wr_data_dir_adv_0    |     1|
|24    |design_1_wr_data_dir_adv_1    |     1|
|25    |design_1_xbar                 |     1|
|26    |LUT1                          |    80|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.934 ; gain = 530.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 509 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2539.934 ; gain = 530.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.934 ; gain = 530.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2551.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2569.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6fffe71b
INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 218 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:30 . Memory (MB): peak = 2569.285 ; gain = 984.141
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'd:/ITCL_video/movDataZynq/prj_vivado/proj_4HP/proj_4HP.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  2 17:33:47 2023...
