@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v":1:7:1:21|Synthesizing module Toggle_Pin_Test in library work.
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v":1:7:1:21|Selected library: work cell: Toggle_Pin_Test view verilog as top level
@N: NF107 :"C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v":1:7:1:21|Selected library: work cell: Toggle_Pin_Test view verilog as top level

