// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module my_filter_v12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        f_V_address0,
        f_V_ce0,
        f_V_q0,
        f_V_address1,
        f_V_ce1,
        f_V_q1,
        adjChImg_V_address0,
        adjChImg_V_ce0,
        adjChImg_V_q0,
        adjChImg_V_address1,
        adjChImg_V_ce1,
        adjChImg_V_q1,
        g1_V_address0,
        g1_V_ce0,
        g1_V_we0,
        g1_V_d0,
        g1_V_q0,
        g1_V_address1,
        g1_V_ce1,
        g1_V_we1,
        g1_V_d1,
        g2_V_address0,
        g2_V_ce0,
        g2_V_we0,
        g2_V_d0,
        g2_V_q0,
        g2_V_address1,
        g2_V_ce1,
        g2_V_we1,
        g2_V_d1,
        g3_V_address0,
        g3_V_ce0,
        g3_V_we0,
        g3_V_d0,
        g3_V_q0,
        g4_V_address0,
        g4_V_ce0,
        g4_V_we0,
        g4_V_d0,
        g4_V_q0,
        g4_V_address1,
        g4_V_ce1,
        g4_V_we1,
        g4_V_d1,
        g5_V_address0,
        g5_V_ce0,
        g5_V_we0,
        g5_V_d0,
        g5_V_q0,
        g6_V_address0,
        g6_V_ce0,
        g6_V_we0,
        g6_V_d0,
        g6_V_q0,
        g6_V_address1,
        g6_V_ce1,
        g6_V_we1,
        g6_V_d1,
        g7_V_address0,
        g7_V_ce0,
        g7_V_we0,
        g7_V_d0,
        g7_V_q0,
        g7_V_address1,
        g7_V_ce1,
        g7_V_we1,
        g7_V_d1
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_pp0_stage1 = 5'd4;
parameter    ap_ST_fsm_pp0_stage2 = 5'd8;
parameter    ap_ST_fsm_state22 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] f_V_address0;
output   f_V_ce0;
input  [7:0] f_V_q0;
output  [13:0] f_V_address1;
output   f_V_ce1;
input  [7:0] f_V_q1;
output  [13:0] adjChImg_V_address0;
output   adjChImg_V_ce0;
input  [7:0] adjChImg_V_q0;
output  [13:0] adjChImg_V_address1;
output   adjChImg_V_ce1;
input  [7:0] adjChImg_V_q1;
output  [13:0] g1_V_address0;
output   g1_V_ce0;
output   g1_V_we0;
output  [7:0] g1_V_d0;
input  [7:0] g1_V_q0;
output  [13:0] g1_V_address1;
output   g1_V_ce1;
output   g1_V_we1;
output  [7:0] g1_V_d1;
output  [13:0] g2_V_address0;
output   g2_V_ce0;
output   g2_V_we0;
output  [7:0] g2_V_d0;
input  [7:0] g2_V_q0;
output  [13:0] g2_V_address1;
output   g2_V_ce1;
output   g2_V_we1;
output  [7:0] g2_V_d1;
output  [13:0] g3_V_address0;
output   g3_V_ce0;
output   g3_V_we0;
output  [7:0] g3_V_d0;
input  [7:0] g3_V_q0;
output  [13:0] g4_V_address0;
output   g4_V_ce0;
output   g4_V_we0;
output  [7:0] g4_V_d0;
input  [7:0] g4_V_q0;
output  [13:0] g4_V_address1;
output   g4_V_ce1;
output   g4_V_we1;
output  [7:0] g4_V_d1;
output  [13:0] g5_V_address0;
output   g5_V_ce0;
output   g5_V_we0;
output  [7:0] g5_V_d0;
input  [7:0] g5_V_q0;
output  [13:0] g6_V_address0;
output   g6_V_ce0;
output   g6_V_we0;
output  [7:0] g6_V_d0;
input  [7:0] g6_V_q0;
output  [13:0] g6_V_address1;
output   g6_V_ce1;
output   g6_V_we1;
output  [7:0] g6_V_d1;
output  [13:0] g7_V_address0;
output   g7_V_ce0;
output   g7_V_we0;
output  [7:0] g7_V_d0;
input  [7:0] g7_V_q0;
output  [13:0] g7_V_address1;
output   g7_V_ce1;
output   g7_V_we1;
output  [7:0] g7_V_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] f_V_address0;
reg f_V_ce0;
reg[13:0] f_V_address1;
reg f_V_ce1;
reg[13:0] adjChImg_V_address0;
reg adjChImg_V_ce0;
reg adjChImg_V_ce1;
reg[13:0] g1_V_address0;
reg g1_V_ce0;
reg g1_V_we0;
reg g1_V_ce1;
reg g1_V_we1;
reg[13:0] g2_V_address0;
reg g2_V_ce0;
reg g2_V_we0;
reg g2_V_ce1;
reg g2_V_we1;
reg[13:0] g3_V_address0;
reg g3_V_ce0;
reg g3_V_we0;
reg[7:0] g3_V_d0;
reg[13:0] g4_V_address0;
reg g4_V_ce0;
reg g4_V_we0;
reg g4_V_ce1;
reg g4_V_we1;
reg[13:0] g5_V_address0;
reg g5_V_ce0;
reg g5_V_we0;
reg[7:0] g5_V_d0;
reg[13:0] g6_V_address0;
reg g6_V_ce0;
reg g6_V_we0;
reg g6_V_ce1;
reg g6_V_we1;
reg[13:0] g7_V_address0;
reg g7_V_ce0;
reg g7_V_we0;
reg g7_V_ce1;
reg g7_V_we1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [14:0] indvar_flatten_reg_308;
reg   [7:0] y_0_reg_319;
reg   [7:0] x_0_reg_330;
wire   [63:0] grp_fu_341_p2;
reg   [63:0] reg_354;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state9_pp0_stage1_iter2;
wire    ap_block_state12_pp0_stage1_iter3;
wire    ap_block_state15_pp0_stage1_iter4;
wire    ap_block_state18_pp0_stage1_iter5;
wire    ap_block_state21_pp0_stage1_iter6;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln68_reg_1351;
reg   [0:0] icmp_ln68_reg_1351_pp0_iter4_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state10_pp0_stage2_iter2;
wire    ap_block_state13_pp0_stage2_iter3;
wire    ap_block_state16_pp0_stage2_iter4;
wire    ap_block_state19_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln68_fu_358_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_state11_pp0_stage0_iter3;
wire    ap_block_state14_pp0_stage0_iter4;
wire    ap_block_state17_pp0_stage0_iter5;
wire    ap_block_state20_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln68_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln68_reg_1351_pp0_iter2_reg;
reg   [0:0] icmp_ln68_reg_1351_pp0_iter3_reg;
reg   [0:0] icmp_ln68_reg_1351_pp0_iter5_reg;
wire   [14:0] add_ln68_fu_364_p2;
reg   [14:0] add_ln68_reg_1355;
reg    ap_enable_reg_pp0_iter0;
wire   [7:0] select_ln73_fu_376_p3;
reg   [7:0] select_ln73_reg_1360;
wire   [7:0] select_ln73_1_fu_390_p3;
reg   [7:0] select_ln73_1_reg_1366;
wire   [15:0] zext_ln74_fu_406_p1;
reg   [15:0] zext_ln74_reg_1371;
wire   [15:0] zext_ln73_fu_432_p1;
reg   [15:0] zext_ln73_reg_1377;
wire   [15:0] add_ln215_2_fu_497_p2;
reg   [15:0] add_ln215_2_reg_1392;
reg   [13:0] g1_V_addr_reg_1407;
reg   [13:0] g1_V_addr_reg_1407_pp0_iter1_reg;
reg   [13:0] g2_V_addr_reg_1413;
reg   [13:0] g3_V_addr_reg_1419;
reg   [13:0] g3_V_addr_reg_1419_pp0_iter1_reg;
reg   [13:0] g4_V_addr_reg_1424;
reg   [13:0] g4_V_addr_reg_1424_pp0_iter1_reg;
reg   [13:0] g5_V_addr_reg_1430;
reg   [13:0] g5_V_addr_reg_1430_pp0_iter1_reg;
reg   [13:0] g6_V_addr_reg_1435;
reg   [13:0] g6_V_addr_reg_1435_pp0_iter1_reg;
reg   [13:0] g6_V_addr_reg_1435_pp0_iter2_reg;
reg   [13:0] g6_V_addr_reg_1435_pp0_iter3_reg;
reg   [13:0] g6_V_addr_reg_1435_pp0_iter4_reg;
reg   [13:0] g6_V_addr_reg_1435_pp0_iter5_reg;
reg   [13:0] g6_V_addr_reg_1435_pp0_iter6_reg;
reg   [13:0] g7_V_addr_reg_1441;
reg   [13:0] g7_V_addr_reg_1441_pp0_iter1_reg;
reg   [13:0] g7_V_addr_reg_1441_pp0_iter2_reg;
reg   [13:0] g7_V_addr_reg_1441_pp0_iter3_reg;
reg   [13:0] g7_V_addr_reg_1441_pp0_iter4_reg;
reg   [13:0] g7_V_addr_reg_1441_pp0_iter5_reg;
wire   [7:0] x_fu_507_p2;
reg   [7:0] x_reg_1452;
wire   [15:0] add_ln215_4_fu_527_p2;
reg   [15:0] add_ln215_4_reg_1462;
reg   [7:0] f_V_load_1_reg_1472;
reg   [7:0] g1_V_load_reg_1482;
reg   [7:0] f_V_load_2_reg_1487;
reg   [7:0] g2_V_load_reg_1494;
reg   [7:0] g3_V_load_reg_1499;
reg   [7:0] g4_V_load_reg_1504;
reg   [7:0] g5_V_load_reg_1509;
wire   [8:0] rhs_V_fu_532_p1;
reg   [8:0] rhs_V_reg_1514;
reg   [7:0] adjChImg_V_load_reg_1519;
reg   [7:0] g6_V_load_reg_1525;
wire   [8:0] ret_V_5_fu_540_p2;
reg   [8:0] ret_V_5_reg_1530;
reg   [7:0] adjChImg_V_load_2_reg_1535;
reg   [7:0] g7_V_load_reg_1540;
reg   [7:0] f_V_load_reg_1550;
wire   [7:0] sub_ln214_1_fu_584_p2;
reg   [7:0] sub_ln214_1_reg_1562;
wire   [8:0] ret_V_fu_594_p2;
reg   [8:0] ret_V_reg_1567;
wire   [16:0] lhs_V_1_fu_599_p1;
reg   [16:0] lhs_V_1_reg_1572;
wire   [8:0] ret_V_2_fu_609_p2;
reg  signed [8:0] ret_V_2_reg_1577;
wire   [16:0] rhs_V_3_fu_615_p1;
reg   [16:0] rhs_V_3_reg_1582;
wire  signed [17:0] grp_fu_1336_p3;
reg  signed [17:0] ret_V_9_reg_1592;
wire   [0:0] icmp_ln895_1_fu_662_p2;
reg   [0:0] icmp_ln895_1_reg_1602;
wire   [7:0] sub_ln214_fu_683_p2;
reg   [7:0] sub_ln214_reg_1606;
wire   [7:0] sub_ln1353_3_fu_704_p2;
reg   [7:0] sub_ln1353_3_reg_1611;
wire  signed [17:0] grp_fu_1344_p3;
reg  signed [17:0] ret_V_4_reg_1616;
reg    ap_enable_reg_pp0_iter1;
wire  signed [31:0] sext_ln1429_1_fu_724_p1;
wire   [0:0] icmp_ln895_fu_738_p2;
reg   [0:0] icmp_ln895_reg_1626;
wire   [0:0] icmp_ln895_3_fu_754_p2;
reg   [0:0] icmp_ln895_3_reg_1630;
wire  signed [31:0] sext_ln1429_fu_780_p1;
wire   [0:0] icmp_ln895_2_fu_794_p2;
reg   [0:0] icmp_ln895_2_reg_1639;
wire   [0:0] icmp_ln895_4_fu_810_p2;
reg   [0:0] icmp_ln895_4_reg_1643;
wire   [63:0] grp_fu_345_p1;
reg   [63:0] tmp_1_reg_1647;
wire   [63:0] grp_fu_348_p1;
reg   [63:0] tmp_5_reg_1652;
wire   [63:0] grp_fu_351_p1;
reg   [63:0] i_op_assign_1_reg_1657;
reg    ap_enable_reg_pp0_iter2;
reg   [63:0] i_op_assign_reg_1662;
reg    ap_enable_reg_pp0_iter3;
wire   [63:0] reg_V_1_fu_816_p1;
reg   [63:0] reg_V_1_reg_1667;
reg   [0:0] p_Result_5_reg_1673;
wire   [7:0] trunc_ln331_1_fu_846_p1;
reg   [7:0] trunc_ln331_1_reg_1678;
wire   [0:0] icmp_ln326_1_fu_850_p2;
reg   [0:0] icmp_ln326_1_reg_1684;
wire  signed [11:0] sh_amt_2_fu_856_p2;
reg  signed [11:0] sh_amt_2_reg_1690;
wire   [0:0] icmp_ln330_1_fu_862_p2;
reg   [0:0] icmp_ln330_1_reg_1696;
wire   [0:0] icmp_ln332_1_fu_868_p2;
reg   [0:0] icmp_ln332_1_reg_1701;
wire   [0:0] icmp_ln333_1_fu_874_p2;
reg   [0:0] icmp_ln333_1_reg_1707;
wire   [0:0] or_ln330_1_fu_880_p2;
reg   [0:0] or_ln330_1_reg_1713;
wire   [63:0] reg_V_fu_886_p1;
reg   [63:0] reg_V_reg_1719;
reg   [0:0] p_Result_3_reg_1725;
wire   [7:0] trunc_ln331_fu_916_p1;
reg   [7:0] trunc_ln331_reg_1730;
wire   [0:0] icmp_ln326_fu_920_p2;
reg   [0:0] icmp_ln326_reg_1736;
wire  signed [11:0] sh_amt_fu_926_p2;
reg  signed [11:0] sh_amt_reg_1742;
wire   [0:0] icmp_ln330_fu_932_p2;
reg   [0:0] icmp_ln330_reg_1748;
wire   [0:0] icmp_ln332_fu_938_p2;
reg   [0:0] icmp_ln332_reg_1753;
wire   [0:0] icmp_ln333_fu_944_p2;
reg   [0:0] icmp_ln333_reg_1759;
wire   [0:0] or_ln330_fu_950_p2;
reg   [0:0] or_ln330_reg_1765;
wire   [0:0] and_ln332_1_fu_1019_p2;
reg   [0:0] and_ln332_1_reg_1771;
wire   [7:0] select_ln326_1_fu_1061_p3;
reg   [7:0] select_ln326_1_reg_1776;
wire   [0:0] and_ln332_fu_1131_p2;
reg   [0:0] and_ln332_reg_1781;
wire   [7:0] select_ln326_fu_1173_p3;
reg   [7:0] select_ln326_reg_1786;
wire   [7:0] select_ln351_1_fu_1235_p3;
reg   [7:0] select_ln351_1_reg_1791;
wire   [0:0] icmp_ln895_6_fu_1252_p2;
reg   [0:0] icmp_ln895_6_reg_1796;
wire   [7:0] select_ln351_fu_1313_p3;
reg   [7:0] select_ln351_reg_1800;
wire   [0:0] icmp_ln895_5_fu_1330_p2;
reg   [0:0] icmp_ln895_5_reg_1805;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [14:0] ap_phi_mux_indvar_flatten_phi_fu_312_p4;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_y_0_phi_fu_323_p4;
reg   [7:0] ap_phi_mux_x_0_phi_fu_334_p4;
wire   [63:0] zext_ln215_1_fu_472_p1;
wire   [63:0] zext_ln215_2_fu_491_p1;
wire   [63:0] zext_ln215_3_fu_503_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln215_5_fu_521_p1;
wire   [63:0] zext_ln215_6_fu_546_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln215_8_fu_574_p1;
wire   [7:0] add_ln214_fu_672_p2;
wire   [7:0] add_ln214_1_fu_554_p2;
wire   [7:0] add_ln214_3_fu_764_p2;
wire   [7:0] add_ln214_5_fu_693_p2;
wire   [7:0] add_ln214_6_fu_774_p2;
reg   [63:0] grp_fu_341_p0;
reg   [63:0] grp_fu_341_p1;
wire   [31:0] grp_fu_345_p0;
wire   [31:0] grp_fu_348_p0;
reg  signed [31:0] grp_fu_351_p0;
wire   [0:0] icmp_ln70_fu_370_p2;
wire   [7:0] add_ln74_1_fu_384_p2;
wire   [14:0] tmp_2_fu_398_p3;
wire   [7:0] add_ln74_fu_410_p2;
wire   [7:0] select_ln73_2_fu_416_p3;
wire   [14:0] tmp_3_fu_424_p3;
wire   [7:0] select_ln73_3_fu_436_p3;
wire   [7:0] add_ln73_fu_444_p2;
wire   [14:0] tmp_4_fu_450_p3;
wire   [15:0] zext_ln215_fu_462_p1;
wire   [15:0] add_ln215_fu_466_p2;
wire   [15:0] add_ln215_1_fu_485_p2;
wire   [15:0] zext_ln71_fu_458_p1;
wire   [15:0] zext_ln215_4_fu_512_p1;
wire   [15:0] add_ln215_3_fu_516_p2;
wire   [8:0] lhs_V_5_fu_536_p1;
wire   [7:0] sub_ln1353_1_fu_550_p2;
wire   [7:0] add_ln75_fu_560_p2;
wire   [15:0] zext_ln215_7_fu_565_p1;
wire   [15:0] add_ln215_5_fu_569_p2;
wire   [7:0] shl_ln214_1_fu_579_p2;
wire   [8:0] lhs_V_fu_590_p1;
wire   [8:0] lhs_V_2_fu_602_p1;
wire   [8:0] rhs_V_2_fu_606_p1;
wire  signed [8:0] ret_V_6_fu_625_p0;
wire   [7:0] ret_V_6_fu_625_p1;
wire   [8:0] lhs_V_6_fu_631_p1;
wire  signed [8:0] ret_V_7_fu_634_p2;
wire  signed [16:0] ret_V_6_fu_625_p2;
wire   [6:0] tmp_15_fu_652_p4;
wire   [7:0] sub_ln1353_fu_668_p2;
wire   [7:0] shl_ln214_fu_678_p2;
wire   [7:0] add_ln214_4_fu_689_p2;
wire   [7:0] sub_ln1353_2_fu_699_p2;
wire  signed [8:0] ret_V_1_fu_712_p0;
wire   [7:0] ret_V_1_fu_712_p1;
wire  signed [16:0] ret_V_1_fu_712_p2;
wire   [6:0] tmp_14_fu_728_p4;
wire   [6:0] tmp_17_fu_744_p4;
wire   [7:0] add_ln214_2_fu_760_p2;
wire   [7:0] add_ln214_7_fu_770_p2;
wire   [6:0] tmp_16_fu_784_p4;
wire   [6:0] tmp_18_fu_800_p4;
wire   [10:0] p_Result_4_fu_832_p4;
wire   [62:0] trunc_ln310_1_fu_820_p1;
wire   [11:0] exp_V_1_fu_842_p1;
wire   [10:0] p_Result_s_fu_902_p4;
wire   [62:0] trunc_ln310_fu_890_p1;
wire   [11:0] exp_V_fu_912_p1;
wire   [51:0] trunc_ln318_1_fu_956_p1;
wire   [11:0] sh_amt_3_fu_970_p2;
wire   [7:0] tmp_12_fu_979_p4;
wire  signed [31:0] sext_ln329_1_fu_967_p1;
wire   [52:0] tmp_8_fu_959_p3;
wire   [52:0] zext_ln334_1_fu_995_p1;
wire   [52:0] lshr_ln334_1_fu_999_p2;
wire   [7:0] trunc_ln342_1_fu_975_p1;
wire   [0:0] xor_ln330_1_fu_1014_p2;
wire   [0:0] and_ln333_2_fu_1024_p2;
wire   [7:0] trunc_ln334_1_fu_1005_p1;
wire   [0:0] or_ln332_1_fu_1037_p2;
wire   [0:0] icmp_ln343_1_fu_989_p2;
wire   [0:0] xor_ln332_1_fu_1041_p2;
wire   [0:0] and_ln343_1_fu_1047_p2;
wire   [7:0] shl_ln345_1_fu_1009_p2;
wire   [7:0] select_ln333_2_fu_1029_p3;
wire   [7:0] select_ln343_1_fu_1053_p3;
wire   [51:0] trunc_ln318_fu_1068_p1;
wire   [11:0] sh_amt_1_fu_1082_p2;
wire   [7:0] tmp_9_fu_1091_p4;
wire  signed [31:0] sext_ln329_fu_1079_p1;
wire   [52:0] tmp_fu_1071_p3;
wire   [52:0] zext_ln334_fu_1107_p1;
wire   [52:0] lshr_ln334_fu_1111_p2;
wire   [7:0] trunc_ln342_fu_1087_p1;
wire   [0:0] xor_ln330_fu_1126_p2;
wire   [0:0] and_ln333_fu_1136_p2;
wire   [7:0] trunc_ln334_fu_1117_p1;
wire   [0:0] or_ln332_fu_1149_p2;
wire   [0:0] icmp_ln343_fu_1101_p2;
wire   [0:0] xor_ln332_fu_1153_p2;
wire   [0:0] and_ln343_fu_1159_p2;
wire   [7:0] shl_ln345_fu_1121_p2;
wire   [7:0] select_ln333_fu_1141_p3;
wire   [7:0] select_ln343_fu_1165_p3;
wire   [0:0] tmp_13_fu_1180_p3;
wire   [0:0] xor_ln333_1_fu_1195_p2;
wire   [0:0] and_ln333_3_fu_1200_p2;
wire   [7:0] select_ln336_1_fu_1187_p3;
wire   [0:0] xor_ln326_1_fu_1212_p2;
wire   [0:0] and_ln330_1_fu_1217_p2;
wire   [7:0] select_ln333_3_fu_1205_p3;
wire   [7:0] select_ln330_1_fu_1222_p3;
wire   [7:0] sub_ln461_1_fu_1229_p2;
wire   [6:0] tmp_20_fu_1242_p4;
wire   [0:0] tmp_10_fu_1258_p3;
wire   [0:0] xor_ln333_fu_1273_p2;
wire   [0:0] and_ln333_1_fu_1278_p2;
wire   [7:0] select_ln336_fu_1265_p3;
wire   [0:0] xor_ln326_fu_1290_p2;
wire   [0:0] and_ln330_fu_1295_p2;
wire   [7:0] select_ln333_1_fu_1283_p3;
wire   [7:0] select_ln330_fu_1300_p3;
wire   [7:0] sub_ln461_fu_1307_p2;
wire   [6:0] tmp_19_fu_1320_p4;
wire   [7:0] grp_fu_1336_p1;
wire   [7:0] grp_fu_1344_p1;
wire    ap_CS_fsm_state22;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [16:0] grp_fu_1336_p10;
wire   [16:0] ret_V_6_fu_625_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

DEBLUR_dadd_64ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
DEBLUR_dadd_64ns_bkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_341_p0),
    .din1(grp_fu_341_p1),
    .ce(1'b1),
    .dout(grp_fu_341_p2)
);

DEBLUR_uitodp_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
DEBLUR_uitodp_32ncud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_345_p0),
    .ce(1'b1),
    .dout(grp_fu_345_p1)
);

DEBLUR_uitodp_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
DEBLUR_uitodp_32ncud_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_348_p0),
    .ce(1'b1),
    .dout(grp_fu_348_p1)
);

DEBLUR_sitodp_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
DEBLUR_sitodp_32sdEe_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_351_p0),
    .ce(1'b1),
    .dout(grp_fu_351_p1)
);

DEBLUR_mac_mulsubeOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
DEBLUR_mac_mulsubeOg_U7(
    .din0(ret_V_7_fu_634_p2),
    .din1(grp_fu_1336_p1),
    .din2(ret_V_6_fu_625_p2),
    .dout(grp_fu_1336_p3)
);

DEBLUR_mac_mulsubeOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
DEBLUR_mac_mulsubeOg_U8(
    .din0(ret_V_2_reg_1577),
    .din1(grp_fu_1344_p1),
    .din2(ret_V_1_fu_712_p2),
    .dout(grp_fu_1344_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        indvar_flatten_reg_308 <= add_ln68_reg_1355;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_308 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        x_0_reg_330 <= x_reg_1452;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        x_0_reg_330 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        y_0_reg_319 <= select_ln73_1_reg_1366;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        y_0_reg_319 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_fu_358_p2 == 1'd0))) begin
        add_ln215_2_reg_1392 <= add_ln215_2_fu_497_p2;
        g1_V_addr_reg_1407 <= zext_ln215_1_fu_472_p1;
        g2_V_addr_reg_1413 <= zext_ln215_1_fu_472_p1;
        g3_V_addr_reg_1419 <= zext_ln215_1_fu_472_p1;
        g4_V_addr_reg_1424 <= zext_ln215_1_fu_472_p1;
        g5_V_addr_reg_1430 <= zext_ln215_1_fu_472_p1;
        g6_V_addr_reg_1435 <= zext_ln215_1_fu_472_p1;
        g7_V_addr_reg_1441 <= zext_ln215_1_fu_472_p1;
        select_ln73_reg_1360 <= select_ln73_fu_376_p3;
        zext_ln73_reg_1377[14 : 7] <= zext_ln73_fu_432_p1[14 : 7];
        zext_ln74_reg_1371[14 : 7] <= zext_ln74_fu_406_p1[14 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln68_reg_1351 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln215_4_reg_1462 <= add_ln215_4_fu_527_p2;
        ret_V_5_reg_1530 <= ret_V_5_fu_540_p2;
        rhs_V_reg_1514[7 : 0] <= rhs_V_fu_532_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln68_reg_1355 <= add_ln68_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln68_reg_1351 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        adjChImg_V_load_2_reg_1535 <= adjChImg_V_q1;
        adjChImg_V_load_reg_1519 <= adjChImg_V_q0;
        f_V_load_1_reg_1472 <= f_V_q0;
        f_V_load_2_reg_1487 <= f_V_q1;
        g1_V_load_reg_1482 <= g1_V_q0;
        g2_V_load_reg_1494 <= g2_V_q0;
        g3_V_load_reg_1499 <= g3_V_q0;
        g4_V_load_reg_1504 <= g4_V_q0;
        g5_V_load_reg_1509 <= g5_V_q0;
        g6_V_load_reg_1525 <= g6_V_q0;
        g7_V_load_reg_1540 <= g7_V_q0;
        x_reg_1452 <= x_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351_pp0_iter4_reg == 1'd0))) begin
        and_ln332_1_reg_1771 <= and_ln332_1_fu_1019_p2;
        icmp_ln326_reg_1736 <= icmp_ln326_fu_920_p2;
        icmp_ln330_reg_1748 <= icmp_ln330_fu_932_p2;
        icmp_ln332_reg_1753 <= icmp_ln332_fu_938_p2;
        icmp_ln333_reg_1759 <= icmp_ln333_fu_944_p2;
        or_ln330_reg_1765 <= or_ln330_fu_950_p2;
        p_Result_3_reg_1725 <= reg_V_fu_886_p1[32'd63];
        reg_V_reg_1719 <= reg_V_fu_886_p1;
        select_ln326_1_reg_1776 <= select_ln326_1_fu_1061_p3;
        sh_amt_reg_1742 <= sh_amt_fu_926_p2;
        trunc_ln331_reg_1730 <= trunc_ln331_fu_916_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln68_reg_1351_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln332_reg_1781 <= and_ln332_fu_1131_p2;
        select_ln326_reg_1786 <= select_ln326_fu_1173_p3;
        select_ln351_1_reg_1791 <= select_ln351_1_fu_1235_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        f_V_load_reg_1550 <= f_V_q0;
        ret_V_9_reg_1592 <= grp_fu_1336_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g1_V_addr_reg_1407_pp0_iter1_reg <= g1_V_addr_reg_1407;
        g3_V_addr_reg_1419_pp0_iter1_reg <= g3_V_addr_reg_1419;
        g4_V_addr_reg_1424_pp0_iter1_reg <= g4_V_addr_reg_1424;
        g5_V_addr_reg_1430_pp0_iter1_reg <= g5_V_addr_reg_1430;
        g6_V_addr_reg_1435_pp0_iter1_reg <= g6_V_addr_reg_1435;
        g6_V_addr_reg_1435_pp0_iter2_reg <= g6_V_addr_reg_1435_pp0_iter1_reg;
        g6_V_addr_reg_1435_pp0_iter3_reg <= g6_V_addr_reg_1435_pp0_iter2_reg;
        g6_V_addr_reg_1435_pp0_iter4_reg <= g6_V_addr_reg_1435_pp0_iter3_reg;
        g6_V_addr_reg_1435_pp0_iter5_reg <= g6_V_addr_reg_1435_pp0_iter4_reg;
        g6_V_addr_reg_1435_pp0_iter6_reg <= g6_V_addr_reg_1435_pp0_iter5_reg;
        g7_V_addr_reg_1441_pp0_iter1_reg <= g7_V_addr_reg_1441;
        g7_V_addr_reg_1441_pp0_iter2_reg <= g7_V_addr_reg_1441_pp0_iter1_reg;
        g7_V_addr_reg_1441_pp0_iter3_reg <= g7_V_addr_reg_1441_pp0_iter2_reg;
        g7_V_addr_reg_1441_pp0_iter4_reg <= g7_V_addr_reg_1441_pp0_iter3_reg;
        g7_V_addr_reg_1441_pp0_iter5_reg <= g7_V_addr_reg_1441_pp0_iter4_reg;
        icmp_ln68_reg_1351 <= icmp_ln68_fu_358_p2;
        icmp_ln68_reg_1351_pp0_iter1_reg <= icmp_ln68_reg_1351;
        icmp_ln68_reg_1351_pp0_iter2_reg <= icmp_ln68_reg_1351_pp0_iter1_reg;
        icmp_ln68_reg_1351_pp0_iter3_reg <= icmp_ln68_reg_1351_pp0_iter2_reg;
        icmp_ln68_reg_1351_pp0_iter4_reg <= icmp_ln68_reg_1351_pp0_iter3_reg;
        icmp_ln68_reg_1351_pp0_iter5_reg <= icmp_ln68_reg_1351_pp0_iter4_reg;
        icmp_ln895_3_reg_1630 <= icmp_ln895_3_fu_754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln68_reg_1351_pp0_iter2_reg == 1'd0))) begin
        i_op_assign_1_reg_1657 <= grp_fu_351_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351_pp0_iter2_reg == 1'd0))) begin
        i_op_assign_reg_1662 <= grp_fu_351_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln68_reg_1351_pp0_iter4_reg == 1'd0))) begin
        icmp_ln326_1_reg_1684 <= icmp_ln326_1_fu_850_p2;
        icmp_ln330_1_reg_1696 <= icmp_ln330_1_fu_862_p2;
        icmp_ln332_1_reg_1701 <= icmp_ln332_1_fu_868_p2;
        icmp_ln333_1_reg_1707 <= icmp_ln333_1_fu_874_p2;
        or_ln330_1_reg_1713 <= or_ln330_1_fu_880_p2;
        p_Result_5_reg_1673 <= reg_V_1_fu_816_p1[32'd63];
        reg_V_1_reg_1667 <= reg_V_1_fu_816_p1;
        sh_amt_2_reg_1690 <= sh_amt_2_fu_856_p2;
        trunc_ln331_1_reg_1678 <= trunc_ln331_1_fu_846_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        icmp_ln895_1_reg_1602 <= icmp_ln895_1_fu_662_p2;
        lhs_V_1_reg_1572[7 : 0] <= lhs_V_1_fu_599_p1[7 : 0];
        ret_V_2_reg_1577 <= ret_V_2_fu_609_p2;
        ret_V_reg_1567 <= ret_V_fu_594_p2;
        rhs_V_3_reg_1582[7 : 0] <= rhs_V_3_fu_615_p1[7 : 0];
        sub_ln214_1_reg_1562 <= sub_ln214_1_fu_584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln895_2_reg_1639 <= icmp_ln895_2_fu_794_p2;
        icmp_ln895_4_reg_1643 <= icmp_ln895_4_fu_810_p2;
        icmp_ln895_6_reg_1796 <= icmp_ln895_6_fu_1252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln895_5_reg_1805 <= icmp_ln895_5_fu_1330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        icmp_ln895_reg_1626 <= icmp_ln895_fu_738_p2;
        sub_ln1353_3_reg_1611 <= sub_ln1353_3_fu_704_p2;
        sub_ln214_reg_1606 <= sub_ln214_fu_683_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln68_reg_1351_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln68_reg_1351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_354 <= grp_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        ret_V_4_reg_1616 <= grp_fu_1344_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln68_reg_1351_pp0_iter5_reg == 1'd0))) begin
        select_ln351_reg_1800 <= select_ln351_fu_1313_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_fu_358_p2 == 1'd0))) begin
        select_ln73_1_reg_1366 <= select_ln73_1_fu_390_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln68_reg_1351_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_1_reg_1647 <= grp_fu_345_p1;
        tmp_5_reg_1652 <= grp_fu_348_p1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            adjChImg_V_address0 = zext_ln215_5_fu_521_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            adjChImg_V_address0 = zext_ln215_1_fu_472_p1;
        end else begin
            adjChImg_V_address0 = 'bx;
        end
    end else begin
        adjChImg_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        adjChImg_V_ce0 = 1'b1;
    end else begin
        adjChImg_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        adjChImg_V_ce1 = 1'b1;
    end else begin
        adjChImg_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln68_fu_358_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln68_reg_1351 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_312_p4 = add_ln68_reg_1355;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_312_p4 = indvar_flatten_reg_308;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln68_reg_1351 == 1'd0))) begin
        ap_phi_mux_x_0_phi_fu_334_p4 = x_reg_1452;
    end else begin
        ap_phi_mux_x_0_phi_fu_334_p4 = x_0_reg_330;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln68_reg_1351 == 1'd0))) begin
        ap_phi_mux_y_0_phi_fu_323_p4 = select_ln73_1_reg_1366;
    end else begin
        ap_phi_mux_y_0_phi_fu_323_p4 = y_0_reg_319;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            f_V_address0 = zext_ln215_8_fu_574_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            f_V_address0 = zext_ln215_5_fu_521_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            f_V_address0 = zext_ln215_1_fu_472_p1;
        end else begin
            f_V_address0 = 'bx;
        end
    end else begin
        f_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            f_V_address1 = zext_ln215_6_fu_546_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            f_V_address1 = zext_ln215_3_fu_503_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            f_V_address1 = zext_ln215_2_fu_491_p1;
        end else begin
            f_V_address1 = 'bx;
        end
    end else begin
        f_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        f_V_ce0 = 1'b1;
    end else begin
        f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        f_V_ce1 = 1'b1;
    end else begin
        f_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        g1_V_address0 = g1_V_addr_reg_1407_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g1_V_address0 = zext_ln215_1_fu_472_p1;
    end else begin
        g1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        g1_V_ce0 = 1'b1;
    end else begin
        g1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g1_V_ce1 = 1'b1;
    end else begin
        g1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln895_reg_1626 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        g1_V_we0 = 1'b1;
    end else begin
        g1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        g1_V_we1 = 1'b1;
    end else begin
        g1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            g2_V_address0 = g2_V_addr_reg_1413;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            g2_V_address0 = zext_ln215_1_fu_472_p1;
        end else begin
            g2_V_address0 = 'bx;
        end
    end else begin
        g2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        g2_V_ce0 = 1'b1;
    end else begin
        g2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g2_V_ce1 = 1'b1;
    end else begin
        g2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        g2_V_we0 = 1'b1;
    end else begin
        g2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln895_1_reg_1602 == 1'd0))) begin
        g2_V_we1 = 1'b1;
    end else begin
        g2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        g3_V_address0 = g3_V_addr_reg_1419_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g3_V_address0 = zext_ln215_1_fu_472_p1;
    end else begin
        g3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        g3_V_ce0 = 1'b1;
    end else begin
        g3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            g3_V_d0 = 8'd1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            g3_V_d0 = add_ln214_3_fu_764_p2;
        end else begin
            g3_V_d0 = 'bx;
        end
    end else begin
        g3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln895_2_reg_1639 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln68_reg_1351_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        g3_V_we0 = 1'b1;
    end else begin
        g3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        g4_V_address0 = g4_V_addr_reg_1424_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g4_V_address0 = zext_ln215_1_fu_472_p1;
    end else begin
        g4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        g4_V_ce0 = 1'b1;
    end else begin
        g4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g4_V_ce1 = 1'b1;
    end else begin
        g4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln895_3_reg_1630 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        g4_V_we0 = 1'b1;
    end else begin
        g4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351 == 1'd0))) begin
        g4_V_we1 = 1'b1;
    end else begin
        g4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        g5_V_address0 = g5_V_addr_reg_1430_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g5_V_address0 = zext_ln215_1_fu_472_p1;
    end else begin
        g5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        g5_V_ce0 = 1'b1;
    end else begin
        g5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            g5_V_d0 = 8'd1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            g5_V_d0 = add_ln214_6_fu_774_p2;
        end else begin
            g5_V_d0 = 'bx;
        end
    end else begin
        g5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln895_4_reg_1643 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln68_reg_1351_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        g5_V_we0 = 1'b1;
    end else begin
        g5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        g6_V_address0 = g6_V_addr_reg_1435_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g6_V_address0 = zext_ln215_1_fu_472_p1;
    end else begin
        g6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        g6_V_ce0 = 1'b1;
    end else begin
        g6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g6_V_ce1 = 1'b1;
    end else begin
        g6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln895_5_reg_1805 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        g6_V_we0 = 1'b1;
    end else begin
        g6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln68_reg_1351_pp0_iter5_reg == 1'd0))) begin
        g6_V_we1 = 1'b1;
    end else begin
        g6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        g7_V_address0 = g7_V_addr_reg_1441_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g7_V_address0 = zext_ln215_1_fu_472_p1;
    end else begin
        g7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        g7_V_ce0 = 1'b1;
    end else begin
        g7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g7_V_ce1 = 1'b1;
    end else begin
        g7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln68_reg_1351_pp0_iter5_reg == 1'd0))) begin
        g7_V_we0 = 1'b1;
    end else begin
        g7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln895_6_reg_1796 == 1'd0))) begin
        g7_V_we1 = 1'b1;
    end else begin
        g7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_341_p0 = tmp_1_reg_1647;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_341_p0 = tmp_5_reg_1652;
        end else begin
            grp_fu_341_p0 = 'bx;
        end
    end else begin
        grp_fu_341_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_341_p1 = i_op_assign_reg_1662;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_341_p1 = i_op_assign_1_reg_1657;
        end else begin
            grp_fu_341_p1 = 'bx;
        end
    end else begin
        grp_fu_341_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_351_p0 = sext_ln1429_fu_780_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_351_p0 = sext_ln1429_1_fu_724_p1;
        end else begin
            grp_fu_351_p0 = 'bx;
        end
    end else begin
        grp_fu_351_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln68_fu_358_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln68_fu_358_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_1_fu_554_p2 = (g2_V_load_reg_1494 + sub_ln1353_1_fu_550_p2);

assign add_ln214_2_fu_760_p2 = (g3_V_load_reg_1499 + sub_ln214_reg_1606);

assign add_ln214_3_fu_764_p2 = (add_ln214_2_fu_760_p2 + f_V_load_1_reg_1472);

assign add_ln214_4_fu_689_p2 = (g4_V_load_reg_1504 + sub_ln214_1_reg_1562);

assign add_ln214_5_fu_693_p2 = (add_ln214_4_fu_689_p2 + f_V_load_1_reg_1472);

assign add_ln214_6_fu_774_p2 = (add_ln214_7_fu_770_p2 + f_V_load_1_reg_1472);

assign add_ln214_7_fu_770_p2 = (g5_V_load_reg_1509 + sub_ln1353_3_reg_1611);

assign add_ln214_fu_672_p2 = (g1_V_load_reg_1482 + sub_ln1353_fu_668_p2);

assign add_ln215_1_fu_485_p2 = (zext_ln73_fu_432_p1 + zext_ln215_fu_462_p1);

assign add_ln215_2_fu_497_p2 = (zext_ln71_fu_458_p1 + zext_ln215_fu_462_p1);

assign add_ln215_3_fu_516_p2 = (zext_ln74_reg_1371 + zext_ln215_4_fu_512_p1);

assign add_ln215_4_fu_527_p2 = (zext_ln73_reg_1377 + zext_ln215_4_fu_512_p1);

assign add_ln215_5_fu_569_p2 = (zext_ln74_reg_1371 + zext_ln215_7_fu_565_p1);

assign add_ln215_fu_466_p2 = (zext_ln74_fu_406_p1 + zext_ln215_fu_462_p1);

assign add_ln68_fu_364_p2 = (ap_phi_mux_indvar_flatten_phi_fu_312_p4 + 15'd1);

assign add_ln73_fu_444_p2 = (ap_phi_mux_y_0_phi_fu_323_p4 + select_ln73_3_fu_436_p3);

assign add_ln74_1_fu_384_p2 = (8'd1 + ap_phi_mux_y_0_phi_fu_323_p4);

assign add_ln74_fu_410_p2 = (8'd2 + ap_phi_mux_y_0_phi_fu_323_p4);

assign add_ln75_fu_560_p2 = (8'd2 + select_ln73_reg_1360);

assign adjChImg_V_address1 = zext_ln215_2_fu_491_p1;

assign and_ln330_1_fu_1217_p2 = (xor_ln326_1_fu_1212_p2 & icmp_ln330_1_reg_1696);

assign and_ln330_fu_1295_p2 = (xor_ln326_fu_1290_p2 & icmp_ln330_reg_1748);

assign and_ln332_1_fu_1019_p2 = (xor_ln330_1_fu_1014_p2 & icmp_ln332_1_reg_1701);

assign and_ln332_fu_1131_p2 = (xor_ln330_fu_1126_p2 & icmp_ln332_reg_1753);

assign and_ln333_1_fu_1278_p2 = (xor_ln333_fu_1273_p2 & and_ln332_reg_1781);

assign and_ln333_2_fu_1024_p2 = (icmp_ln333_1_reg_1707 & and_ln332_1_fu_1019_p2);

assign and_ln333_3_fu_1200_p2 = (xor_ln333_1_fu_1195_p2 & and_ln332_1_reg_1771);

assign and_ln333_fu_1136_p2 = (icmp_ln333_reg_1759 & and_ln332_fu_1131_p2);

assign and_ln343_1_fu_1047_p2 = (xor_ln332_1_fu_1041_p2 & icmp_ln343_1_fu_989_p2);

assign and_ln343_fu_1159_p2 = (xor_ln332_fu_1153_p2 & icmp_ln343_fu_1101_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign exp_V_1_fu_842_p1 = p_Result_4_fu_832_p4;

assign exp_V_fu_912_p1 = p_Result_s_fu_902_p4;

assign g1_V_address1 = g1_V_addr_reg_1407;

assign g1_V_d0 = 8'd1;

assign g1_V_d1 = add_ln214_fu_672_p2;

assign g2_V_address1 = g2_V_addr_reg_1413;

assign g2_V_d0 = add_ln214_1_fu_554_p2;

assign g2_V_d1 = 8'd1;

assign g4_V_address1 = g4_V_addr_reg_1424;

assign g4_V_d0 = 8'd1;

assign g4_V_d1 = add_ln214_5_fu_693_p2;

assign g6_V_address1 = g6_V_addr_reg_1435_pp0_iter5_reg;

assign g6_V_d0 = 8'd1;

assign g6_V_d1 = select_ln351_reg_1800;

assign g7_V_address1 = g7_V_addr_reg_1441_pp0_iter5_reg;

assign g7_V_d0 = select_ln351_1_reg_1791;

assign g7_V_d1 = 8'd1;

assign grp_fu_1336_p1 = grp_fu_1336_p10;

assign grp_fu_1336_p10 = f_V_load_1_reg_1472;

assign grp_fu_1344_p1 = rhs_V_3_reg_1582;

assign grp_fu_345_p0 = g6_V_load_reg_1525;

assign grp_fu_348_p0 = g7_V_load_reg_1540;

assign icmp_ln326_1_fu_850_p2 = ((trunc_ln310_1_fu_820_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_920_p2 = ((trunc_ln310_fu_890_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln330_1_fu_862_p2 = ((p_Result_4_fu_832_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_fu_932_p2 = ((p_Result_s_fu_902_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln332_1_fu_868_p2 = (($signed(sh_amt_2_fu_856_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_fu_938_p2 = (($signed(sh_amt_fu_926_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln333_1_fu_874_p2 = (($signed(sh_amt_2_fu_856_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_fu_944_p2 = (($signed(sh_amt_fu_926_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln343_1_fu_989_p2 = (($signed(tmp_12_fu_979_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_1101_p2 = (($signed(tmp_9_fu_1091_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_358_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_312_p4 == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_370_p2 = ((ap_phi_mux_x_0_phi_fu_334_p4 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_662_p2 = ((tmp_15_fu_652_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_794_p2 = ((tmp_16_fu_784_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_754_p2 = ((tmp_17_fu_744_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_810_p2 = ((tmp_18_fu_800_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_1330_p2 = ((tmp_19_fu_1320_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_1252_p2 = ((tmp_20_fu_1242_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_738_p2 = ((tmp_14_fu_728_p4 == 7'd0) ? 1'b1 : 1'b0);

assign lhs_V_1_fu_599_p1 = adjChImg_V_load_reg_1519;

assign lhs_V_2_fu_602_p1 = adjChImg_V_q0;

assign lhs_V_5_fu_536_p1 = f_V_q1;

assign lhs_V_6_fu_631_p1 = adjChImg_V_load_2_reg_1535;

assign lhs_V_fu_590_p1 = f_V_q0;

assign lshr_ln334_1_fu_999_p2 = tmp_8_fu_959_p3 >> zext_ln334_1_fu_995_p1;

assign lshr_ln334_fu_1111_p2 = tmp_fu_1071_p3 >> zext_ln334_fu_1107_p1;

assign or_ln330_1_fu_880_p2 = (icmp_ln330_1_fu_862_p2 | icmp_ln326_1_fu_850_p2);

assign or_ln330_fu_950_p2 = (icmp_ln330_fu_932_p2 | icmp_ln326_fu_920_p2);

assign or_ln332_1_fu_1037_p2 = (or_ln330_1_reg_1713 | icmp_ln332_1_reg_1701);

assign or_ln332_fu_1149_p2 = (or_ln330_reg_1765 | icmp_ln332_reg_1753);

assign p_Result_4_fu_832_p4 = {{reg_V_1_fu_816_p1[62:52]}};

assign p_Result_s_fu_902_p4 = {{reg_V_fu_886_p1[62:52]}};

assign reg_V_1_fu_816_p1 = reg_354;

assign reg_V_fu_886_p1 = reg_354;

assign ret_V_1_fu_712_p0 = ret_V_reg_1567;

assign ret_V_1_fu_712_p1 = lhs_V_1_reg_1572;

assign ret_V_1_fu_712_p2 = ($signed(ret_V_1_fu_712_p0) * $signed({{1'b0}, {ret_V_1_fu_712_p1}}));

assign ret_V_2_fu_609_p2 = (lhs_V_2_fu_602_p1 - rhs_V_2_fu_606_p1);

assign ret_V_5_fu_540_p2 = (lhs_V_5_fu_536_p1 - rhs_V_fu_532_p1);

assign ret_V_6_fu_625_p0 = ret_V_5_reg_1530;

assign ret_V_6_fu_625_p1 = ret_V_6_fu_625_p10;

assign ret_V_6_fu_625_p10 = adjChImg_V_load_reg_1519;

assign ret_V_6_fu_625_p2 = ($signed(ret_V_6_fu_625_p0) * $signed({{1'b0}, {ret_V_6_fu_625_p1}}));

assign ret_V_7_fu_634_p2 = (lhs_V_6_fu_631_p1 - rhs_V_2_fu_606_p1);

assign ret_V_fu_594_p2 = (lhs_V_fu_590_p1 - rhs_V_reg_1514);

assign rhs_V_2_fu_606_p1 = adjChImg_V_load_reg_1519;

assign rhs_V_3_fu_615_p1 = f_V_load_1_reg_1472;

assign rhs_V_fu_532_p1 = f_V_q0;

assign select_ln326_1_fu_1061_p3 = ((icmp_ln326_1_reg_1684[0:0] === 1'b1) ? 8'd0 : select_ln343_1_fu_1053_p3);

assign select_ln326_fu_1173_p3 = ((icmp_ln326_reg_1736[0:0] === 1'b1) ? 8'd0 : select_ln343_fu_1165_p3);

assign select_ln330_1_fu_1222_p3 = ((and_ln330_1_fu_1217_p2[0:0] === 1'b1) ? trunc_ln331_1_reg_1678 : select_ln333_3_fu_1205_p3);

assign select_ln330_fu_1300_p3 = ((and_ln330_fu_1295_p2[0:0] === 1'b1) ? trunc_ln331_reg_1730 : select_ln333_1_fu_1283_p3);

assign select_ln333_1_fu_1283_p3 = ((and_ln333_1_fu_1278_p2[0:0] === 1'b1) ? select_ln336_fu_1265_p3 : select_ln326_reg_1786);

assign select_ln333_2_fu_1029_p3 = ((and_ln333_2_fu_1024_p2[0:0] === 1'b1) ? trunc_ln334_1_fu_1005_p1 : 8'd0);

assign select_ln333_3_fu_1205_p3 = ((and_ln333_3_fu_1200_p2[0:0] === 1'b1) ? select_ln336_1_fu_1187_p3 : select_ln326_1_reg_1776);

assign select_ln333_fu_1141_p3 = ((and_ln333_fu_1136_p2[0:0] === 1'b1) ? trunc_ln334_fu_1117_p1 : 8'd0);

assign select_ln336_1_fu_1187_p3 = ((tmp_13_fu_1180_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_fu_1265_p3 = ((tmp_10_fu_1258_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln343_1_fu_1053_p3 = ((and_ln343_1_fu_1047_p2[0:0] === 1'b1) ? shl_ln345_1_fu_1009_p2 : select_ln333_2_fu_1029_p3);

assign select_ln343_fu_1165_p3 = ((and_ln343_fu_1159_p2[0:0] === 1'b1) ? shl_ln345_fu_1121_p2 : select_ln333_fu_1141_p3);

assign select_ln351_1_fu_1235_p3 = ((p_Result_5_reg_1673[0:0] === 1'b1) ? sub_ln461_1_fu_1229_p2 : select_ln330_1_fu_1222_p3);

assign select_ln351_fu_1313_p3 = ((p_Result_3_reg_1725[0:0] === 1'b1) ? sub_ln461_fu_1307_p2 : select_ln330_fu_1300_p3);

assign select_ln73_1_fu_390_p3 = ((icmp_ln70_fu_370_p2[0:0] === 1'b1) ? add_ln74_1_fu_384_p2 : ap_phi_mux_y_0_phi_fu_323_p4);

assign select_ln73_2_fu_416_p3 = ((icmp_ln70_fu_370_p2[0:0] === 1'b1) ? add_ln74_fu_410_p2 : add_ln74_1_fu_384_p2);

assign select_ln73_3_fu_436_p3 = ((icmp_ln70_fu_370_p2[0:0] === 1'b1) ? 8'd3 : 8'd2);

assign select_ln73_fu_376_p3 = ((icmp_ln70_fu_370_p2[0:0] === 1'b1) ? 8'd0 : ap_phi_mux_x_0_phi_fu_334_p4);

assign sext_ln1429_1_fu_724_p1 = ret_V_9_reg_1592;

assign sext_ln1429_fu_780_p1 = ret_V_4_reg_1616;

assign sext_ln329_1_fu_967_p1 = sh_amt_2_reg_1690;

assign sext_ln329_fu_1079_p1 = sh_amt_reg_1742;

assign sh_amt_1_fu_1082_p2 = ($signed(12'd0) - $signed(sh_amt_reg_1742));

assign sh_amt_2_fu_856_p2 = (12'd1075 - exp_V_1_fu_842_p1);

assign sh_amt_3_fu_970_p2 = ($signed(12'd0) - $signed(sh_amt_2_reg_1690));

assign sh_amt_fu_926_p2 = (12'd1075 - exp_V_fu_912_p1);

assign shl_ln214_1_fu_579_p2 = f_V_load_2_reg_1487 << 8'd1;

assign shl_ln214_fu_678_p2 = f_V_load_reg_1550 << 8'd1;

assign shl_ln345_1_fu_1009_p2 = trunc_ln331_1_reg_1678 << trunc_ln342_1_fu_975_p1;

assign shl_ln345_fu_1121_p2 = trunc_ln331_reg_1730 << trunc_ln342_fu_1087_p1;

assign sub_ln1353_1_fu_550_p2 = (f_V_load_2_reg_1487 - f_V_load_1_reg_1472);

assign sub_ln1353_2_fu_699_p2 = (f_V_q1 - f_V_load_2_reg_1487);

assign sub_ln1353_3_fu_704_p2 = (sub_ln1353_2_fu_699_p2 - f_V_load_reg_1550);

assign sub_ln1353_fu_668_p2 = (f_V_load_reg_1550 - f_V_load_1_reg_1472);

assign sub_ln214_1_fu_584_p2 = (f_V_q1 - shl_ln214_1_fu_579_p2);

assign sub_ln214_fu_683_p2 = (f_V_q0 - shl_ln214_fu_678_p2);

assign sub_ln461_1_fu_1229_p2 = (8'd0 - select_ln330_1_fu_1222_p3);

assign sub_ln461_fu_1307_p2 = (8'd0 - select_ln330_fu_1300_p3);

assign tmp_10_fu_1258_p3 = reg_V_reg_1719[32'd63];

assign tmp_12_fu_979_p4 = {{sh_amt_3_fu_970_p2[10:3]}};

assign tmp_13_fu_1180_p3 = reg_V_1_reg_1667[32'd63];

assign tmp_14_fu_728_p4 = {{add_ln214_fu_672_p2[7:1]}};

assign tmp_15_fu_652_p4 = {{add_ln214_1_fu_554_p2[7:1]}};

assign tmp_16_fu_784_p4 = {{add_ln214_3_fu_764_p2[7:1]}};

assign tmp_17_fu_744_p4 = {{add_ln214_5_fu_693_p2[7:1]}};

assign tmp_18_fu_800_p4 = {{add_ln214_6_fu_774_p2[7:1]}};

assign tmp_19_fu_1320_p4 = {{select_ln351_fu_1313_p3[7:1]}};

assign tmp_20_fu_1242_p4 = {{select_ln351_1_fu_1235_p3[7:1]}};

assign tmp_2_fu_398_p3 = {{select_ln73_1_fu_390_p3}, {7'd0}};

assign tmp_3_fu_424_p3 = {{select_ln73_2_fu_416_p3}, {7'd0}};

assign tmp_4_fu_450_p3 = {{add_ln73_fu_444_p2}, {7'd0}};

assign tmp_8_fu_959_p3 = {{1'd1}, {trunc_ln318_1_fu_956_p1}};

assign tmp_9_fu_1091_p4 = {{sh_amt_1_fu_1082_p2[10:3]}};

assign tmp_fu_1071_p3 = {{1'd1}, {trunc_ln318_fu_1068_p1}};

assign trunc_ln310_1_fu_820_p1 = reg_V_1_fu_816_p1[62:0];

assign trunc_ln310_fu_890_p1 = reg_V_fu_886_p1[62:0];

assign trunc_ln318_1_fu_956_p1 = reg_V_1_reg_1667[51:0];

assign trunc_ln318_fu_1068_p1 = reg_V_reg_1719[51:0];

assign trunc_ln331_1_fu_846_p1 = reg_V_1_fu_816_p1[7:0];

assign trunc_ln331_fu_916_p1 = reg_V_fu_886_p1[7:0];

assign trunc_ln334_1_fu_1005_p1 = lshr_ln334_1_fu_999_p2[7:0];

assign trunc_ln334_fu_1117_p1 = lshr_ln334_fu_1111_p2[7:0];

assign trunc_ln342_1_fu_975_p1 = sh_amt_3_fu_970_p2[7:0];

assign trunc_ln342_fu_1087_p1 = sh_amt_1_fu_1082_p2[7:0];

assign x_fu_507_p2 = (8'd1 + select_ln73_reg_1360);

assign xor_ln326_1_fu_1212_p2 = (icmp_ln326_1_reg_1684 ^ 1'd1);

assign xor_ln326_fu_1290_p2 = (icmp_ln326_reg_1736 ^ 1'd1);

assign xor_ln330_1_fu_1014_p2 = (or_ln330_1_reg_1713 ^ 1'd1);

assign xor_ln330_fu_1126_p2 = (or_ln330_reg_1765 ^ 1'd1);

assign xor_ln332_1_fu_1041_p2 = (or_ln332_1_fu_1037_p2 ^ 1'd1);

assign xor_ln332_fu_1153_p2 = (or_ln332_fu_1149_p2 ^ 1'd1);

assign xor_ln333_1_fu_1195_p2 = (icmp_ln333_1_reg_1707 ^ 1'd1);

assign xor_ln333_fu_1273_p2 = (icmp_ln333_reg_1759 ^ 1'd1);

assign zext_ln215_1_fu_472_p1 = add_ln215_fu_466_p2;

assign zext_ln215_2_fu_491_p1 = add_ln215_1_fu_485_p2;

assign zext_ln215_3_fu_503_p1 = add_ln215_2_reg_1392;

assign zext_ln215_4_fu_512_p1 = x_fu_507_p2;

assign zext_ln215_5_fu_521_p1 = add_ln215_3_fu_516_p2;

assign zext_ln215_6_fu_546_p1 = add_ln215_4_reg_1462;

assign zext_ln215_7_fu_565_p1 = add_ln75_fu_560_p2;

assign zext_ln215_8_fu_574_p1 = add_ln215_5_fu_569_p2;

assign zext_ln215_fu_462_p1 = select_ln73_fu_376_p3;

assign zext_ln334_1_fu_995_p1 = $unsigned(sext_ln329_1_fu_967_p1);

assign zext_ln334_fu_1107_p1 = $unsigned(sext_ln329_fu_1079_p1);

assign zext_ln71_fu_458_p1 = tmp_4_fu_450_p3;

assign zext_ln73_fu_432_p1 = tmp_3_fu_424_p3;

assign zext_ln74_fu_406_p1 = tmp_2_fu_398_p3;

always @ (posedge ap_clk) begin
    zext_ln74_reg_1371[6:0] <= 7'b0000000;
    zext_ln74_reg_1371[15] <= 1'b0;
    zext_ln73_reg_1377[6:0] <= 7'b0000000;
    zext_ln73_reg_1377[15] <= 1'b0;
    rhs_V_reg_1514[8] <= 1'b0;
    lhs_V_1_reg_1572[16:8] <= 9'b000000000;
    rhs_V_3_reg_1582[16:8] <= 9'b000000000;
end

endmodule //my_filter_v12
