library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.numeric_std.all;

entity conf_LFSR_test is
generic(bitnes : natural :=8);
end conf_LFSR_test;

architecture test of conf_LFSR_test is

component conf_LFSR_2 is 
generic(
	BITNES : natural := 8
);
port(
	clk, rst : in std_logic;
	memory_input : in std_logic;
	memory_enable : in std_logic;
	LFSR_enable : in std_logic;
	LFSR_input_enable : in std_logic;
	LFSR_input : in std_logic;
	outputLFSR : out std_logic_vector(BITNES downto 1)
);
end component;

signal clk  : std_logic := '1';
signal rst  : std_logic ;
signal memory_input : std_logic;
signal memory_enable : std_logic;
signal LFSR_enable : std_logic;
signal LFSR_input_enable : std_logic;
signal LFSR_input : std_logic;
signal outputLFSR : std_logic_vector(BITNES downto 1);

begin

LFSR : conf_LFSR_2 generic map(
bitnes => bitnes)
port map(
clk =>clk,
rst =>rst,
memory_input =>memory_input,
memory_enable =>memory_enable,
LFSR_enable =>LFSR_enable,
LFSR_input_enable =>LFSR_input_enable,
LFSR_input =>LFSR_input,
outputLFSR =>outputLFSR );

clk <= not clk after 5 ns;

process
begin
rst<='1';
wait for 20 ns;
LFSR_input_enable<='1';
LFSR_input<='1';
wait for 10 ns;
LFSR_input_enable<='0';
wait for 80 ns;
LFSR_enable<='1';
wait for 80 ns;
rst<='1';
LFSR_enable<='0';
wait for 10 ns;
rst<='0';
wait for 10 ns;
LFSR_input_enable<='1';
LFSR_input<='1';
memory_enable<='1';
memory_input<='1';
wait for 10 ns;
memory_input<='1';
LFSR_input_enable<='0';
wait for 10 ns;
memory_input<='0';
wait for 10 ns;
memory_input<='0';
wait for 10 ns;
memory_input<='0';
wait for 10 ns;
memory_enable<='0';
LFSR_enable<='1';
wait for 180 ns;
rst<='1';
LFSR_enable<='0';
wait for 10 ns;
rst<='0';
wait for 10 ns;
LFSR_input_enable<='1';
LFSR_input<='1';
memory_enable<='1';
memory_input<='1';
wait for 10 ns;
memory_input<='0';
LFSR_input_enable<='0';
wait for 10 ns;
memory_input<='1';
wait for 10 ns;
memory_input<='0';
wait for 10 ns;
memory_input<='0';
wait for 10 ns;
memory_input<='0';
wait for 10 ns;
memory_enable<='0';
LFSR_enable<='1';
wait for 320 ns;
LFSR_enable<='0';
wait for 100 ns;
end process;


end test;
