// Seed: 4177631328
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = id_5;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0
);
  id_2(
      id_0
  );
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  wire id_4;
  id_5(
      -1, -1
  );
  logic [7:0] id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3
  );
  assign id_6 = id_7[-1'd0];
endmodule
