//
//Written by GowinSynthesis
//Product Version "V1.9.9 Beta-5"
//Sat Nov 04 01:52:07 2023

//Source file index table:
//file0 "\D:/document/GitHub/PE_module/IRCAM/src/IRCAM.v"
//file1 "\D:/document/GitHub/PE_module/IRCAM/src/IRCAMtop.v"
//file2 "\D:/document/GitHub/PE_module/IRCAM/src/PingPongBuffer.v"
//file3 "\D:/document/GitHub/PE_module/IRCAM/src/UART_RX.v"
//file4 "\D:/document/GitHub/PE_module/IRCAM/src/clkdiv460k.v"
//file5 "\D:/document/GitHub/PE_module/IRCAM/src/clockDivider24.v"
//file6 "\D:/document/GitHub/PE_module/IRCAM/src/gowin_pll/gowin_pll.v"
//file7 "\D:/document/GitHub/PE_module/IRCAM/src/input_pre_data_module.v"
//file8 "\D:/document/GitHub/PE_module/IRCAM/src/input_pre_sram.v"
//file9 "\D:/document/GitHub/PE_module/IRCAM/src/shift_register.v"
//file10 "\D:/document/GitHub/PE_module/IRCAM/src/sirv_gnrl_dffs.v"
//file11 "\D:/document/GitHub/PE_module/IRCAM/src/CustomActivation.v"
//file12 "\D:/document/GitHub/PE_module/IRCAM/src/middle_new_PE.v"
//file13 "\D:/document/GitHub/PE_module/IRCAM/src/middle_new_PEx24.v"
//file14 "\D:/document/GitHub/PE_module/IRCAM/src/mult_ip.v"
//file15 "\D:/document/GitHub/PE_module/IRCAM/src/new_PE.v"
`timescale 100 ps/100 ps
module sirv_gnrl_dfflr (
  clk_d,
  en_d,
  rst_n_d,
  Ifmap_shift_in_d,
  n6_6,
  reg0_out
)
;
input clk_d;
input en_d;
input rst_n_d;
input [207:200] Ifmap_shift_in_d;
output n6_6;
output [7:0] reg0_out;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(reg0_out[6]),
    .D(Ifmap_shift_in_d[206]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(reg0_out[5]),
    .D(Ifmap_shift_in_d[205]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(reg0_out[4]),
    .D(Ifmap_shift_in_d[204]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(reg0_out[3]),
    .D(Ifmap_shift_in_d[203]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(reg0_out[2]),
    .D(Ifmap_shift_in_d[202]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(reg0_out[1]),
    .D(Ifmap_shift_in_d[201]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(reg0_out[0]),
    .D(Ifmap_shift_in_d[200]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(reg0_out[7]),
    .D(Ifmap_shift_in_d[207]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  INV n6_s2 (
    .O(n6_6),
    .I(rst_n_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr */
module sirv_gnrl_dfflr_0 (
  clk_d,
  n6_6,
  en_d,
  reg0_out,
  Ifmap_shift_in_0_2
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] reg0_out;
output [7:0] Ifmap_shift_in_0_2;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_shift_in_0_2[6]),
    .D(reg0_out[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_shift_in_0_2[5]),
    .D(reg0_out[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_shift_in_0_2[4]),
    .D(reg0_out[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_shift_in_0_2[3]),
    .D(reg0_out[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_shift_in_0_2[2]),
    .D(reg0_out[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_shift_in_0_2[1]),
    .D(reg0_out[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_shift_in_0_2[0]),
    .D(reg0_out[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_shift_in_0_2[7]),
    .D(reg0_out[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_0 */
module sirv_gnrl_dfflr_1 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  Ifmap_shift_in_0_1
)
;
input clk_d;
input n6_6;
input en_d;
input [199:192] Ifmap_shift_in_d;
output [7:0] Ifmap_shift_in_0_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_shift_in_0_1[6]),
    .D(Ifmap_shift_in_d[198]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_shift_in_0_1[5]),
    .D(Ifmap_shift_in_d[197]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_shift_in_0_1[4]),
    .D(Ifmap_shift_in_d[196]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_shift_in_0_1[3]),
    .D(Ifmap_shift_in_d[195]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_shift_in_0_1[2]),
    .D(Ifmap_shift_in_d[194]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_shift_in_0_1[1]),
    .D(Ifmap_shift_in_d[193]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_shift_in_0_1[0]),
    .D(Ifmap_shift_in_d[192]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_shift_in_0_1[7]),
    .D(Ifmap_shift_in_d[199]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_1 */
module CustomActivation (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [191:186] Psum_out_d;
wire n94_7;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_191_3;
wire Psum_out_d_190_3;
wire Psum_out_d_190_4;
wire Psum_out_d_189_3;
wire Psum_out_d_188_3;
wire Psum_out_d_188_4;
wire Psum_out_d_188_5;
wire Psum_out_d_187_3;
wire Psum_out_d_187_4;
wire Psum_out_d_186_3;
wire Psum_out_d_190_5;
wire Psum_out_d_188_6;
wire Psum_out_d_188_7;
wire Psum_out_d_187_5;
wire Psum_out_d_186_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_191_s (
    .F(Psum_out_d[191]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_191_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_191_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_190_s (
    .F(Psum_out_d[190]),
    .I0(Psum_out_d_190_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_190_4) 
);
defparam Psum_out_d_190_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_188_s (
    .F(Psum_out_d[188]),
    .I0(Psum_out_d_188_3),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_188_4),
    .I3(Psum_out_d_188_5) 
);
defparam Psum_out_d_188_s.INIT=16'h0D00;
  LUT4 Psum_out_d_187_s (
    .F(Psum_out_d[187]),
    .I0(Psum_out_d_187_3),
    .I1(Psum_out_d_187_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_188_3) 
);
defparam Psum_out_d_187_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_186_s (
    .F(Psum_out_d[186]),
    .I0(Psum_out_d_188_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_186_3) 
);
defparam Psum_out_d_186_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_188_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_188_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_191_s0 (
    .F(Psum_out_d_191_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_191_s0.INIT=16'h0001;
  LUT4 Psum_out_d_190_s0 (
    .F(Psum_out_d_190_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_190_5) 
);
defparam Psum_out_d_190_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_190_s1 (
    .F(Psum_out_d_190_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_191_3) 
);
defparam Psum_out_d_190_s1.INIT=4'h4;
  LUT4 Psum_out_d_189_s0 (
    .F(Psum_out_d_189_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_191_3) 
);
defparam Psum_out_d_189_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_188_s0 (
    .F(Psum_out_d_188_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_191_3) 
);
defparam Psum_out_d_188_s0.INIT=16'h0100;
  LUT4 Psum_out_d_188_s1 (
    .F(Psum_out_d_188_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_188_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_188_s1.INIT=16'h040B;
  LUT4 Psum_out_d_188_s2 (
    .F(Psum_out_d_188_5),
    .I0(Psum_out_d_188_7),
    .I1(Psum_out_d_190_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_188_s2.INIT=16'h35CF;
  LUT4 Psum_out_d_187_s0 (
    .F(Psum_out_d_187_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_187_s0.INIT=16'hE100;
  LUT4 Psum_out_d_187_s1 (
    .F(Psum_out_d_187_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_188_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_187_5) 
);
defparam Psum_out_d_187_s1.INIT=16'h010E;
  LUT4 Psum_out_d_186_s0 (
    .F(Psum_out_d_186_3),
    .I0(Psum_out_d_186_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_186_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_190_s2 (
    .F(Psum_out_d_190_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_190_s2.INIT=8'h01;
  LUT2 Psum_out_d_188_s3 (
    .F(Psum_out_d_188_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_188_s3.INIT=4'h1;
  LUT4 Psum_out_d_188_s4 (
    .F(Psum_out_d_188_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_188_s4.INIT=16'h01FE;
  LUT4 Psum_out_d_187_s2 (
    .F(Psum_out_d_187_5),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[8]) 
);
defparam Psum_out_d_187_s2.INIT=16'h5F28;
  LUT4 Psum_out_d_186_s1 (
    .F(Psum_out_d_186_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_186_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_189_s1 (
    .F(Psum_out_d[189]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_189_3),
    .I3(Psum_out_d_190_3) 
);
defparam Psum_out_d_189_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_7),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation */
module sirv_gnrl_dfflr_2 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_0_2,
  Ifmap_in_0
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_shift_in_0_2;
output [7:0] Ifmap_in_0;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_0[6]),
    .D(Ifmap_shift_in_0_2[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_0[5]),
    .D(Ifmap_shift_in_0_2[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_0[4]),
    .D(Ifmap_shift_in_0_2[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_0[3]),
    .D(Ifmap_shift_in_0_2[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_0[2]),
    .D(Ifmap_shift_in_0_2[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_0[1]),
    .D(Ifmap_shift_in_0_2[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_0[0]),
    .D(Ifmap_shift_in_0_2[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_0[7]),
    .D(Ifmap_shift_in_0_2[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_2 */
module sirv_gnrl_dfflr_3 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_0,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_0;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(Ifmap_in_0[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(Ifmap_in_0[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(Ifmap_in_0[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(Ifmap_in_0[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(Ifmap_in_0[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(Ifmap_in_0[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(Ifmap_in_0[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(Ifmap_in_0[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_3 */
module shift_register (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_0_2,
  Ifmap_in_0,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_shift_in_0_2;
output [7:0] Ifmap_in_0;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_2 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_0_2(Ifmap_shift_in_0_2[7:0]),
    .Ifmap_in_0(Ifmap_in_0[7:0])
);
  sirv_gnrl_dfflr_3 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_0(Ifmap_in_0[7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register */
module mult_ip (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  Filtr_in_2_d,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] Filtr_in_2_d;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,Filtr_in_2_d[11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip */
module sirv_gnrl_dfflr_4 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_4 */
module new_PE_Unit (
  en_d,
  n6_6,
  clk_d,
  Filtr_in_2_d,
  Psum_1,
  Ifmap_shift_in_0_2,
  \Filtr_out_2[0] ,
  Psum_out_tmp
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] Filtr_in_2_d;
input [13:0] Psum_1;
input [7:0] Ifmap_shift_in_0_2;
output [11:0] \Filtr_out_2[0] ;
output [13:0] Psum_out_tmp;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [7:0] Ifmap_in_0;
wire [7:0] Ifmap_in_1;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[0] [11]),
    .D(Filtr_in_2_d[11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[0] [10]),
    .D(Filtr_in_2_d[10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[0] [9]),
    .D(Filtr_in_2_d[9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[0] [8]),
    .D(Filtr_in_2_d[8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[0] [7]),
    .D(Filtr_in_2_d[7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[0] [6]),
    .D(Filtr_in_2_d[6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[0] [5]),
    .D(Filtr_in_2_d[5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[0] [4]),
    .D(Filtr_in_2_d[4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[0] [3]),
    .D(Filtr_in_2_d[3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[0] [2]),
    .D(Filtr_in_2_d[2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[0] [1]),
    .D(Filtr_in_2_d[1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[0] [0]),
    .D(Filtr_in_2_d[0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_0[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,Filtr_in_2_d[3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,Filtr_in_2_d[7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_0_2(Ifmap_shift_in_0_2[7:0]),
    .Ifmap_in_0(Ifmap_in_0[7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  mult_ip mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Filtr_in_2_d(Filtr_in_2_d[11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_4 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit */
module sirv_gnrl_dfflr_5 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_0_1,
  \Ifmap_shift_out_2[0] 
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_shift_in_0_1;
output [7:0] \Ifmap_shift_out_2[0] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_2[0] [6]),
    .D(Ifmap_shift_in_0_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_2[0] [5]),
    .D(Ifmap_shift_in_0_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_2[0] [4]),
    .D(Ifmap_shift_in_0_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_2[0] [3]),
    .D(Ifmap_shift_in_0_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_2[0] [2]),
    .D(Ifmap_shift_in_0_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_2[0] [1]),
    .D(Ifmap_shift_in_0_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_2[0] [0]),
    .D(Ifmap_shift_in_0_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_2[0] [7]),
    .D(Ifmap_shift_in_0_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_5 */
module sirv_gnrl_dfflr_6 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_2[0] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_2[0] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_2[0] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_2[0] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_2[0] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_2[0] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_2[0] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_2[0] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_2[0] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_2[0] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_6 */
module shift_register_0 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_0_1,
  \Ifmap_shift_out_2[0] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_shift_in_0_1;
output [7:0] \Ifmap_shift_out_2[0] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_5 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_0_1(Ifmap_shift_in_0_1[7:0]),
    .\Ifmap_shift_out_2[0] (\Ifmap_shift_out_2[0] [7:0])
);
  sirv_gnrl_dfflr_6 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_2[0] (\Ifmap_shift_out_2[0] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_0 */
module mult_ip_0 (
  Ifmap_in_1,
  Filtr_in_1_d,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] Filtr_in_1_d;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,Filtr_in_1_d[11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_0 */
module sirv_gnrl_dfflr_7 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_7 */
module new_PE_Unit_0 (
  en_d,
  n6_6,
  clk_d,
  Filtr_in_1_d,
  Psum_0,
  Ifmap_in_1,
  Ifmap_shift_in_0_1,
  \Filtr_out_1[0] ,
  Psum_1,
  Ifmap_in_1_0
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] Filtr_in_1_d;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1;
input [7:0] Ifmap_shift_in_0_1;
output [11:0] \Filtr_out_1[0] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_0;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [7:0] \Ifmap_shift_out_2[0] ;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[0] [11]),
    .D(Filtr_in_1_d[11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[0] [10]),
    .D(Filtr_in_1_d[10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[0] [9]),
    .D(Filtr_in_1_d[9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[0] [8]),
    .D(Filtr_in_1_d[8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[0] [7]),
    .D(Filtr_in_1_d[7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[0] [6]),
    .D(Filtr_in_1_d[6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[0] [5]),
    .D(Filtr_in_1_d[5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[0] [4]),
    .D(Filtr_in_1_d[4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[0] [3]),
    .D(Filtr_in_1_d[3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[0] [2]),
    .D(Filtr_in_1_d[2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[0] [1]),
    .D(Filtr_in_1_d[1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[0] [0]),
    .D(Filtr_in_1_d[0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_2[0] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,Filtr_in_1_d[3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_0[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,Filtr_in_1_d[7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_0 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_0_1(Ifmap_shift_in_0_1[7:0]),
    .\Ifmap_shift_out_2[0] (\Ifmap_shift_out_2[0] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_0[7:0])
);
  mult_ip_0 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Filtr_in_1_d(Filtr_in_1_d[11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_7 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_0 */
module sirv_gnrl_dfflr_8 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[0] 
)
;
input clk_d;
input n6_6;
input en_d;
input [191:184] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[0] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[0] [6]),
    .D(Ifmap_shift_in_d[190]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[0] [5]),
    .D(Ifmap_shift_in_d[189]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[0] [4]),
    .D(Ifmap_shift_in_d[188]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[0] [3]),
    .D(Ifmap_shift_in_d[187]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[0] [2]),
    .D(Ifmap_shift_in_d[186]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[0] [1]),
    .D(Ifmap_shift_in_d[185]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[0] [0]),
    .D(Ifmap_shift_in_d[184]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[0] [7]),
    .D(Ifmap_shift_in_d[191]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_8 */
module sirv_gnrl_dfflr_9 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[0] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[0] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[0] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[0] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[0] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[0] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[0] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[0] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[0] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[0] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_9 */
module shift_register_1 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[0] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [191:184] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[0] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_8 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[191:184]),
    .\Ifmap_shift_out_1[0] (\Ifmap_shift_out_1[0] [7:0])
);
  sirv_gnrl_dfflr_9 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[0] (\Ifmap_shift_out_1[0] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_1 */
module mult_ip_1 (
  Ifmap_in_1,
  Filtr_in_0_d,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] Filtr_in_0_d;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,Filtr_in_0_d[11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_1 */
module sirv_gnrl_dfflr_10 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_10 */
module new_PE_Unit_1 (
  en_d,
  n6_6,
  clk_d,
  Filtr_in_0_d,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[0] ,
  Psum_0,
  Ifmap_in_1_1
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] Filtr_in_0_d;
input [7:0] Ifmap_in_1;
input [191:184] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[0] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_1;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[0] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[0] [11]),
    .D(Filtr_in_0_d[11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[0] [10]),
    .D(Filtr_in_0_d[10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[0] [9]),
    .D(Filtr_in_0_d[9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[0] [8]),
    .D(Filtr_in_0_d[8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[0] [7]),
    .D(Filtr_in_0_d[7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[0] [6]),
    .D(Filtr_in_0_d[6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[0] [5]),
    .D(Filtr_in_0_d[5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[0] [4]),
    .D(Filtr_in_0_d[4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[0] [3]),
    .D(Filtr_in_0_d[3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[0] [2]),
    .D(Filtr_in_0_d[2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[0] [1]),
    .D(Filtr_in_0_d[1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[0] [0]),
    .D(Filtr_in_0_d[0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[0] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,Filtr_in_0_d[3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_1[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,Filtr_in_0_d[7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_1 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[191:184]),
    .\Ifmap_shift_out_1[0] (\Ifmap_shift_out_1[0] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_1[7:0])
);
  mult_ip_1 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Filtr_in_0_d(Filtr_in_0_d[11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_10 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_1 */
module middle_new_PE (
  en_d,
  n6_6,
  clk_d,
  Filtr_in_2_d,
  Ifmap_shift_in_0_2,
  Filtr_in_1_d,
  Ifmap_in_1,
  Ifmap_shift_in_0_1,
  Filtr_in_0_d,
  Ifmap_in_1_2,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[0] ,
  \Filtr_out_1[0] ,
  Ifmap_in_1_3,
  \Filtr_out_0[0] ,
  Ifmap_in_1_4,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] Filtr_in_2_d;
input [7:0] Ifmap_shift_in_0_2;
input [11:0] Filtr_in_1_d;
input [7:0] Ifmap_in_1;
input [7:0] Ifmap_shift_in_0_1;
input [11:0] Filtr_in_0_d;
input [7:0] Ifmap_in_1_2;
input [191:184] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[0] ;
output [11:0] \Filtr_out_1[0] ;
output [7:0] Ifmap_in_1_3;
output [11:0] \Filtr_out_0[0] ;
output [7:0] Ifmap_in_1_4;
output [191:186] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[191:186])
);
  new_PE_Unit new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .Filtr_in_2_d(Filtr_in_2_d[11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_shift_in_0_2(Ifmap_shift_in_0_2[7:0]),
    .\Filtr_out_2[0] (\Filtr_out_2[0] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  new_PE_Unit_0 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .Filtr_in_1_d(Filtr_in_1_d[11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_shift_in_0_1(Ifmap_shift_in_0_1[7:0]),
    .\Filtr_out_1[0] (\Filtr_out_1[0] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_0(Ifmap_in_1_3[7:0])
);
  new_PE_Unit_1 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .Filtr_in_0_d(Filtr_in_0_d[11:0]),
    .Ifmap_in_1(Ifmap_in_1_2[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[191:184]),
    .\Filtr_out_0[0] (\Filtr_out_0[0] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_1(Ifmap_in_1_4[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE */
module CustomActivation_0 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [183:178] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_183_3;
wire Psum_out_d_182_3;
wire Psum_out_d_182_4;
wire Psum_out_d_181_3;
wire Psum_out_d_180_3;
wire Psum_out_d_180_4;
wire Psum_out_d_180_5;
wire Psum_out_d_179_3;
wire Psum_out_d_179_4;
wire Psum_out_d_178_3;
wire Psum_out_d_182_5;
wire Psum_out_d_180_6;
wire Psum_out_d_180_7;
wire Psum_out_d_179_5;
wire Psum_out_d_178_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_183_s (
    .F(Psum_out_d[183]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_183_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_183_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_182_s (
    .F(Psum_out_d[182]),
    .I0(Psum_out_d_182_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_182_4) 
);
defparam Psum_out_d_182_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_180_s (
    .F(Psum_out_d[180]),
    .I0(Psum_out_d_180_3),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_180_4),
    .I3(Psum_out_d_180_5) 
);
defparam Psum_out_d_180_s.INIT=16'h0D00;
  LUT4 Psum_out_d_179_s (
    .F(Psum_out_d[179]),
    .I0(Psum_out_d_179_3),
    .I1(Psum_out_d_179_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_180_3) 
);
defparam Psum_out_d_179_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_178_s (
    .F(Psum_out_d[178]),
    .I0(Psum_out_d_178_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_180_3) 
);
defparam Psum_out_d_178_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_180_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_180_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_183_s0 (
    .F(Psum_out_d_183_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_183_s0.INIT=16'h0001;
  LUT4 Psum_out_d_182_s0 (
    .F(Psum_out_d_182_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_182_5) 
);
defparam Psum_out_d_182_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_182_s1 (
    .F(Psum_out_d_182_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_183_3) 
);
defparam Psum_out_d_182_s1.INIT=4'h4;
  LUT4 Psum_out_d_181_s0 (
    .F(Psum_out_d_181_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_183_3) 
);
defparam Psum_out_d_181_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_180_s0 (
    .F(Psum_out_d_180_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_183_3) 
);
defparam Psum_out_d_180_s0.INIT=16'h0100;
  LUT4 Psum_out_d_180_s1 (
    .F(Psum_out_d_180_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_180_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_180_s1.INIT=16'h040B;
  LUT4 Psum_out_d_180_s2 (
    .F(Psum_out_d_180_5),
    .I0(Psum_out_d_180_7),
    .I1(Psum_out_d_182_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_180_s2.INIT=16'h35CF;
  LUT4 Psum_out_d_179_s0 (
    .F(Psum_out_d_179_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_179_s0.INIT=16'hE100;
  LUT4 Psum_out_d_179_s1 (
    .F(Psum_out_d_179_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_180_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_179_5) 
);
defparam Psum_out_d_179_s1.INIT=16'h0E01;
  LUT4 Psum_out_d_178_s0 (
    .F(Psum_out_d_178_3),
    .I0(Psum_out_d_178_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_178_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_182_s2 (
    .F(Psum_out_d_182_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_182_s2.INIT=8'h01;
  LUT2 Psum_out_d_180_s3 (
    .F(Psum_out_d_180_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_180_s3.INIT=4'h1;
  LUT4 Psum_out_d_180_s4 (
    .F(Psum_out_d_180_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_180_s4.INIT=16'h01FE;
  LUT4 Psum_out_d_179_s2 (
    .F(Psum_out_d_179_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_179_s2.INIT=16'hE133;
  LUT4 Psum_out_d_178_s1 (
    .F(Psum_out_d_178_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_178_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_181_s1 (
    .F(Psum_out_d[181]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_181_3),
    .I3(Psum_out_d_182_3) 
);
defparam Psum_out_d_181_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_0 */
module sirv_gnrl_dfflr_11 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_5
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_5;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_5[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_5[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_5[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_5[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_5[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_5[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_5[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_5[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_11 */
module shift_register_2 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_6
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_6;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_11 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_5(Ifmap_in_1_6[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_2 */
module mult_ip_2 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[0] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[0] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[0] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_2 */
module sirv_gnrl_dfflr_12 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_12 */
module new_PE_Unit_2 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[0] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[1] ,
  Psum_out_tmp,
  Ifmap_in_1_7
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[0] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[1] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_7;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[1] [11]),
    .D(\Filtr_out_2[0] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[1] [10]),
    .D(\Filtr_out_2[0] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[1] [9]),
    .D(\Filtr_out_2[0] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[1] [8]),
    .D(\Filtr_out_2[0] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[1] [7]),
    .D(\Filtr_out_2[0] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[1] [6]),
    .D(\Filtr_out_2[0] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[1] [5]),
    .D(\Filtr_out_2[0] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[1] [4]),
    .D(\Filtr_out_2[0] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[1] [3]),
    .D(\Filtr_out_2[0] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[1] [2]),
    .D(\Filtr_out_2[0] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[1] [1]),
    .D(\Filtr_out_2[0] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[1] [0]),
    .D(\Filtr_out_2[0] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[0] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_7[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[0] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_2 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_6(Ifmap_in_1_7[7:0])
);
  mult_ip_2 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_7[7:0]),
    .\Filtr_out_2[0] (\Filtr_out_2[0] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_12 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_2 */
module sirv_gnrl_dfflr_13 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_8
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_8;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_8[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_8[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_8[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_8[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_8[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_8[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_8[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_8[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_13 */
module shift_register_3 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_9
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_9;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_13 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_8(Ifmap_in_1_9[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_3 */
module mult_ip_3 (
  Ifmap_in_1,
  \Filtr_out_1[0] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[0] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[0] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_3 */
module sirv_gnrl_dfflr_14 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_14 */
module new_PE_Unit_3 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[0] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_10,
  \Filtr_out_1[1] ,
  Psum_1,
  Ifmap_in_1_11
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[0] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_10;
output [11:0] \Filtr_out_1[1] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_11;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[1] [11]),
    .D(\Filtr_out_1[0] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[1] [10]),
    .D(\Filtr_out_1[0] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[1] [9]),
    .D(\Filtr_out_1[0] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[1] [8]),
    .D(\Filtr_out_1[0] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[1] [7]),
    .D(\Filtr_out_1[0] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[1] [6]),
    .D(\Filtr_out_1[0] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[1] [5]),
    .D(\Filtr_out_1[0] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[1] [4]),
    .D(\Filtr_out_1[0] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[1] [3]),
    .D(\Filtr_out_1[0] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[1] [2]),
    .D(\Filtr_out_1[0] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[1] [1]),
    .D(\Filtr_out_1[0] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[1] [0]),
    .D(\Filtr_out_1[0] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[0] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_11[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[0] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_3 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_9(Ifmap_in_1_11[7:0])
);
  mult_ip_3 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_10[7:0]),
    .\Filtr_out_1[0] (\Filtr_out_1[0] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_14 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_3 */
module sirv_gnrl_dfflr_15 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[1] 
)
;
input clk_d;
input n6_6;
input en_d;
input [183:176] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[1] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[1] [6]),
    .D(Ifmap_shift_in_d[182]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[1] [5]),
    .D(Ifmap_shift_in_d[181]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[1] [4]),
    .D(Ifmap_shift_in_d[180]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[1] [3]),
    .D(Ifmap_shift_in_d[179]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[1] [2]),
    .D(Ifmap_shift_in_d[178]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[1] [1]),
    .D(Ifmap_shift_in_d[177]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[1] [0]),
    .D(Ifmap_shift_in_d[176]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[1] [7]),
    .D(Ifmap_shift_in_d[183]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_15 */
module sirv_gnrl_dfflr_16 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[1] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[1] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[1] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[1] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[1] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[1] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[1] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[1] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[1] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[1] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_16 */
module shift_register_4 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[1] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [183:176] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[1] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_15 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[183:176]),
    .\Ifmap_shift_out_1[1] (\Ifmap_shift_out_1[1] [7:0])
);
  sirv_gnrl_dfflr_16 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[1] (\Ifmap_shift_out_1[1] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_4 */
module mult_ip_4 (
  Ifmap_in_1,
  \Filtr_out_0[0] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[0] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[0] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_4 */
module sirv_gnrl_dfflr_17 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_17 */
module new_PE_Unit_4 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[0] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[1] ,
  Psum_0,
  Ifmap_in_1_12
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[0] ;
input [7:0] Ifmap_in_1;
input [183:176] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[1] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_12;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[1] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[1] [11]),
    .D(\Filtr_out_0[0] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[1] [10]),
    .D(\Filtr_out_0[0] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[1] [9]),
    .D(\Filtr_out_0[0] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[1] [8]),
    .D(\Filtr_out_0[0] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[1] [7]),
    .D(\Filtr_out_0[0] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[1] [6]),
    .D(\Filtr_out_0[0] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[1] [5]),
    .D(\Filtr_out_0[0] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[1] [4]),
    .D(\Filtr_out_0[0] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[1] [3]),
    .D(\Filtr_out_0[0] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[1] [2]),
    .D(\Filtr_out_0[0] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[1] [1]),
    .D(\Filtr_out_0[0] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[1] [0]),
    .D(\Filtr_out_0[0] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[1] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[0] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_12[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[0] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_4 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[183:176]),
    .\Ifmap_shift_out_1[1] (\Ifmap_shift_out_1[1] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_12[7:0])
);
  mult_ip_4 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[0] (\Filtr_out_0[0] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_17 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_4 */
module middle_new_PE_0 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[0] ,
  Ifmap_in_1,
  \Filtr_out_1[0] ,
  Ifmap_in_1_13,
  Ifmap_in_1_14,
  \Filtr_out_0[0] ,
  Ifmap_in_1_15,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[1] ,
  Ifmap_in_1_16,
  \Filtr_out_1[1] ,
  Ifmap_in_1_17,
  \Filtr_out_0[1] ,
  Ifmap_in_1_18,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[0] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[0] ;
input [7:0] Ifmap_in_1_13;
input [7:0] Ifmap_in_1_14;
input [11:0] \Filtr_out_0[0] ;
input [7:0] Ifmap_in_1_15;
input [183:176] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[1] ;
output [7:0] Ifmap_in_1_16;
output [11:0] \Filtr_out_1[1] ;
output [7:0] Ifmap_in_1_17;
output [11:0] \Filtr_out_0[1] ;
output [7:0] Ifmap_in_1_18;
output [183:178] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_0 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[183:178])
);
  new_PE_Unit_2 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[0] (\Filtr_out_2[0] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[1] (\Filtr_out_2[1] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_7(Ifmap_in_1_16[7:0])
);
  new_PE_Unit_3 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[0] (\Filtr_out_1[0] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_13[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_10(Ifmap_in_1_14[7:0]),
    .\Filtr_out_1[1] (\Filtr_out_1[1] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_11(Ifmap_in_1_17[7:0])
);
  new_PE_Unit_4 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[0] (\Filtr_out_0[0] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_15[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[183:176]),
    .\Filtr_out_0[1] (\Filtr_out_0[1] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_12(Ifmap_in_1_18[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_0 */
module CustomActivation_1 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [175:170] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_175_3;
wire Psum_out_d_174_3;
wire Psum_out_d_174_4;
wire Psum_out_d_173_3;
wire Psum_out_d_172_3;
wire Psum_out_d_172_4;
wire Psum_out_d_172_5;
wire Psum_out_d_171_3;
wire Psum_out_d_171_4;
wire Psum_out_d_170_3;
wire Psum_out_d_174_5;
wire Psum_out_d_172_6;
wire Psum_out_d_172_7;
wire Psum_out_d_171_5;
wire Psum_out_d_170_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_175_s (
    .F(Psum_out_d[175]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_175_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_175_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_174_s (
    .F(Psum_out_d[174]),
    .I0(Psum_out_d_174_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_174_4) 
);
defparam Psum_out_d_174_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_172_s (
    .F(Psum_out_d[172]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_172_3),
    .I2(Psum_out_d_172_4),
    .I3(Psum_out_d_172_5) 
);
defparam Psum_out_d_172_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_171_s (
    .F(Psum_out_d[171]),
    .I0(Psum_out_d_171_3),
    .I1(Psum_out_d_171_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_172_3) 
);
defparam Psum_out_d_171_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_170_s (
    .F(Psum_out_d[170]),
    .I0(Psum_out_d_170_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_172_3) 
);
defparam Psum_out_d_170_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_172_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_172_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_175_s0 (
    .F(Psum_out_d_175_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_175_s0.INIT=16'h0001;
  LUT4 Psum_out_d_174_s0 (
    .F(Psum_out_d_174_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_174_5) 
);
defparam Psum_out_d_174_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_174_s1 (
    .F(Psum_out_d_174_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_175_3) 
);
defparam Psum_out_d_174_s1.INIT=4'h4;
  LUT4 Psum_out_d_173_s0 (
    .F(Psum_out_d_173_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_175_3) 
);
defparam Psum_out_d_173_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_172_s0 (
    .F(Psum_out_d_172_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_175_3) 
);
defparam Psum_out_d_172_s0.INIT=16'h0100;
  LUT4 Psum_out_d_172_s1 (
    .F(Psum_out_d_172_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_172_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_172_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_172_s2 (
    .F(Psum_out_d_172_5),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_d_172_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_172_s2.INIT=16'h1CF7;
  LUT4 Psum_out_d_171_s0 (
    .F(Psum_out_d_171_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_171_s0.INIT=16'hE100;
  LUT4 Psum_out_d_171_s1 (
    .F(Psum_out_d_171_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_172_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_171_5) 
);
defparam Psum_out_d_171_s1.INIT=16'h040B;
  LUT4 Psum_out_d_170_s0 (
    .F(Psum_out_d_170_3),
    .I0(Psum_out_d_170_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_170_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_174_s2 (
    .F(Psum_out_d_174_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_174_s2.INIT=8'h01;
  LUT2 Psum_out_d_172_s3 (
    .F(Psum_out_d_172_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_172_s3.INIT=4'h1;
  LUT4 Psum_out_d_172_s4 (
    .F(Psum_out_d_172_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_172_s4.INIT=16'h03FE;
  LUT4 Psum_out_d_171_s2 (
    .F(Psum_out_d_171_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_171_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_170_s1 (
    .F(Psum_out_d_170_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_170_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_173_s1 (
    .F(Psum_out_d[173]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_173_3),
    .I3(Psum_out_d_174_3) 
);
defparam Psum_out_d_173_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_1 */
module sirv_gnrl_dfflr_18 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_19
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_19;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_19[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_19[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_19[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_19[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_19[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_19[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_19[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_19[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_18 */
module shift_register_5 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_20
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_20;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_18 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_19(Ifmap_in_1_20[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_5 */
module mult_ip_5 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[1] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[1] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[1] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_5 */
module sirv_gnrl_dfflr_19 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_19 */
module new_PE_Unit_5 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[1] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[2] ,
  Psum_out_tmp,
  Ifmap_in_1_21
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[1] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[2] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_21;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[2] [11]),
    .D(\Filtr_out_2[1] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[2] [10]),
    .D(\Filtr_out_2[1] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[2] [9]),
    .D(\Filtr_out_2[1] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[2] [8]),
    .D(\Filtr_out_2[1] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[2] [7]),
    .D(\Filtr_out_2[1] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[2] [6]),
    .D(\Filtr_out_2[1] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[2] [5]),
    .D(\Filtr_out_2[1] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[2] [4]),
    .D(\Filtr_out_2[1] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[2] [3]),
    .D(\Filtr_out_2[1] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[2] [2]),
    .D(\Filtr_out_2[1] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[2] [1]),
    .D(\Filtr_out_2[1] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[2] [0]),
    .D(\Filtr_out_2[1] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[1] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_21[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[1] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_5 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_20(Ifmap_in_1_21[7:0])
);
  mult_ip_5 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_21[7:0]),
    .\Filtr_out_2[1] (\Filtr_out_2[1] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_19 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_5 */
module sirv_gnrl_dfflr_20 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_22
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_22;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_22[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_22[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_22[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_22[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_22[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_22[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_22[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_22[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_20 */
module shift_register_6 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_23
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_23;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_20 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_22(Ifmap_in_1_23[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_6 */
module mult_ip_6 (
  Ifmap_in_1,
  \Filtr_out_1[1] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[1] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[1] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_6 */
module sirv_gnrl_dfflr_21 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_21 */
module new_PE_Unit_6 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[1] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_24,
  \Filtr_out_1[2] ,
  Psum_1,
  Ifmap_in_1_25
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[1] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_24;
output [11:0] \Filtr_out_1[2] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_25;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[2] [11]),
    .D(\Filtr_out_1[1] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[2] [10]),
    .D(\Filtr_out_1[1] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[2] [9]),
    .D(\Filtr_out_1[1] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[2] [8]),
    .D(\Filtr_out_1[1] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[2] [7]),
    .D(\Filtr_out_1[1] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[2] [6]),
    .D(\Filtr_out_1[1] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[2] [5]),
    .D(\Filtr_out_1[1] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[2] [4]),
    .D(\Filtr_out_1[1] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[2] [3]),
    .D(\Filtr_out_1[1] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[2] [2]),
    .D(\Filtr_out_1[1] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[2] [1]),
    .D(\Filtr_out_1[1] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[2] [0]),
    .D(\Filtr_out_1[1] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[1] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_25[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[1] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_6 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_23(Ifmap_in_1_25[7:0])
);
  mult_ip_6 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_24[7:0]),
    .\Filtr_out_1[1] (\Filtr_out_1[1] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_21 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_6 */
module sirv_gnrl_dfflr_22 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[2] 
)
;
input clk_d;
input n6_6;
input en_d;
input [175:168] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[2] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[2] [6]),
    .D(Ifmap_shift_in_d[174]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[2] [5]),
    .D(Ifmap_shift_in_d[173]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[2] [4]),
    .D(Ifmap_shift_in_d[172]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[2] [3]),
    .D(Ifmap_shift_in_d[171]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[2] [2]),
    .D(Ifmap_shift_in_d[170]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[2] [1]),
    .D(Ifmap_shift_in_d[169]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[2] [0]),
    .D(Ifmap_shift_in_d[168]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[2] [7]),
    .D(Ifmap_shift_in_d[175]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_22 */
module sirv_gnrl_dfflr_23 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[2] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[2] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[2] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[2] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[2] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[2] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[2] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[2] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[2] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[2] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_23 */
module shift_register_7 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[2] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [175:168] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[2] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_22 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[175:168]),
    .\Ifmap_shift_out_1[2] (\Ifmap_shift_out_1[2] [7:0])
);
  sirv_gnrl_dfflr_23 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[2] (\Ifmap_shift_out_1[2] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_7 */
module mult_ip_7 (
  Ifmap_in_1,
  \Filtr_out_0[1] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[1] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[1] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_7 */
module sirv_gnrl_dfflr_24 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_24 */
module new_PE_Unit_7 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[1] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[2] ,
  Psum_0,
  Ifmap_in_1_26
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[1] ;
input [7:0] Ifmap_in_1;
input [175:168] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[2] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_26;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[2] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[2] [11]),
    .D(\Filtr_out_0[1] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[2] [10]),
    .D(\Filtr_out_0[1] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[2] [9]),
    .D(\Filtr_out_0[1] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[2] [8]),
    .D(\Filtr_out_0[1] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[2] [7]),
    .D(\Filtr_out_0[1] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[2] [6]),
    .D(\Filtr_out_0[1] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[2] [5]),
    .D(\Filtr_out_0[1] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[2] [4]),
    .D(\Filtr_out_0[1] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[2] [3]),
    .D(\Filtr_out_0[1] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[2] [2]),
    .D(\Filtr_out_0[1] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[2] [1]),
    .D(\Filtr_out_0[1] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[2] [0]),
    .D(\Filtr_out_0[1] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[2] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[1] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_26[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[1] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_7 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[175:168]),
    .\Ifmap_shift_out_1[2] (\Ifmap_shift_out_1[2] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_26[7:0])
);
  mult_ip_7 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[1] (\Filtr_out_0[1] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_24 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_7 */
module middle_new_PE_1 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[1] ,
  Ifmap_in_1,
  \Filtr_out_1[1] ,
  Ifmap_in_1_27,
  Ifmap_in_1_28,
  \Filtr_out_0[1] ,
  Ifmap_in_1_29,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[2] ,
  Ifmap_in_1_30,
  \Filtr_out_1[2] ,
  Ifmap_in_1_31,
  \Filtr_out_0[2] ,
  Ifmap_in_1_32,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[1] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[1] ;
input [7:0] Ifmap_in_1_27;
input [7:0] Ifmap_in_1_28;
input [11:0] \Filtr_out_0[1] ;
input [7:0] Ifmap_in_1_29;
input [175:168] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[2] ;
output [7:0] Ifmap_in_1_30;
output [11:0] \Filtr_out_1[2] ;
output [7:0] Ifmap_in_1_31;
output [11:0] \Filtr_out_0[2] ;
output [7:0] Ifmap_in_1_32;
output [175:170] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_1 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[175:170])
);
  new_PE_Unit_5 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[1] (\Filtr_out_2[1] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[2] (\Filtr_out_2[2] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_21(Ifmap_in_1_30[7:0])
);
  new_PE_Unit_6 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[1] (\Filtr_out_1[1] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_27[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_24(Ifmap_in_1_28[7:0]),
    .\Filtr_out_1[2] (\Filtr_out_1[2] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_25(Ifmap_in_1_31[7:0])
);
  new_PE_Unit_7 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[1] (\Filtr_out_0[1] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_29[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[175:168]),
    .\Filtr_out_0[2] (\Filtr_out_0[2] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_26(Ifmap_in_1_32[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_1 */
module CustomActivation_2 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [167:162] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_167_3;
wire Psum_out_d_166_3;
wire Psum_out_d_166_4;
wire Psum_out_d_165_3;
wire Psum_out_d_164_3;
wire Psum_out_d_164_4;
wire Psum_out_d_164_5;
wire Psum_out_d_163_3;
wire Psum_out_d_163_4;
wire Psum_out_d_162_3;
wire Psum_out_d_166_5;
wire Psum_out_d_164_6;
wire Psum_out_d_164_7;
wire Psum_out_d_163_5;
wire Psum_out_d_162_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_167_s (
    .F(Psum_out_d[167]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_167_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_167_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_166_s (
    .F(Psum_out_d[166]),
    .I0(Psum_out_d_166_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_166_4) 
);
defparam Psum_out_d_166_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_164_s (
    .F(Psum_out_d[164]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_164_3),
    .I2(Psum_out_d_164_4),
    .I3(Psum_out_d_164_5) 
);
defparam Psum_out_d_164_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_163_s (
    .F(Psum_out_d[163]),
    .I0(Psum_out_d_163_3),
    .I1(Psum_out_d_163_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_164_3) 
);
defparam Psum_out_d_163_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_162_s (
    .F(Psum_out_d[162]),
    .I0(Psum_out_d_164_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_162_3) 
);
defparam Psum_out_d_162_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_164_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_164_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_167_s0 (
    .F(Psum_out_d_167_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_167_s0.INIT=16'h0001;
  LUT4 Psum_out_d_166_s0 (
    .F(Psum_out_d_166_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_166_5) 
);
defparam Psum_out_d_166_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_166_s1 (
    .F(Psum_out_d_166_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_167_3) 
);
defparam Psum_out_d_166_s1.INIT=4'h4;
  LUT4 Psum_out_d_165_s0 (
    .F(Psum_out_d_165_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_167_3) 
);
defparam Psum_out_d_165_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_164_s0 (
    .F(Psum_out_d_164_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_167_3) 
);
defparam Psum_out_d_164_s0.INIT=16'h0100;
  LUT4 Psum_out_d_164_s1 (
    .F(Psum_out_d_164_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_164_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_164_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_164_s2 (
    .F(Psum_out_d_164_5),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_164_7),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_164_s2.INIT=16'h61BF;
  LUT4 Psum_out_d_163_s0 (
    .F(Psum_out_d_163_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_163_s0.INIT=16'hE100;
  LUT4 Psum_out_d_163_s1 (
    .F(Psum_out_d_163_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_164_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_163_5) 
);
defparam Psum_out_d_163_s1.INIT=16'h010E;
  LUT4 Psum_out_d_162_s0 (
    .F(Psum_out_d_162_3),
    .I0(Psum_out_d_162_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_162_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_166_s2 (
    .F(Psum_out_d_166_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_166_s2.INIT=8'h01;
  LUT2 Psum_out_d_164_s3 (
    .F(Psum_out_d_164_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_164_s3.INIT=4'h1;
  LUT4 Psum_out_d_164_s4 (
    .F(Psum_out_d_164_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_164_s4.INIT=16'h000D;
  LUT4 Psum_out_d_163_s2 (
    .F(Psum_out_d_163_5),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[8]) 
);
defparam Psum_out_d_163_s2.INIT=16'h5F28;
  LUT4 Psum_out_d_162_s1 (
    .F(Psum_out_d_162_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_162_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_165_s1 (
    .F(Psum_out_d[165]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_165_3),
    .I3(Psum_out_d_166_3) 
);
defparam Psum_out_d_165_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_2 */
module sirv_gnrl_dfflr_25 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_33
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_33;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_33[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_33[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_33[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_33[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_33[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_33[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_33[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_33[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_25 */
module shift_register_8 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_34
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_34;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_25 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_33(Ifmap_in_1_34[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_8 */
module mult_ip_8 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[2] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[2] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[2] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_8 */
module sirv_gnrl_dfflr_26 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_26 */
module new_PE_Unit_8 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[2] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[3] ,
  Psum_out_tmp,
  Ifmap_in_1_35
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[2] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[3] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_35;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[3] [11]),
    .D(\Filtr_out_2[2] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[3] [10]),
    .D(\Filtr_out_2[2] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[3] [9]),
    .D(\Filtr_out_2[2] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[3] [8]),
    .D(\Filtr_out_2[2] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[3] [7]),
    .D(\Filtr_out_2[2] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[3] [6]),
    .D(\Filtr_out_2[2] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[3] [5]),
    .D(\Filtr_out_2[2] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[3] [4]),
    .D(\Filtr_out_2[2] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[3] [3]),
    .D(\Filtr_out_2[2] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[3] [2]),
    .D(\Filtr_out_2[2] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[3] [1]),
    .D(\Filtr_out_2[2] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[3] [0]),
    .D(\Filtr_out_2[2] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[2] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_35[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[2] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_8 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_34(Ifmap_in_1_35[7:0])
);
  mult_ip_8 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_35[7:0]),
    .\Filtr_out_2[2] (\Filtr_out_2[2] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_26 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_8 */
module sirv_gnrl_dfflr_27 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_36
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_36;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_36[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_36[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_36[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_36[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_36[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_36[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_36[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_36[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_27 */
module shift_register_9 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_37
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_37;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_27 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_36(Ifmap_in_1_37[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_9 */
module mult_ip_9 (
  Ifmap_in_1,
  \Filtr_out_1[2] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[2] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[2] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_9 */
module sirv_gnrl_dfflr_28 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_28 */
module new_PE_Unit_9 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[2] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_38,
  \Filtr_out_1[3] ,
  Psum_1,
  Ifmap_in_1_39
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[2] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_38;
output [11:0] \Filtr_out_1[3] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_39;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[3] [11]),
    .D(\Filtr_out_1[2] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[3] [10]),
    .D(\Filtr_out_1[2] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[3] [9]),
    .D(\Filtr_out_1[2] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[3] [8]),
    .D(\Filtr_out_1[2] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[3] [7]),
    .D(\Filtr_out_1[2] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[3] [6]),
    .D(\Filtr_out_1[2] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[3] [5]),
    .D(\Filtr_out_1[2] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[3] [4]),
    .D(\Filtr_out_1[2] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[3] [3]),
    .D(\Filtr_out_1[2] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[3] [2]),
    .D(\Filtr_out_1[2] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[3] [1]),
    .D(\Filtr_out_1[2] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[3] [0]),
    .D(\Filtr_out_1[2] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[2] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_39[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[2] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_9 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_37(Ifmap_in_1_39[7:0])
);
  mult_ip_9 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_38[7:0]),
    .\Filtr_out_1[2] (\Filtr_out_1[2] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_28 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_9 */
module sirv_gnrl_dfflr_29 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[3] 
)
;
input clk_d;
input n6_6;
input en_d;
input [167:160] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[3] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[3] [6]),
    .D(Ifmap_shift_in_d[166]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[3] [5]),
    .D(Ifmap_shift_in_d[165]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[3] [4]),
    .D(Ifmap_shift_in_d[164]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[3] [3]),
    .D(Ifmap_shift_in_d[163]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[3] [2]),
    .D(Ifmap_shift_in_d[162]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[3] [1]),
    .D(Ifmap_shift_in_d[161]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[3] [0]),
    .D(Ifmap_shift_in_d[160]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[3] [7]),
    .D(Ifmap_shift_in_d[167]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_29 */
module sirv_gnrl_dfflr_30 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[3] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[3] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[3] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[3] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[3] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[3] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[3] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[3] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[3] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[3] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_30 */
module shift_register_10 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[3] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [167:160] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[3] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_29 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[167:160]),
    .\Ifmap_shift_out_1[3] (\Ifmap_shift_out_1[3] [7:0])
);
  sirv_gnrl_dfflr_30 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[3] (\Ifmap_shift_out_1[3] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_10 */
module mult_ip_10 (
  Ifmap_in_1,
  \Filtr_out_0[2] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[2] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[2] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_10 */
module sirv_gnrl_dfflr_31 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_31 */
module new_PE_Unit_10 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[2] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[3] ,
  Psum_0,
  Ifmap_in_1_40
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[2] ;
input [7:0] Ifmap_in_1;
input [167:160] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[3] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_40;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[3] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[3] [11]),
    .D(\Filtr_out_0[2] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[3] [10]),
    .D(\Filtr_out_0[2] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[3] [9]),
    .D(\Filtr_out_0[2] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[3] [8]),
    .D(\Filtr_out_0[2] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[3] [7]),
    .D(\Filtr_out_0[2] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[3] [6]),
    .D(\Filtr_out_0[2] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[3] [5]),
    .D(\Filtr_out_0[2] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[3] [4]),
    .D(\Filtr_out_0[2] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[3] [3]),
    .D(\Filtr_out_0[2] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[3] [2]),
    .D(\Filtr_out_0[2] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[3] [1]),
    .D(\Filtr_out_0[2] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[3] [0]),
    .D(\Filtr_out_0[2] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[3] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[2] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_40[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[2] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_10 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[167:160]),
    .\Ifmap_shift_out_1[3] (\Ifmap_shift_out_1[3] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_40[7:0])
);
  mult_ip_10 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[2] (\Filtr_out_0[2] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_31 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_10 */
module middle_new_PE_2 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[2] ,
  Ifmap_in_1,
  \Filtr_out_1[2] ,
  Ifmap_in_1_41,
  Ifmap_in_1_42,
  \Filtr_out_0[2] ,
  Ifmap_in_1_43,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[3] ,
  Ifmap_in_1_44,
  \Filtr_out_1[3] ,
  Ifmap_in_1_45,
  \Filtr_out_0[3] ,
  Ifmap_in_1_46,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[2] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[2] ;
input [7:0] Ifmap_in_1_41;
input [7:0] Ifmap_in_1_42;
input [11:0] \Filtr_out_0[2] ;
input [7:0] Ifmap_in_1_43;
input [167:160] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[3] ;
output [7:0] Ifmap_in_1_44;
output [11:0] \Filtr_out_1[3] ;
output [7:0] Ifmap_in_1_45;
output [11:0] \Filtr_out_0[3] ;
output [7:0] Ifmap_in_1_46;
output [167:162] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_2 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[167:162])
);
  new_PE_Unit_8 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[2] (\Filtr_out_2[2] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[3] (\Filtr_out_2[3] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_35(Ifmap_in_1_44[7:0])
);
  new_PE_Unit_9 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[2] (\Filtr_out_1[2] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_41[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_38(Ifmap_in_1_42[7:0]),
    .\Filtr_out_1[3] (\Filtr_out_1[3] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_39(Ifmap_in_1_45[7:0])
);
  new_PE_Unit_10 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[2] (\Filtr_out_0[2] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_43[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[167:160]),
    .\Filtr_out_0[3] (\Filtr_out_0[3] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_40(Ifmap_in_1_46[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_2 */
module CustomActivation_3 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [159:154] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_159_3;
wire Psum_out_d_158_3;
wire Psum_out_d_158_4;
wire Psum_out_d_157_3;
wire Psum_out_d_156_3;
wire Psum_out_d_156_4;
wire Psum_out_d_156_5;
wire Psum_out_d_155_3;
wire Psum_out_d_155_4;
wire Psum_out_d_154_3;
wire Psum_out_d_158_5;
wire Psum_out_d_156_6;
wire Psum_out_d_156_7;
wire Psum_out_d_155_5;
wire Psum_out_d_154_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_159_s (
    .F(Psum_out_d[159]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_159_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_159_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_158_s (
    .F(Psum_out_d[158]),
    .I0(Psum_out_d_158_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_158_4) 
);
defparam Psum_out_d_158_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_156_s (
    .F(Psum_out_d[156]),
    .I0(Psum_out_d_156_3),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_156_4),
    .I3(Psum_out_d_156_5) 
);
defparam Psum_out_d_156_s.INIT=16'h0D00;
  LUT4 Psum_out_d_155_s (
    .F(Psum_out_d[155]),
    .I0(Psum_out_d_155_3),
    .I1(Psum_out_d_155_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_156_3) 
);
defparam Psum_out_d_155_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_154_s (
    .F(Psum_out_d[154]),
    .I0(Psum_out_d_156_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_154_3) 
);
defparam Psum_out_d_154_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_156_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_156_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_159_s0 (
    .F(Psum_out_d_159_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_159_s0.INIT=16'h0001;
  LUT4 Psum_out_d_158_s0 (
    .F(Psum_out_d_158_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_158_5) 
);
defparam Psum_out_d_158_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_158_s1 (
    .F(Psum_out_d_158_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_159_3) 
);
defparam Psum_out_d_158_s1.INIT=4'h4;
  LUT4 Psum_out_d_157_s0 (
    .F(Psum_out_d_157_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_159_3) 
);
defparam Psum_out_d_157_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_156_s0 (
    .F(Psum_out_d_156_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_159_3) 
);
defparam Psum_out_d_156_s0.INIT=16'h0100;
  LUT4 Psum_out_d_156_s1 (
    .F(Psum_out_d_156_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_156_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_156_s1.INIT=16'h040B;
  LUT4 Psum_out_d_156_s2 (
    .F(Psum_out_d_156_5),
    .I0(Psum_out_d_156_7),
    .I1(Psum_out_d_158_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_156_s2.INIT=16'h35CF;
  LUT4 Psum_out_d_155_s0 (
    .F(Psum_out_d_155_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_155_s0.INIT=16'hE100;
  LUT4 Psum_out_d_155_s1 (
    .F(Psum_out_d_155_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_156_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_155_5) 
);
defparam Psum_out_d_155_s1.INIT=16'h010E;
  LUT4 Psum_out_d_154_s0 (
    .F(Psum_out_d_154_3),
    .I0(Psum_out_d_154_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_154_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_158_s2 (
    .F(Psum_out_d_158_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_158_s2.INIT=8'h01;
  LUT2 Psum_out_d_156_s3 (
    .F(Psum_out_d_156_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_156_s3.INIT=4'h1;
  LUT4 Psum_out_d_156_s4 (
    .F(Psum_out_d_156_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_156_s4.INIT=16'h01FE;
  LUT4 Psum_out_d_155_s2 (
    .F(Psum_out_d_155_5),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[8]) 
);
defparam Psum_out_d_155_s2.INIT=16'h5F28;
  LUT4 Psum_out_d_154_s1 (
    .F(Psum_out_d_154_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_154_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_157_s1 (
    .F(Psum_out_d[157]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_157_3),
    .I3(Psum_out_d_158_3) 
);
defparam Psum_out_d_157_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_3 */
module sirv_gnrl_dfflr_32 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_47
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_47;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_47[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_47[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_47[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_47[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_47[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_47[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_47[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_47[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_32 */
module shift_register_11 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_48
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_48;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_32 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_47(Ifmap_in_1_48[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_11 */
module mult_ip_11 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[3] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[3] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[3] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_11 */
module sirv_gnrl_dfflr_33 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_33 */
module new_PE_Unit_11 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[3] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[4] ,
  Psum_out_tmp,
  Ifmap_in_1_49
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[3] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[4] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_49;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[4] [11]),
    .D(\Filtr_out_2[3] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[4] [10]),
    .D(\Filtr_out_2[3] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[4] [9]),
    .D(\Filtr_out_2[3] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[4] [8]),
    .D(\Filtr_out_2[3] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[4] [7]),
    .D(\Filtr_out_2[3] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[4] [6]),
    .D(\Filtr_out_2[3] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[4] [5]),
    .D(\Filtr_out_2[3] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[4] [4]),
    .D(\Filtr_out_2[3] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[4] [3]),
    .D(\Filtr_out_2[3] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[4] [2]),
    .D(\Filtr_out_2[3] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[4] [1]),
    .D(\Filtr_out_2[3] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[4] [0]),
    .D(\Filtr_out_2[3] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[3] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_49[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[3] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_11 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_48(Ifmap_in_1_49[7:0])
);
  mult_ip_11 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_49[7:0]),
    .\Filtr_out_2[3] (\Filtr_out_2[3] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_33 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_11 */
module sirv_gnrl_dfflr_34 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_50
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_50;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_50[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_50[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_50[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_50[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_50[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_50[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_50[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_50[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_34 */
module shift_register_12 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_51
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_51;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_34 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_50(Ifmap_in_1_51[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_12 */
module mult_ip_12 (
  Ifmap_in_1,
  \Filtr_out_1[3] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[3] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[3] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_12 */
module sirv_gnrl_dfflr_35 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_35 */
module new_PE_Unit_12 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[3] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_52,
  \Filtr_out_1[4] ,
  Psum_1,
  Ifmap_in_1_53
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[3] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_52;
output [11:0] \Filtr_out_1[4] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_53;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[4] [11]),
    .D(\Filtr_out_1[3] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[4] [10]),
    .D(\Filtr_out_1[3] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[4] [9]),
    .D(\Filtr_out_1[3] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[4] [8]),
    .D(\Filtr_out_1[3] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[4] [7]),
    .D(\Filtr_out_1[3] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[4] [6]),
    .D(\Filtr_out_1[3] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[4] [5]),
    .D(\Filtr_out_1[3] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[4] [4]),
    .D(\Filtr_out_1[3] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[4] [3]),
    .D(\Filtr_out_1[3] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[4] [2]),
    .D(\Filtr_out_1[3] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[4] [1]),
    .D(\Filtr_out_1[3] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[4] [0]),
    .D(\Filtr_out_1[3] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[3] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_53[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[3] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_12 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_51(Ifmap_in_1_53[7:0])
);
  mult_ip_12 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_52[7:0]),
    .\Filtr_out_1[3] (\Filtr_out_1[3] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_35 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_12 */
module sirv_gnrl_dfflr_36 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[4] 
)
;
input clk_d;
input n6_6;
input en_d;
input [159:152] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[4] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[4] [6]),
    .D(Ifmap_shift_in_d[158]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[4] [5]),
    .D(Ifmap_shift_in_d[157]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[4] [4]),
    .D(Ifmap_shift_in_d[156]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[4] [3]),
    .D(Ifmap_shift_in_d[155]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[4] [2]),
    .D(Ifmap_shift_in_d[154]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[4] [1]),
    .D(Ifmap_shift_in_d[153]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[4] [0]),
    .D(Ifmap_shift_in_d[152]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[4] [7]),
    .D(Ifmap_shift_in_d[159]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_36 */
module sirv_gnrl_dfflr_37 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[4] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[4] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[4] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[4] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[4] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[4] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[4] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[4] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[4] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[4] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_37 */
module shift_register_13 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[4] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [159:152] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[4] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_36 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[159:152]),
    .\Ifmap_shift_out_1[4] (\Ifmap_shift_out_1[4] [7:0])
);
  sirv_gnrl_dfflr_37 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[4] (\Ifmap_shift_out_1[4] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_13 */
module mult_ip_13 (
  Ifmap_in_1,
  \Filtr_out_0[3] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[3] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[3] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_13 */
module sirv_gnrl_dfflr_38 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_38 */
module new_PE_Unit_13 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[3] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[4] ,
  Psum_0,
  Ifmap_in_1_54
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[3] ;
input [7:0] Ifmap_in_1;
input [159:152] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[4] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_54;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[4] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[4] [11]),
    .D(\Filtr_out_0[3] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[4] [10]),
    .D(\Filtr_out_0[3] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[4] [9]),
    .D(\Filtr_out_0[3] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[4] [8]),
    .D(\Filtr_out_0[3] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[4] [7]),
    .D(\Filtr_out_0[3] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[4] [6]),
    .D(\Filtr_out_0[3] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[4] [5]),
    .D(\Filtr_out_0[3] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[4] [4]),
    .D(\Filtr_out_0[3] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[4] [3]),
    .D(\Filtr_out_0[3] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[4] [2]),
    .D(\Filtr_out_0[3] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[4] [1]),
    .D(\Filtr_out_0[3] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[4] [0]),
    .D(\Filtr_out_0[3] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[4] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[3] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_54[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[3] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_13 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[159:152]),
    .\Ifmap_shift_out_1[4] (\Ifmap_shift_out_1[4] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_54[7:0])
);
  mult_ip_13 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[3] (\Filtr_out_0[3] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_38 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_13 */
module middle_new_PE_3 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[3] ,
  Ifmap_in_1,
  \Filtr_out_1[3] ,
  Ifmap_in_1_55,
  Ifmap_in_1_56,
  \Filtr_out_0[3] ,
  Ifmap_in_1_57,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[4] ,
  Ifmap_in_1_58,
  \Filtr_out_1[4] ,
  Ifmap_in_1_59,
  \Filtr_out_0[4] ,
  Ifmap_in_1_60,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[3] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[3] ;
input [7:0] Ifmap_in_1_55;
input [7:0] Ifmap_in_1_56;
input [11:0] \Filtr_out_0[3] ;
input [7:0] Ifmap_in_1_57;
input [159:152] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[4] ;
output [7:0] Ifmap_in_1_58;
output [11:0] \Filtr_out_1[4] ;
output [7:0] Ifmap_in_1_59;
output [11:0] \Filtr_out_0[4] ;
output [7:0] Ifmap_in_1_60;
output [159:154] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_3 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[159:154])
);
  new_PE_Unit_11 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[3] (\Filtr_out_2[3] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[4] (\Filtr_out_2[4] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_49(Ifmap_in_1_58[7:0])
);
  new_PE_Unit_12 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[3] (\Filtr_out_1[3] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_55[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_52(Ifmap_in_1_56[7:0]),
    .\Filtr_out_1[4] (\Filtr_out_1[4] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_53(Ifmap_in_1_59[7:0])
);
  new_PE_Unit_13 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[3] (\Filtr_out_0[3] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_57[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[159:152]),
    .\Filtr_out_0[4] (\Filtr_out_0[4] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_54(Ifmap_in_1_60[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_3 */
module CustomActivation_4 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [151:146] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_151_3;
wire Psum_out_d_150_3;
wire Psum_out_d_150_4;
wire Psum_out_d_149_3;
wire Psum_out_d_148_3;
wire Psum_out_d_148_4;
wire Psum_out_d_148_5;
wire Psum_out_d_147_3;
wire Psum_out_d_147_4;
wire Psum_out_d_146_3;
wire Psum_out_d_150_5;
wire Psum_out_d_148_6;
wire Psum_out_d_148_7;
wire Psum_out_d_147_5;
wire Psum_out_d_146_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_151_s (
    .F(Psum_out_d[151]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_151_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_151_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_150_s (
    .F(Psum_out_d[150]),
    .I0(Psum_out_d_150_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_150_4) 
);
defparam Psum_out_d_150_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_148_s (
    .F(Psum_out_d[148]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_148_3),
    .I2(Psum_out_d_148_4),
    .I3(Psum_out_d_148_5) 
);
defparam Psum_out_d_148_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_147_s (
    .F(Psum_out_d[147]),
    .I0(Psum_out_d_147_3),
    .I1(Psum_out_d_147_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_148_3) 
);
defparam Psum_out_d_147_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_146_s (
    .F(Psum_out_d[146]),
    .I0(Psum_out_d_146_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_148_3) 
);
defparam Psum_out_d_146_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_148_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_148_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_151_s0 (
    .F(Psum_out_d_151_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_151_s0.INIT=16'h0001;
  LUT4 Psum_out_d_150_s0 (
    .F(Psum_out_d_150_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_150_5) 
);
defparam Psum_out_d_150_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_150_s1 (
    .F(Psum_out_d_150_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_151_3) 
);
defparam Psum_out_d_150_s1.INIT=4'h4;
  LUT4 Psum_out_d_149_s0 (
    .F(Psum_out_d_149_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_151_3) 
);
defparam Psum_out_d_149_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_148_s0 (
    .F(Psum_out_d_148_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_151_3) 
);
defparam Psum_out_d_148_s0.INIT=16'h0100;
  LUT4 Psum_out_d_148_s1 (
    .F(Psum_out_d_148_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_148_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_148_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_148_s2 (
    .F(Psum_out_d_148_5),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_148_7),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_148_s2.INIT=16'h61BF;
  LUT4 Psum_out_d_147_s0 (
    .F(Psum_out_d_147_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_147_s0.INIT=16'hE100;
  LUT4 Psum_out_d_147_s1 (
    .F(Psum_out_d_147_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_148_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_147_5) 
);
defparam Psum_out_d_147_s1.INIT=16'h010E;
  LUT4 Psum_out_d_146_s0 (
    .F(Psum_out_d_146_3),
    .I0(Psum_out_d_146_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_146_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_150_s2 (
    .F(Psum_out_d_150_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_150_s2.INIT=8'h01;
  LUT2 Psum_out_d_148_s3 (
    .F(Psum_out_d_148_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_148_s3.INIT=4'h1;
  LUT4 Psum_out_d_148_s4 (
    .F(Psum_out_d_148_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_148_s4.INIT=16'h000D;
  LUT4 Psum_out_d_147_s2 (
    .F(Psum_out_d_147_5),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[8]) 
);
defparam Psum_out_d_147_s2.INIT=16'h5F28;
  LUT4 Psum_out_d_146_s1 (
    .F(Psum_out_d_146_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_146_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_149_s1 (
    .F(Psum_out_d[149]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_149_3),
    .I3(Psum_out_d_150_3) 
);
defparam Psum_out_d_149_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_4 */
module sirv_gnrl_dfflr_39 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_61
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_61;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_61[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_61[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_61[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_61[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_61[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_61[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_61[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_61[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_39 */
module shift_register_14 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_62
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_62;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_39 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_61(Ifmap_in_1_62[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_14 */
module mult_ip_14 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[4] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[4] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[4] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_14 */
module sirv_gnrl_dfflr_40 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_40 */
module new_PE_Unit_14 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[4] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[5] ,
  Psum_out_tmp,
  Ifmap_in_1_63
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[4] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[5] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_63;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[5] [11]),
    .D(\Filtr_out_2[4] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[5] [10]),
    .D(\Filtr_out_2[4] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[5] [9]),
    .D(\Filtr_out_2[4] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[5] [8]),
    .D(\Filtr_out_2[4] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[5] [7]),
    .D(\Filtr_out_2[4] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[5] [6]),
    .D(\Filtr_out_2[4] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[5] [5]),
    .D(\Filtr_out_2[4] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[5] [4]),
    .D(\Filtr_out_2[4] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[5] [3]),
    .D(\Filtr_out_2[4] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[5] [2]),
    .D(\Filtr_out_2[4] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[5] [1]),
    .D(\Filtr_out_2[4] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[5] [0]),
    .D(\Filtr_out_2[4] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[4] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_63[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[4] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_14 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_62(Ifmap_in_1_63[7:0])
);
  mult_ip_14 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_63[7:0]),
    .\Filtr_out_2[4] (\Filtr_out_2[4] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_40 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_14 */
module sirv_gnrl_dfflr_41 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_64
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_64;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_64[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_64[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_64[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_64[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_64[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_64[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_64[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_64[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_41 */
module shift_register_15 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_65
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_65;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_41 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_64(Ifmap_in_1_65[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_15 */
module mult_ip_15 (
  Ifmap_in_1,
  \Filtr_out_1[4] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[4] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[4] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_15 */
module sirv_gnrl_dfflr_42 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_42 */
module new_PE_Unit_15 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[4] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_66,
  \Filtr_out_1[5] ,
  Psum_1,
  Ifmap_in_1_67
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[4] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_66;
output [11:0] \Filtr_out_1[5] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_67;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[5] [11]),
    .D(\Filtr_out_1[4] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[5] [10]),
    .D(\Filtr_out_1[4] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[5] [9]),
    .D(\Filtr_out_1[4] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[5] [8]),
    .D(\Filtr_out_1[4] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[5] [7]),
    .D(\Filtr_out_1[4] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[5] [6]),
    .D(\Filtr_out_1[4] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[5] [5]),
    .D(\Filtr_out_1[4] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[5] [4]),
    .D(\Filtr_out_1[4] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[5] [3]),
    .D(\Filtr_out_1[4] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[5] [2]),
    .D(\Filtr_out_1[4] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[5] [1]),
    .D(\Filtr_out_1[4] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[5] [0]),
    .D(\Filtr_out_1[4] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[4] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_67[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[4] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_15 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_65(Ifmap_in_1_67[7:0])
);
  mult_ip_15 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_66[7:0]),
    .\Filtr_out_1[4] (\Filtr_out_1[4] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_42 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_15 */
module sirv_gnrl_dfflr_43 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[5] 
)
;
input clk_d;
input n6_6;
input en_d;
input [151:144] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[5] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[5] [6]),
    .D(Ifmap_shift_in_d[150]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[5] [5]),
    .D(Ifmap_shift_in_d[149]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[5] [4]),
    .D(Ifmap_shift_in_d[148]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[5] [3]),
    .D(Ifmap_shift_in_d[147]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[5] [2]),
    .D(Ifmap_shift_in_d[146]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[5] [1]),
    .D(Ifmap_shift_in_d[145]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[5] [0]),
    .D(Ifmap_shift_in_d[144]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[5] [7]),
    .D(Ifmap_shift_in_d[151]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_43 */
module sirv_gnrl_dfflr_44 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[5] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[5] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[5] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[5] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[5] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[5] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[5] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[5] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[5] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[5] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_44 */
module shift_register_16 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[5] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [151:144] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[5] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_43 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[151:144]),
    .\Ifmap_shift_out_1[5] (\Ifmap_shift_out_1[5] [7:0])
);
  sirv_gnrl_dfflr_44 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[5] (\Ifmap_shift_out_1[5] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_16 */
module mult_ip_16 (
  Ifmap_in_1,
  \Filtr_out_0[4] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[4] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[4] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_16 */
module sirv_gnrl_dfflr_45 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_45 */
module new_PE_Unit_16 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[4] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[5] ,
  Psum_0,
  Ifmap_in_1_68
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[4] ;
input [7:0] Ifmap_in_1;
input [151:144] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[5] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_68;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[5] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[5] [11]),
    .D(\Filtr_out_0[4] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[5] [10]),
    .D(\Filtr_out_0[4] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[5] [9]),
    .D(\Filtr_out_0[4] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[5] [8]),
    .D(\Filtr_out_0[4] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[5] [7]),
    .D(\Filtr_out_0[4] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[5] [6]),
    .D(\Filtr_out_0[4] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[5] [5]),
    .D(\Filtr_out_0[4] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[5] [4]),
    .D(\Filtr_out_0[4] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[5] [3]),
    .D(\Filtr_out_0[4] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[5] [2]),
    .D(\Filtr_out_0[4] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[5] [1]),
    .D(\Filtr_out_0[4] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[5] [0]),
    .D(\Filtr_out_0[4] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[5] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[4] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_68[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[4] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_16 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[151:144]),
    .\Ifmap_shift_out_1[5] (\Ifmap_shift_out_1[5] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_68[7:0])
);
  mult_ip_16 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[4] (\Filtr_out_0[4] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_45 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_16 */
module middle_new_PE_4 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[4] ,
  Ifmap_in_1,
  \Filtr_out_1[4] ,
  Ifmap_in_1_69,
  Ifmap_in_1_70,
  \Filtr_out_0[4] ,
  Ifmap_in_1_71,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[5] ,
  Ifmap_in_1_72,
  \Filtr_out_1[5] ,
  Ifmap_in_1_73,
  \Filtr_out_0[5] ,
  Ifmap_in_1_74,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[4] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[4] ;
input [7:0] Ifmap_in_1_69;
input [7:0] Ifmap_in_1_70;
input [11:0] \Filtr_out_0[4] ;
input [7:0] Ifmap_in_1_71;
input [151:144] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[5] ;
output [7:0] Ifmap_in_1_72;
output [11:0] \Filtr_out_1[5] ;
output [7:0] Ifmap_in_1_73;
output [11:0] \Filtr_out_0[5] ;
output [7:0] Ifmap_in_1_74;
output [151:146] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_4 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[151:146])
);
  new_PE_Unit_14 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[4] (\Filtr_out_2[4] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[5] (\Filtr_out_2[5] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_63(Ifmap_in_1_72[7:0])
);
  new_PE_Unit_15 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[4] (\Filtr_out_1[4] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_69[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_66(Ifmap_in_1_70[7:0]),
    .\Filtr_out_1[5] (\Filtr_out_1[5] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_67(Ifmap_in_1_73[7:0])
);
  new_PE_Unit_16 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[4] (\Filtr_out_0[4] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_71[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[151:144]),
    .\Filtr_out_0[5] (\Filtr_out_0[5] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_68(Ifmap_in_1_74[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_4 */
module CustomActivation_5 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [143:138] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_143_3;
wire Psum_out_d_142_3;
wire Psum_out_d_142_4;
wire Psum_out_d_141_3;
wire Psum_out_d_140_3;
wire Psum_out_d_140_4;
wire Psum_out_d_140_5;
wire Psum_out_d_139_3;
wire Psum_out_d_139_4;
wire Psum_out_d_138_3;
wire Psum_out_d_142_5;
wire Psum_out_d_140_6;
wire Psum_out_d_140_7;
wire Psum_out_d_139_5;
wire Psum_out_d_138_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_143_s (
    .F(Psum_out_d[143]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_143_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_143_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_142_s (
    .F(Psum_out_d[142]),
    .I0(Psum_out_d_142_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_142_4) 
);
defparam Psum_out_d_142_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_140_s (
    .F(Psum_out_d[140]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_140_3),
    .I2(Psum_out_d_140_4),
    .I3(Psum_out_d_140_5) 
);
defparam Psum_out_d_140_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_139_s (
    .F(Psum_out_d[139]),
    .I0(Psum_out_d_139_3),
    .I1(Psum_out_d_139_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_140_3) 
);
defparam Psum_out_d_139_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_138_s (
    .F(Psum_out_d[138]),
    .I0(Psum_out_d_138_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_140_3) 
);
defparam Psum_out_d_138_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_140_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_140_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_143_s0 (
    .F(Psum_out_d_143_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_143_s0.INIT=16'h0001;
  LUT4 Psum_out_d_142_s0 (
    .F(Psum_out_d_142_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_142_5) 
);
defparam Psum_out_d_142_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_142_s1 (
    .F(Psum_out_d_142_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_143_3) 
);
defparam Psum_out_d_142_s1.INIT=4'h4;
  LUT4 Psum_out_d_141_s0 (
    .F(Psum_out_d_141_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_143_3) 
);
defparam Psum_out_d_141_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_140_s0 (
    .F(Psum_out_d_140_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_143_3) 
);
defparam Psum_out_d_140_s0.INIT=16'h0100;
  LUT4 Psum_out_d_140_s1 (
    .F(Psum_out_d_140_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_140_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_140_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_140_s2 (
    .F(Psum_out_d_140_5),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_140_7),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_140_s2.INIT=16'h61BF;
  LUT4 Psum_out_d_139_s0 (
    .F(Psum_out_d_139_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_139_s0.INIT=16'hE100;
  LUT4 Psum_out_d_139_s1 (
    .F(Psum_out_d_139_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_140_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_139_5) 
);
defparam Psum_out_d_139_s1.INIT=16'h010E;
  LUT4 Psum_out_d_138_s0 (
    .F(Psum_out_d_138_3),
    .I0(Psum_out_d_138_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_138_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_142_s2 (
    .F(Psum_out_d_142_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_142_s2.INIT=8'h01;
  LUT2 Psum_out_d_140_s3 (
    .F(Psum_out_d_140_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_140_s3.INIT=4'h1;
  LUT4 Psum_out_d_140_s4 (
    .F(Psum_out_d_140_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_140_s4.INIT=16'h000D;
  LUT4 Psum_out_d_139_s2 (
    .F(Psum_out_d_139_5),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[8]) 
);
defparam Psum_out_d_139_s2.INIT=16'h5F28;
  LUT4 Psum_out_d_138_s1 (
    .F(Psum_out_d_138_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_138_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_141_s1 (
    .F(Psum_out_d[141]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_141_3),
    .I3(Psum_out_d_142_3) 
);
defparam Psum_out_d_141_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_5 */
module sirv_gnrl_dfflr_46 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_75
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_75;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_75[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_75[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_75[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_75[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_75[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_75[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_75[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_75[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_46 */
module shift_register_17 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_76
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_76;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_46 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_75(Ifmap_in_1_76[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_17 */
module mult_ip_17 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[5] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[5] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[5] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_17 */
module sirv_gnrl_dfflr_47 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_47 */
module new_PE_Unit_17 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[5] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[6] ,
  Psum_out_tmp,
  Ifmap_in_1_77
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[5] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[6] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_77;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[6] [11]),
    .D(\Filtr_out_2[5] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[6] [10]),
    .D(\Filtr_out_2[5] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[6] [9]),
    .D(\Filtr_out_2[5] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[6] [8]),
    .D(\Filtr_out_2[5] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[6] [7]),
    .D(\Filtr_out_2[5] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[6] [6]),
    .D(\Filtr_out_2[5] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[6] [5]),
    .D(\Filtr_out_2[5] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[6] [4]),
    .D(\Filtr_out_2[5] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[6] [3]),
    .D(\Filtr_out_2[5] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[6] [2]),
    .D(\Filtr_out_2[5] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[6] [1]),
    .D(\Filtr_out_2[5] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[6] [0]),
    .D(\Filtr_out_2[5] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[5] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_77[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[5] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_17 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_76(Ifmap_in_1_77[7:0])
);
  mult_ip_17 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_77[7:0]),
    .\Filtr_out_2[5] (\Filtr_out_2[5] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_47 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_17 */
module sirv_gnrl_dfflr_48 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_78
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_78;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_78[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_78[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_78[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_78[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_78[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_78[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_78[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_78[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_48 */
module shift_register_18 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_79
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_79;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_48 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_78(Ifmap_in_1_79[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_18 */
module mult_ip_18 (
  Ifmap_in_1,
  \Filtr_out_1[5] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[5] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[5] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_18 */
module sirv_gnrl_dfflr_49 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_49 */
module new_PE_Unit_18 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[5] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_80,
  \Filtr_out_1[6] ,
  Psum_1,
  Ifmap_in_1_81
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[5] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_80;
output [11:0] \Filtr_out_1[6] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_81;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[6] [11]),
    .D(\Filtr_out_1[5] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[6] [10]),
    .D(\Filtr_out_1[5] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[6] [9]),
    .D(\Filtr_out_1[5] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[6] [8]),
    .D(\Filtr_out_1[5] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[6] [7]),
    .D(\Filtr_out_1[5] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[6] [6]),
    .D(\Filtr_out_1[5] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[6] [5]),
    .D(\Filtr_out_1[5] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[6] [4]),
    .D(\Filtr_out_1[5] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[6] [3]),
    .D(\Filtr_out_1[5] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[6] [2]),
    .D(\Filtr_out_1[5] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[6] [1]),
    .D(\Filtr_out_1[5] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[6] [0]),
    .D(\Filtr_out_1[5] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[5] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_81[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[5] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_18 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_79(Ifmap_in_1_81[7:0])
);
  mult_ip_18 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_80[7:0]),
    .\Filtr_out_1[5] (\Filtr_out_1[5] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_49 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_18 */
module sirv_gnrl_dfflr_50 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[6] 
)
;
input clk_d;
input n6_6;
input en_d;
input [143:136] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[6] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[6] [6]),
    .D(Ifmap_shift_in_d[142]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[6] [5]),
    .D(Ifmap_shift_in_d[141]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[6] [4]),
    .D(Ifmap_shift_in_d[140]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[6] [3]),
    .D(Ifmap_shift_in_d[139]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[6] [2]),
    .D(Ifmap_shift_in_d[138]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[6] [1]),
    .D(Ifmap_shift_in_d[137]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[6] [0]),
    .D(Ifmap_shift_in_d[136]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[6] [7]),
    .D(Ifmap_shift_in_d[143]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_50 */
module sirv_gnrl_dfflr_51 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[6] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[6] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[6] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[6] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[6] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[6] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[6] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[6] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[6] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[6] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_51 */
module shift_register_19 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[6] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [143:136] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[6] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_50 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[143:136]),
    .\Ifmap_shift_out_1[6] (\Ifmap_shift_out_1[6] [7:0])
);
  sirv_gnrl_dfflr_51 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[6] (\Ifmap_shift_out_1[6] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_19 */
module mult_ip_19 (
  Ifmap_in_1,
  \Filtr_out_0[5] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[5] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[5] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_19 */
module sirv_gnrl_dfflr_52 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_52 */
module new_PE_Unit_19 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[5] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[6] ,
  Psum_0,
  Ifmap_in_1_82
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[5] ;
input [7:0] Ifmap_in_1;
input [143:136] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[6] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_82;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[6] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[6] [11]),
    .D(\Filtr_out_0[5] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[6] [10]),
    .D(\Filtr_out_0[5] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[6] [9]),
    .D(\Filtr_out_0[5] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[6] [8]),
    .D(\Filtr_out_0[5] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[6] [7]),
    .D(\Filtr_out_0[5] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[6] [6]),
    .D(\Filtr_out_0[5] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[6] [5]),
    .D(\Filtr_out_0[5] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[6] [4]),
    .D(\Filtr_out_0[5] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[6] [3]),
    .D(\Filtr_out_0[5] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[6] [2]),
    .D(\Filtr_out_0[5] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[6] [1]),
    .D(\Filtr_out_0[5] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[6] [0]),
    .D(\Filtr_out_0[5] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[6] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[5] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_82[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[5] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_19 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[143:136]),
    .\Ifmap_shift_out_1[6] (\Ifmap_shift_out_1[6] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_82[7:0])
);
  mult_ip_19 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[5] (\Filtr_out_0[5] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_52 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_19 */
module middle_new_PE_5 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[5] ,
  Ifmap_in_1,
  \Filtr_out_1[5] ,
  Ifmap_in_1_83,
  Ifmap_in_1_84,
  \Filtr_out_0[5] ,
  Ifmap_in_1_85,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[6] ,
  Ifmap_in_1_86,
  \Filtr_out_1[6] ,
  Ifmap_in_1_87,
  \Filtr_out_0[6] ,
  Ifmap_in_1_88,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[5] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[5] ;
input [7:0] Ifmap_in_1_83;
input [7:0] Ifmap_in_1_84;
input [11:0] \Filtr_out_0[5] ;
input [7:0] Ifmap_in_1_85;
input [143:136] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[6] ;
output [7:0] Ifmap_in_1_86;
output [11:0] \Filtr_out_1[6] ;
output [7:0] Ifmap_in_1_87;
output [11:0] \Filtr_out_0[6] ;
output [7:0] Ifmap_in_1_88;
output [143:138] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_5 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[143:138])
);
  new_PE_Unit_17 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[5] (\Filtr_out_2[5] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[6] (\Filtr_out_2[6] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_77(Ifmap_in_1_86[7:0])
);
  new_PE_Unit_18 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[5] (\Filtr_out_1[5] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_83[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_80(Ifmap_in_1_84[7:0]),
    .\Filtr_out_1[6] (\Filtr_out_1[6] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_81(Ifmap_in_1_87[7:0])
);
  new_PE_Unit_19 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[5] (\Filtr_out_0[5] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_85[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[143:136]),
    .\Filtr_out_0[6] (\Filtr_out_0[6] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_82(Ifmap_in_1_88[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_5 */
module CustomActivation_6 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [135:130] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_135_3;
wire Psum_out_d_134_3;
wire Psum_out_d_134_4;
wire Psum_out_d_133_3;
wire Psum_out_d_132_3;
wire Psum_out_d_132_4;
wire Psum_out_d_132_5;
wire Psum_out_d_131_3;
wire Psum_out_d_131_4;
wire Psum_out_d_130_3;
wire Psum_out_d_134_5;
wire Psum_out_d_132_6;
wire Psum_out_d_132_7;
wire Psum_out_d_131_5;
wire Psum_out_d_130_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_135_s (
    .F(Psum_out_d[135]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_135_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_135_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_134_s (
    .F(Psum_out_d[134]),
    .I0(Psum_out_d_134_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_134_4) 
);
defparam Psum_out_d_134_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_132_s (
    .F(Psum_out_d[132]),
    .I0(Psum_out_d_132_3),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_132_4),
    .I3(Psum_out_d_132_5) 
);
defparam Psum_out_d_132_s.INIT=16'h0D00;
  LUT4 Psum_out_d_131_s (
    .F(Psum_out_d[131]),
    .I0(Psum_out_d_131_3),
    .I1(Psum_out_d_131_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_132_3) 
);
defparam Psum_out_d_131_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_130_s (
    .F(Psum_out_d[130]),
    .I0(Psum_out_d_130_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_132_3) 
);
defparam Psum_out_d_130_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_132_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_132_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_135_s0 (
    .F(Psum_out_d_135_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_135_s0.INIT=16'h0001;
  LUT4 Psum_out_d_134_s0 (
    .F(Psum_out_d_134_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_134_5) 
);
defparam Psum_out_d_134_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_134_s1 (
    .F(Psum_out_d_134_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_135_3) 
);
defparam Psum_out_d_134_s1.INIT=4'h4;
  LUT4 Psum_out_d_133_s0 (
    .F(Psum_out_d_133_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_135_3) 
);
defparam Psum_out_d_133_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_132_s0 (
    .F(Psum_out_d_132_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_135_3) 
);
defparam Psum_out_d_132_s0.INIT=16'h0100;
  LUT4 Psum_out_d_132_s1 (
    .F(Psum_out_d_132_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_132_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_132_s1.INIT=16'h040B;
  LUT4 Psum_out_d_132_s2 (
    .F(Psum_out_d_132_5),
    .I0(Psum_out_d_132_7),
    .I1(Psum_out_d_134_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_132_s2.INIT=16'h35CF;
  LUT4 Psum_out_d_131_s0 (
    .F(Psum_out_d_131_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_131_s0.INIT=16'hE100;
  LUT4 Psum_out_d_131_s1 (
    .F(Psum_out_d_131_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_132_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_131_5) 
);
defparam Psum_out_d_131_s1.INIT=16'h010E;
  LUT4 Psum_out_d_130_s0 (
    .F(Psum_out_d_130_3),
    .I0(Psum_out_d_130_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_130_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_134_s2 (
    .F(Psum_out_d_134_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_134_s2.INIT=8'h01;
  LUT2 Psum_out_d_132_s3 (
    .F(Psum_out_d_132_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_132_s3.INIT=4'h1;
  LUT4 Psum_out_d_132_s4 (
    .F(Psum_out_d_132_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_132_s4.INIT=16'h01FE;
  LUT4 Psum_out_d_131_s2 (
    .F(Psum_out_d_131_5),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[8]) 
);
defparam Psum_out_d_131_s2.INIT=16'h5F28;
  LUT4 Psum_out_d_130_s1 (
    .F(Psum_out_d_130_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_130_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_133_s1 (
    .F(Psum_out_d[133]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_133_3),
    .I3(Psum_out_d_134_3) 
);
defparam Psum_out_d_133_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_6 */
module sirv_gnrl_dfflr_53 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_89
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_89;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_89[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_89[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_89[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_89[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_89[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_89[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_89[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_89[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_53 */
module shift_register_20 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_90
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_90;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_53 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_89(Ifmap_in_1_90[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_20 */
module mult_ip_20 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[6] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[6] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[6] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_20 */
module sirv_gnrl_dfflr_54 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_54 */
module new_PE_Unit_20 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[6] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[7] ,
  Psum_out_tmp,
  Ifmap_in_1_91
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[6] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[7] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_91;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[7] [11]),
    .D(\Filtr_out_2[6] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[7] [10]),
    .D(\Filtr_out_2[6] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[7] [9]),
    .D(\Filtr_out_2[6] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[7] [8]),
    .D(\Filtr_out_2[6] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[7] [7]),
    .D(\Filtr_out_2[6] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[7] [6]),
    .D(\Filtr_out_2[6] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[7] [5]),
    .D(\Filtr_out_2[6] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[7] [4]),
    .D(\Filtr_out_2[6] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[7] [3]),
    .D(\Filtr_out_2[6] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[7] [2]),
    .D(\Filtr_out_2[6] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[7] [1]),
    .D(\Filtr_out_2[6] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[7] [0]),
    .D(\Filtr_out_2[6] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[6] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_91[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[6] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_20 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_90(Ifmap_in_1_91[7:0])
);
  mult_ip_20 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_91[7:0]),
    .\Filtr_out_2[6] (\Filtr_out_2[6] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_54 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_20 */
module sirv_gnrl_dfflr_55 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_92
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_92;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_92[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_92[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_92[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_92[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_92[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_92[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_92[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_92[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_55 */
module shift_register_21 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_93
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_93;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_55 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_92(Ifmap_in_1_93[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_21 */
module mult_ip_21 (
  Ifmap_in_1,
  \Filtr_out_1[6] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[6] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[6] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_21 */
module sirv_gnrl_dfflr_56 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_56 */
module new_PE_Unit_21 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[6] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_94,
  \Filtr_out_1[7] ,
  Psum_1,
  Ifmap_in_1_95
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[6] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_94;
output [11:0] \Filtr_out_1[7] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_95;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[7] [11]),
    .D(\Filtr_out_1[6] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[7] [10]),
    .D(\Filtr_out_1[6] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[7] [9]),
    .D(\Filtr_out_1[6] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[7] [8]),
    .D(\Filtr_out_1[6] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[7] [7]),
    .D(\Filtr_out_1[6] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[7] [6]),
    .D(\Filtr_out_1[6] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[7] [5]),
    .D(\Filtr_out_1[6] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[7] [4]),
    .D(\Filtr_out_1[6] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[7] [3]),
    .D(\Filtr_out_1[6] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[7] [2]),
    .D(\Filtr_out_1[6] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[7] [1]),
    .D(\Filtr_out_1[6] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[7] [0]),
    .D(\Filtr_out_1[6] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[6] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_95[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[6] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_21 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_93(Ifmap_in_1_95[7:0])
);
  mult_ip_21 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_94[7:0]),
    .\Filtr_out_1[6] (\Filtr_out_1[6] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_56 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_21 */
module sirv_gnrl_dfflr_57 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[7] 
)
;
input clk_d;
input n6_6;
input en_d;
input [135:128] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[7] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[7] [6]),
    .D(Ifmap_shift_in_d[134]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[7] [5]),
    .D(Ifmap_shift_in_d[133]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[7] [4]),
    .D(Ifmap_shift_in_d[132]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[7] [3]),
    .D(Ifmap_shift_in_d[131]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[7] [2]),
    .D(Ifmap_shift_in_d[130]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[7] [1]),
    .D(Ifmap_shift_in_d[129]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[7] [0]),
    .D(Ifmap_shift_in_d[128]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[7] [7]),
    .D(Ifmap_shift_in_d[135]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_57 */
module sirv_gnrl_dfflr_58 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[7] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[7] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[7] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[7] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[7] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[7] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[7] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[7] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[7] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[7] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_58 */
module shift_register_22 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[7] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [135:128] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[7] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_57 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[135:128]),
    .\Ifmap_shift_out_1[7] (\Ifmap_shift_out_1[7] [7:0])
);
  sirv_gnrl_dfflr_58 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[7] (\Ifmap_shift_out_1[7] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_22 */
module mult_ip_22 (
  Ifmap_in_1,
  \Filtr_out_0[6] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[6] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[6] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_22 */
module sirv_gnrl_dfflr_59 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_59 */
module new_PE_Unit_22 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[6] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[7] ,
  Psum_0,
  Ifmap_in_1_96
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[6] ;
input [7:0] Ifmap_in_1;
input [135:128] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[7] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_96;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[7] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[7] [11]),
    .D(\Filtr_out_0[6] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[7] [10]),
    .D(\Filtr_out_0[6] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[7] [9]),
    .D(\Filtr_out_0[6] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[7] [8]),
    .D(\Filtr_out_0[6] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[7] [7]),
    .D(\Filtr_out_0[6] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[7] [6]),
    .D(\Filtr_out_0[6] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[7] [5]),
    .D(\Filtr_out_0[6] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[7] [4]),
    .D(\Filtr_out_0[6] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[7] [3]),
    .D(\Filtr_out_0[6] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[7] [2]),
    .D(\Filtr_out_0[6] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[7] [1]),
    .D(\Filtr_out_0[6] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[7] [0]),
    .D(\Filtr_out_0[6] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[7] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[6] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_96[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[6] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_22 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[135:128]),
    .\Ifmap_shift_out_1[7] (\Ifmap_shift_out_1[7] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_96[7:0])
);
  mult_ip_22 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[6] (\Filtr_out_0[6] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_59 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_22 */
module middle_new_PE_6 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[6] ,
  Ifmap_in_1,
  \Filtr_out_1[6] ,
  Ifmap_in_1_97,
  Ifmap_in_1_98,
  \Filtr_out_0[6] ,
  Ifmap_in_1_99,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[7] ,
  Ifmap_in_1_100,
  \Filtr_out_1[7] ,
  Ifmap_in_1_101,
  \Filtr_out_0[7] ,
  Ifmap_in_1_102,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[6] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[6] ;
input [7:0] Ifmap_in_1_97;
input [7:0] Ifmap_in_1_98;
input [11:0] \Filtr_out_0[6] ;
input [7:0] Ifmap_in_1_99;
input [135:128] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[7] ;
output [7:0] Ifmap_in_1_100;
output [11:0] \Filtr_out_1[7] ;
output [7:0] Ifmap_in_1_101;
output [11:0] \Filtr_out_0[7] ;
output [7:0] Ifmap_in_1_102;
output [135:130] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_6 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[135:130])
);
  new_PE_Unit_20 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[6] (\Filtr_out_2[6] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[7] (\Filtr_out_2[7] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_91(Ifmap_in_1_100[7:0])
);
  new_PE_Unit_21 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[6] (\Filtr_out_1[6] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_97[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_94(Ifmap_in_1_98[7:0]),
    .\Filtr_out_1[7] (\Filtr_out_1[7] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_95(Ifmap_in_1_101[7:0])
);
  new_PE_Unit_22 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[6] (\Filtr_out_0[6] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_99[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[135:128]),
    .\Filtr_out_0[7] (\Filtr_out_0[7] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_96(Ifmap_in_1_102[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_6 */
module CustomActivation_7 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [127:122] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_127_3;
wire Psum_out_d_126_3;
wire Psum_out_d_126_4;
wire Psum_out_d_124_3;
wire Psum_out_d_124_4;
wire Psum_out_d_123_3;
wire Psum_out_d_123_4;
wire Psum_out_d_122_3;
wire Psum_out_d_126_5;
wire Psum_out_d_124_5;
wire Psum_out_d_124_6;
wire Psum_out_d_123_5;
wire Psum_out_d_122_4;
wire Psum_out_d_125_5;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_127_s (
    .F(Psum_out_d[127]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_127_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_127_s.INIT=16'hFFB0;
  LUT3 Psum_out_d_126_s (
    .F(Psum_out_d[126]),
    .I0(Psum_out_d_126_3),
    .I1(Psum_out_d[127]),
    .I2(Psum_out_d_126_4) 
);
defparam Psum_out_d_126_s.INIT=8'h0B;
  LUT4 Psum_out_d_125_s (
    .F(Psum_out_d[125]),
    .I0(Psum_out_d_125_5),
    .I1(Psum_out_d_126_3),
    .I2(Psum_out_tmp[5]),
    .I3(Psum_out_d_126_4) 
);
defparam Psum_out_d_125_s.INIT=16'hF011;
  LUT4 Psum_out_d_124_s (
    .F(Psum_out_d[124]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_126_4),
    .I2(Psum_out_d_124_3),
    .I3(Psum_out_d_124_4) 
);
defparam Psum_out_d_124_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_123_s (
    .F(Psum_out_d[123]),
    .I0(Psum_out_d_123_3),
    .I1(Psum_out_d_123_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_126_4) 
);
defparam Psum_out_d_123_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_122_s (
    .F(Psum_out_d[122]),
    .I0(Psum_out_d_126_4),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_122_3) 
);
defparam Psum_out_d_122_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_126_4),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_126_4) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_127_s0 (
    .F(Psum_out_d_127_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_127_s0.INIT=16'h0001;
  LUT4 Psum_out_d_126_s0 (
    .F(Psum_out_d_126_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_126_5) 
);
defparam Psum_out_d_126_s0.INIT=16'hC8FC;
  LUT4 Psum_out_d_126_s1 (
    .F(Psum_out_d_126_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_127_3) 
);
defparam Psum_out_d_126_s1.INIT=16'h0100;
  LUT4 Psum_out_d_124_s0 (
    .F(Psum_out_d_124_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_124_5),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_124_s0.INIT=16'h0B04;
  LUT4 Psum_out_d_124_s1 (
    .F(Psum_out_d_124_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_124_6),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_124_s1.INIT=16'h61BF;
  LUT4 Psum_out_d_123_s0 (
    .F(Psum_out_d_123_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_123_s0.INIT=16'hE100;
  LUT4 Psum_out_d_123_s1 (
    .F(Psum_out_d_123_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_124_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_123_5) 
);
defparam Psum_out_d_123_s1.INIT=16'h010E;
  LUT4 Psum_out_d_122_s0 (
    .F(Psum_out_d_122_3),
    .I0(Psum_out_d_122_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_122_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_126_s2 (
    .F(Psum_out_d_126_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_126_s2.INIT=8'h01;
  LUT2 Psum_out_d_124_s2 (
    .F(Psum_out_d_124_5),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_124_s2.INIT=4'h1;
  LUT4 Psum_out_d_124_s3 (
    .F(Psum_out_d_124_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_124_s3.INIT=16'h000D;
  LUT4 Psum_out_d_123_s2 (
    .F(Psum_out_d_123_5),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[8]) 
);
defparam Psum_out_d_123_s2.INIT=16'h5F28;
  LUT4 Psum_out_d_122_s1 (
    .F(Psum_out_d_122_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_122_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_125_s1 (
    .F(Psum_out_d_125_5),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_127_3),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_125_s1.INIT=16'h1001;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_7 */
module sirv_gnrl_dfflr_60 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_103
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_103;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_103[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_103[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_103[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_103[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_103[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_103[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_103[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_103[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_60 */
module shift_register_23 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_104
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_104;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_60 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_103(Ifmap_in_1_104[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_23 */
module mult_ip_23 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[7] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[7] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[7] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_23 */
module sirv_gnrl_dfflr_61 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_61 */
module new_PE_Unit_23 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[7] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[8] ,
  Psum_out_tmp,
  Ifmap_in_1_105
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[7] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[8] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_105;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[8] [11]),
    .D(\Filtr_out_2[7] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[8] [10]),
    .D(\Filtr_out_2[7] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[8] [9]),
    .D(\Filtr_out_2[7] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[8] [8]),
    .D(\Filtr_out_2[7] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[8] [7]),
    .D(\Filtr_out_2[7] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[8] [6]),
    .D(\Filtr_out_2[7] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[8] [5]),
    .D(\Filtr_out_2[7] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[8] [4]),
    .D(\Filtr_out_2[7] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[8] [3]),
    .D(\Filtr_out_2[7] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[8] [2]),
    .D(\Filtr_out_2[7] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[8] [1]),
    .D(\Filtr_out_2[7] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[8] [0]),
    .D(\Filtr_out_2[7] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[7] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_105[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[7] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_23 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_104(Ifmap_in_1_105[7:0])
);
  mult_ip_23 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_105[7:0]),
    .\Filtr_out_2[7] (\Filtr_out_2[7] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_61 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_23 */
module sirv_gnrl_dfflr_62 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_106
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_106;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_106[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_106[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_106[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_106[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_106[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_106[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_106[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_106[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_62 */
module shift_register_24 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_107
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_107;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_62 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_106(Ifmap_in_1_107[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_24 */
module mult_ip_24 (
  Ifmap_in_1,
  \Filtr_out_1[7] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[7] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[7] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_24 */
module sirv_gnrl_dfflr_63 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_63 */
module new_PE_Unit_24 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[7] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_108,
  \Filtr_out_1[8] ,
  Psum_1,
  Ifmap_in_1_109
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[7] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_108;
output [11:0] \Filtr_out_1[8] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_109;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[8] [11]),
    .D(\Filtr_out_1[7] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[8] [10]),
    .D(\Filtr_out_1[7] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[8] [9]),
    .D(\Filtr_out_1[7] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[8] [8]),
    .D(\Filtr_out_1[7] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[8] [7]),
    .D(\Filtr_out_1[7] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[8] [6]),
    .D(\Filtr_out_1[7] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[8] [5]),
    .D(\Filtr_out_1[7] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[8] [4]),
    .D(\Filtr_out_1[7] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[8] [3]),
    .D(\Filtr_out_1[7] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[8] [2]),
    .D(\Filtr_out_1[7] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[8] [1]),
    .D(\Filtr_out_1[7] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[8] [0]),
    .D(\Filtr_out_1[7] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[7] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_109[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[7] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_24 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_107(Ifmap_in_1_109[7:0])
);
  mult_ip_24 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_108[7:0]),
    .\Filtr_out_1[7] (\Filtr_out_1[7] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_63 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_24 */
module sirv_gnrl_dfflr_64 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[8] 
)
;
input clk_d;
input n6_6;
input en_d;
input [127:120] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[8] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[8] [6]),
    .D(Ifmap_shift_in_d[126]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[8] [5]),
    .D(Ifmap_shift_in_d[125]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[8] [4]),
    .D(Ifmap_shift_in_d[124]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[8] [3]),
    .D(Ifmap_shift_in_d[123]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[8] [2]),
    .D(Ifmap_shift_in_d[122]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[8] [1]),
    .D(Ifmap_shift_in_d[121]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[8] [0]),
    .D(Ifmap_shift_in_d[120]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[8] [7]),
    .D(Ifmap_shift_in_d[127]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_64 */
module sirv_gnrl_dfflr_65 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[8] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[8] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[8] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[8] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[8] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[8] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[8] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[8] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[8] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[8] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_65 */
module shift_register_25 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[8] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [127:120] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[8] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_64 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[127:120]),
    .\Ifmap_shift_out_1[8] (\Ifmap_shift_out_1[8] [7:0])
);
  sirv_gnrl_dfflr_65 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[8] (\Ifmap_shift_out_1[8] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_25 */
module mult_ip_25 (
  Ifmap_in_1,
  \Filtr_out_0[7] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[7] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[7] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_25 */
module sirv_gnrl_dfflr_66 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_66 */
module new_PE_Unit_25 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[7] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[8] ,
  Psum_0,
  Ifmap_in_1_110
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[7] ;
input [7:0] Ifmap_in_1;
input [127:120] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[8] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_110;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[8] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[8] [11]),
    .D(\Filtr_out_0[7] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[8] [10]),
    .D(\Filtr_out_0[7] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[8] [9]),
    .D(\Filtr_out_0[7] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[8] [8]),
    .D(\Filtr_out_0[7] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[8] [7]),
    .D(\Filtr_out_0[7] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[8] [6]),
    .D(\Filtr_out_0[7] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[8] [5]),
    .D(\Filtr_out_0[7] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[8] [4]),
    .D(\Filtr_out_0[7] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[8] [3]),
    .D(\Filtr_out_0[7] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[8] [2]),
    .D(\Filtr_out_0[7] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[8] [1]),
    .D(\Filtr_out_0[7] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[8] [0]),
    .D(\Filtr_out_0[7] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[8] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[7] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_110[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[7] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_25 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[127:120]),
    .\Ifmap_shift_out_1[8] (\Ifmap_shift_out_1[8] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_110[7:0])
);
  mult_ip_25 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[7] (\Filtr_out_0[7] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_66 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_25 */
module middle_new_PE_7 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[7] ,
  Ifmap_in_1,
  \Filtr_out_1[7] ,
  Ifmap_in_1_111,
  Ifmap_in_1_112,
  \Filtr_out_0[7] ,
  Ifmap_in_1_113,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[8] ,
  Ifmap_in_1_114,
  \Filtr_out_1[8] ,
  Ifmap_in_1_115,
  \Filtr_out_0[8] ,
  Ifmap_in_1_116,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[7] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[7] ;
input [7:0] Ifmap_in_1_111;
input [7:0] Ifmap_in_1_112;
input [11:0] \Filtr_out_0[7] ;
input [7:0] Ifmap_in_1_113;
input [127:120] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[8] ;
output [7:0] Ifmap_in_1_114;
output [11:0] \Filtr_out_1[8] ;
output [7:0] Ifmap_in_1_115;
output [11:0] \Filtr_out_0[8] ;
output [7:0] Ifmap_in_1_116;
output [127:122] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_7 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[127:122])
);
  new_PE_Unit_23 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[7] (\Filtr_out_2[7] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[8] (\Filtr_out_2[8] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_105(Ifmap_in_1_114[7:0])
);
  new_PE_Unit_24 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[7] (\Filtr_out_1[7] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_111[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_108(Ifmap_in_1_112[7:0]),
    .\Filtr_out_1[8] (\Filtr_out_1[8] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_109(Ifmap_in_1_115[7:0])
);
  new_PE_Unit_25 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[7] (\Filtr_out_0[7] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_113[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[127:120]),
    .\Filtr_out_0[8] (\Filtr_out_0[8] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_110(Ifmap_in_1_116[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_7 */
module CustomActivation_8 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [119:114] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_119_3;
wire Psum_out_d_118_3;
wire Psum_out_d_118_4;
wire Psum_out_d_117_4;
wire Psum_out_d_116_3;
wire Psum_out_d_116_4;
wire Psum_out_d_115_3;
wire Psum_out_d_115_4;
wire Psum_out_d_114_3;
wire Psum_out_d_118_5;
wire Psum_out_d_116_5;
wire Psum_out_d_116_6;
wire Psum_out_d_115_5;
wire Psum_out_d_114_4;
wire Psum_out_d_117_6;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_119_s (
    .F(Psum_out_d[119]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_119_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_119_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_118_s (
    .F(Psum_out_d[118]),
    .I0(Psum_out_d_118_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_118_4) 
);
defparam Psum_out_d_118_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_117_s (
    .F(Psum_out_d[117]),
    .I0(Psum_out_d_117_6),
    .I1(Psum_out_d_118_3),
    .I2(Psum_out_tmp[5]),
    .I3(Psum_out_d_117_4) 
);
defparam Psum_out_d_117_s.INIT=16'hF011;
  LUT4 Psum_out_d_116_s (
    .F(Psum_out_d[116]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_117_4),
    .I2(Psum_out_d_116_3),
    .I3(Psum_out_d_116_4) 
);
defparam Psum_out_d_116_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_115_s (
    .F(Psum_out_d[115]),
    .I0(Psum_out_d_115_3),
    .I1(Psum_out_d_115_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_117_4) 
);
defparam Psum_out_d_115_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_114_s (
    .F(Psum_out_d[114]),
    .I0(Psum_out_d_114_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_117_4) 
);
defparam Psum_out_d_114_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_117_4),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_117_4) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_119_s0 (
    .F(Psum_out_d_119_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_119_s0.INIT=16'h0001;
  LUT4 Psum_out_d_118_s0 (
    .F(Psum_out_d_118_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_118_5) 
);
defparam Psum_out_d_118_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_118_s1 (
    .F(Psum_out_d_118_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_119_3) 
);
defparam Psum_out_d_118_s1.INIT=4'h4;
  LUT4 Psum_out_d_117_s1 (
    .F(Psum_out_d_117_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_119_3) 
);
defparam Psum_out_d_117_s1.INIT=16'h0100;
  LUT4 Psum_out_d_116_s0 (
    .F(Psum_out_d_116_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_116_5),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_116_s0.INIT=16'h0B04;
  LUT4 Psum_out_d_116_s1 (
    .F(Psum_out_d_116_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_116_6),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_116_s1.INIT=16'h61BF;
  LUT4 Psum_out_d_115_s0 (
    .F(Psum_out_d_115_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_115_s0.INIT=16'hE100;
  LUT4 Psum_out_d_115_s1 (
    .F(Psum_out_d_115_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_116_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_115_5) 
);
defparam Psum_out_d_115_s1.INIT=16'h040B;
  LUT4 Psum_out_d_114_s0 (
    .F(Psum_out_d_114_3),
    .I0(Psum_out_d_114_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_114_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_118_s2 (
    .F(Psum_out_d_118_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_118_s2.INIT=8'h01;
  LUT2 Psum_out_d_116_s2 (
    .F(Psum_out_d_116_5),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_116_s2.INIT=4'h1;
  LUT4 Psum_out_d_116_s3 (
    .F(Psum_out_d_116_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_116_s3.INIT=16'h000D;
  LUT4 Psum_out_d_115_s2 (
    .F(Psum_out_d_115_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_115_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_114_s1 (
    .F(Psum_out_d_114_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_114_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_117_s2 (
    .F(Psum_out_d_117_6),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_119_3),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_117_s2.INIT=16'h1001;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_8 */
module sirv_gnrl_dfflr_67 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_117
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_117;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_117[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_117[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_117[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_117[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_117[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_117[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_117[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_117[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_67 */
module shift_register_26 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_118
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_118;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_67 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_117(Ifmap_in_1_118[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_26 */
module mult_ip_26 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[8] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[8] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[8] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_26 */
module sirv_gnrl_dfflr_68 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_68 */
module new_PE_Unit_26 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[8] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[9] ,
  Psum_out_tmp,
  Ifmap_in_1_119
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[8] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[9] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_119;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[9] [11]),
    .D(\Filtr_out_2[8] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[9] [10]),
    .D(\Filtr_out_2[8] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[9] [9]),
    .D(\Filtr_out_2[8] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[9] [8]),
    .D(\Filtr_out_2[8] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[9] [7]),
    .D(\Filtr_out_2[8] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[9] [6]),
    .D(\Filtr_out_2[8] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[9] [5]),
    .D(\Filtr_out_2[8] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[9] [4]),
    .D(\Filtr_out_2[8] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[9] [3]),
    .D(\Filtr_out_2[8] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[9] [2]),
    .D(\Filtr_out_2[8] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[9] [1]),
    .D(\Filtr_out_2[8] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[9] [0]),
    .D(\Filtr_out_2[8] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[8] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_119[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[8] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_26 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_118(Ifmap_in_1_119[7:0])
);
  mult_ip_26 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_119[7:0]),
    .\Filtr_out_2[8] (\Filtr_out_2[8] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_68 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_26 */
module sirv_gnrl_dfflr_69 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_120
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_120;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_120[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_120[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_120[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_120[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_120[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_120[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_120[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_120[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_69 */
module shift_register_27 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_121
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_121;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_69 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_120(Ifmap_in_1_121[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_27 */
module mult_ip_27 (
  Ifmap_in_1,
  \Filtr_out_1[8] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[8] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[8] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_27 */
module sirv_gnrl_dfflr_70 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_70 */
module new_PE_Unit_27 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[8] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_122,
  \Filtr_out_1[9] ,
  Psum_1,
  Ifmap_in_1_123
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[8] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_122;
output [11:0] \Filtr_out_1[9] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_123;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[9] [11]),
    .D(\Filtr_out_1[8] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[9] [10]),
    .D(\Filtr_out_1[8] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[9] [9]),
    .D(\Filtr_out_1[8] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[9] [8]),
    .D(\Filtr_out_1[8] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[9] [7]),
    .D(\Filtr_out_1[8] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[9] [6]),
    .D(\Filtr_out_1[8] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[9] [5]),
    .D(\Filtr_out_1[8] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[9] [4]),
    .D(\Filtr_out_1[8] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[9] [3]),
    .D(\Filtr_out_1[8] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[9] [2]),
    .D(\Filtr_out_1[8] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[9] [1]),
    .D(\Filtr_out_1[8] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[9] [0]),
    .D(\Filtr_out_1[8] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[8] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_123[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[8] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_27 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_121(Ifmap_in_1_123[7:0])
);
  mult_ip_27 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_122[7:0]),
    .\Filtr_out_1[8] (\Filtr_out_1[8] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_70 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_27 */
module sirv_gnrl_dfflr_71 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[9] 
)
;
input clk_d;
input n6_6;
input en_d;
input [119:112] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[9] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[9] [6]),
    .D(Ifmap_shift_in_d[118]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[9] [5]),
    .D(Ifmap_shift_in_d[117]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[9] [4]),
    .D(Ifmap_shift_in_d[116]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[9] [3]),
    .D(Ifmap_shift_in_d[115]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[9] [2]),
    .D(Ifmap_shift_in_d[114]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[9] [1]),
    .D(Ifmap_shift_in_d[113]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[9] [0]),
    .D(Ifmap_shift_in_d[112]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[9] [7]),
    .D(Ifmap_shift_in_d[119]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_71 */
module sirv_gnrl_dfflr_72 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[9] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[9] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[9] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[9] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[9] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[9] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[9] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[9] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[9] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[9] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_72 */
module shift_register_28 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[9] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [119:112] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[9] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_71 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[119:112]),
    .\Ifmap_shift_out_1[9] (\Ifmap_shift_out_1[9] [7:0])
);
  sirv_gnrl_dfflr_72 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[9] (\Ifmap_shift_out_1[9] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_28 */
module mult_ip_28 (
  Ifmap_in_1,
  \Filtr_out_0[8] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[8] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[8] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_28 */
module sirv_gnrl_dfflr_73 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_73 */
module new_PE_Unit_28 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[8] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[9] ,
  Psum_0,
  Ifmap_in_1_124
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[8] ;
input [7:0] Ifmap_in_1;
input [119:112] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[9] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_124;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[9] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[9] [11]),
    .D(\Filtr_out_0[8] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[9] [10]),
    .D(\Filtr_out_0[8] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[9] [9]),
    .D(\Filtr_out_0[8] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[9] [8]),
    .D(\Filtr_out_0[8] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[9] [7]),
    .D(\Filtr_out_0[8] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[9] [6]),
    .D(\Filtr_out_0[8] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[9] [5]),
    .D(\Filtr_out_0[8] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[9] [4]),
    .D(\Filtr_out_0[8] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[9] [3]),
    .D(\Filtr_out_0[8] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[9] [2]),
    .D(\Filtr_out_0[8] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[9] [1]),
    .D(\Filtr_out_0[8] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[9] [0]),
    .D(\Filtr_out_0[8] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[9] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[8] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_124[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[8] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_28 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[119:112]),
    .\Ifmap_shift_out_1[9] (\Ifmap_shift_out_1[9] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_124[7:0])
);
  mult_ip_28 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[8] (\Filtr_out_0[8] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_73 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_28 */
module middle_new_PE_8 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[8] ,
  Ifmap_in_1,
  \Filtr_out_1[8] ,
  Ifmap_in_1_125,
  Ifmap_in_1_126,
  \Filtr_out_0[8] ,
  Ifmap_in_1_127,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[9] ,
  Ifmap_in_1_128,
  \Filtr_out_1[9] ,
  Ifmap_in_1_129,
  \Filtr_out_0[9] ,
  Ifmap_in_1_130,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[8] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[8] ;
input [7:0] Ifmap_in_1_125;
input [7:0] Ifmap_in_1_126;
input [11:0] \Filtr_out_0[8] ;
input [7:0] Ifmap_in_1_127;
input [119:112] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[9] ;
output [7:0] Ifmap_in_1_128;
output [11:0] \Filtr_out_1[9] ;
output [7:0] Ifmap_in_1_129;
output [11:0] \Filtr_out_0[9] ;
output [7:0] Ifmap_in_1_130;
output [119:114] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_8 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[119:114])
);
  new_PE_Unit_26 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[8] (\Filtr_out_2[8] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[9] (\Filtr_out_2[9] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_119(Ifmap_in_1_128[7:0])
);
  new_PE_Unit_27 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[8] (\Filtr_out_1[8] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_125[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_122(Ifmap_in_1_126[7:0]),
    .\Filtr_out_1[9] (\Filtr_out_1[9] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_123(Ifmap_in_1_129[7:0])
);
  new_PE_Unit_28 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[8] (\Filtr_out_0[8] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_127[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[119:112]),
    .\Filtr_out_0[9] (\Filtr_out_0[9] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_124(Ifmap_in_1_130[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_8 */
module CustomActivation_9 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [111:106] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_111_3;
wire Psum_out_d_110_3;
wire Psum_out_d_110_4;
wire Psum_out_d_109_3;
wire Psum_out_d_108_3;
wire Psum_out_d_108_4;
wire Psum_out_d_108_5;
wire Psum_out_d_107_3;
wire Psum_out_d_107_4;
wire Psum_out_d_106_3;
wire Psum_out_d_110_5;
wire Psum_out_d_108_6;
wire Psum_out_d_108_7;
wire Psum_out_d_107_5;
wire Psum_out_d_106_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_111_s (
    .F(Psum_out_d[111]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_111_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_111_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_110_s (
    .F(Psum_out_d[110]),
    .I0(Psum_out_d_110_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_110_4) 
);
defparam Psum_out_d_110_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_108_s (
    .F(Psum_out_d[108]),
    .I0(Psum_out_d_108_3),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_108_4),
    .I3(Psum_out_d_108_5) 
);
defparam Psum_out_d_108_s.INIT=16'h0D00;
  LUT4 Psum_out_d_107_s (
    .F(Psum_out_d[107]),
    .I0(Psum_out_d_107_3),
    .I1(Psum_out_d_107_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_108_3) 
);
defparam Psum_out_d_107_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_106_s (
    .F(Psum_out_d[106]),
    .I0(Psum_out_d_106_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_108_3) 
);
defparam Psum_out_d_106_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_108_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_108_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_111_s0 (
    .F(Psum_out_d_111_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_111_s0.INIT=16'h0001;
  LUT4 Psum_out_d_110_s0 (
    .F(Psum_out_d_110_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_110_5) 
);
defparam Psum_out_d_110_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_110_s1 (
    .F(Psum_out_d_110_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_111_3) 
);
defparam Psum_out_d_110_s1.INIT=4'h4;
  LUT4 Psum_out_d_109_s0 (
    .F(Psum_out_d_109_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_111_3) 
);
defparam Psum_out_d_109_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_108_s0 (
    .F(Psum_out_d_108_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_111_3) 
);
defparam Psum_out_d_108_s0.INIT=16'h0100;
  LUT4 Psum_out_d_108_s1 (
    .F(Psum_out_d_108_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_108_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_108_s1.INIT=16'h040B;
  LUT4 Psum_out_d_108_s2 (
    .F(Psum_out_d_108_5),
    .I0(Psum_out_d_108_7),
    .I1(Psum_out_d_110_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_108_s2.INIT=16'h35CF;
  LUT4 Psum_out_d_107_s0 (
    .F(Psum_out_d_107_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_107_s0.INIT=16'hE100;
  LUT4 Psum_out_d_107_s1 (
    .F(Psum_out_d_107_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_108_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_107_5) 
);
defparam Psum_out_d_107_s1.INIT=16'h040B;
  LUT4 Psum_out_d_106_s0 (
    .F(Psum_out_d_106_3),
    .I0(Psum_out_d_106_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_106_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_110_s2 (
    .F(Psum_out_d_110_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_110_s2.INIT=8'h01;
  LUT2 Psum_out_d_108_s3 (
    .F(Psum_out_d_108_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_108_s3.INIT=4'h1;
  LUT4 Psum_out_d_108_s4 (
    .F(Psum_out_d_108_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_108_s4.INIT=16'h01FE;
  LUT4 Psum_out_d_107_s2 (
    .F(Psum_out_d_107_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_107_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_106_s1 (
    .F(Psum_out_d_106_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_106_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_109_s1 (
    .F(Psum_out_d[109]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_109_3),
    .I3(Psum_out_d_110_3) 
);
defparam Psum_out_d_109_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_9 */
module sirv_gnrl_dfflr_74 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_131
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_131;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_131[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_131[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_131[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_131[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_131[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_131[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_131[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_131[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_74 */
module shift_register_29 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_132
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_132;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_74 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_131(Ifmap_in_1_132[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_29 */
module mult_ip_29 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[9] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[9] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[9] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_29 */
module sirv_gnrl_dfflr_75 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_75 */
module new_PE_Unit_29 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[9] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[10] ,
  Psum_out_tmp,
  Ifmap_in_1_133
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[9] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[10] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_133;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[10] [11]),
    .D(\Filtr_out_2[9] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[10] [10]),
    .D(\Filtr_out_2[9] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[10] [9]),
    .D(\Filtr_out_2[9] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[10] [8]),
    .D(\Filtr_out_2[9] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[10] [7]),
    .D(\Filtr_out_2[9] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[10] [6]),
    .D(\Filtr_out_2[9] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[10] [5]),
    .D(\Filtr_out_2[9] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[10] [4]),
    .D(\Filtr_out_2[9] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[10] [3]),
    .D(\Filtr_out_2[9] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[10] [2]),
    .D(\Filtr_out_2[9] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[10] [1]),
    .D(\Filtr_out_2[9] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[10] [0]),
    .D(\Filtr_out_2[9] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[9] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_133[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[9] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_29 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_132(Ifmap_in_1_133[7:0])
);
  mult_ip_29 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_133[7:0]),
    .\Filtr_out_2[9] (\Filtr_out_2[9] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_75 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_29 */
module sirv_gnrl_dfflr_76 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_134
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_134;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_134[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_134[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_134[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_134[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_134[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_134[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_134[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_134[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_76 */
module shift_register_30 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_135
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_135;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_76 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_134(Ifmap_in_1_135[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_30 */
module mult_ip_30 (
  Ifmap_in_1,
  \Filtr_out_1[9] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[9] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[9] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_30 */
module sirv_gnrl_dfflr_77 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_77 */
module new_PE_Unit_30 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[9] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_136,
  \Filtr_out_1[10] ,
  Psum_1,
  Ifmap_in_1_137
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[9] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_136;
output [11:0] \Filtr_out_1[10] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_137;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[10] [11]),
    .D(\Filtr_out_1[9] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[10] [10]),
    .D(\Filtr_out_1[9] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[10] [9]),
    .D(\Filtr_out_1[9] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[10] [8]),
    .D(\Filtr_out_1[9] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[10] [7]),
    .D(\Filtr_out_1[9] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[10] [6]),
    .D(\Filtr_out_1[9] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[10] [5]),
    .D(\Filtr_out_1[9] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[10] [4]),
    .D(\Filtr_out_1[9] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[10] [3]),
    .D(\Filtr_out_1[9] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[10] [2]),
    .D(\Filtr_out_1[9] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[10] [1]),
    .D(\Filtr_out_1[9] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[10] [0]),
    .D(\Filtr_out_1[9] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[9] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_137[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[9] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_30 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_135(Ifmap_in_1_137[7:0])
);
  mult_ip_30 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_136[7:0]),
    .\Filtr_out_1[9] (\Filtr_out_1[9] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_77 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_30 */
module sirv_gnrl_dfflr_78 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[10] 
)
;
input clk_d;
input n6_6;
input en_d;
input [111:104] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[10] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[10] [6]),
    .D(Ifmap_shift_in_d[110]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[10] [5]),
    .D(Ifmap_shift_in_d[109]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[10] [4]),
    .D(Ifmap_shift_in_d[108]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[10] [3]),
    .D(Ifmap_shift_in_d[107]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[10] [2]),
    .D(Ifmap_shift_in_d[106]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[10] [1]),
    .D(Ifmap_shift_in_d[105]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[10] [0]),
    .D(Ifmap_shift_in_d[104]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[10] [7]),
    .D(Ifmap_shift_in_d[111]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_78 */
module sirv_gnrl_dfflr_79 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[10] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[10] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[10] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[10] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[10] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[10] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[10] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[10] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[10] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[10] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_79 */
module shift_register_31 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[10] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [111:104] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[10] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_78 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[111:104]),
    .\Ifmap_shift_out_1[10] (\Ifmap_shift_out_1[10] [7:0])
);
  sirv_gnrl_dfflr_79 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[10] (\Ifmap_shift_out_1[10] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_31 */
module mult_ip_31 (
  Ifmap_in_1,
  \Filtr_out_0[9] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[9] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[9] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_31 */
module sirv_gnrl_dfflr_80 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_80 */
module new_PE_Unit_31 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[9] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[10] ,
  Psum_0,
  Ifmap_in_1_138
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[9] ;
input [7:0] Ifmap_in_1;
input [111:104] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[10] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_138;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[10] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[10] [11]),
    .D(\Filtr_out_0[9] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[10] [10]),
    .D(\Filtr_out_0[9] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[10] [9]),
    .D(\Filtr_out_0[9] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[10] [8]),
    .D(\Filtr_out_0[9] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[10] [7]),
    .D(\Filtr_out_0[9] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[10] [6]),
    .D(\Filtr_out_0[9] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[10] [5]),
    .D(\Filtr_out_0[9] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[10] [4]),
    .D(\Filtr_out_0[9] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[10] [3]),
    .D(\Filtr_out_0[9] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[10] [2]),
    .D(\Filtr_out_0[9] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[10] [1]),
    .D(\Filtr_out_0[9] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[10] [0]),
    .D(\Filtr_out_0[9] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[10] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[9] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_138[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[9] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_31 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[111:104]),
    .\Ifmap_shift_out_1[10] (\Ifmap_shift_out_1[10] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_138[7:0])
);
  mult_ip_31 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[9] (\Filtr_out_0[9] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_80 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_31 */
module middle_new_PE_9 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[9] ,
  Ifmap_in_1,
  \Filtr_out_1[9] ,
  Ifmap_in_1_139,
  Ifmap_in_1_140,
  \Filtr_out_0[9] ,
  Ifmap_in_1_141,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[10] ,
  Ifmap_in_1_142,
  \Filtr_out_1[10] ,
  Ifmap_in_1_143,
  \Filtr_out_0[10] ,
  Ifmap_in_1_144,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[9] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[9] ;
input [7:0] Ifmap_in_1_139;
input [7:0] Ifmap_in_1_140;
input [11:0] \Filtr_out_0[9] ;
input [7:0] Ifmap_in_1_141;
input [111:104] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[10] ;
output [7:0] Ifmap_in_1_142;
output [11:0] \Filtr_out_1[10] ;
output [7:0] Ifmap_in_1_143;
output [11:0] \Filtr_out_0[10] ;
output [7:0] Ifmap_in_1_144;
output [111:106] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_9 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[111:106])
);
  new_PE_Unit_29 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[9] (\Filtr_out_2[9] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[10] (\Filtr_out_2[10] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_133(Ifmap_in_1_142[7:0])
);
  new_PE_Unit_30 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[9] (\Filtr_out_1[9] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_139[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_136(Ifmap_in_1_140[7:0]),
    .\Filtr_out_1[10] (\Filtr_out_1[10] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_137(Ifmap_in_1_143[7:0])
);
  new_PE_Unit_31 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[9] (\Filtr_out_0[9] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_141[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[111:104]),
    .\Filtr_out_0[10] (\Filtr_out_0[10] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_138(Ifmap_in_1_144[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_9 */
module CustomActivation_10 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [103:98] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_103_3;
wire Psum_out_d_102_3;
wire Psum_out_d_102_4;
wire Psum_out_d_101_3;
wire Psum_out_d_100_3;
wire Psum_out_d_100_4;
wire Psum_out_d_100_5;
wire Psum_out_d_99_3;
wire Psum_out_d_99_4;
wire Psum_out_d_98_3;
wire Psum_out_d_102_5;
wire Psum_out_d_100_6;
wire Psum_out_d_100_7;
wire Psum_out_d_99_5;
wire Psum_out_d_98_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_103_s (
    .F(Psum_out_d[103]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_103_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_103_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_102_s (
    .F(Psum_out_d[102]),
    .I0(Psum_out_d_102_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_102_4) 
);
defparam Psum_out_d_102_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_100_s (
    .F(Psum_out_d[100]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_100_3),
    .I2(Psum_out_d_100_4),
    .I3(Psum_out_d_100_5) 
);
defparam Psum_out_d_100_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_99_s (
    .F(Psum_out_d[99]),
    .I0(Psum_out_d_99_3),
    .I1(Psum_out_d_99_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_100_3) 
);
defparam Psum_out_d_99_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_98_s (
    .F(Psum_out_d[98]),
    .I0(Psum_out_d_100_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_98_3) 
);
defparam Psum_out_d_98_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_100_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_100_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_103_s0 (
    .F(Psum_out_d_103_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_103_s0.INIT=16'h0001;
  LUT4 Psum_out_d_102_s0 (
    .F(Psum_out_d_102_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_102_5) 
);
defparam Psum_out_d_102_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_102_s1 (
    .F(Psum_out_d_102_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_103_3) 
);
defparam Psum_out_d_102_s1.INIT=4'h4;
  LUT4 Psum_out_d_101_s0 (
    .F(Psum_out_d_101_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_103_3) 
);
defparam Psum_out_d_101_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_100_s0 (
    .F(Psum_out_d_100_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_103_3) 
);
defparam Psum_out_d_100_s0.INIT=16'h0100;
  LUT4 Psum_out_d_100_s1 (
    .F(Psum_out_d_100_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_100_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_100_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_100_s2 (
    .F(Psum_out_d_100_5),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_100_7),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_100_s2.INIT=16'h61BF;
  LUT4 Psum_out_d_99_s0 (
    .F(Psum_out_d_99_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_99_s0.INIT=16'hE100;
  LUT4 Psum_out_d_99_s1 (
    .F(Psum_out_d_99_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_100_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_99_5) 
);
defparam Psum_out_d_99_s1.INIT=16'h040B;
  LUT4 Psum_out_d_98_s0 (
    .F(Psum_out_d_98_3),
    .I0(Psum_out_d_98_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_98_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_102_s2 (
    .F(Psum_out_d_102_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_102_s2.INIT=8'h01;
  LUT2 Psum_out_d_100_s3 (
    .F(Psum_out_d_100_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_100_s3.INIT=4'h1;
  LUT4 Psum_out_d_100_s4 (
    .F(Psum_out_d_100_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_100_s4.INIT=16'h000D;
  LUT4 Psum_out_d_99_s2 (
    .F(Psum_out_d_99_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_99_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_98_s1 (
    .F(Psum_out_d_98_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_98_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_101_s1 (
    .F(Psum_out_d[101]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_101_3),
    .I3(Psum_out_d_102_3) 
);
defparam Psum_out_d_101_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_10 */
module sirv_gnrl_dfflr_81 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_145
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_145;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_145[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_145[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_145[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_145[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_145[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_145[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_145[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_145[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_81 */
module shift_register_32 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_146
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_146;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_81 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_145(Ifmap_in_1_146[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_32 */
module mult_ip_32 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[10] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[10] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[10] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_32 */
module sirv_gnrl_dfflr_82 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_82 */
module new_PE_Unit_32 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[10] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[11] ,
  Psum_out_tmp,
  Ifmap_in_1_147
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[10] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[11] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_147;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[11] [11]),
    .D(\Filtr_out_2[10] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[11] [10]),
    .D(\Filtr_out_2[10] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[11] [9]),
    .D(\Filtr_out_2[10] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[11] [8]),
    .D(\Filtr_out_2[10] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[11] [7]),
    .D(\Filtr_out_2[10] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[11] [6]),
    .D(\Filtr_out_2[10] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[11] [5]),
    .D(\Filtr_out_2[10] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[11] [4]),
    .D(\Filtr_out_2[10] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[11] [3]),
    .D(\Filtr_out_2[10] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[11] [2]),
    .D(\Filtr_out_2[10] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[11] [1]),
    .D(\Filtr_out_2[10] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[11] [0]),
    .D(\Filtr_out_2[10] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[10] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_147[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[10] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_32 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_146(Ifmap_in_1_147[7:0])
);
  mult_ip_32 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_147[7:0]),
    .\Filtr_out_2[10] (\Filtr_out_2[10] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_82 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_32 */
module sirv_gnrl_dfflr_83 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_148
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_148;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_148[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_148[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_148[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_148[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_148[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_148[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_148[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_148[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_83 */
module shift_register_33 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_149
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_149;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_83 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_148(Ifmap_in_1_149[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_33 */
module mult_ip_33 (
  Ifmap_in_1,
  \Filtr_out_1[10] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[10] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[10] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_33 */
module sirv_gnrl_dfflr_84 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_84 */
module new_PE_Unit_33 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[10] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_150,
  \Filtr_out_1[11] ,
  Psum_1,
  Ifmap_in_1_151
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[10] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_150;
output [11:0] \Filtr_out_1[11] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_151;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[11] [11]),
    .D(\Filtr_out_1[10] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[11] [10]),
    .D(\Filtr_out_1[10] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[11] [9]),
    .D(\Filtr_out_1[10] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[11] [8]),
    .D(\Filtr_out_1[10] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[11] [7]),
    .D(\Filtr_out_1[10] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[11] [6]),
    .D(\Filtr_out_1[10] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[11] [5]),
    .D(\Filtr_out_1[10] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[11] [4]),
    .D(\Filtr_out_1[10] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[11] [3]),
    .D(\Filtr_out_1[10] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[11] [2]),
    .D(\Filtr_out_1[10] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[11] [1]),
    .D(\Filtr_out_1[10] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[11] [0]),
    .D(\Filtr_out_1[10] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[10] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_151[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[10] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_33 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_149(Ifmap_in_1_151[7:0])
);
  mult_ip_33 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_150[7:0]),
    .\Filtr_out_1[10] (\Filtr_out_1[10] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_84 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_33 */
module sirv_gnrl_dfflr_85 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[11] 
)
;
input clk_d;
input n6_6;
input en_d;
input [103:96] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[11] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[11] [6]),
    .D(Ifmap_shift_in_d[102]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[11] [5]),
    .D(Ifmap_shift_in_d[101]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[11] [4]),
    .D(Ifmap_shift_in_d[100]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[11] [3]),
    .D(Ifmap_shift_in_d[99]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[11] [2]),
    .D(Ifmap_shift_in_d[98]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[11] [1]),
    .D(Ifmap_shift_in_d[97]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[11] [0]),
    .D(Ifmap_shift_in_d[96]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[11] [7]),
    .D(Ifmap_shift_in_d[103]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_85 */
module sirv_gnrl_dfflr_86 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[11] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[11] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[11] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[11] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[11] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[11] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[11] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[11] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[11] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[11] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_86 */
module shift_register_34 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[11] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [103:96] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[11] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_85 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[103:96]),
    .\Ifmap_shift_out_1[11] (\Ifmap_shift_out_1[11] [7:0])
);
  sirv_gnrl_dfflr_86 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[11] (\Ifmap_shift_out_1[11] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_34 */
module mult_ip_34 (
  Ifmap_in_1,
  \Filtr_out_0[10] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[10] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[10] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_34 */
module sirv_gnrl_dfflr_87 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_87 */
module new_PE_Unit_34 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[10] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[11] ,
  Psum_0,
  Ifmap_in_1_152
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[10] ;
input [7:0] Ifmap_in_1;
input [103:96] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[11] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_152;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[11] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[11] [11]),
    .D(\Filtr_out_0[10] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[11] [10]),
    .D(\Filtr_out_0[10] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[11] [9]),
    .D(\Filtr_out_0[10] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[11] [8]),
    .D(\Filtr_out_0[10] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[11] [7]),
    .D(\Filtr_out_0[10] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[11] [6]),
    .D(\Filtr_out_0[10] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[11] [5]),
    .D(\Filtr_out_0[10] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[11] [4]),
    .D(\Filtr_out_0[10] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[11] [3]),
    .D(\Filtr_out_0[10] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[11] [2]),
    .D(\Filtr_out_0[10] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[11] [1]),
    .D(\Filtr_out_0[10] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[11] [0]),
    .D(\Filtr_out_0[10] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[11] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[10] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_152[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[10] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_34 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[103:96]),
    .\Ifmap_shift_out_1[11] (\Ifmap_shift_out_1[11] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_152[7:0])
);
  mult_ip_34 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[10] (\Filtr_out_0[10] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_87 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_34 */
module middle_new_PE_10 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[10] ,
  Ifmap_in_1,
  \Filtr_out_1[10] ,
  Ifmap_in_1_153,
  Ifmap_in_1_154,
  \Filtr_out_0[10] ,
  Ifmap_in_1_155,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[11] ,
  Ifmap_in_1_156,
  \Filtr_out_1[11] ,
  Ifmap_in_1_157,
  \Filtr_out_0[11] ,
  Ifmap_in_1_158,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[10] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[10] ;
input [7:0] Ifmap_in_1_153;
input [7:0] Ifmap_in_1_154;
input [11:0] \Filtr_out_0[10] ;
input [7:0] Ifmap_in_1_155;
input [103:96] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[11] ;
output [7:0] Ifmap_in_1_156;
output [11:0] \Filtr_out_1[11] ;
output [7:0] Ifmap_in_1_157;
output [11:0] \Filtr_out_0[11] ;
output [7:0] Ifmap_in_1_158;
output [103:98] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_10 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[103:98])
);
  new_PE_Unit_32 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[10] (\Filtr_out_2[10] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[11] (\Filtr_out_2[11] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_147(Ifmap_in_1_156[7:0])
);
  new_PE_Unit_33 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[10] (\Filtr_out_1[10] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_153[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_150(Ifmap_in_1_154[7:0]),
    .\Filtr_out_1[11] (\Filtr_out_1[11] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_151(Ifmap_in_1_157[7:0])
);
  new_PE_Unit_34 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[10] (\Filtr_out_0[10] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_155[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[103:96]),
    .\Filtr_out_0[11] (\Filtr_out_0[11] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_152(Ifmap_in_1_158[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_10 */
module CustomActivation_11 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [95:90] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_95_3;
wire Psum_out_d_94_3;
wire Psum_out_d_94_4;
wire Psum_out_d_93_3;
wire Psum_out_d_92_3;
wire Psum_out_d_92_4;
wire Psum_out_d_92_5;
wire Psum_out_d_91_3;
wire Psum_out_d_91_4;
wire Psum_out_d_90_3;
wire Psum_out_d_94_5;
wire Psum_out_d_92_6;
wire Psum_out_d_92_7;
wire Psum_out_d_91_5;
wire Psum_out_d_90_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_95_s (
    .F(Psum_out_d[95]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_95_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_95_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_94_s (
    .F(Psum_out_d[94]),
    .I0(Psum_out_d_94_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_94_4) 
);
defparam Psum_out_d_94_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_92_s (
    .F(Psum_out_d[92]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_92_3),
    .I2(Psum_out_d_92_4),
    .I3(Psum_out_d_92_5) 
);
defparam Psum_out_d_92_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_91_s (
    .F(Psum_out_d[91]),
    .I0(Psum_out_d_91_3),
    .I1(Psum_out_d_91_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_92_3) 
);
defparam Psum_out_d_91_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_90_s (
    .F(Psum_out_d[90]),
    .I0(Psum_out_d_92_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_90_3) 
);
defparam Psum_out_d_90_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_92_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_92_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_95_s0 (
    .F(Psum_out_d_95_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_95_s0.INIT=16'h0001;
  LUT4 Psum_out_d_94_s0 (
    .F(Psum_out_d_94_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_94_5) 
);
defparam Psum_out_d_94_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_94_s1 (
    .F(Psum_out_d_94_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_95_3) 
);
defparam Psum_out_d_94_s1.INIT=4'h4;
  LUT4 Psum_out_d_93_s0 (
    .F(Psum_out_d_93_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_95_3) 
);
defparam Psum_out_d_93_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_92_s0 (
    .F(Psum_out_d_92_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_95_3) 
);
defparam Psum_out_d_92_s0.INIT=16'h0100;
  LUT4 Psum_out_d_92_s1 (
    .F(Psum_out_d_92_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_92_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_92_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_92_s2 (
    .F(Psum_out_d_92_5),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_92_7),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_92_s2.INIT=16'h61BF;
  LUT4 Psum_out_d_91_s0 (
    .F(Psum_out_d_91_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_91_s0.INIT=16'hE100;
  LUT4 Psum_out_d_91_s1 (
    .F(Psum_out_d_91_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_92_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_91_5) 
);
defparam Psum_out_d_91_s1.INIT=16'h040B;
  LUT4 Psum_out_d_90_s0 (
    .F(Psum_out_d_90_3),
    .I0(Psum_out_d_90_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_90_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_94_s2 (
    .F(Psum_out_d_94_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_94_s2.INIT=8'h01;
  LUT2 Psum_out_d_92_s3 (
    .F(Psum_out_d_92_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_92_s3.INIT=4'h1;
  LUT4 Psum_out_d_92_s4 (
    .F(Psum_out_d_92_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_92_s4.INIT=16'h000D;
  LUT4 Psum_out_d_91_s2 (
    .F(Psum_out_d_91_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_91_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_90_s1 (
    .F(Psum_out_d_90_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_90_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_93_s1 (
    .F(Psum_out_d[93]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_93_3),
    .I3(Psum_out_d_94_3) 
);
defparam Psum_out_d_93_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_11 */
module sirv_gnrl_dfflr_88 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_159
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_159;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_159[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_159[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_159[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_159[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_159[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_159[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_159[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_159[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_88 */
module shift_register_35 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_160
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_160;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_88 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_159(Ifmap_in_1_160[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_35 */
module mult_ip_35 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[11] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[11] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[11] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_35 */
module sirv_gnrl_dfflr_89 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_89 */
module new_PE_Unit_35 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[11] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[12] ,
  Psum_out_tmp,
  Ifmap_in_1_161
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[11] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[12] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_161;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[12] [11]),
    .D(\Filtr_out_2[11] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[12] [10]),
    .D(\Filtr_out_2[11] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[12] [9]),
    .D(\Filtr_out_2[11] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[12] [8]),
    .D(\Filtr_out_2[11] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[12] [7]),
    .D(\Filtr_out_2[11] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[12] [6]),
    .D(\Filtr_out_2[11] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[12] [5]),
    .D(\Filtr_out_2[11] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[12] [4]),
    .D(\Filtr_out_2[11] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[12] [3]),
    .D(\Filtr_out_2[11] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[12] [2]),
    .D(\Filtr_out_2[11] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[12] [1]),
    .D(\Filtr_out_2[11] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[12] [0]),
    .D(\Filtr_out_2[11] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[11] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_161[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[11] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_35 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_160(Ifmap_in_1_161[7:0])
);
  mult_ip_35 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_161[7:0]),
    .\Filtr_out_2[11] (\Filtr_out_2[11] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_89 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_35 */
module sirv_gnrl_dfflr_90 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_162
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_162;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_162[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_162[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_162[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_162[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_162[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_162[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_162[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_162[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_90 */
module shift_register_36 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_163
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_163;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_90 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_162(Ifmap_in_1_163[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_36 */
module mult_ip_36 (
  Ifmap_in_1,
  \Filtr_out_1[11] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[11] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[11] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_36 */
module sirv_gnrl_dfflr_91 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_91 */
module new_PE_Unit_36 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[11] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_164,
  \Filtr_out_1[12] ,
  Psum_1,
  Ifmap_in_1_165
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[11] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_164;
output [11:0] \Filtr_out_1[12] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_165;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[12] [11]),
    .D(\Filtr_out_1[11] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[12] [10]),
    .D(\Filtr_out_1[11] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[12] [9]),
    .D(\Filtr_out_1[11] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[12] [8]),
    .D(\Filtr_out_1[11] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[12] [7]),
    .D(\Filtr_out_1[11] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[12] [6]),
    .D(\Filtr_out_1[11] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[12] [5]),
    .D(\Filtr_out_1[11] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[12] [4]),
    .D(\Filtr_out_1[11] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[12] [3]),
    .D(\Filtr_out_1[11] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[12] [2]),
    .D(\Filtr_out_1[11] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[12] [1]),
    .D(\Filtr_out_1[11] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[12] [0]),
    .D(\Filtr_out_1[11] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[11] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_165[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[11] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_36 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_163(Ifmap_in_1_165[7:0])
);
  mult_ip_36 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_164[7:0]),
    .\Filtr_out_1[11] (\Filtr_out_1[11] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_91 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_36 */
module sirv_gnrl_dfflr_92 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[12] 
)
;
input clk_d;
input n6_6;
input en_d;
input [95:88] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[12] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[12] [6]),
    .D(Ifmap_shift_in_d[94]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[12] [5]),
    .D(Ifmap_shift_in_d[93]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[12] [4]),
    .D(Ifmap_shift_in_d[92]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[12] [3]),
    .D(Ifmap_shift_in_d[91]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[12] [2]),
    .D(Ifmap_shift_in_d[90]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[12] [1]),
    .D(Ifmap_shift_in_d[89]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[12] [0]),
    .D(Ifmap_shift_in_d[88]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[12] [7]),
    .D(Ifmap_shift_in_d[95]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_92 */
module sirv_gnrl_dfflr_93 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[12] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[12] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[12] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[12] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[12] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[12] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[12] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[12] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[12] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[12] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_93 */
module shift_register_37 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[12] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [95:88] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[12] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_92 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[95:88]),
    .\Ifmap_shift_out_1[12] (\Ifmap_shift_out_1[12] [7:0])
);
  sirv_gnrl_dfflr_93 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[12] (\Ifmap_shift_out_1[12] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_37 */
module mult_ip_37 (
  Ifmap_in_1,
  \Filtr_out_0[11] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[11] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[11] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_37 */
module sirv_gnrl_dfflr_94 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_94 */
module new_PE_Unit_37 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[11] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[12] ,
  Psum_0,
  Ifmap_in_1_166
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[11] ;
input [7:0] Ifmap_in_1;
input [95:88] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[12] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_166;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[12] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[12] [11]),
    .D(\Filtr_out_0[11] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[12] [10]),
    .D(\Filtr_out_0[11] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[12] [9]),
    .D(\Filtr_out_0[11] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[12] [8]),
    .D(\Filtr_out_0[11] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[12] [7]),
    .D(\Filtr_out_0[11] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[12] [6]),
    .D(\Filtr_out_0[11] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[12] [5]),
    .D(\Filtr_out_0[11] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[12] [4]),
    .D(\Filtr_out_0[11] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[12] [3]),
    .D(\Filtr_out_0[11] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[12] [2]),
    .D(\Filtr_out_0[11] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[12] [1]),
    .D(\Filtr_out_0[11] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[12] [0]),
    .D(\Filtr_out_0[11] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[12] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[11] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_166[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[11] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_37 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[95:88]),
    .\Ifmap_shift_out_1[12] (\Ifmap_shift_out_1[12] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_166[7:0])
);
  mult_ip_37 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[11] (\Filtr_out_0[11] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_94 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_37 */
module middle_new_PE_11 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[11] ,
  Ifmap_in_1,
  \Filtr_out_1[11] ,
  Ifmap_in_1_167,
  Ifmap_in_1_168,
  \Filtr_out_0[11] ,
  Ifmap_in_1_169,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[12] ,
  Ifmap_in_1_170,
  \Filtr_out_1[12] ,
  Ifmap_in_1_171,
  \Filtr_out_0[12] ,
  Ifmap_in_1_172,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[11] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[11] ;
input [7:0] Ifmap_in_1_167;
input [7:0] Ifmap_in_1_168;
input [11:0] \Filtr_out_0[11] ;
input [7:0] Ifmap_in_1_169;
input [95:88] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[12] ;
output [7:0] Ifmap_in_1_170;
output [11:0] \Filtr_out_1[12] ;
output [7:0] Ifmap_in_1_171;
output [11:0] \Filtr_out_0[12] ;
output [7:0] Ifmap_in_1_172;
output [95:90] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_11 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[95:90])
);
  new_PE_Unit_35 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[11] (\Filtr_out_2[11] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[12] (\Filtr_out_2[12] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_161(Ifmap_in_1_170[7:0])
);
  new_PE_Unit_36 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[11] (\Filtr_out_1[11] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_167[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_164(Ifmap_in_1_168[7:0]),
    .\Filtr_out_1[12] (\Filtr_out_1[12] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_165(Ifmap_in_1_171[7:0])
);
  new_PE_Unit_37 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[11] (\Filtr_out_0[11] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_169[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[95:88]),
    .\Filtr_out_0[12] (\Filtr_out_0[12] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_166(Ifmap_in_1_172[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_11 */
module CustomActivation_12 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [87:82] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_87_3;
wire Psum_out_d_86_3;
wire Psum_out_d_86_4;
wire Psum_out_d_85_3;
wire Psum_out_d_84_3;
wire Psum_out_d_84_4;
wire Psum_out_d_84_5;
wire Psum_out_d_83_3;
wire Psum_out_d_83_4;
wire Psum_out_d_82_3;
wire Psum_out_d_86_5;
wire Psum_out_d_84_6;
wire Psum_out_d_84_7;
wire Psum_out_d_83_5;
wire Psum_out_d_82_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_87_s (
    .F(Psum_out_d[87]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_87_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_87_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_86_s (
    .F(Psum_out_d[86]),
    .I0(Psum_out_d_86_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_86_4) 
);
defparam Psum_out_d_86_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_84_s (
    .F(Psum_out_d[84]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_84_3),
    .I2(Psum_out_d_84_4),
    .I3(Psum_out_d_84_5) 
);
defparam Psum_out_d_84_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_83_s (
    .F(Psum_out_d[83]),
    .I0(Psum_out_d_83_3),
    .I1(Psum_out_d_83_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_84_3) 
);
defparam Psum_out_d_83_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_82_s (
    .F(Psum_out_d[82]),
    .I0(Psum_out_d_84_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_82_3) 
);
defparam Psum_out_d_82_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_84_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_84_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_87_s0 (
    .F(Psum_out_d_87_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_87_s0.INIT=16'h0001;
  LUT4 Psum_out_d_86_s0 (
    .F(Psum_out_d_86_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_86_5) 
);
defparam Psum_out_d_86_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_86_s1 (
    .F(Psum_out_d_86_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_87_3) 
);
defparam Psum_out_d_86_s1.INIT=4'h4;
  LUT4 Psum_out_d_85_s0 (
    .F(Psum_out_d_85_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_87_3) 
);
defparam Psum_out_d_85_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_84_s0 (
    .F(Psum_out_d_84_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_87_3) 
);
defparam Psum_out_d_84_s0.INIT=16'h0100;
  LUT4 Psum_out_d_84_s1 (
    .F(Psum_out_d_84_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_84_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_84_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_84_s2 (
    .F(Psum_out_d_84_5),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_84_7),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_84_s2.INIT=16'h61BF;
  LUT4 Psum_out_d_83_s0 (
    .F(Psum_out_d_83_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_83_s0.INIT=16'hE100;
  LUT4 Psum_out_d_83_s1 (
    .F(Psum_out_d_83_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_84_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_83_5) 
);
defparam Psum_out_d_83_s1.INIT=16'h040B;
  LUT4 Psum_out_d_82_s0 (
    .F(Psum_out_d_82_3),
    .I0(Psum_out_d_82_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_82_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_86_s2 (
    .F(Psum_out_d_86_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_86_s2.INIT=8'h01;
  LUT2 Psum_out_d_84_s3 (
    .F(Psum_out_d_84_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_84_s3.INIT=4'h1;
  LUT4 Psum_out_d_84_s4 (
    .F(Psum_out_d_84_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_84_s4.INIT=16'h000D;
  LUT4 Psum_out_d_83_s2 (
    .F(Psum_out_d_83_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_83_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_82_s1 (
    .F(Psum_out_d_82_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_82_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_85_s1 (
    .F(Psum_out_d[85]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_85_3),
    .I3(Psum_out_d_86_3) 
);
defparam Psum_out_d_85_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_12 */
module sirv_gnrl_dfflr_95 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_173
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_173;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_173[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_173[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_173[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_173[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_173[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_173[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_173[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_173[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_95 */
module shift_register_38 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_174
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_174;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_95 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_173(Ifmap_in_1_174[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_38 */
module mult_ip_38 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[12] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[12] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[12] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_38 */
module sirv_gnrl_dfflr_96 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_96 */
module new_PE_Unit_38 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[12] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[13] ,
  Psum_out_tmp,
  Ifmap_in_1_175
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[12] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[13] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_175;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[13] [11]),
    .D(\Filtr_out_2[12] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[13] [10]),
    .D(\Filtr_out_2[12] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[13] [9]),
    .D(\Filtr_out_2[12] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[13] [8]),
    .D(\Filtr_out_2[12] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[13] [7]),
    .D(\Filtr_out_2[12] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[13] [6]),
    .D(\Filtr_out_2[12] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[13] [5]),
    .D(\Filtr_out_2[12] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[13] [4]),
    .D(\Filtr_out_2[12] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[13] [3]),
    .D(\Filtr_out_2[12] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[13] [2]),
    .D(\Filtr_out_2[12] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[13] [1]),
    .D(\Filtr_out_2[12] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[13] [0]),
    .D(\Filtr_out_2[12] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[12] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_175[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[12] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_38 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_174(Ifmap_in_1_175[7:0])
);
  mult_ip_38 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_175[7:0]),
    .\Filtr_out_2[12] (\Filtr_out_2[12] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_96 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_38 */
module sirv_gnrl_dfflr_97 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_176
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_176;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_176[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_176[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_176[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_176[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_176[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_176[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_176[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_176[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_97 */
module shift_register_39 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_177
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_177;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_97 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_176(Ifmap_in_1_177[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_39 */
module mult_ip_39 (
  Ifmap_in_1,
  \Filtr_out_1[12] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[12] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[12] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_39 */
module sirv_gnrl_dfflr_98 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_98 */
module new_PE_Unit_39 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[12] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_178,
  \Filtr_out_1[13] ,
  Psum_1,
  Ifmap_in_1_179
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[12] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_178;
output [11:0] \Filtr_out_1[13] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_179;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[13] [11]),
    .D(\Filtr_out_1[12] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[13] [10]),
    .D(\Filtr_out_1[12] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[13] [9]),
    .D(\Filtr_out_1[12] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[13] [8]),
    .D(\Filtr_out_1[12] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[13] [7]),
    .D(\Filtr_out_1[12] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[13] [6]),
    .D(\Filtr_out_1[12] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[13] [5]),
    .D(\Filtr_out_1[12] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[13] [4]),
    .D(\Filtr_out_1[12] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[13] [3]),
    .D(\Filtr_out_1[12] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[13] [2]),
    .D(\Filtr_out_1[12] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[13] [1]),
    .D(\Filtr_out_1[12] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[13] [0]),
    .D(\Filtr_out_1[12] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[12] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_179[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[12] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_39 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_177(Ifmap_in_1_179[7:0])
);
  mult_ip_39 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_178[7:0]),
    .\Filtr_out_1[12] (\Filtr_out_1[12] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_98 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_39 */
module sirv_gnrl_dfflr_99 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[13] 
)
;
input clk_d;
input n6_6;
input en_d;
input [87:80] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[13] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[13] [6]),
    .D(Ifmap_shift_in_d[86]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[13] [5]),
    .D(Ifmap_shift_in_d[85]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[13] [4]),
    .D(Ifmap_shift_in_d[84]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[13] [3]),
    .D(Ifmap_shift_in_d[83]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[13] [2]),
    .D(Ifmap_shift_in_d[82]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[13] [1]),
    .D(Ifmap_shift_in_d[81]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[13] [0]),
    .D(Ifmap_shift_in_d[80]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[13] [7]),
    .D(Ifmap_shift_in_d[87]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_99 */
module sirv_gnrl_dfflr_100 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[13] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[13] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[13] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[13] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[13] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[13] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[13] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[13] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[13] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[13] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_100 */
module shift_register_40 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[13] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [87:80] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[13] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_99 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[87:80]),
    .\Ifmap_shift_out_1[13] (\Ifmap_shift_out_1[13] [7:0])
);
  sirv_gnrl_dfflr_100 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[13] (\Ifmap_shift_out_1[13] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_40 */
module mult_ip_40 (
  Ifmap_in_1,
  \Filtr_out_0[12] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[12] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[12] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_40 */
module sirv_gnrl_dfflr_101 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_101 */
module new_PE_Unit_40 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[12] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[13] ,
  Psum_0,
  Ifmap_in_1_180
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[12] ;
input [7:0] Ifmap_in_1;
input [87:80] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[13] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_180;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[13] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[13] [11]),
    .D(\Filtr_out_0[12] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[13] [10]),
    .D(\Filtr_out_0[12] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[13] [9]),
    .D(\Filtr_out_0[12] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[13] [8]),
    .D(\Filtr_out_0[12] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[13] [7]),
    .D(\Filtr_out_0[12] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[13] [6]),
    .D(\Filtr_out_0[12] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[13] [5]),
    .D(\Filtr_out_0[12] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[13] [4]),
    .D(\Filtr_out_0[12] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[13] [3]),
    .D(\Filtr_out_0[12] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[13] [2]),
    .D(\Filtr_out_0[12] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[13] [1]),
    .D(\Filtr_out_0[12] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[13] [0]),
    .D(\Filtr_out_0[12] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[13] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[12] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_180[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[12] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_40 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[87:80]),
    .\Ifmap_shift_out_1[13] (\Ifmap_shift_out_1[13] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_180[7:0])
);
  mult_ip_40 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[12] (\Filtr_out_0[12] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_101 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_40 */
module middle_new_PE_12 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[12] ,
  Ifmap_in_1,
  \Filtr_out_1[12] ,
  Ifmap_in_1_181,
  Ifmap_in_1_182,
  \Filtr_out_0[12] ,
  Ifmap_in_1_183,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[13] ,
  Ifmap_in_1_184,
  \Filtr_out_1[13] ,
  Ifmap_in_1_185,
  \Filtr_out_0[13] ,
  Ifmap_in_1_186,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[12] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[12] ;
input [7:0] Ifmap_in_1_181;
input [7:0] Ifmap_in_1_182;
input [11:0] \Filtr_out_0[12] ;
input [7:0] Ifmap_in_1_183;
input [87:80] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[13] ;
output [7:0] Ifmap_in_1_184;
output [11:0] \Filtr_out_1[13] ;
output [7:0] Ifmap_in_1_185;
output [11:0] \Filtr_out_0[13] ;
output [7:0] Ifmap_in_1_186;
output [87:82] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_12 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[87:82])
);
  new_PE_Unit_38 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[12] (\Filtr_out_2[12] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[13] (\Filtr_out_2[13] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_175(Ifmap_in_1_184[7:0])
);
  new_PE_Unit_39 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[12] (\Filtr_out_1[12] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_181[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_178(Ifmap_in_1_182[7:0]),
    .\Filtr_out_1[13] (\Filtr_out_1[13] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_179(Ifmap_in_1_185[7:0])
);
  new_PE_Unit_40 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[12] (\Filtr_out_0[12] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_183[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[87:80]),
    .\Filtr_out_0[13] (\Filtr_out_0[13] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_180(Ifmap_in_1_186[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_12 */
module CustomActivation_13 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [79:74] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_79_3;
wire Psum_out_d_78_3;
wire Psum_out_d_78_4;
wire Psum_out_d_77_3;
wire Psum_out_d_76_3;
wire Psum_out_d_76_4;
wire Psum_out_d_76_5;
wire Psum_out_d_75_3;
wire Psum_out_d_75_4;
wire Psum_out_d_74_3;
wire Psum_out_d_78_5;
wire Psum_out_d_76_6;
wire Psum_out_d_76_7;
wire Psum_out_d_75_5;
wire Psum_out_d_74_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_79_s (
    .F(Psum_out_d[79]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_79_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_79_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_78_s (
    .F(Psum_out_d[78]),
    .I0(Psum_out_d_78_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_78_4) 
);
defparam Psum_out_d_78_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_76_s (
    .F(Psum_out_d[76]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_76_3),
    .I2(Psum_out_d_76_4),
    .I3(Psum_out_d_76_5) 
);
defparam Psum_out_d_76_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_75_s (
    .F(Psum_out_d[75]),
    .I0(Psum_out_d_75_3),
    .I1(Psum_out_d_75_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_76_3) 
);
defparam Psum_out_d_75_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_74_s (
    .F(Psum_out_d[74]),
    .I0(Psum_out_d_74_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_76_3) 
);
defparam Psum_out_d_74_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_76_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_76_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_79_s0 (
    .F(Psum_out_d_79_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_79_s0.INIT=16'h0001;
  LUT4 Psum_out_d_78_s0 (
    .F(Psum_out_d_78_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_78_5) 
);
defparam Psum_out_d_78_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_78_s1 (
    .F(Psum_out_d_78_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_79_3) 
);
defparam Psum_out_d_78_s1.INIT=4'h4;
  LUT4 Psum_out_d_77_s0 (
    .F(Psum_out_d_77_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_79_3) 
);
defparam Psum_out_d_77_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_76_s0 (
    .F(Psum_out_d_76_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_79_3) 
);
defparam Psum_out_d_76_s0.INIT=16'h0100;
  LUT4 Psum_out_d_76_s1 (
    .F(Psum_out_d_76_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_76_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_76_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_76_s2 (
    .F(Psum_out_d_76_5),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_76_7),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_76_s2.INIT=16'h61BF;
  LUT4 Psum_out_d_75_s0 (
    .F(Psum_out_d_75_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_75_s0.INIT=16'hE100;
  LUT4 Psum_out_d_75_s1 (
    .F(Psum_out_d_75_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_76_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_75_5) 
);
defparam Psum_out_d_75_s1.INIT=16'h040B;
  LUT4 Psum_out_d_74_s0 (
    .F(Psum_out_d_74_3),
    .I0(Psum_out_d_74_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_74_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_78_s2 (
    .F(Psum_out_d_78_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_78_s2.INIT=8'h01;
  LUT2 Psum_out_d_76_s3 (
    .F(Psum_out_d_76_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_76_s3.INIT=4'h1;
  LUT4 Psum_out_d_76_s4 (
    .F(Psum_out_d_76_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_76_s4.INIT=16'h000D;
  LUT4 Psum_out_d_75_s2 (
    .F(Psum_out_d_75_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_75_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_74_s1 (
    .F(Psum_out_d_74_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_74_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_77_s1 (
    .F(Psum_out_d[77]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_77_3),
    .I3(Psum_out_d_78_3) 
);
defparam Psum_out_d_77_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_13 */
module sirv_gnrl_dfflr_102 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_187
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_187;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_187[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_187[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_187[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_187[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_187[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_187[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_187[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_187[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_102 */
module shift_register_41 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_188
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_188;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_102 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_187(Ifmap_in_1_188[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_41 */
module mult_ip_41 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[13] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[13] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[13] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_41 */
module sirv_gnrl_dfflr_103 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_103 */
module new_PE_Unit_41 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[13] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[14] ,
  Psum_out_tmp,
  Ifmap_in_1_189
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[13] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[14] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_189;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[14] [11]),
    .D(\Filtr_out_2[13] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[14] [10]),
    .D(\Filtr_out_2[13] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[14] [9]),
    .D(\Filtr_out_2[13] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[14] [8]),
    .D(\Filtr_out_2[13] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[14] [7]),
    .D(\Filtr_out_2[13] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[14] [6]),
    .D(\Filtr_out_2[13] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[14] [5]),
    .D(\Filtr_out_2[13] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[14] [4]),
    .D(\Filtr_out_2[13] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[14] [3]),
    .D(\Filtr_out_2[13] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[14] [2]),
    .D(\Filtr_out_2[13] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[14] [1]),
    .D(\Filtr_out_2[13] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[14] [0]),
    .D(\Filtr_out_2[13] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[13] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_189[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[13] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_41 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_188(Ifmap_in_1_189[7:0])
);
  mult_ip_41 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_189[7:0]),
    .\Filtr_out_2[13] (\Filtr_out_2[13] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_103 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_41 */
module sirv_gnrl_dfflr_104 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_190
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_190;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_190[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_190[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_190[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_190[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_190[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_190[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_190[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_190[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_104 */
module shift_register_42 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_191
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_191;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_104 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_190(Ifmap_in_1_191[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_42 */
module mult_ip_42 (
  Ifmap_in_1,
  \Filtr_out_1[13] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[13] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[13] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_42 */
module sirv_gnrl_dfflr_105 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_105 */
module new_PE_Unit_42 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[13] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_192,
  \Filtr_out_1[14] ,
  Psum_1,
  Ifmap_in_1_193
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[13] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_192;
output [11:0] \Filtr_out_1[14] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_193;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[14] [11]),
    .D(\Filtr_out_1[13] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[14] [10]),
    .D(\Filtr_out_1[13] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[14] [9]),
    .D(\Filtr_out_1[13] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[14] [8]),
    .D(\Filtr_out_1[13] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[14] [7]),
    .D(\Filtr_out_1[13] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[14] [6]),
    .D(\Filtr_out_1[13] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[14] [5]),
    .D(\Filtr_out_1[13] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[14] [4]),
    .D(\Filtr_out_1[13] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[14] [3]),
    .D(\Filtr_out_1[13] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[14] [2]),
    .D(\Filtr_out_1[13] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[14] [1]),
    .D(\Filtr_out_1[13] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[14] [0]),
    .D(\Filtr_out_1[13] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[13] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_193[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[13] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_42 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_191(Ifmap_in_1_193[7:0])
);
  mult_ip_42 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_192[7:0]),
    .\Filtr_out_1[13] (\Filtr_out_1[13] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_105 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_42 */
module sirv_gnrl_dfflr_106 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[14] 
)
;
input clk_d;
input n6_6;
input en_d;
input [79:72] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[14] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[14] [6]),
    .D(Ifmap_shift_in_d[78]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[14] [5]),
    .D(Ifmap_shift_in_d[77]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[14] [4]),
    .D(Ifmap_shift_in_d[76]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[14] [3]),
    .D(Ifmap_shift_in_d[75]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[14] [2]),
    .D(Ifmap_shift_in_d[74]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[14] [1]),
    .D(Ifmap_shift_in_d[73]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[14] [0]),
    .D(Ifmap_shift_in_d[72]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[14] [7]),
    .D(Ifmap_shift_in_d[79]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_106 */
module sirv_gnrl_dfflr_107 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[14] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[14] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[14] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[14] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[14] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[14] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[14] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[14] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[14] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[14] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_107 */
module shift_register_43 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[14] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [79:72] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[14] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_106 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[79:72]),
    .\Ifmap_shift_out_1[14] (\Ifmap_shift_out_1[14] [7:0])
);
  sirv_gnrl_dfflr_107 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[14] (\Ifmap_shift_out_1[14] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_43 */
module mult_ip_43 (
  Ifmap_in_1,
  \Filtr_out_0[13] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[13] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[13] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_43 */
module sirv_gnrl_dfflr_108 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_108 */
module new_PE_Unit_43 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[13] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[14] ,
  Psum_0,
  Ifmap_in_1_194
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[13] ;
input [7:0] Ifmap_in_1;
input [79:72] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[14] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_194;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[14] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[14] [11]),
    .D(\Filtr_out_0[13] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[14] [10]),
    .D(\Filtr_out_0[13] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[14] [9]),
    .D(\Filtr_out_0[13] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[14] [8]),
    .D(\Filtr_out_0[13] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[14] [7]),
    .D(\Filtr_out_0[13] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[14] [6]),
    .D(\Filtr_out_0[13] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[14] [5]),
    .D(\Filtr_out_0[13] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[14] [4]),
    .D(\Filtr_out_0[13] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[14] [3]),
    .D(\Filtr_out_0[13] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[14] [2]),
    .D(\Filtr_out_0[13] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[14] [1]),
    .D(\Filtr_out_0[13] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[14] [0]),
    .D(\Filtr_out_0[13] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[14] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[13] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_194[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[13] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_43 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[79:72]),
    .\Ifmap_shift_out_1[14] (\Ifmap_shift_out_1[14] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_194[7:0])
);
  mult_ip_43 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[13] (\Filtr_out_0[13] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_108 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_43 */
module middle_new_PE_13 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[13] ,
  Ifmap_in_1,
  \Filtr_out_1[13] ,
  Ifmap_in_1_195,
  Ifmap_in_1_196,
  \Filtr_out_0[13] ,
  Ifmap_in_1_197,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[14] ,
  Ifmap_in_1_198,
  \Filtr_out_1[14] ,
  Ifmap_in_1_199,
  \Filtr_out_0[14] ,
  Ifmap_in_1_200,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[13] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[13] ;
input [7:0] Ifmap_in_1_195;
input [7:0] Ifmap_in_1_196;
input [11:0] \Filtr_out_0[13] ;
input [7:0] Ifmap_in_1_197;
input [79:72] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[14] ;
output [7:0] Ifmap_in_1_198;
output [11:0] \Filtr_out_1[14] ;
output [7:0] Ifmap_in_1_199;
output [11:0] \Filtr_out_0[14] ;
output [7:0] Ifmap_in_1_200;
output [79:74] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_13 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[79:74])
);
  new_PE_Unit_41 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[13] (\Filtr_out_2[13] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[14] (\Filtr_out_2[14] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_189(Ifmap_in_1_198[7:0])
);
  new_PE_Unit_42 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[13] (\Filtr_out_1[13] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_195[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_192(Ifmap_in_1_196[7:0]),
    .\Filtr_out_1[14] (\Filtr_out_1[14] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_193(Ifmap_in_1_199[7:0])
);
  new_PE_Unit_43 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[13] (\Filtr_out_0[13] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_197[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[79:72]),
    .\Filtr_out_0[14] (\Filtr_out_0[14] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_194(Ifmap_in_1_200[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_13 */
module CustomActivation_14 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [71:66] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_71_3;
wire Psum_out_d_70_3;
wire Psum_out_d_70_4;
wire Psum_out_d_69_4;
wire Psum_out_d_68_3;
wire Psum_out_d_68_4;
wire Psum_out_d_67_3;
wire Psum_out_d_67_4;
wire Psum_out_d_66_3;
wire Psum_out_d_70_5;
wire Psum_out_d_68_5;
wire Psum_out_d_68_6;
wire Psum_out_d_67_5;
wire Psum_out_d_66_4;
wire Psum_out_d_69_6;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_71_s (
    .F(Psum_out_d[71]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_71_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_71_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_70_s (
    .F(Psum_out_d[70]),
    .I0(Psum_out_d_70_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_70_4) 
);
defparam Psum_out_d_70_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_69_s (
    .F(Psum_out_d[69]),
    .I0(Psum_out_d_69_6),
    .I1(Psum_out_d_70_3),
    .I2(Psum_out_tmp[5]),
    .I3(Psum_out_d_69_4) 
);
defparam Psum_out_d_69_s.INIT=16'hF011;
  LUT4 Psum_out_d_68_s (
    .F(Psum_out_d[68]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_69_4),
    .I2(Psum_out_d_68_3),
    .I3(Psum_out_d_68_4) 
);
defparam Psum_out_d_68_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_67_s (
    .F(Psum_out_d[67]),
    .I0(Psum_out_d_67_3),
    .I1(Psum_out_d_67_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_69_4) 
);
defparam Psum_out_d_67_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_66_s (
    .F(Psum_out_d[66]),
    .I0(Psum_out_d_69_4),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_66_3) 
);
defparam Psum_out_d_66_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_69_4),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_69_4) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_71_s0 (
    .F(Psum_out_d_71_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_71_s0.INIT=16'h0001;
  LUT4 Psum_out_d_70_s0 (
    .F(Psum_out_d_70_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_70_5) 
);
defparam Psum_out_d_70_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_70_s1 (
    .F(Psum_out_d_70_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_71_3) 
);
defparam Psum_out_d_70_s1.INIT=4'h4;
  LUT4 Psum_out_d_69_s1 (
    .F(Psum_out_d_69_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_71_3) 
);
defparam Psum_out_d_69_s1.INIT=16'h0100;
  LUT4 Psum_out_d_68_s0 (
    .F(Psum_out_d_68_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_68_5),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_68_s0.INIT=16'h0B04;
  LUT4 Psum_out_d_68_s1 (
    .F(Psum_out_d_68_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_68_6),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_68_s1.INIT=16'h61BF;
  LUT4 Psum_out_d_67_s0 (
    .F(Psum_out_d_67_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_67_s0.INIT=16'hE100;
  LUT4 Psum_out_d_67_s1 (
    .F(Psum_out_d_67_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_68_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_67_5) 
);
defparam Psum_out_d_67_s1.INIT=16'h040B;
  LUT4 Psum_out_d_66_s0 (
    .F(Psum_out_d_66_3),
    .I0(Psum_out_d_66_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_66_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_70_s2 (
    .F(Psum_out_d_70_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_70_s2.INIT=8'h01;
  LUT2 Psum_out_d_68_s2 (
    .F(Psum_out_d_68_5),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_68_s2.INIT=4'h1;
  LUT4 Psum_out_d_68_s3 (
    .F(Psum_out_d_68_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_68_s3.INIT=16'h000D;
  LUT4 Psum_out_d_67_s2 (
    .F(Psum_out_d_67_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_67_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_66_s1 (
    .F(Psum_out_d_66_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_66_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_69_s2 (
    .F(Psum_out_d_69_6),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_71_3),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_69_s2.INIT=16'h1001;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_14 */
module sirv_gnrl_dfflr_109 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_201
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_201;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_201[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_201[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_201[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_201[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_201[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_201[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_201[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_201[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_109 */
module shift_register_44 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_202
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_202;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_109 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_201(Ifmap_in_1_202[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_44 */
module mult_ip_44 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[14] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[14] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[14] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_44 */
module sirv_gnrl_dfflr_110 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_110 */
module new_PE_Unit_44 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[14] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[15] ,
  Psum_out_tmp,
  Ifmap_in_1_203
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[14] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[15] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_203;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[15] [11]),
    .D(\Filtr_out_2[14] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[15] [10]),
    .D(\Filtr_out_2[14] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[15] [9]),
    .D(\Filtr_out_2[14] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[15] [8]),
    .D(\Filtr_out_2[14] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[15] [7]),
    .D(\Filtr_out_2[14] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[15] [6]),
    .D(\Filtr_out_2[14] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[15] [5]),
    .D(\Filtr_out_2[14] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[15] [4]),
    .D(\Filtr_out_2[14] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[15] [3]),
    .D(\Filtr_out_2[14] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[15] [2]),
    .D(\Filtr_out_2[14] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[15] [1]),
    .D(\Filtr_out_2[14] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[15] [0]),
    .D(\Filtr_out_2[14] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[14] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_203[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[14] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_44 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_202(Ifmap_in_1_203[7:0])
);
  mult_ip_44 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_203[7:0]),
    .\Filtr_out_2[14] (\Filtr_out_2[14] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_110 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_44 */
module sirv_gnrl_dfflr_111 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_204
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_204;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_204[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_204[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_204[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_204[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_204[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_204[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_204[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_204[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_111 */
module shift_register_45 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_205
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_205;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_111 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_204(Ifmap_in_1_205[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_45 */
module mult_ip_45 (
  Ifmap_in_1,
  \Filtr_out_1[14] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[14] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[14] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_45 */
module sirv_gnrl_dfflr_112 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_112 */
module new_PE_Unit_45 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[14] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_206,
  \Filtr_out_1[15] ,
  Psum_1,
  Ifmap_in_1_207
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[14] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_206;
output [11:0] \Filtr_out_1[15] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_207;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[15] [11]),
    .D(\Filtr_out_1[14] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[15] [10]),
    .D(\Filtr_out_1[14] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[15] [9]),
    .D(\Filtr_out_1[14] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[15] [8]),
    .D(\Filtr_out_1[14] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[15] [7]),
    .D(\Filtr_out_1[14] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[15] [6]),
    .D(\Filtr_out_1[14] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[15] [5]),
    .D(\Filtr_out_1[14] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[15] [4]),
    .D(\Filtr_out_1[14] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[15] [3]),
    .D(\Filtr_out_1[14] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[15] [2]),
    .D(\Filtr_out_1[14] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[15] [1]),
    .D(\Filtr_out_1[14] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[15] [0]),
    .D(\Filtr_out_1[14] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[14] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_207[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[14] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_45 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_205(Ifmap_in_1_207[7:0])
);
  mult_ip_45 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_206[7:0]),
    .\Filtr_out_1[14] (\Filtr_out_1[14] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_112 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_45 */
module sirv_gnrl_dfflr_113 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[15] 
)
;
input clk_d;
input n6_6;
input en_d;
input [71:64] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[15] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[15] [6]),
    .D(Ifmap_shift_in_d[70]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[15] [5]),
    .D(Ifmap_shift_in_d[69]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[15] [4]),
    .D(Ifmap_shift_in_d[68]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[15] [3]),
    .D(Ifmap_shift_in_d[67]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[15] [2]),
    .D(Ifmap_shift_in_d[66]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[15] [1]),
    .D(Ifmap_shift_in_d[65]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[15] [0]),
    .D(Ifmap_shift_in_d[64]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[15] [7]),
    .D(Ifmap_shift_in_d[71]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_113 */
module sirv_gnrl_dfflr_114 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[15] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[15] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[15] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[15] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[15] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[15] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[15] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[15] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[15] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[15] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_114 */
module shift_register_46 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[15] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [71:64] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[15] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_113 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[71:64]),
    .\Ifmap_shift_out_1[15] (\Ifmap_shift_out_1[15] [7:0])
);
  sirv_gnrl_dfflr_114 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[15] (\Ifmap_shift_out_1[15] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_46 */
module mult_ip_46 (
  Ifmap_in_1,
  \Filtr_out_0[14] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[14] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[14] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_46 */
module sirv_gnrl_dfflr_115 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_115 */
module new_PE_Unit_46 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[14] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[15] ,
  Psum_0,
  Ifmap_in_1_208
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[14] ;
input [7:0] Ifmap_in_1;
input [71:64] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[15] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_208;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[15] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[15] [11]),
    .D(\Filtr_out_0[14] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[15] [10]),
    .D(\Filtr_out_0[14] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[15] [9]),
    .D(\Filtr_out_0[14] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[15] [8]),
    .D(\Filtr_out_0[14] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[15] [7]),
    .D(\Filtr_out_0[14] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[15] [6]),
    .D(\Filtr_out_0[14] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[15] [5]),
    .D(\Filtr_out_0[14] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[15] [4]),
    .D(\Filtr_out_0[14] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[15] [3]),
    .D(\Filtr_out_0[14] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[15] [2]),
    .D(\Filtr_out_0[14] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[15] [1]),
    .D(\Filtr_out_0[14] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[15] [0]),
    .D(\Filtr_out_0[14] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[15] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[14] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_208[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[14] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_46 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[71:64]),
    .\Ifmap_shift_out_1[15] (\Ifmap_shift_out_1[15] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_208[7:0])
);
  mult_ip_46 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[14] (\Filtr_out_0[14] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_115 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_46 */
module middle_new_PE_14 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[14] ,
  Ifmap_in_1,
  \Filtr_out_1[14] ,
  Ifmap_in_1_209,
  Ifmap_in_1_210,
  \Filtr_out_0[14] ,
  Ifmap_in_1_211,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[15] ,
  Ifmap_in_1_212,
  \Filtr_out_1[15] ,
  Ifmap_in_1_213,
  \Filtr_out_0[15] ,
  Ifmap_in_1_214,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[14] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[14] ;
input [7:0] Ifmap_in_1_209;
input [7:0] Ifmap_in_1_210;
input [11:0] \Filtr_out_0[14] ;
input [7:0] Ifmap_in_1_211;
input [71:64] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[15] ;
output [7:0] Ifmap_in_1_212;
output [11:0] \Filtr_out_1[15] ;
output [7:0] Ifmap_in_1_213;
output [11:0] \Filtr_out_0[15] ;
output [7:0] Ifmap_in_1_214;
output [71:66] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_14 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[71:66])
);
  new_PE_Unit_44 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[14] (\Filtr_out_2[14] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[15] (\Filtr_out_2[15] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_203(Ifmap_in_1_212[7:0])
);
  new_PE_Unit_45 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[14] (\Filtr_out_1[14] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_209[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_206(Ifmap_in_1_210[7:0]),
    .\Filtr_out_1[15] (\Filtr_out_1[15] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_207(Ifmap_in_1_213[7:0])
);
  new_PE_Unit_46 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[14] (\Filtr_out_0[14] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_211[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[71:64]),
    .\Filtr_out_0[15] (\Filtr_out_0[15] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_208(Ifmap_in_1_214[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_14 */
module CustomActivation_15 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [63:58] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_63_3;
wire Psum_out_d_62_3;
wire Psum_out_d_62_4;
wire Psum_out_d_61_3;
wire Psum_out_d_60_3;
wire Psum_out_d_60_4;
wire Psum_out_d_60_5;
wire Psum_out_d_59_3;
wire Psum_out_d_59_4;
wire Psum_out_d_58_3;
wire Psum_out_d_62_5;
wire Psum_out_d_60_6;
wire Psum_out_d_60_7;
wire Psum_out_d_59_5;
wire Psum_out_d_58_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_63_s (
    .F(Psum_out_d[63]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_63_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_63_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_62_s (
    .F(Psum_out_d[62]),
    .I0(Psum_out_d_62_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_62_4) 
);
defparam Psum_out_d_62_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_60_s (
    .F(Psum_out_d[60]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_60_3),
    .I2(Psum_out_d_60_4),
    .I3(Psum_out_d_60_5) 
);
defparam Psum_out_d_60_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_59_s (
    .F(Psum_out_d[59]),
    .I0(Psum_out_d_59_3),
    .I1(Psum_out_d_59_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_60_3) 
);
defparam Psum_out_d_59_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_58_s (
    .F(Psum_out_d[58]),
    .I0(Psum_out_d_60_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_58_3) 
);
defparam Psum_out_d_58_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_60_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_60_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_63_s0 (
    .F(Psum_out_d_63_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_63_s0.INIT=16'h0001;
  LUT4 Psum_out_d_62_s0 (
    .F(Psum_out_d_62_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_62_5) 
);
defparam Psum_out_d_62_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_62_s1 (
    .F(Psum_out_d_62_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_63_3) 
);
defparam Psum_out_d_62_s1.INIT=4'h4;
  LUT4 Psum_out_d_61_s0 (
    .F(Psum_out_d_61_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_63_3) 
);
defparam Psum_out_d_61_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_60_s0 (
    .F(Psum_out_d_60_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_63_3) 
);
defparam Psum_out_d_60_s0.INIT=16'h0100;
  LUT4 Psum_out_d_60_s1 (
    .F(Psum_out_d_60_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_60_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_60_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_60_s2 (
    .F(Psum_out_d_60_5),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_d_60_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_60_s2.INIT=16'h1CF7;
  LUT4 Psum_out_d_59_s0 (
    .F(Psum_out_d_59_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_59_s0.INIT=16'hE100;
  LUT4 Psum_out_d_59_s1 (
    .F(Psum_out_d_59_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_60_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_59_5) 
);
defparam Psum_out_d_59_s1.INIT=16'h040B;
  LUT4 Psum_out_d_58_s0 (
    .F(Psum_out_d_58_3),
    .I0(Psum_out_d_58_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_58_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_62_s2 (
    .F(Psum_out_d_62_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_62_s2.INIT=8'h01;
  LUT2 Psum_out_d_60_s3 (
    .F(Psum_out_d_60_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_60_s3.INIT=4'h1;
  LUT4 Psum_out_d_60_s4 (
    .F(Psum_out_d_60_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_60_s4.INIT=16'h03FE;
  LUT4 Psum_out_d_59_s2 (
    .F(Psum_out_d_59_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_59_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_58_s1 (
    .F(Psum_out_d_58_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_58_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_61_s1 (
    .F(Psum_out_d[61]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_61_3),
    .I3(Psum_out_d_62_3) 
);
defparam Psum_out_d_61_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_15 */
module sirv_gnrl_dfflr_116 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_215
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_215;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_215[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_215[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_215[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_215[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_215[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_215[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_215[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_215[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_116 */
module shift_register_47 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_216
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_216;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_116 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_215(Ifmap_in_1_216[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_47 */
module mult_ip_47 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[15] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[15] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[15] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_47 */
module sirv_gnrl_dfflr_117 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_117 */
module new_PE_Unit_47 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[15] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[16] ,
  Psum_out_tmp,
  Ifmap_in_1_217
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[15] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[16] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_217;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[16] [11]),
    .D(\Filtr_out_2[15] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[16] [10]),
    .D(\Filtr_out_2[15] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[16] [9]),
    .D(\Filtr_out_2[15] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[16] [8]),
    .D(\Filtr_out_2[15] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[16] [7]),
    .D(\Filtr_out_2[15] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[16] [6]),
    .D(\Filtr_out_2[15] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[16] [5]),
    .D(\Filtr_out_2[15] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[16] [4]),
    .D(\Filtr_out_2[15] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[16] [3]),
    .D(\Filtr_out_2[15] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[16] [2]),
    .D(\Filtr_out_2[15] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[16] [1]),
    .D(\Filtr_out_2[15] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[16] [0]),
    .D(\Filtr_out_2[15] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[15] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_217[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[15] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_47 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_216(Ifmap_in_1_217[7:0])
);
  mult_ip_47 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_217[7:0]),
    .\Filtr_out_2[15] (\Filtr_out_2[15] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_117 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_47 */
module sirv_gnrl_dfflr_118 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_218
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_218;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_218[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_218[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_218[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_218[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_218[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_218[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_218[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_218[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_118 */
module shift_register_48 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_219
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_219;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_118 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_218(Ifmap_in_1_219[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_48 */
module mult_ip_48 (
  Ifmap_in_1,
  \Filtr_out_1[15] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[15] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[15] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_48 */
module sirv_gnrl_dfflr_119 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_119 */
module new_PE_Unit_48 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[15] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_220,
  \Filtr_out_1[16] ,
  Psum_1,
  Ifmap_in_1_221
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[15] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_220;
output [11:0] \Filtr_out_1[16] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_221;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[16] [11]),
    .D(\Filtr_out_1[15] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[16] [10]),
    .D(\Filtr_out_1[15] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[16] [9]),
    .D(\Filtr_out_1[15] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[16] [8]),
    .D(\Filtr_out_1[15] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[16] [7]),
    .D(\Filtr_out_1[15] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[16] [6]),
    .D(\Filtr_out_1[15] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[16] [5]),
    .D(\Filtr_out_1[15] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[16] [4]),
    .D(\Filtr_out_1[15] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[16] [3]),
    .D(\Filtr_out_1[15] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[16] [2]),
    .D(\Filtr_out_1[15] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[16] [1]),
    .D(\Filtr_out_1[15] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[16] [0]),
    .D(\Filtr_out_1[15] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[15] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_221[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[15] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_48 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_219(Ifmap_in_1_221[7:0])
);
  mult_ip_48 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_220[7:0]),
    .\Filtr_out_1[15] (\Filtr_out_1[15] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_119 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_48 */
module sirv_gnrl_dfflr_120 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[16] 
)
;
input clk_d;
input n6_6;
input en_d;
input [63:56] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[16] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[16] [6]),
    .D(Ifmap_shift_in_d[62]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[16] [5]),
    .D(Ifmap_shift_in_d[61]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[16] [4]),
    .D(Ifmap_shift_in_d[60]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[16] [3]),
    .D(Ifmap_shift_in_d[59]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[16] [2]),
    .D(Ifmap_shift_in_d[58]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[16] [1]),
    .D(Ifmap_shift_in_d[57]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[16] [0]),
    .D(Ifmap_shift_in_d[56]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[16] [7]),
    .D(Ifmap_shift_in_d[63]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_120 */
module sirv_gnrl_dfflr_121 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[16] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[16] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[16] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[16] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[16] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[16] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[16] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[16] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[16] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[16] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_121 */
module shift_register_49 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[16] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [63:56] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[16] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_120 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[63:56]),
    .\Ifmap_shift_out_1[16] (\Ifmap_shift_out_1[16] [7:0])
);
  sirv_gnrl_dfflr_121 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[16] (\Ifmap_shift_out_1[16] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_49 */
module mult_ip_49 (
  Ifmap_in_1,
  \Filtr_out_0[15] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[15] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[15] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_49 */
module sirv_gnrl_dfflr_122 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_122 */
module new_PE_Unit_49 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[15] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[16] ,
  Psum_0,
  Ifmap_in_1_222
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[15] ;
input [7:0] Ifmap_in_1;
input [63:56] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[16] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_222;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[16] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[16] [11]),
    .D(\Filtr_out_0[15] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[16] [10]),
    .D(\Filtr_out_0[15] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[16] [9]),
    .D(\Filtr_out_0[15] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[16] [8]),
    .D(\Filtr_out_0[15] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[16] [7]),
    .D(\Filtr_out_0[15] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[16] [6]),
    .D(\Filtr_out_0[15] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[16] [5]),
    .D(\Filtr_out_0[15] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[16] [4]),
    .D(\Filtr_out_0[15] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[16] [3]),
    .D(\Filtr_out_0[15] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[16] [2]),
    .D(\Filtr_out_0[15] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[16] [1]),
    .D(\Filtr_out_0[15] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[16] [0]),
    .D(\Filtr_out_0[15] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[16] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[15] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_222[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[15] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_49 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[63:56]),
    .\Ifmap_shift_out_1[16] (\Ifmap_shift_out_1[16] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_222[7:0])
);
  mult_ip_49 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[15] (\Filtr_out_0[15] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_122 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_49 */
module middle_new_PE_15 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[15] ,
  Ifmap_in_1,
  \Filtr_out_1[15] ,
  Ifmap_in_1_223,
  Ifmap_in_1_224,
  \Filtr_out_0[15] ,
  Ifmap_in_1_225,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[16] ,
  Ifmap_in_1_226,
  \Filtr_out_1[16] ,
  Ifmap_in_1_227,
  \Filtr_out_0[16] ,
  Ifmap_in_1_228,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[15] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[15] ;
input [7:0] Ifmap_in_1_223;
input [7:0] Ifmap_in_1_224;
input [11:0] \Filtr_out_0[15] ;
input [7:0] Ifmap_in_1_225;
input [63:56] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[16] ;
output [7:0] Ifmap_in_1_226;
output [11:0] \Filtr_out_1[16] ;
output [7:0] Ifmap_in_1_227;
output [11:0] \Filtr_out_0[16] ;
output [7:0] Ifmap_in_1_228;
output [63:58] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_15 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[63:58])
);
  new_PE_Unit_47 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[15] (\Filtr_out_2[15] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[16] (\Filtr_out_2[16] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_217(Ifmap_in_1_226[7:0])
);
  new_PE_Unit_48 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[15] (\Filtr_out_1[15] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_223[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_220(Ifmap_in_1_224[7:0]),
    .\Filtr_out_1[16] (\Filtr_out_1[16] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_221(Ifmap_in_1_227[7:0])
);
  new_PE_Unit_49 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[15] (\Filtr_out_0[15] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_225[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[63:56]),
    .\Filtr_out_0[16] (\Filtr_out_0[16] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_222(Ifmap_in_1_228[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_15 */
module CustomActivation_16 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [55:50] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_55_3;
wire Psum_out_d_54_3;
wire Psum_out_d_54_4;
wire Psum_out_d_53_4;
wire Psum_out_d_52_3;
wire Psum_out_d_52_4;
wire Psum_out_d_51_3;
wire Psum_out_d_51_4;
wire Psum_out_d_50_3;
wire Psum_out_d_54_5;
wire Psum_out_d_52_5;
wire Psum_out_d_52_6;
wire Psum_out_d_51_5;
wire Psum_out_d_50_4;
wire Psum_out_d_53_6;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_55_s (
    .F(Psum_out_d[55]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_55_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_55_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_54_s (
    .F(Psum_out_d[54]),
    .I0(Psum_out_d_54_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_54_4) 
);
defparam Psum_out_d_54_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_53_s (
    .F(Psum_out_d[53]),
    .I0(Psum_out_d_53_6),
    .I1(Psum_out_d_54_3),
    .I2(Psum_out_tmp[5]),
    .I3(Psum_out_d_53_4) 
);
defparam Psum_out_d_53_s.INIT=16'hF011;
  LUT4 Psum_out_d_52_s (
    .F(Psum_out_d[52]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_53_4),
    .I2(Psum_out_d_52_3),
    .I3(Psum_out_d_52_4) 
);
defparam Psum_out_d_52_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_51_s (
    .F(Psum_out_d[51]),
    .I0(Psum_out_d_51_3),
    .I1(Psum_out_d_51_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_53_4) 
);
defparam Psum_out_d_51_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_50_s (
    .F(Psum_out_d[50]),
    .I0(Psum_out_d_53_4),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_50_3) 
);
defparam Psum_out_d_50_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_53_4),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_53_4) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_55_s0 (
    .F(Psum_out_d_55_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_55_s0.INIT=16'h0001;
  LUT4 Psum_out_d_54_s0 (
    .F(Psum_out_d_54_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_54_5) 
);
defparam Psum_out_d_54_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_54_s1 (
    .F(Psum_out_d_54_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_55_3) 
);
defparam Psum_out_d_54_s1.INIT=4'h4;
  LUT4 Psum_out_d_53_s1 (
    .F(Psum_out_d_53_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_55_3) 
);
defparam Psum_out_d_53_s1.INIT=16'h0100;
  LUT4 Psum_out_d_52_s0 (
    .F(Psum_out_d_52_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_52_5),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_52_s0.INIT=16'h0B04;
  LUT4 Psum_out_d_52_s1 (
    .F(Psum_out_d_52_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_52_6),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_52_s1.INIT=16'h61BF;
  LUT4 Psum_out_d_51_s0 (
    .F(Psum_out_d_51_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_51_s0.INIT=16'hE100;
  LUT4 Psum_out_d_51_s1 (
    .F(Psum_out_d_51_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_52_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_51_5) 
);
defparam Psum_out_d_51_s1.INIT=16'h040B;
  LUT4 Psum_out_d_50_s0 (
    .F(Psum_out_d_50_3),
    .I0(Psum_out_d_50_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_50_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_54_s2 (
    .F(Psum_out_d_54_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_54_s2.INIT=8'h01;
  LUT2 Psum_out_d_52_s2 (
    .F(Psum_out_d_52_5),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_52_s2.INIT=4'h1;
  LUT4 Psum_out_d_52_s3 (
    .F(Psum_out_d_52_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_52_s3.INIT=16'h000D;
  LUT4 Psum_out_d_51_s2 (
    .F(Psum_out_d_51_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_51_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_50_s1 (
    .F(Psum_out_d_50_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_50_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_53_s2 (
    .F(Psum_out_d_53_6),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_55_3),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_53_s2.INIT=16'h1001;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_16 */
module sirv_gnrl_dfflr_123 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_229
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_229;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_229[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_229[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_229[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_229[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_229[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_229[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_229[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_229[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_123 */
module shift_register_50 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_230
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_230;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_123 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_229(Ifmap_in_1_230[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_50 */
module mult_ip_50 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[16] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[16] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[16] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_50 */
module sirv_gnrl_dfflr_124 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_124 */
module new_PE_Unit_50 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[16] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[17] ,
  Psum_out_tmp,
  Ifmap_in_1_231
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[16] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[17] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_231;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[17] [11]),
    .D(\Filtr_out_2[16] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[17] [10]),
    .D(\Filtr_out_2[16] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[17] [9]),
    .D(\Filtr_out_2[16] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[17] [8]),
    .D(\Filtr_out_2[16] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[17] [7]),
    .D(\Filtr_out_2[16] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[17] [6]),
    .D(\Filtr_out_2[16] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[17] [5]),
    .D(\Filtr_out_2[16] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[17] [4]),
    .D(\Filtr_out_2[16] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[17] [3]),
    .D(\Filtr_out_2[16] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[17] [2]),
    .D(\Filtr_out_2[16] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[17] [1]),
    .D(\Filtr_out_2[16] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[17] [0]),
    .D(\Filtr_out_2[16] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[16] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_231[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[16] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_50 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_230(Ifmap_in_1_231[7:0])
);
  mult_ip_50 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_231[7:0]),
    .\Filtr_out_2[16] (\Filtr_out_2[16] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_124 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_50 */
module sirv_gnrl_dfflr_125 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_232
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_232;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_232[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_232[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_232[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_232[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_232[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_232[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_232[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_232[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_125 */
module shift_register_51 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_233
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_233;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_125 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_232(Ifmap_in_1_233[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_51 */
module mult_ip_51 (
  Ifmap_in_1,
  \Filtr_out_1[16] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[16] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[16] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_51 */
module sirv_gnrl_dfflr_126 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_126 */
module new_PE_Unit_51 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[16] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_234,
  \Filtr_out_1[17] ,
  Psum_1,
  Ifmap_in_1_235
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[16] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_234;
output [11:0] \Filtr_out_1[17] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_235;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[17] [11]),
    .D(\Filtr_out_1[16] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[17] [10]),
    .D(\Filtr_out_1[16] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[17] [9]),
    .D(\Filtr_out_1[16] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[17] [8]),
    .D(\Filtr_out_1[16] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[17] [7]),
    .D(\Filtr_out_1[16] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[17] [6]),
    .D(\Filtr_out_1[16] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[17] [5]),
    .D(\Filtr_out_1[16] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[17] [4]),
    .D(\Filtr_out_1[16] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[17] [3]),
    .D(\Filtr_out_1[16] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[17] [2]),
    .D(\Filtr_out_1[16] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[17] [1]),
    .D(\Filtr_out_1[16] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[17] [0]),
    .D(\Filtr_out_1[16] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[16] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_235[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[16] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_51 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_233(Ifmap_in_1_235[7:0])
);
  mult_ip_51 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_234[7:0]),
    .\Filtr_out_1[16] (\Filtr_out_1[16] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_126 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_51 */
module sirv_gnrl_dfflr_127 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[17] 
)
;
input clk_d;
input n6_6;
input en_d;
input [55:48] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[17] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[17] [6]),
    .D(Ifmap_shift_in_d[54]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[17] [5]),
    .D(Ifmap_shift_in_d[53]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[17] [4]),
    .D(Ifmap_shift_in_d[52]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[17] [3]),
    .D(Ifmap_shift_in_d[51]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[17] [2]),
    .D(Ifmap_shift_in_d[50]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[17] [1]),
    .D(Ifmap_shift_in_d[49]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[17] [0]),
    .D(Ifmap_shift_in_d[48]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[17] [7]),
    .D(Ifmap_shift_in_d[55]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_127 */
module sirv_gnrl_dfflr_128 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[17] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[17] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[17] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[17] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[17] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[17] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[17] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[17] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[17] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[17] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_128 */
module shift_register_52 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[17] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [55:48] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[17] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_127 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[55:48]),
    .\Ifmap_shift_out_1[17] (\Ifmap_shift_out_1[17] [7:0])
);
  sirv_gnrl_dfflr_128 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[17] (\Ifmap_shift_out_1[17] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_52 */
module mult_ip_52 (
  Ifmap_in_1,
  \Filtr_out_0[16] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[16] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[16] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_52 */
module sirv_gnrl_dfflr_129 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_129 */
module new_PE_Unit_52 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[16] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[17] ,
  Psum_0,
  Ifmap_in_1_236
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[16] ;
input [7:0] Ifmap_in_1;
input [55:48] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[17] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_236;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[17] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[17] [11]),
    .D(\Filtr_out_0[16] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[17] [10]),
    .D(\Filtr_out_0[16] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[17] [9]),
    .D(\Filtr_out_0[16] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[17] [8]),
    .D(\Filtr_out_0[16] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[17] [7]),
    .D(\Filtr_out_0[16] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[17] [6]),
    .D(\Filtr_out_0[16] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[17] [5]),
    .D(\Filtr_out_0[16] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[17] [4]),
    .D(\Filtr_out_0[16] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[17] [3]),
    .D(\Filtr_out_0[16] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[17] [2]),
    .D(\Filtr_out_0[16] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[17] [1]),
    .D(\Filtr_out_0[16] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[17] [0]),
    .D(\Filtr_out_0[16] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[17] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[16] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_236[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[16] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_52 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[55:48]),
    .\Ifmap_shift_out_1[17] (\Ifmap_shift_out_1[17] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_236[7:0])
);
  mult_ip_52 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[16] (\Filtr_out_0[16] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_129 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_52 */
module middle_new_PE_16 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[16] ,
  Ifmap_in_1,
  \Filtr_out_1[16] ,
  Ifmap_in_1_237,
  Ifmap_in_1_238,
  \Filtr_out_0[16] ,
  Ifmap_in_1_239,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[17] ,
  Ifmap_in_1_240,
  \Filtr_out_1[17] ,
  Ifmap_in_1_241,
  \Filtr_out_0[17] ,
  Ifmap_in_1_242,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[16] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[16] ;
input [7:0] Ifmap_in_1_237;
input [7:0] Ifmap_in_1_238;
input [11:0] \Filtr_out_0[16] ;
input [7:0] Ifmap_in_1_239;
input [55:48] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[17] ;
output [7:0] Ifmap_in_1_240;
output [11:0] \Filtr_out_1[17] ;
output [7:0] Ifmap_in_1_241;
output [11:0] \Filtr_out_0[17] ;
output [7:0] Ifmap_in_1_242;
output [55:50] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_16 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[55:50])
);
  new_PE_Unit_50 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[16] (\Filtr_out_2[16] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[17] (\Filtr_out_2[17] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_231(Ifmap_in_1_240[7:0])
);
  new_PE_Unit_51 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[16] (\Filtr_out_1[16] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_237[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_234(Ifmap_in_1_238[7:0]),
    .\Filtr_out_1[17] (\Filtr_out_1[17] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_235(Ifmap_in_1_241[7:0])
);
  new_PE_Unit_52 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[16] (\Filtr_out_0[16] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_239[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[55:48]),
    .\Filtr_out_0[17] (\Filtr_out_0[17] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_236(Ifmap_in_1_242[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_16 */
module CustomActivation_17 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [47:42] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_47_3;
wire Psum_out_d_46_3;
wire Psum_out_d_46_4;
wire Psum_out_d_45_4;
wire Psum_out_d_44_3;
wire Psum_out_d_44_4;
wire Psum_out_d_43_3;
wire Psum_out_d_43_4;
wire Psum_out_d_42_3;
wire Psum_out_d_46_5;
wire Psum_out_d_44_5;
wire Psum_out_d_44_6;
wire Psum_out_d_43_5;
wire Psum_out_d_42_4;
wire Psum_out_d_45_6;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_47_s (
    .F(Psum_out_d[47]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_47_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_47_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_46_s (
    .F(Psum_out_d[46]),
    .I0(Psum_out_d_46_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_46_4) 
);
defparam Psum_out_d_46_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_45_s (
    .F(Psum_out_d[45]),
    .I0(Psum_out_d_45_6),
    .I1(Psum_out_d_46_3),
    .I2(Psum_out_tmp[5]),
    .I3(Psum_out_d_45_4) 
);
defparam Psum_out_d_45_s.INIT=16'hF011;
  LUT4 Psum_out_d_44_s (
    .F(Psum_out_d[44]),
    .I0(Psum_out_d_45_4),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_44_3),
    .I3(Psum_out_d_44_4) 
);
defparam Psum_out_d_44_s.INIT=16'h0D00;
  LUT4 Psum_out_d_43_s (
    .F(Psum_out_d[43]),
    .I0(Psum_out_d_43_3),
    .I1(Psum_out_d_43_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_45_4) 
);
defparam Psum_out_d_43_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_42_s (
    .F(Psum_out_d[42]),
    .I0(Psum_out_d_42_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_45_4) 
);
defparam Psum_out_d_42_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_45_4),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_45_4) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_47_s0 (
    .F(Psum_out_d_47_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_47_s0.INIT=16'h0001;
  LUT4 Psum_out_d_46_s0 (
    .F(Psum_out_d_46_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_46_5) 
);
defparam Psum_out_d_46_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_46_s1 (
    .F(Psum_out_d_46_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_47_3) 
);
defparam Psum_out_d_46_s1.INIT=4'h4;
  LUT4 Psum_out_d_45_s1 (
    .F(Psum_out_d_45_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_47_3) 
);
defparam Psum_out_d_45_s1.INIT=16'h0100;
  LUT4 Psum_out_d_44_s0 (
    .F(Psum_out_d_44_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_44_5),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_44_s0.INIT=16'h040B;
  LUT4 Psum_out_d_44_s1 (
    .F(Psum_out_d_44_4),
    .I0(Psum_out_d_44_6),
    .I1(Psum_out_d_46_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_44_s1.INIT=16'h35CF;
  LUT4 Psum_out_d_43_s0 (
    .F(Psum_out_d_43_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_43_s0.INIT=16'hE100;
  LUT4 Psum_out_d_43_s1 (
    .F(Psum_out_d_43_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_44_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_43_5) 
);
defparam Psum_out_d_43_s1.INIT=16'h040B;
  LUT4 Psum_out_d_42_s0 (
    .F(Psum_out_d_42_3),
    .I0(Psum_out_d_42_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_42_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_46_s2 (
    .F(Psum_out_d_46_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_46_s2.INIT=8'h01;
  LUT2 Psum_out_d_44_s2 (
    .F(Psum_out_d_44_5),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_44_s2.INIT=4'h1;
  LUT4 Psum_out_d_44_s3 (
    .F(Psum_out_d_44_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_44_s3.INIT=16'h01FE;
  LUT4 Psum_out_d_43_s2 (
    .F(Psum_out_d_43_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_43_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_42_s1 (
    .F(Psum_out_d_42_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_42_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_45_s2 (
    .F(Psum_out_d_45_6),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_47_3),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_45_s2.INIT=16'h1001;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_17 */
module sirv_gnrl_dfflr_130 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_243
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_243;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_243[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_243[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_243[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_243[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_243[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_243[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_243[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_243[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_130 */
module shift_register_53 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_244
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_244;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_130 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_243(Ifmap_in_1_244[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_53 */
module mult_ip_53 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[17] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[17] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[17] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_53 */
module sirv_gnrl_dfflr_131 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_131 */
module new_PE_Unit_53 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[17] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[18] ,
  Psum_out_tmp,
  Ifmap_in_1_245
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[17] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[18] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_245;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[18] [11]),
    .D(\Filtr_out_2[17] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[18] [10]),
    .D(\Filtr_out_2[17] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[18] [9]),
    .D(\Filtr_out_2[17] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[18] [8]),
    .D(\Filtr_out_2[17] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[18] [7]),
    .D(\Filtr_out_2[17] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[18] [6]),
    .D(\Filtr_out_2[17] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[18] [5]),
    .D(\Filtr_out_2[17] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[18] [4]),
    .D(\Filtr_out_2[17] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[18] [3]),
    .D(\Filtr_out_2[17] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[18] [2]),
    .D(\Filtr_out_2[17] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[18] [1]),
    .D(\Filtr_out_2[17] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[18] [0]),
    .D(\Filtr_out_2[17] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[17] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_245[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[17] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_53 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_244(Ifmap_in_1_245[7:0])
);
  mult_ip_53 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_245[7:0]),
    .\Filtr_out_2[17] (\Filtr_out_2[17] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_131 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_53 */
module sirv_gnrl_dfflr_132 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_246
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_246;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_246[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_246[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_246[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_246[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_246[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_246[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_246[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_246[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_132 */
module shift_register_54 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_247
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_247;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_132 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_246(Ifmap_in_1_247[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_54 */
module mult_ip_54 (
  Ifmap_in_1,
  \Filtr_out_1[17] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[17] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[17] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_54 */
module sirv_gnrl_dfflr_133 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_133 */
module new_PE_Unit_54 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[17] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_248,
  \Filtr_out_1[18] ,
  Psum_1,
  Ifmap_in_1_249
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[17] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_248;
output [11:0] \Filtr_out_1[18] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_249;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[18] [11]),
    .D(\Filtr_out_1[17] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[18] [10]),
    .D(\Filtr_out_1[17] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[18] [9]),
    .D(\Filtr_out_1[17] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[18] [8]),
    .D(\Filtr_out_1[17] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[18] [7]),
    .D(\Filtr_out_1[17] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[18] [6]),
    .D(\Filtr_out_1[17] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[18] [5]),
    .D(\Filtr_out_1[17] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[18] [4]),
    .D(\Filtr_out_1[17] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[18] [3]),
    .D(\Filtr_out_1[17] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[18] [2]),
    .D(\Filtr_out_1[17] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[18] [1]),
    .D(\Filtr_out_1[17] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[18] [0]),
    .D(\Filtr_out_1[17] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[17] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_249[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[17] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_54 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_247(Ifmap_in_1_249[7:0])
);
  mult_ip_54 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_248[7:0]),
    .\Filtr_out_1[17] (\Filtr_out_1[17] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_133 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_54 */
module sirv_gnrl_dfflr_134 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[18] 
)
;
input clk_d;
input n6_6;
input en_d;
input [47:40] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[18] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[18] [6]),
    .D(Ifmap_shift_in_d[46]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[18] [5]),
    .D(Ifmap_shift_in_d[45]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[18] [4]),
    .D(Ifmap_shift_in_d[44]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[18] [3]),
    .D(Ifmap_shift_in_d[43]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[18] [2]),
    .D(Ifmap_shift_in_d[42]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[18] [1]),
    .D(Ifmap_shift_in_d[41]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[18] [0]),
    .D(Ifmap_shift_in_d[40]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[18] [7]),
    .D(Ifmap_shift_in_d[47]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_134 */
module sirv_gnrl_dfflr_135 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[18] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[18] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[18] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[18] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[18] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[18] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[18] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[18] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[18] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[18] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_135 */
module shift_register_55 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[18] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [47:40] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[18] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_134 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[47:40]),
    .\Ifmap_shift_out_1[18] (\Ifmap_shift_out_1[18] [7:0])
);
  sirv_gnrl_dfflr_135 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[18] (\Ifmap_shift_out_1[18] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_55 */
module mult_ip_55 (
  Ifmap_in_1,
  \Filtr_out_0[17] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[17] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[17] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_55 */
module sirv_gnrl_dfflr_136 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_136 */
module new_PE_Unit_55 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[17] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[18] ,
  Psum_0,
  Ifmap_in_1_250
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[17] ;
input [7:0] Ifmap_in_1;
input [47:40] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[18] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_250;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[18] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[18] [11]),
    .D(\Filtr_out_0[17] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[18] [10]),
    .D(\Filtr_out_0[17] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[18] [9]),
    .D(\Filtr_out_0[17] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[18] [8]),
    .D(\Filtr_out_0[17] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[18] [7]),
    .D(\Filtr_out_0[17] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[18] [6]),
    .D(\Filtr_out_0[17] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[18] [5]),
    .D(\Filtr_out_0[17] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[18] [4]),
    .D(\Filtr_out_0[17] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[18] [3]),
    .D(\Filtr_out_0[17] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[18] [2]),
    .D(\Filtr_out_0[17] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[18] [1]),
    .D(\Filtr_out_0[17] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[18] [0]),
    .D(\Filtr_out_0[17] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[18] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[17] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_250[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[17] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_55 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[47:40]),
    .\Ifmap_shift_out_1[18] (\Ifmap_shift_out_1[18] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_250[7:0])
);
  mult_ip_55 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[17] (\Filtr_out_0[17] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_136 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_55 */
module middle_new_PE_17 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[17] ,
  Ifmap_in_1,
  \Filtr_out_1[17] ,
  Ifmap_in_1_251,
  Ifmap_in_1_252,
  \Filtr_out_0[17] ,
  Ifmap_in_1_253,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[18] ,
  Ifmap_in_1_254,
  \Filtr_out_1[18] ,
  Ifmap_in_1_255,
  \Filtr_out_0[18] ,
  Ifmap_in_1_256,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[17] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[17] ;
input [7:0] Ifmap_in_1_251;
input [7:0] Ifmap_in_1_252;
input [11:0] \Filtr_out_0[17] ;
input [7:0] Ifmap_in_1_253;
input [47:40] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[18] ;
output [7:0] Ifmap_in_1_254;
output [11:0] \Filtr_out_1[18] ;
output [7:0] Ifmap_in_1_255;
output [11:0] \Filtr_out_0[18] ;
output [7:0] Ifmap_in_1_256;
output [47:42] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_17 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[47:42])
);
  new_PE_Unit_53 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[17] (\Filtr_out_2[17] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[18] (\Filtr_out_2[18] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_245(Ifmap_in_1_254[7:0])
);
  new_PE_Unit_54 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[17] (\Filtr_out_1[17] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_251[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_248(Ifmap_in_1_252[7:0]),
    .\Filtr_out_1[18] (\Filtr_out_1[18] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_249(Ifmap_in_1_255[7:0])
);
  new_PE_Unit_55 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[17] (\Filtr_out_0[17] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_253[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[47:40]),
    .\Filtr_out_0[18] (\Filtr_out_0[18] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_250(Ifmap_in_1_256[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_17 */
module CustomActivation_18 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [39:34] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_39_3;
wire Psum_out_d_38_3;
wire Psum_out_d_38_4;
wire Psum_out_d_37_3;
wire Psum_out_d_36_3;
wire Psum_out_d_36_4;
wire Psum_out_d_36_5;
wire Psum_out_d_35_3;
wire Psum_out_d_35_4;
wire Psum_out_d_34_3;
wire Psum_out_d_38_5;
wire Psum_out_d_36_6;
wire Psum_out_d_36_7;
wire Psum_out_d_35_5;
wire Psum_out_d_34_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_39_s (
    .F(Psum_out_d[39]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_39_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_39_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_38_s (
    .F(Psum_out_d[38]),
    .I0(Psum_out_d_38_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_38_4) 
);
defparam Psum_out_d_38_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_36_s (
    .F(Psum_out_d[36]),
    .I0(Psum_out_d_36_3),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_36_4),
    .I3(Psum_out_d_36_5) 
);
defparam Psum_out_d_36_s.INIT=16'h0D00;
  LUT4 Psum_out_d_35_s (
    .F(Psum_out_d[35]),
    .I0(Psum_out_d_35_3),
    .I1(Psum_out_d_35_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_36_3) 
);
defparam Psum_out_d_35_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_34_s (
    .F(Psum_out_d[34]),
    .I0(Psum_out_d_36_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_34_3) 
);
defparam Psum_out_d_34_s.INIT=8'hD0;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_36_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_36_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_39_s0 (
    .F(Psum_out_d_39_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_39_s0.INIT=16'h0001;
  LUT4 Psum_out_d_38_s0 (
    .F(Psum_out_d_38_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_38_5) 
);
defparam Psum_out_d_38_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_38_s1 (
    .F(Psum_out_d_38_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_39_3) 
);
defparam Psum_out_d_38_s1.INIT=4'h4;
  LUT4 Psum_out_d_37_s0 (
    .F(Psum_out_d_37_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_39_3) 
);
defparam Psum_out_d_37_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_36_s0 (
    .F(Psum_out_d_36_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_39_3) 
);
defparam Psum_out_d_36_s0.INIT=16'h0100;
  LUT4 Psum_out_d_36_s1 (
    .F(Psum_out_d_36_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_36_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_36_s1.INIT=16'h040B;
  LUT4 Psum_out_d_36_s2 (
    .F(Psum_out_d_36_5),
    .I0(Psum_out_d_36_7),
    .I1(Psum_out_d_38_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_36_s2.INIT=16'h35CF;
  LUT4 Psum_out_d_35_s0 (
    .F(Psum_out_d_35_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_35_s0.INIT=16'hE100;
  LUT4 Psum_out_d_35_s1 (
    .F(Psum_out_d_35_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_36_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_35_5) 
);
defparam Psum_out_d_35_s1.INIT=16'h040B;
  LUT4 Psum_out_d_34_s0 (
    .F(Psum_out_d_34_3),
    .I0(Psum_out_d_34_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_34_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_38_s2 (
    .F(Psum_out_d_38_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_38_s2.INIT=8'h01;
  LUT2 Psum_out_d_36_s3 (
    .F(Psum_out_d_36_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_36_s3.INIT=4'h1;
  LUT4 Psum_out_d_36_s4 (
    .F(Psum_out_d_36_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_36_s4.INIT=16'h01FE;
  LUT4 Psum_out_d_35_s2 (
    .F(Psum_out_d_35_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_35_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_34_s1 (
    .F(Psum_out_d_34_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_34_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_37_s1 (
    .F(Psum_out_d[37]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_37_3),
    .I3(Psum_out_d_38_3) 
);
defparam Psum_out_d_37_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_18 */
module sirv_gnrl_dfflr_137 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_257
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_257;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_257[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_257[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_257[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_257[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_257[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_257[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_257[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_257[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_137 */
module shift_register_56 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_258
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_258;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_137 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_257(Ifmap_in_1_258[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_56 */
module mult_ip_56 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[18] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[18] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[18] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_56 */
module sirv_gnrl_dfflr_138 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_138 */
module new_PE_Unit_56 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[18] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[19] ,
  Psum_out_tmp,
  Ifmap_in_1_259
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[18] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[19] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_259;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[19] [11]),
    .D(\Filtr_out_2[18] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[19] [10]),
    .D(\Filtr_out_2[18] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[19] [9]),
    .D(\Filtr_out_2[18] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[19] [8]),
    .D(\Filtr_out_2[18] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[19] [7]),
    .D(\Filtr_out_2[18] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[19] [6]),
    .D(\Filtr_out_2[18] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[19] [5]),
    .D(\Filtr_out_2[18] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[19] [4]),
    .D(\Filtr_out_2[18] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[19] [3]),
    .D(\Filtr_out_2[18] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[19] [2]),
    .D(\Filtr_out_2[18] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[19] [1]),
    .D(\Filtr_out_2[18] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[19] [0]),
    .D(\Filtr_out_2[18] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[18] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_259[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[18] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_56 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_258(Ifmap_in_1_259[7:0])
);
  mult_ip_56 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_259[7:0]),
    .\Filtr_out_2[18] (\Filtr_out_2[18] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_138 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_56 */
module sirv_gnrl_dfflr_139 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_260
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_260;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_260[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_260[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_260[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_260[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_260[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_260[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_260[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_260[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_139 */
module shift_register_57 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_261
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_261;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_139 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_260(Ifmap_in_1_261[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_57 */
module mult_ip_57 (
  Ifmap_in_1,
  \Filtr_out_1[18] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[18] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[18] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_57 */
module sirv_gnrl_dfflr_140 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_140 */
module new_PE_Unit_57 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[18] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_262,
  \Filtr_out_1[19] ,
  Psum_1,
  Ifmap_in_1_263
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[18] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_262;
output [11:0] \Filtr_out_1[19] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_263;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[19] [11]),
    .D(\Filtr_out_1[18] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[19] [10]),
    .D(\Filtr_out_1[18] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[19] [9]),
    .D(\Filtr_out_1[18] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[19] [8]),
    .D(\Filtr_out_1[18] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[19] [7]),
    .D(\Filtr_out_1[18] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[19] [6]),
    .D(\Filtr_out_1[18] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[19] [5]),
    .D(\Filtr_out_1[18] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[19] [4]),
    .D(\Filtr_out_1[18] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[19] [3]),
    .D(\Filtr_out_1[18] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[19] [2]),
    .D(\Filtr_out_1[18] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[19] [1]),
    .D(\Filtr_out_1[18] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[19] [0]),
    .D(\Filtr_out_1[18] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[18] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_263[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[18] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_57 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_261(Ifmap_in_1_263[7:0])
);
  mult_ip_57 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_262[7:0]),
    .\Filtr_out_1[18] (\Filtr_out_1[18] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_140 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_57 */
module sirv_gnrl_dfflr_141 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[19] 
)
;
input clk_d;
input n6_6;
input en_d;
input [39:32] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[19] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[19] [6]),
    .D(Ifmap_shift_in_d[38]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[19] [5]),
    .D(Ifmap_shift_in_d[37]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[19] [4]),
    .D(Ifmap_shift_in_d[36]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[19] [3]),
    .D(Ifmap_shift_in_d[35]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[19] [2]),
    .D(Ifmap_shift_in_d[34]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[19] [1]),
    .D(Ifmap_shift_in_d[33]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[19] [0]),
    .D(Ifmap_shift_in_d[32]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[19] [7]),
    .D(Ifmap_shift_in_d[39]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_141 */
module sirv_gnrl_dfflr_142 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[19] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[19] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[19] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[19] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[19] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[19] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[19] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[19] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[19] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[19] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_142 */
module shift_register_58 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[19] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [39:32] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[19] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_141 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[39:32]),
    .\Ifmap_shift_out_1[19] (\Ifmap_shift_out_1[19] [7:0])
);
  sirv_gnrl_dfflr_142 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[19] (\Ifmap_shift_out_1[19] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_58 */
module mult_ip_58 (
  Ifmap_in_1,
  \Filtr_out_0[18] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[18] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[18] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_58 */
module sirv_gnrl_dfflr_143 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_143 */
module new_PE_Unit_58 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[18] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[19] ,
  Psum_0,
  Ifmap_in_1_264
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[18] ;
input [7:0] Ifmap_in_1;
input [39:32] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[19] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_264;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[19] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[19] [11]),
    .D(\Filtr_out_0[18] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[19] [10]),
    .D(\Filtr_out_0[18] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[19] [9]),
    .D(\Filtr_out_0[18] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[19] [8]),
    .D(\Filtr_out_0[18] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[19] [7]),
    .D(\Filtr_out_0[18] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[19] [6]),
    .D(\Filtr_out_0[18] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[19] [5]),
    .D(\Filtr_out_0[18] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[19] [4]),
    .D(\Filtr_out_0[18] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[19] [3]),
    .D(\Filtr_out_0[18] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[19] [2]),
    .D(\Filtr_out_0[18] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[19] [1]),
    .D(\Filtr_out_0[18] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[19] [0]),
    .D(\Filtr_out_0[18] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[19] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[18] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_264[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[18] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_58 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[39:32]),
    .\Ifmap_shift_out_1[19] (\Ifmap_shift_out_1[19] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_264[7:0])
);
  mult_ip_58 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[18] (\Filtr_out_0[18] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_143 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_58 */
module middle_new_PE_18 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[18] ,
  Ifmap_in_1,
  \Filtr_out_1[18] ,
  Ifmap_in_1_265,
  Ifmap_in_1_266,
  \Filtr_out_0[18] ,
  Ifmap_in_1_267,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[19] ,
  Ifmap_in_1_268,
  \Filtr_out_1[19] ,
  Ifmap_in_1_269,
  \Filtr_out_0[19] ,
  Ifmap_in_1_270,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[18] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[18] ;
input [7:0] Ifmap_in_1_265;
input [7:0] Ifmap_in_1_266;
input [11:0] \Filtr_out_0[18] ;
input [7:0] Ifmap_in_1_267;
input [39:32] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[19] ;
output [7:0] Ifmap_in_1_268;
output [11:0] \Filtr_out_1[19] ;
output [7:0] Ifmap_in_1_269;
output [11:0] \Filtr_out_0[19] ;
output [7:0] Ifmap_in_1_270;
output [39:34] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_18 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[39:34])
);
  new_PE_Unit_56 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[18] (\Filtr_out_2[18] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[19] (\Filtr_out_2[19] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_259(Ifmap_in_1_268[7:0])
);
  new_PE_Unit_57 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[18] (\Filtr_out_1[18] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_265[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_262(Ifmap_in_1_266[7:0]),
    .\Filtr_out_1[19] (\Filtr_out_1[19] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_263(Ifmap_in_1_269[7:0])
);
  new_PE_Unit_58 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[18] (\Filtr_out_0[18] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_267[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[39:32]),
    .\Filtr_out_0[19] (\Filtr_out_0[19] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_264(Ifmap_in_1_270[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_18 */
module CustomActivation_19 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [31:26] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_31_3;
wire Psum_out_d_30_3;
wire Psum_out_d_30_4;
wire Psum_out_d_29_3;
wire Psum_out_d_28_3;
wire Psum_out_d_28_4;
wire Psum_out_d_28_5;
wire Psum_out_d_27_3;
wire Psum_out_d_27_4;
wire Psum_out_d_26_3;
wire Psum_out_d_30_5;
wire Psum_out_d_28_6;
wire Psum_out_d_28_7;
wire Psum_out_d_27_5;
wire Psum_out_d_26_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_31_s (
    .F(Psum_out_d[31]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_31_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_31_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_30_s (
    .F(Psum_out_d[30]),
    .I0(Psum_out_d_30_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_30_4) 
);
defparam Psum_out_d_30_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_28_s (
    .F(Psum_out_d[28]),
    .I0(Psum_out_d_28_3),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_28_4),
    .I3(Psum_out_d_28_5) 
);
defparam Psum_out_d_28_s.INIT=16'h0D00;
  LUT4 Psum_out_d_27_s (
    .F(Psum_out_d[27]),
    .I0(Psum_out_d_27_3),
    .I1(Psum_out_d_27_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_28_3) 
);
defparam Psum_out_d_27_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_26_s (
    .F(Psum_out_d[26]),
    .I0(Psum_out_d_26_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_28_3) 
);
defparam Psum_out_d_26_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_28_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_28_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_31_s0 (
    .F(Psum_out_d_31_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_31_s0.INIT=16'h0001;
  LUT4 Psum_out_d_30_s0 (
    .F(Psum_out_d_30_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_30_5) 
);
defparam Psum_out_d_30_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_30_s1 (
    .F(Psum_out_d_30_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_31_3) 
);
defparam Psum_out_d_30_s1.INIT=4'h4;
  LUT4 Psum_out_d_29_s0 (
    .F(Psum_out_d_29_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_31_3) 
);
defparam Psum_out_d_29_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_28_s0 (
    .F(Psum_out_d_28_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_31_3) 
);
defparam Psum_out_d_28_s0.INIT=16'h0100;
  LUT4 Psum_out_d_28_s1 (
    .F(Psum_out_d_28_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_28_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_28_s1.INIT=16'h040B;
  LUT4 Psum_out_d_28_s2 (
    .F(Psum_out_d_28_5),
    .I0(Psum_out_d_28_7),
    .I1(Psum_out_d_30_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_28_s2.INIT=16'h35CF;
  LUT4 Psum_out_d_27_s0 (
    .F(Psum_out_d_27_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_27_s0.INIT=16'hE100;
  LUT4 Psum_out_d_27_s1 (
    .F(Psum_out_d_27_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_28_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_27_5) 
);
defparam Psum_out_d_27_s1.INIT=16'h040B;
  LUT4 Psum_out_d_26_s0 (
    .F(Psum_out_d_26_3),
    .I0(Psum_out_d_26_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_26_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_30_s2 (
    .F(Psum_out_d_30_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_30_s2.INIT=8'h01;
  LUT2 Psum_out_d_28_s3 (
    .F(Psum_out_d_28_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_28_s3.INIT=4'h1;
  LUT4 Psum_out_d_28_s4 (
    .F(Psum_out_d_28_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_28_s4.INIT=16'h01FE;
  LUT4 Psum_out_d_27_s2 (
    .F(Psum_out_d_27_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_27_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_26_s1 (
    .F(Psum_out_d_26_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_26_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_29_s1 (
    .F(Psum_out_d[29]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_29_3),
    .I3(Psum_out_d_30_3) 
);
defparam Psum_out_d_29_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_19 */
module sirv_gnrl_dfflr_144 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_271
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_271;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_271[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_271[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_271[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_271[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_271[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_271[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_271[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_271[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_144 */
module shift_register_59 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_272
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_272;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_144 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_271(Ifmap_in_1_272[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_59 */
module mult_ip_59 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[19] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[19] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[19] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_59 */
module sirv_gnrl_dfflr_145 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_145 */
module new_PE_Unit_59 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[19] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[20] ,
  Psum_out_tmp,
  Ifmap_in_1_273
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[19] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[20] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_273;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[20] [11]),
    .D(\Filtr_out_2[19] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[20] [10]),
    .D(\Filtr_out_2[19] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[20] [9]),
    .D(\Filtr_out_2[19] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[20] [8]),
    .D(\Filtr_out_2[19] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[20] [7]),
    .D(\Filtr_out_2[19] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[20] [6]),
    .D(\Filtr_out_2[19] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[20] [5]),
    .D(\Filtr_out_2[19] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[20] [4]),
    .D(\Filtr_out_2[19] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[20] [3]),
    .D(\Filtr_out_2[19] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[20] [2]),
    .D(\Filtr_out_2[19] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[20] [1]),
    .D(\Filtr_out_2[19] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[20] [0]),
    .D(\Filtr_out_2[19] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[19] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_273[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[19] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_59 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_272(Ifmap_in_1_273[7:0])
);
  mult_ip_59 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_273[7:0]),
    .\Filtr_out_2[19] (\Filtr_out_2[19] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_145 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_59 */
module sirv_gnrl_dfflr_146 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_274
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_274;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_274[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_274[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_274[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_274[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_274[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_274[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_274[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_274[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_146 */
module shift_register_60 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_275
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_275;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_146 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_274(Ifmap_in_1_275[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_60 */
module mult_ip_60 (
  Ifmap_in_1,
  \Filtr_out_1[19] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[19] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[19] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_60 */
module sirv_gnrl_dfflr_147 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_147 */
module new_PE_Unit_60 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[19] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_276,
  \Filtr_out_1[20] ,
  Psum_1,
  Ifmap_in_1_277
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[19] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_276;
output [11:0] \Filtr_out_1[20] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_277;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[20] [11]),
    .D(\Filtr_out_1[19] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[20] [10]),
    .D(\Filtr_out_1[19] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[20] [9]),
    .D(\Filtr_out_1[19] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[20] [8]),
    .D(\Filtr_out_1[19] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[20] [7]),
    .D(\Filtr_out_1[19] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[20] [6]),
    .D(\Filtr_out_1[19] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[20] [5]),
    .D(\Filtr_out_1[19] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[20] [4]),
    .D(\Filtr_out_1[19] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[20] [3]),
    .D(\Filtr_out_1[19] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[20] [2]),
    .D(\Filtr_out_1[19] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[20] [1]),
    .D(\Filtr_out_1[19] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[20] [0]),
    .D(\Filtr_out_1[19] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[19] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_277[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[19] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_60 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_275(Ifmap_in_1_277[7:0])
);
  mult_ip_60 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_276[7:0]),
    .\Filtr_out_1[19] (\Filtr_out_1[19] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_147 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_60 */
module sirv_gnrl_dfflr_148 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[20] 
)
;
input clk_d;
input n6_6;
input en_d;
input [31:24] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[20] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[20] [6]),
    .D(Ifmap_shift_in_d[30]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[20] [5]),
    .D(Ifmap_shift_in_d[29]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[20] [4]),
    .D(Ifmap_shift_in_d[28]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[20] [3]),
    .D(Ifmap_shift_in_d[27]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[20] [2]),
    .D(Ifmap_shift_in_d[26]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[20] [1]),
    .D(Ifmap_shift_in_d[25]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[20] [0]),
    .D(Ifmap_shift_in_d[24]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[20] [7]),
    .D(Ifmap_shift_in_d[31]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_148 */
module sirv_gnrl_dfflr_149 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[20] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[20] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[20] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[20] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[20] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[20] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[20] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[20] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[20] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[20] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_149 */
module shift_register_61 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[20] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [31:24] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[20] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_148 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[31:24]),
    .\Ifmap_shift_out_1[20] (\Ifmap_shift_out_1[20] [7:0])
);
  sirv_gnrl_dfflr_149 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[20] (\Ifmap_shift_out_1[20] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_61 */
module mult_ip_61 (
  Ifmap_in_1,
  \Filtr_out_0[19] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[19] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[19] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_61 */
module sirv_gnrl_dfflr_150 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_150 */
module new_PE_Unit_61 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[19] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[20] ,
  Psum_0,
  Ifmap_in_1_278
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[19] ;
input [7:0] Ifmap_in_1;
input [31:24] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[20] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_278;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[20] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[20] [11]),
    .D(\Filtr_out_0[19] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[20] [10]),
    .D(\Filtr_out_0[19] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[20] [9]),
    .D(\Filtr_out_0[19] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[20] [8]),
    .D(\Filtr_out_0[19] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[20] [7]),
    .D(\Filtr_out_0[19] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[20] [6]),
    .D(\Filtr_out_0[19] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[20] [5]),
    .D(\Filtr_out_0[19] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[20] [4]),
    .D(\Filtr_out_0[19] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[20] [3]),
    .D(\Filtr_out_0[19] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[20] [2]),
    .D(\Filtr_out_0[19] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[20] [1]),
    .D(\Filtr_out_0[19] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[20] [0]),
    .D(\Filtr_out_0[19] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[20] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[19] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_278[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[19] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_61 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[31:24]),
    .\Ifmap_shift_out_1[20] (\Ifmap_shift_out_1[20] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_278[7:0])
);
  mult_ip_61 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[19] (\Filtr_out_0[19] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_150 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_61 */
module middle_new_PE_19 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[19] ,
  Ifmap_in_1,
  \Filtr_out_1[19] ,
  Ifmap_in_1_279,
  Ifmap_in_1_280,
  \Filtr_out_0[19] ,
  Ifmap_in_1_281,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[20] ,
  Ifmap_in_1_282,
  \Filtr_out_1[20] ,
  Ifmap_in_1_283,
  \Filtr_out_0[20] ,
  Ifmap_in_1_284,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[19] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[19] ;
input [7:0] Ifmap_in_1_279;
input [7:0] Ifmap_in_1_280;
input [11:0] \Filtr_out_0[19] ;
input [7:0] Ifmap_in_1_281;
input [31:24] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[20] ;
output [7:0] Ifmap_in_1_282;
output [11:0] \Filtr_out_1[20] ;
output [7:0] Ifmap_in_1_283;
output [11:0] \Filtr_out_0[20] ;
output [7:0] Ifmap_in_1_284;
output [31:26] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_19 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[31:26])
);
  new_PE_Unit_59 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[19] (\Filtr_out_2[19] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[20] (\Filtr_out_2[20] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_273(Ifmap_in_1_282[7:0])
);
  new_PE_Unit_60 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[19] (\Filtr_out_1[19] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_279[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_276(Ifmap_in_1_280[7:0]),
    .\Filtr_out_1[20] (\Filtr_out_1[20] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_277(Ifmap_in_1_283[7:0])
);
  new_PE_Unit_61 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[19] (\Filtr_out_0[19] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_281[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[31:24]),
    .\Filtr_out_0[20] (\Filtr_out_0[20] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_278(Ifmap_in_1_284[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_19 */
module CustomActivation_20 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [23:18] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_23_3;
wire Psum_out_d_22_3;
wire Psum_out_d_22_4;
wire Psum_out_d_21_4;
wire Psum_out_d_20_3;
wire Psum_out_d_20_4;
wire Psum_out_d_19_3;
wire Psum_out_d_19_4;
wire Psum_out_d_18_3;
wire Psum_out_d_22_5;
wire Psum_out_d_20_5;
wire Psum_out_d_20_6;
wire Psum_out_d_19_5;
wire Psum_out_d_18_4;
wire Psum_out_d_21_6;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_23_s (
    .F(Psum_out_d[23]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_23_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_23_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_22_s (
    .F(Psum_out_d[22]),
    .I0(Psum_out_d_22_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_22_4) 
);
defparam Psum_out_d_22_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_21_s (
    .F(Psum_out_d[21]),
    .I0(Psum_out_d_21_6),
    .I1(Psum_out_d_22_3),
    .I2(Psum_out_tmp[5]),
    .I3(Psum_out_d_21_4) 
);
defparam Psum_out_d_21_s.INIT=16'hF011;
  LUT4 Psum_out_d_20_s (
    .F(Psum_out_d[20]),
    .I0(Psum_out_d_21_4),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_20_3),
    .I3(Psum_out_d_20_4) 
);
defparam Psum_out_d_20_s.INIT=16'h0D00;
  LUT4 Psum_out_d_19_s (
    .F(Psum_out_d[19]),
    .I0(Psum_out_d_19_3),
    .I1(Psum_out_d_19_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_21_4) 
);
defparam Psum_out_d_19_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_18_s (
    .F(Psum_out_d[18]),
    .I0(Psum_out_d_18_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_21_4) 
);
defparam Psum_out_d_18_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_21_4),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_21_4) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_23_s0 (
    .F(Psum_out_d_23_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_23_s0.INIT=16'h0001;
  LUT4 Psum_out_d_22_s0 (
    .F(Psum_out_d_22_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_22_5) 
);
defparam Psum_out_d_22_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_22_s1 (
    .F(Psum_out_d_22_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_23_3) 
);
defparam Psum_out_d_22_s1.INIT=4'h4;
  LUT4 Psum_out_d_21_s1 (
    .F(Psum_out_d_21_4),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_23_3) 
);
defparam Psum_out_d_21_s1.INIT=16'h0100;
  LUT4 Psum_out_d_20_s0 (
    .F(Psum_out_d_20_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_20_5),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_20_s0.INIT=16'h040B;
  LUT4 Psum_out_d_20_s1 (
    .F(Psum_out_d_20_4),
    .I0(Psum_out_d_20_6),
    .I1(Psum_out_d_22_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_20_s1.INIT=16'h35CF;
  LUT4 Psum_out_d_19_s0 (
    .F(Psum_out_d_19_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_19_s0.INIT=16'hE100;
  LUT4 Psum_out_d_19_s1 (
    .F(Psum_out_d_19_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_20_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_19_5) 
);
defparam Psum_out_d_19_s1.INIT=16'h040B;
  LUT4 Psum_out_d_18_s0 (
    .F(Psum_out_d_18_3),
    .I0(Psum_out_d_18_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_18_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_22_s2 (
    .F(Psum_out_d_22_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_22_s2.INIT=8'h01;
  LUT2 Psum_out_d_20_s2 (
    .F(Psum_out_d_20_5),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_20_s2.INIT=4'h1;
  LUT4 Psum_out_d_20_s3 (
    .F(Psum_out_d_20_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_20_s3.INIT=16'h01FE;
  LUT4 Psum_out_d_19_s2 (
    .F(Psum_out_d_19_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_19_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_18_s1 (
    .F(Psum_out_d_18_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_18_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_21_s2 (
    .F(Psum_out_d_21_6),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_23_3),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_21_s2.INIT=16'h1001;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_20 */
module sirv_gnrl_dfflr_151 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_285
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_285;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_285[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_285[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_285[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_285[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_285[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_285[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_285[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_285[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_151 */
module shift_register_62 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_286
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_286;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_151 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_285(Ifmap_in_1_286[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_62 */
module mult_ip_62 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[20] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[20] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[20] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_62 */
module sirv_gnrl_dfflr_152 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_152 */
module new_PE_Unit_62 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[20] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[21] ,
  Psum_out_tmp,
  Ifmap_in_1_287
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[20] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[21] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_287;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[21] [11]),
    .D(\Filtr_out_2[20] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[21] [10]),
    .D(\Filtr_out_2[20] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[21] [9]),
    .D(\Filtr_out_2[20] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[21] [8]),
    .D(\Filtr_out_2[20] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[21] [7]),
    .D(\Filtr_out_2[20] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[21] [6]),
    .D(\Filtr_out_2[20] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[21] [5]),
    .D(\Filtr_out_2[20] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[21] [4]),
    .D(\Filtr_out_2[20] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[21] [3]),
    .D(\Filtr_out_2[20] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[21] [2]),
    .D(\Filtr_out_2[20] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[21] [1]),
    .D(\Filtr_out_2[20] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[21] [0]),
    .D(\Filtr_out_2[20] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[20] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_287[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[20] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_62 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_286(Ifmap_in_1_287[7:0])
);
  mult_ip_62 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_287[7:0]),
    .\Filtr_out_2[20] (\Filtr_out_2[20] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_152 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_62 */
module sirv_gnrl_dfflr_153 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_288
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_288;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_288[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_288[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_288[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_288[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_288[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_288[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_288[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_288[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_153 */
module shift_register_63 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_289
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_289;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_153 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_288(Ifmap_in_1_289[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_63 */
module mult_ip_63 (
  Ifmap_in_1,
  \Filtr_out_1[20] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[20] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[20] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_63 */
module sirv_gnrl_dfflr_154 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_154 */
module new_PE_Unit_63 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[20] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_290,
  \Filtr_out_1[21] ,
  Psum_1,
  Ifmap_in_1_291
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[20] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_290;
output [11:0] \Filtr_out_1[21] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_291;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[21] [11]),
    .D(\Filtr_out_1[20] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[21] [10]),
    .D(\Filtr_out_1[20] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[21] [9]),
    .D(\Filtr_out_1[20] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[21] [8]),
    .D(\Filtr_out_1[20] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[21] [7]),
    .D(\Filtr_out_1[20] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[21] [6]),
    .D(\Filtr_out_1[20] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[21] [5]),
    .D(\Filtr_out_1[20] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[21] [4]),
    .D(\Filtr_out_1[20] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[21] [3]),
    .D(\Filtr_out_1[20] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[21] [2]),
    .D(\Filtr_out_1[20] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[21] [1]),
    .D(\Filtr_out_1[20] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[21] [0]),
    .D(\Filtr_out_1[20] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[20] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_291[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[20] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_63 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_289(Ifmap_in_1_291[7:0])
);
  mult_ip_63 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_290[7:0]),
    .\Filtr_out_1[20] (\Filtr_out_1[20] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_154 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_63 */
module sirv_gnrl_dfflr_155 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[21] 
)
;
input clk_d;
input n6_6;
input en_d;
input [23:16] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[21] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[21] [6]),
    .D(Ifmap_shift_in_d[22]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[21] [5]),
    .D(Ifmap_shift_in_d[21]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[21] [4]),
    .D(Ifmap_shift_in_d[20]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[21] [3]),
    .D(Ifmap_shift_in_d[19]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[21] [2]),
    .D(Ifmap_shift_in_d[18]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[21] [1]),
    .D(Ifmap_shift_in_d[17]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[21] [0]),
    .D(Ifmap_shift_in_d[16]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[21] [7]),
    .D(Ifmap_shift_in_d[23]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_155 */
module sirv_gnrl_dfflr_156 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[21] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[21] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[21] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[21] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[21] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[21] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[21] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[21] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[21] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[21] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_156 */
module shift_register_64 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[21] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [23:16] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[21] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_155 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[23:16]),
    .\Ifmap_shift_out_1[21] (\Ifmap_shift_out_1[21] [7:0])
);
  sirv_gnrl_dfflr_156 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[21] (\Ifmap_shift_out_1[21] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_64 */
module mult_ip_64 (
  Ifmap_in_1,
  \Filtr_out_0[20] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[20] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[20] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_64 */
module sirv_gnrl_dfflr_157 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_157 */
module new_PE_Unit_64 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[20] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[21] ,
  Psum_0,
  Ifmap_in_1_292
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[20] ;
input [7:0] Ifmap_in_1;
input [23:16] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[21] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_292;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[21] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[21] [11]),
    .D(\Filtr_out_0[20] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[21] [10]),
    .D(\Filtr_out_0[20] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[21] [9]),
    .D(\Filtr_out_0[20] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[21] [8]),
    .D(\Filtr_out_0[20] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[21] [7]),
    .D(\Filtr_out_0[20] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[21] [6]),
    .D(\Filtr_out_0[20] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[21] [5]),
    .D(\Filtr_out_0[20] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[21] [4]),
    .D(\Filtr_out_0[20] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[21] [3]),
    .D(\Filtr_out_0[20] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[21] [2]),
    .D(\Filtr_out_0[20] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[21] [1]),
    .D(\Filtr_out_0[20] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[21] [0]),
    .D(\Filtr_out_0[20] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[21] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[20] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_292[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[20] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_64 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[23:16]),
    .\Ifmap_shift_out_1[21] (\Ifmap_shift_out_1[21] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_292[7:0])
);
  mult_ip_64 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[20] (\Filtr_out_0[20] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_157 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_64 */
module middle_new_PE_20 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[20] ,
  Ifmap_in_1,
  \Filtr_out_1[20] ,
  Ifmap_in_1_293,
  Ifmap_in_1_294,
  \Filtr_out_0[20] ,
  Ifmap_in_1_295,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[21] ,
  Ifmap_in_1_296,
  \Filtr_out_1[21] ,
  Ifmap_in_1_297,
  \Filtr_out_0[21] ,
  Ifmap_in_1_298,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[20] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[20] ;
input [7:0] Ifmap_in_1_293;
input [7:0] Ifmap_in_1_294;
input [11:0] \Filtr_out_0[20] ;
input [7:0] Ifmap_in_1_295;
input [23:16] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[21] ;
output [7:0] Ifmap_in_1_296;
output [11:0] \Filtr_out_1[21] ;
output [7:0] Ifmap_in_1_297;
output [11:0] \Filtr_out_0[21] ;
output [7:0] Ifmap_in_1_298;
output [23:18] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_20 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[23:18])
);
  new_PE_Unit_62 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[20] (\Filtr_out_2[20] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[21] (\Filtr_out_2[21] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_287(Ifmap_in_1_296[7:0])
);
  new_PE_Unit_63 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[20] (\Filtr_out_1[20] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_293[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_290(Ifmap_in_1_294[7:0]),
    .\Filtr_out_1[21] (\Filtr_out_1[21] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_291(Ifmap_in_1_297[7:0])
);
  new_PE_Unit_64 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[20] (\Filtr_out_0[20] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_295[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[23:16]),
    .\Filtr_out_0[21] (\Filtr_out_0[21] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_292(Ifmap_in_1_298[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_20 */
module CustomActivation_21 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [15:10] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_15_3;
wire Psum_out_d_14_3;
wire Psum_out_d_14_4;
wire Psum_out_d_13_3;
wire Psum_out_d_12_3;
wire Psum_out_d_12_4;
wire Psum_out_d_12_5;
wire Psum_out_d_11_3;
wire Psum_out_d_11_4;
wire Psum_out_d_10_3;
wire Psum_out_d_14_5;
wire Psum_out_d_12_6;
wire Psum_out_d_12_7;
wire Psum_out_d_11_5;
wire Psum_out_d_10_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_15_s (
    .F(Psum_out_d[15]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_15_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_15_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_14_s (
    .F(Psum_out_d[14]),
    .I0(Psum_out_d_14_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_14_4) 
);
defparam Psum_out_d_14_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_12_s (
    .F(Psum_out_d[12]),
    .I0(Psum_out_d_12_3),
    .I1(Psum_out_tmp[4]),
    .I2(Psum_out_d_12_4),
    .I3(Psum_out_d_12_5) 
);
defparam Psum_out_d_12_s.INIT=16'h0D00;
  LUT4 Psum_out_d_11_s (
    .F(Psum_out_d[11]),
    .I0(Psum_out_d_11_3),
    .I1(Psum_out_d_11_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_12_3) 
);
defparam Psum_out_d_11_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_10_s (
    .F(Psum_out_d[10]),
    .I0(Psum_out_d_10_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_12_3) 
);
defparam Psum_out_d_10_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_12_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_12_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_15_s0 (
    .F(Psum_out_d_15_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_15_s0.INIT=16'h0001;
  LUT4 Psum_out_d_14_s0 (
    .F(Psum_out_d_14_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_14_5) 
);
defparam Psum_out_d_14_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_14_s1 (
    .F(Psum_out_d_14_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_15_3) 
);
defparam Psum_out_d_14_s1.INIT=4'h4;
  LUT4 Psum_out_d_13_s0 (
    .F(Psum_out_d_13_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_15_3) 
);
defparam Psum_out_d_13_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_12_s0 (
    .F(Psum_out_d_12_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_15_3) 
);
defparam Psum_out_d_12_s0.INIT=16'h0100;
  LUT4 Psum_out_d_12_s1 (
    .F(Psum_out_d_12_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_12_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_12_s1.INIT=16'h040B;
  LUT4 Psum_out_d_12_s2 (
    .F(Psum_out_d_12_5),
    .I0(Psum_out_d_12_7),
    .I1(Psum_out_d_14_5),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_12_s2.INIT=16'h35CF;
  LUT4 Psum_out_d_11_s0 (
    .F(Psum_out_d_11_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_11_s0.INIT=16'hE100;
  LUT4 Psum_out_d_11_s1 (
    .F(Psum_out_d_11_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_12_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_11_5) 
);
defparam Psum_out_d_11_s1.INIT=16'h040B;
  LUT4 Psum_out_d_10_s0 (
    .F(Psum_out_d_10_3),
    .I0(Psum_out_d_10_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_10_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_14_s2 (
    .F(Psum_out_d_14_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_14_s2.INIT=8'h01;
  LUT2 Psum_out_d_12_s3 (
    .F(Psum_out_d_12_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_12_s3.INIT=4'h1;
  LUT4 Psum_out_d_12_s4 (
    .F(Psum_out_d_12_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[11]) 
);
defparam Psum_out_d_12_s4.INIT=16'h01FE;
  LUT4 Psum_out_d_11_s2 (
    .F(Psum_out_d_11_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_11_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_10_s1 (
    .F(Psum_out_d_10_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_10_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_13_s1 (
    .F(Psum_out_d[13]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_13_3),
    .I3(Psum_out_d_14_3) 
);
defparam Psum_out_d_13_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_21 */
module sirv_gnrl_dfflr_158 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_299
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_299;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_299[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_299[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_299[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_299[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_299[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_299[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_299[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_299[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_158 */
module shift_register_65 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_300
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_300;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_158 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_299(Ifmap_in_1_300[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_65 */
module mult_ip_65 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[21] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[21] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[21] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_65 */
module sirv_gnrl_dfflr_159 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_159 */
module new_PE_Unit_65 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[21] ,
  Ifmap_in_1,
  Psum_1,
  \Filtr_out_2[22] ,
  Psum_out_tmp,
  Ifmap_in_1_301
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[21] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_1;
output [11:0] \Filtr_out_2[22] ;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_301;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_2[22] [11]),
    .D(\Filtr_out_2[21] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_2[22] [10]),
    .D(\Filtr_out_2[21] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_2[22] [9]),
    .D(\Filtr_out_2[21] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_2[22] [8]),
    .D(\Filtr_out_2[21] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_2[22] [7]),
    .D(\Filtr_out_2[21] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_2[22] [6]),
    .D(\Filtr_out_2[21] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_2[22] [5]),
    .D(\Filtr_out_2[21] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_2[22] [4]),
    .D(\Filtr_out_2[21] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_2[22] [3]),
    .D(\Filtr_out_2[21] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_2[22] [2]),
    .D(\Filtr_out_2[21] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_2[22] [1]),
    .D(\Filtr_out_2[21] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_2[22] [0]),
    .D(\Filtr_out_2[21] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[21] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_301[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[21] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_65 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_300(Ifmap_in_1_301[7:0])
);
  mult_ip_65 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_301[7:0]),
    .\Filtr_out_2[21] (\Filtr_out_2[21] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_159 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_65 */
module sirv_gnrl_dfflr_160 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_302
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_302;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_302[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_302[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_302[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_302[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_302[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_302[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_302[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_302[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_160 */
module shift_register_66 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_303
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_303;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_160 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_302(Ifmap_in_1_303[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_66 */
module mult_ip_66 (
  Ifmap_in_1,
  \Filtr_out_1[21] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[21] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[21] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_66 */
module sirv_gnrl_dfflr_161 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_161 */
module new_PE_Unit_66 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_1[21] ,
  Ifmap_in_1,
  Psum_0,
  Ifmap_in_1_304,
  \Filtr_out_1[22] ,
  Psum_1,
  Ifmap_in_1_305
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_1[21] ;
input [7:0] Ifmap_in_1;
input [13:0] Psum_0;
input [7:0] Ifmap_in_1_304;
output [11:0] \Filtr_out_1[22] ;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_305;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_1[22] [11]),
    .D(\Filtr_out_1[21] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_1[22] [10]),
    .D(\Filtr_out_1[21] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_1[22] [9]),
    .D(\Filtr_out_1[21] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_1[22] [8]),
    .D(\Filtr_out_1[21] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_1[22] [7]),
    .D(\Filtr_out_1[21] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_1[22] [6]),
    .D(\Filtr_out_1[21] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_1[22] [5]),
    .D(\Filtr_out_1[21] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_1[22] [4]),
    .D(\Filtr_out_1[21] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_1[22] [3]),
    .D(\Filtr_out_1[21] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_1[22] [2]),
    .D(\Filtr_out_1[21] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_1[22] [1]),
    .D(\Filtr_out_1[21] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_1[22] [0]),
    .D(\Filtr_out_1[21] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[21] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_305[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[21] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_66 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_303(Ifmap_in_1_305[7:0])
);
  mult_ip_66 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1_304[7:0]),
    .\Filtr_out_1[21] (\Filtr_out_1[21] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_161 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_66 */
module sirv_gnrl_dfflr_162 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[22] 
)
;
input clk_d;
input n6_6;
input en_d;
input [15:8] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[22] ;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(\Ifmap_shift_out_1[22] [6]),
    .D(Ifmap_shift_in_d[14]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(\Ifmap_shift_out_1[22] [5]),
    .D(Ifmap_shift_in_d[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(\Ifmap_shift_out_1[22] [4]),
    .D(Ifmap_shift_in_d[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(\Ifmap_shift_out_1[22] [3]),
    .D(Ifmap_shift_in_d[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(\Ifmap_shift_out_1[22] [2]),
    .D(Ifmap_shift_in_d[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(\Ifmap_shift_out_1[22] [1]),
    .D(Ifmap_shift_in_d[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(\Ifmap_shift_out_1[22] [0]),
    .D(Ifmap_shift_in_d[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(\Ifmap_shift_out_1[22] [7]),
    .D(Ifmap_shift_in_d[15]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_162 */
module sirv_gnrl_dfflr_163 (
  clk_d,
  n6_6,
  en_d,
  \Ifmap_shift_out_1[22] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] \Ifmap_shift_out_1[22] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(\Ifmap_shift_out_1[22] [6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(\Ifmap_shift_out_1[22] [5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(\Ifmap_shift_out_1[22] [4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(\Ifmap_shift_out_1[22] [3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(\Ifmap_shift_out_1[22] [2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(\Ifmap_shift_out_1[22] [1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(\Ifmap_shift_out_1[22] [0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(\Ifmap_shift_out_1[22] [7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_163 */
module shift_register_67 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  \Ifmap_shift_out_1[22] ,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [15:8] Ifmap_shift_in_d;
output [7:0] \Ifmap_shift_out_1[22] ;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_162 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[15:8]),
    .\Ifmap_shift_out_1[22] (\Ifmap_shift_out_1[22] [7:0])
);
  sirv_gnrl_dfflr_163 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .\Ifmap_shift_out_1[22] (\Ifmap_shift_out_1[22] [7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_67 */
module mult_ip_67 (
  Ifmap_in_1,
  \Filtr_out_0[21] ,
  result_2
)
;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[21] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[21] [11:8]}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam P_11_s0.MULT_RESET_MODE="SYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="BYPASS";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_67 */
module sirv_gnrl_dfflr_164 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_164 */
module new_PE_Unit_67 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[21] ,
  Ifmap_in_1,
  Ifmap_shift_in_d,
  \Filtr_out_0[22] ,
  Psum_0,
  Ifmap_in_1_306
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[21] ;
input [7:0] Ifmap_in_1;
input [15:8] Ifmap_shift_in_d;
output [11:0] \Filtr_out_0[22] ;
output [13:0] Psum_0;
output [7:0] Ifmap_in_1_306;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] \Ifmap_shift_out_1[22] ;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Filtr_out_11_s0 (
    .Q(\Filtr_out_0[22] [11]),
    .D(\Filtr_out_0[21] [11]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_11_s0.INIT=1'b0;
  DLCE Filtr_out_10_s0 (
    .Q(\Filtr_out_0[22] [10]),
    .D(\Filtr_out_0[21] [10]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_10_s0.INIT=1'b0;
  DLCE Filtr_out_9_s0 (
    .Q(\Filtr_out_0[22] [9]),
    .D(\Filtr_out_0[21] [9]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_9_s0.INIT=1'b0;
  DLCE Filtr_out_8_s0 (
    .Q(\Filtr_out_0[22] [8]),
    .D(\Filtr_out_0[21] [8]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_8_s0.INIT=1'b0;
  DLCE Filtr_out_7_s0 (
    .Q(\Filtr_out_0[22] [7]),
    .D(\Filtr_out_0[21] [7]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_7_s0.INIT=1'b0;
  DLCE Filtr_out_6_s0 (
    .Q(\Filtr_out_0[22] [6]),
    .D(\Filtr_out_0[21] [6]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_6_s0.INIT=1'b0;
  DLCE Filtr_out_5_s0 (
    .Q(\Filtr_out_0[22] [5]),
    .D(\Filtr_out_0[21] [5]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_5_s0.INIT=1'b0;
  DLCE Filtr_out_4_s0 (
    .Q(\Filtr_out_0[22] [4]),
    .D(\Filtr_out_0[21] [4]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_4_s0.INIT=1'b0;
  DLCE Filtr_out_3_s0 (
    .Q(\Filtr_out_0[22] [3]),
    .D(\Filtr_out_0[21] [3]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_3_s0.INIT=1'b0;
  DLCE Filtr_out_2_s0 (
    .Q(\Filtr_out_0[22] [2]),
    .D(\Filtr_out_0[21] [2]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_2_s0.INIT=1'b0;
  DLCE Filtr_out_1_s0 (
    .Q(\Filtr_out_0[22] [1]),
    .D(\Filtr_out_0[21] [1]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_1_s0.INIT=1'b0;
  DLCE Filtr_out_0_s0 (
    .Q(\Filtr_out_0[22] [0]),
    .D(\Filtr_out_0[21] [0]),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Filtr_out_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,\Ifmap_shift_out_1[22] [7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[21] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_306[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[21] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_67 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[15:8]),
    .\Ifmap_shift_out_1[22] (\Ifmap_shift_out_1[22] [7:0]),
    .Ifmap_in_1(Ifmap_in_1_306[7:0])
);
  mult_ip_67 mult_8x4_2 (
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[21] (\Filtr_out_0[21] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_164 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_67 */
module middle_new_PE_21 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_2[21] ,
  Ifmap_in_1,
  \Filtr_out_1[21] ,
  Ifmap_in_1_307,
  Ifmap_in_1_308,
  \Filtr_out_0[21] ,
  Ifmap_in_1_309,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  \Filtr_out_2[22] ,
  Ifmap_in_1_310,
  \Filtr_out_1[22] ,
  Ifmap_in_1_311,
  \Filtr_out_0[22] ,
  Ifmap_in_1_312,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_2[21] ;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[21] ;
input [7:0] Ifmap_in_1_307;
input [7:0] Ifmap_in_1_308;
input [11:0] \Filtr_out_0[21] ;
input [7:0] Ifmap_in_1_309;
input [15:8] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [11:0] \Filtr_out_2[22] ;
output [7:0] Ifmap_in_1_310;
output [11:0] \Filtr_out_1[22] ;
output [7:0] Ifmap_in_1_311;
output [11:0] \Filtr_out_0[22] ;
output [7:0] Ifmap_in_1_312;
output [15:10] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_21 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[15:10])
);
  new_PE_Unit_65 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[21] (\Filtr_out_2[21] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Psum_1(Psum_1[13:0]),
    .\Filtr_out_2[22] (\Filtr_out_2[22] [11:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_301(Ifmap_in_1_310[7:0])
);
  new_PE_Unit_66 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_1[21] (\Filtr_out_1[21] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_307[7:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_304(Ifmap_in_1_308[7:0]),
    .\Filtr_out_1[22] (\Filtr_out_1[22] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_305(Ifmap_in_1_311[7:0])
);
  new_PE_Unit_67 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[21] (\Filtr_out_0[21] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_309[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[15:8]),
    .\Filtr_out_0[22] (\Filtr_out_0[22] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Ifmap_in_1_306(Ifmap_in_1_312[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_21 */
module CustomActivation_22 (
  Psum_out_tmp,
  dout_1_4,
  dout_0_4,
  Psum_out_d
)
;
input [13:0] Psum_out_tmp;
output dout_1_4;
output dout_0_4;
output [7:2] Psum_out_d;
wire n94_6;
wire n95_4;
wire dout_1_6;
wire dout_0_7;
wire dout_0_6;
wire Psum_out_d_7_3;
wire Psum_out_d_6_3;
wire Psum_out_d_6_4;
wire Psum_out_d_5_3;
wire Psum_out_d_4_3;
wire Psum_out_d_4_4;
wire Psum_out_d_4_5;
wire Psum_out_d_3_3;
wire Psum_out_d_3_4;
wire Psum_out_d_2_3;
wire Psum_out_d_6_5;
wire Psum_out_d_4_6;
wire Psum_out_d_4_7;
wire Psum_out_d_3_5;
wire Psum_out_d_2_4;
wire VCC;
wire GND;
  LUT3 dout_1_s7 (
    .F(n94_6),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_1_s7.INIT=8'h35;
  LUT3 dout_0_s6 (
    .F(n95_4),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]) 
);
defparam dout_0_s6.INIT=8'hCA;
  LUT4 Psum_out_d_7_s (
    .F(Psum_out_d[7]),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_7_3),
    .I2(Psum_out_tmp[11]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_7_s.INIT=16'hFFB0;
  LUT4 Psum_out_d_6_s (
    .F(Psum_out_d[6]),
    .I0(Psum_out_d_6_3),
    .I1(dout_0_7),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_d_6_4) 
);
defparam Psum_out_d_6_s.INIT=16'hBAAB;
  LUT4 Psum_out_d_4_s (
    .F(Psum_out_d[4]),
    .I0(Psum_out_tmp[4]),
    .I1(Psum_out_d_4_3),
    .I2(Psum_out_d_4_4),
    .I3(Psum_out_d_4_5) 
);
defparam Psum_out_d_4_s.INIT=16'hB0BB;
  LUT4 Psum_out_d_3_s (
    .F(Psum_out_d[3]),
    .I0(Psum_out_d_3_3),
    .I1(Psum_out_d_3_4),
    .I2(Psum_out_tmp[3]),
    .I3(Psum_out_d_4_3) 
);
defparam Psum_out_d_3_s.INIT=16'hF0EE;
  LUT3 Psum_out_d_2_s (
    .F(Psum_out_d[2]),
    .I0(Psum_out_d_2_3),
    .I1(Psum_out_tmp[2]),
    .I2(Psum_out_d_4_3) 
);
defparam Psum_out_d_2_s.INIT=8'hCA;
  LUT3 dout_1_s6 (
    .F(dout_1_6),
    .I0(Psum_out_d_4_3),
    .I1(Psum_out_tmp[1]),
    .I2(Psum_out_tmp[6]) 
);
defparam dout_1_s6.INIT=8'h0D;
  LUT2 dout_1_s5 (
    .F(dout_0_7),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]) 
);
defparam dout_1_s5.INIT=4'hE;
  LUT3 dout_0_s5 (
    .F(dout_0_6),
    .I0(Psum_out_tmp[0]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_d_4_3) 
);
defparam dout_0_s5.INIT=8'hAC;
  LUT4 Psum_out_d_7_s0 (
    .F(Psum_out_d_7_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[9]),
    .I2(Psum_out_tmp[7]),
    .I3(Psum_out_tmp[6]) 
);
defparam Psum_out_d_7_s0.INIT=16'h0001;
  LUT4 Psum_out_d_6_s0 (
    .F(Psum_out_d_6_3),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_6_5) 
);
defparam Psum_out_d_6_s0.INIT=16'hC8FC;
  LUT2 Psum_out_d_6_s1 (
    .F(Psum_out_d_6_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_d_7_3) 
);
defparam Psum_out_d_6_s1.INIT=4'h4;
  LUT4 Psum_out_d_5_s0 (
    .F(Psum_out_d_5_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[5]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_d_7_3) 
);
defparam Psum_out_d_5_s0.INIT=16'hF10F;
  LUT4 Psum_out_d_4_s0 (
    .F(Psum_out_d_4_3),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[10]),
    .I2(dout_0_7),
    .I3(Psum_out_d_7_3) 
);
defparam Psum_out_d_4_s0.INIT=16'h0100;
  LUT4 Psum_out_d_4_s1 (
    .F(Psum_out_d_4_4),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_d_4_6),
    .I2(dout_0_7),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_4_s1.INIT=16'h0B04;
  LUT4 Psum_out_d_4_s2 (
    .F(Psum_out_d_4_5),
    .I0(Psum_out_tmp[11]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_d_4_7),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_4_s2.INIT=16'h61BF;
  LUT4 Psum_out_d_3_s0 (
    .F(Psum_out_d_3_3),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[10]),
    .I2(Psum_out_tmp[11]),
    .I3(Psum_out_tmp[13]) 
);
defparam Psum_out_d_3_s0.INIT=16'hE100;
  LUT4 Psum_out_d_3_s1 (
    .F(Psum_out_d_3_4),
    .I0(Psum_out_tmp[12]),
    .I1(Psum_out_d_4_6),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_d_3_5) 
);
defparam Psum_out_d_3_s1.INIT=16'h040B;
  LUT4 Psum_out_d_2_s0 (
    .F(Psum_out_d_2_3),
    .I0(Psum_out_d_2_4),
    .I1(Psum_out_tmp[7]),
    .I2(Psum_out_tmp[6]),
    .I3(dout_0_7) 
);
defparam Psum_out_d_2_s0.INIT=16'h55C3;
  LUT3 Psum_out_d_6_s2 (
    .F(Psum_out_d_6_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[11]),
    .I2(Psum_out_tmp[10]) 
);
defparam Psum_out_d_6_s2.INIT=8'h01;
  LUT2 Psum_out_d_4_s3 (
    .F(Psum_out_d_4_6),
    .I0(Psum_out_tmp[7]),
    .I1(Psum_out_tmp[6]) 
);
defparam Psum_out_d_4_s3.INIT=4'h1;
  LUT4 Psum_out_d_4_s4 (
    .F(Psum_out_d_4_7),
    .I0(Psum_out_tmp[8]),
    .I1(Psum_out_tmp[13]),
    .I2(Psum_out_tmp[9]),
    .I3(Psum_out_tmp[10]) 
);
defparam Psum_out_d_4_s4.INIT=16'h000D;
  LUT4 Psum_out_d_3_s2 (
    .F(Psum_out_d_3_5),
    .I0(Psum_out_tmp[9]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[10]),
    .I3(Psum_out_tmp[12]) 
);
defparam Psum_out_d_3_s2.INIT=16'h1E33;
  LUT4 Psum_out_d_2_s1 (
    .F(Psum_out_d_2_4),
    .I0(Psum_out_tmp[10]),
    .I1(Psum_out_tmp[8]),
    .I2(Psum_out_tmp[13]),
    .I3(Psum_out_tmp[9]) 
);
defparam Psum_out_d_2_s1.INIT=16'h53AC;
  LUT4 Psum_out_d_5_s1 (
    .F(Psum_out_d[5]),
    .I0(Psum_out_tmp[13]),
    .I1(Psum_out_tmp[12]),
    .I2(Psum_out_d_5_3),
    .I3(Psum_out_d_6_3) 
);
defparam Psum_out_d_5_s1.INIT=16'h00EF;
  MUX2_LUT5 dout_1_s3 (
    .O(dout_1_4),
    .I0(dout_1_6),
    .I1(n94_6),
    .S0(dout_0_7) 
);
  MUX2_LUT5 dout_0_s3 (
    .O(dout_0_4),
    .I0(dout_0_6),
    .I1(n95_4),
    .S0(dout_0_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CustomActivation_22 */
module sirv_gnrl_dfflr_165 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_313
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_313;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_313[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_313[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_313[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_313[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_313[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_313[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_313[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_313[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_165 */
module shift_register_68 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_314
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_314;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_165 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_313(Ifmap_in_1_314[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_68 */
module mult_ip_68 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_2[22] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_2[22] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[22] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_68 */
module sirv_gnrl_dfflr_166 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_out_tmp
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_out_tmp;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_out_tmp[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_out_tmp[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_out_tmp[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_out_tmp[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_out_tmp[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_out_tmp[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_out_tmp[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_out_tmp[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_out_tmp[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_out_tmp[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_out_tmp[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_out_tmp[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_out_tmp[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_out_tmp[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_166 */
module new_PE_Unit_68 (
  en_d,
  n6_6,
  clk_d,
  Ifmap_in_1,
  \Filtr_out_2[22] ,
  Psum_1,
  Psum_out_tmp,
  Ifmap_in_1_315
)
;
input en_d;
input n6_6;
input clk_d;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_2[22] ;
input [13:0] Psum_1;
output [13:0] Psum_out_tmp;
output [7:0] Ifmap_in_1_315;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[22] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_315[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_2[22] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_1[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_1[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_1[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_1[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_1[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_1[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_1[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_1[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_1[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_1[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_1[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_1[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_68 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_314(Ifmap_in_1_315[7:0])
);
  mult_ip_68 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_315[7:0]),
    .\Filtr_out_2[22] (\Filtr_out_2[22] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_166 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_68 */
module sirv_gnrl_dfflr_167 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_316
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_316;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1_316[6]),
    .D(Ifmap_in_1[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1_316[5]),
    .D(Ifmap_in_1[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1_316[4]),
    .D(Ifmap_in_1[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1_316[3]),
    .D(Ifmap_in_1[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1_316[2]),
    .D(Ifmap_in_1[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1_316[1]),
    .D(Ifmap_in_1[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1_316[0]),
    .D(Ifmap_in_1[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1_316[7]),
    .D(Ifmap_in_1[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_167 */
module shift_register_69 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_1,
  Ifmap_in_1_317
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_1;
output [7:0] Ifmap_in_1_317;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_167 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_316(Ifmap_in_1_317[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_69 */
module mult_ip_69 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_1[22] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_1[22] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[22] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_69 */
module sirv_gnrl_dfflr_168 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_1
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_1;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_1[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_1[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_1[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_1[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_1[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_1[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_1[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_1[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_1[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_1[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_1[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_1[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_1[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_1[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_168 */
module new_PE_Unit_69 (
  en_d,
  n6_6,
  clk_d,
  Ifmap_in_1,
  \Filtr_out_1[22] ,
  Psum_0,
  Psum_1,
  Ifmap_in_1_318
)
;
input en_d;
input n6_6;
input clk_d;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_1[22] ;
input [13:0] Psum_0;
output [13:0] Psum_1;
output [7:0] Ifmap_in_1_318;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_4;
wire n112_3;
wire n112_4;
wire n111_3;
wire n111_4;
wire n110_3;
wire n110_4;
wire n109_3;
wire n109_4;
wire n108_3;
wire n108_4;
wire n107_3;
wire n107_4;
wire n106_3;
wire n106_4;
wire n105_3;
wire n105_4;
wire n104_3;
wire n104_1_COUT;
wire [13:0] Psum_tmp;
wire [11:0] result_0;
wire [11:0] result_2;
wire [47:12] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_3),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_12_s0 (
    .DOUT({DOUT[47:12],result_0[11:0]}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[22] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1_318[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_1[22] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam add_12_s0.MULT_RESET_MODE="ASYNC";
defparam add_12_s0.A0REG_CLK="BYPASS";
defparam add_12_s0.A0REG_CE="CE0";
defparam add_12_s0.A0REG_RESET="RESET0";
defparam add_12_s0.A1REG_CLK="BYPASS";
defparam add_12_s0.A1REG_CE="CE0";
defparam add_12_s0.A1REG_RESET="RESET0";
defparam add_12_s0.B0REG_CLK="BYPASS";
defparam add_12_s0.B0REG_CE="CE0";
defparam add_12_s0.B0REG_RESET="RESET0";
defparam add_12_s0.B1REG_CLK="BYPASS";
defparam add_12_s0.B1REG_CE="CE0";
defparam add_12_s0.B1REG_RESET="RESET0";
defparam add_12_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_IREG_CE="CE0";
defparam add_12_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_IREG_CE="CE0";
defparam add_12_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_IREG_CE="CE0";
defparam add_12_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_12_s0.PREG0_CLK="BYPASS";
defparam add_12_s0.PREG0_CE="CE0";
defparam add_12_s0.PREG0_RESET="RESET0";
defparam add_12_s0.PREG1_CLK="BYPASS";
defparam add_12_s0.PREG1_CE="CE0";
defparam add_12_s0.PREG1_RESET="RESET0";
defparam add_12_s0.FB_PREG_EN="FALSE";
defparam add_12_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_12_s0.ACCSEL_PREG_CE="CE0";
defparam add_12_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB0_PREG_CE="CE0";
defparam add_12_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_12_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_12_s0.ADDSUB1_PREG_CE="CE0";
defparam add_12_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_12_s0.OREG_CLK="BYPASS";
defparam add_12_s0.OREG_CE="CE0";
defparam add_12_s0.OREG_RESET="RESET0";
defparam add_12_s0.PRE_LOAD=48'h000000000000;
defparam add_12_s0.CASI_SEL=1'b0;
defparam add_12_s0.ACC_SEL=1'b0;
defparam add_12_s0.ADD_SUB_0=1'b0;
defparam add_12_s0.ADD_SUB_1=1'b0;
defparam add_12_s0.CASISEL_IREG_CE="CE0";
defparam add_12_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_IREG_RESET="RESET0";
defparam add_12_s0.CASISEL_PREG_CE="CE0";
defparam add_12_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_12_s0.CASISEL_PREG_RESET="RESET0";
defparam add_12_s0.DYN_ACC_SEL="FALSE";
defparam add_12_s0.DYN_ADD_SUB_0="FALSE";
defparam add_12_s0.DYN_ADD_SUB_1="FALSE";
defparam add_12_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(Psum_0[0]),
    .I1(result_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(Psum_0[1]),
    .I1(result_0[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(Psum_0[2]),
    .I1(result_0[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(Psum_0[3]),
    .I1(result_0[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(Psum_0[4]),
    .I1(result_0[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(Psum_0[5]),
    .I1(result_0[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(Psum_0[6]),
    .I1(result_0[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(Psum_0[7]),
    .I1(result_0[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(Psum_0[8]),
    .I1(result_0[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(Psum_0[9]),
    .I1(result_0[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(Psum_0[10]),
    .I1(result_0[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(Psum_0[11]),
    .I1(result_0[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(Psum_0[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(Psum_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(n117_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(n116_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(n115_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(n114_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_4),
    .I0(n113_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n112_s0 (
    .SUM(n112_3),
    .COUT(n112_4),
    .I0(n112_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_4) 
);
defparam n112_s0.ALU_MODE=0;
  ALU n111_s0 (
    .SUM(n111_3),
    .COUT(n111_4),
    .I0(n111_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_4) 
);
defparam n111_s0.ALU_MODE=0;
  ALU n110_s0 (
    .SUM(n110_3),
    .COUT(n110_4),
    .I0(n110_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_4) 
);
defparam n110_s0.ALU_MODE=0;
  ALU n109_s0 (
    .SUM(n109_3),
    .COUT(n109_4),
    .I0(n109_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_4) 
);
defparam n109_s0.ALU_MODE=0;
  ALU n108_s0 (
    .SUM(n108_3),
    .COUT(n108_4),
    .I0(n108_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_4) 
);
defparam n108_s0.ALU_MODE=0;
  ALU n107_s0 (
    .SUM(n107_3),
    .COUT(n107_4),
    .I0(n107_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_4) 
);
defparam n107_s0.ALU_MODE=0;
  ALU n106_s0 (
    .SUM(n106_3),
    .COUT(n106_4),
    .I0(n106_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_4) 
);
defparam n106_s0.ALU_MODE=0;
  ALU n105_s0 (
    .SUM(n105_3),
    .COUT(n105_4),
    .I0(n105_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_4) 
);
defparam n105_s0.ALU_MODE=0;
  ALU n104_s0 (
    .SUM(n104_3),
    .COUT(n104_1_COUT),
    .I0(n104_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_4) 
);
defparam n104_s0.ALU_MODE=0;
  shift_register_69 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .Ifmap_in_1_317(Ifmap_in_1_318[7:0])
);
  mult_ip_69 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1_318[7:0]),
    .\Filtr_out_1[22] (\Filtr_out_1[22] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_168 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_1(Psum_1[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_69 */
module sirv_gnrl_dfflr_169 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  Ifmap_in_0
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_shift_in_d;
output [7:0] Ifmap_in_0;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_0[6]),
    .D(Ifmap_shift_in_d[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_0[5]),
    .D(Ifmap_shift_in_d[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_0[4]),
    .D(Ifmap_shift_in_d[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_0[3]),
    .D(Ifmap_shift_in_d[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_0[2]),
    .D(Ifmap_shift_in_d[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_0[1]),
    .D(Ifmap_shift_in_d[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_0[0]),
    .D(Ifmap_shift_in_d[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_0[7]),
    .D(Ifmap_shift_in_d[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_169 */
module sirv_gnrl_dfflr_170 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_in_0,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_in_0;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  DFFCE qout_r_6_s0 (
    .Q(Ifmap_in_1[6]),
    .D(Ifmap_in_0[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Ifmap_in_1[5]),
    .D(Ifmap_in_0[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Ifmap_in_1[4]),
    .D(Ifmap_in_0[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Ifmap_in_1[3]),
    .D(Ifmap_in_0[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Ifmap_in_1[2]),
    .D(Ifmap_in_0[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Ifmap_in_1[1]),
    .D(Ifmap_in_0[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Ifmap_in_1[0]),
    .D(Ifmap_in_0[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Ifmap_in_1[7]),
    .D(Ifmap_in_0[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_170 */
module shift_register_70 (
  clk_d,
  n6_6,
  en_d,
  Ifmap_shift_in_d,
  Ifmap_in_0,
  Ifmap_in_1
)
;
input clk_d;
input n6_6;
input en_d;
input [7:0] Ifmap_shift_in_d;
output [7:0] Ifmap_in_0;
output [7:0] Ifmap_in_1;
wire VCC;
wire GND;
  sirv_gnrl_dfflr_169 reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[7:0]),
    .Ifmap_in_0(Ifmap_in_0[7:0])
);
  sirv_gnrl_dfflr_170 reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_in_0(Ifmap_in_0[7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* shift_register_70 */
module mult_ip_70 (
  clk_d,
  en_d,
  n6_6,
  Ifmap_in_1,
  \Filtr_out_0[22] ,
  result_2
)
;
input clk_d;
input en_d;
input n6_6;
input [7:0] Ifmap_in_1;
input [11:8] \Filtr_out_0[22] ;
output [11:0] result_2;
wire [23:12] DOUT;
wire VCC;
wire GND;
  MULT12X12 P_11_s0 (
    .DOUT({DOUT[23:12],result_2[11:0]}),
    .A({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[22] [11:8]}),
    .CLK({GND,clk_d}),
    .CE({VCC,en_d}),
    .RESET({GND,n6_6}) 
);
defparam P_11_s0.MULT_RESET_MODE="ASYNC";
defparam P_11_s0.OREG_CLK="BYPASS";
defparam P_11_s0.OREG_CE="CE0";
defparam P_11_s0.OREG_RESET="RESET0";
defparam P_11_s0.AREG_CLK="CLK0";
defparam P_11_s0.AREG_CE="CE0";
defparam P_11_s0.AREG_RESET="RESET0";
defparam P_11_s0.BREG_CLK="BYPASS";
defparam P_11_s0.BREG_CE="CE0";
defparam P_11_s0.BREG_RESET="RESET0";
defparam P_11_s0.PREG_CLK="BYPASS";
defparam P_11_s0.PREG_CE="CE0";
defparam P_11_s0.PREG_RESET="RESET0";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mult_ip_70 */
module sirv_gnrl_dfflr_171 (
  clk_d,
  n6_6,
  en_d,
  Psum_tmp,
  Psum_0
)
;
input clk_d;
input n6_6;
input en_d;
input [13:0] Psum_tmp;
output [13:0] Psum_0;
wire VCC;
wire GND;
  DFFCE qout_r_12_s0 (
    .Q(Psum_0[12]),
    .D(Psum_tmp[12]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_11_s0 (
    .Q(Psum_0[11]),
    .D(Psum_tmp[11]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_10_s0 (
    .Q(Psum_0[10]),
    .D(Psum_tmp[10]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_9_s0 (
    .Q(Psum_0[9]),
    .D(Psum_tmp[9]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_8_s0 (
    .Q(Psum_0[8]),
    .D(Psum_tmp[8]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_7_s0 (
    .Q(Psum_0[7]),
    .D(Psum_tmp[7]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_6_s0 (
    .Q(Psum_0[6]),
    .D(Psum_tmp[6]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_5_s0 (
    .Q(Psum_0[5]),
    .D(Psum_tmp[5]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_4_s0 (
    .Q(Psum_0[4]),
    .D(Psum_tmp[4]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_3_s0 (
    .Q(Psum_0[3]),
    .D(Psum_tmp[3]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_2_s0 (
    .Q(Psum_0[2]),
    .D(Psum_tmp[2]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_1_s0 (
    .Q(Psum_0[1]),
    .D(Psum_tmp[1]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_0_s0 (
    .Q(Psum_0[0]),
    .D(Psum_tmp[0]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  DFFCE qout_r_13_s0 (
    .Q(Psum_0[13]),
    .D(Psum_tmp[13]),
    .CLK(clk_d),
    .CLEAR(n6_6),
    .CE(en_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sirv_gnrl_dfflr_171 */
module new_PE_Unit_70 (
  en_d,
  n6_6,
  clk_d,
  \Filtr_out_0[22] ,
  Ifmap_shift_in_d,
  Psum_0
)
;
input en_d;
input n6_6;
input clk_d;
input [11:0] \Filtr_out_0[22] ;
input [7:0] Ifmap_shift_in_d;
output [13:0] Psum_0;
wire n89_1;
wire n90_1;
wire n91_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n100_1;
wire n101_1;
wire n102_1;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_0_COUT;
wire [13:0] Psum_tmp;
wire [7:0] Ifmap_in_0;
wire [7:0] Ifmap_in_1;
wire [11:0] result_2;
wire [47:14] DOUT;
wire [47:0] CASO;
wire VCC;
wire GND;
  DLCE Psum_tmp_12_s0 (
    .Q(Psum_tmp[12]),
    .D(n105_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_12_s0.INIT=1'b0;
  DLCE Psum_tmp_11_s0 (
    .Q(Psum_tmp[11]),
    .D(n106_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_11_s0.INIT=1'b0;
  DLCE Psum_tmp_10_s0 (
    .Q(Psum_tmp[10]),
    .D(n107_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_10_s0.INIT=1'b0;
  DLCE Psum_tmp_9_s0 (
    .Q(Psum_tmp[9]),
    .D(n108_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_9_s0.INIT=1'b0;
  DLCE Psum_tmp_8_s0 (
    .Q(Psum_tmp[8]),
    .D(n109_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_8_s0.INIT=1'b0;
  DLCE Psum_tmp_7_s0 (
    .Q(Psum_tmp[7]),
    .D(n110_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_7_s0.INIT=1'b0;
  DLCE Psum_tmp_6_s0 (
    .Q(Psum_tmp[6]),
    .D(n111_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_6_s0.INIT=1'b0;
  DLCE Psum_tmp_5_s0 (
    .Q(Psum_tmp[5]),
    .D(n112_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_5_s0.INIT=1'b0;
  DLCE Psum_tmp_4_s0 (
    .Q(Psum_tmp[4]),
    .D(n113_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_4_s0.INIT=1'b0;
  DLCE Psum_tmp_3_s0 (
    .Q(Psum_tmp[3]),
    .D(n114_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_3_s0.INIT=1'b0;
  DLCE Psum_tmp_2_s0 (
    .Q(Psum_tmp[2]),
    .D(n115_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_2_s0.INIT=1'b0;
  DLCE Psum_tmp_1_s0 (
    .Q(Psum_tmp[1]),
    .D(n116_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_1_s0.INIT=1'b0;
  DLCE Psum_tmp_0_s0 (
    .Q(Psum_tmp[0]),
    .D(n117_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_0_s0.INIT=1'b0;
  DLCE Psum_tmp_13_s0 (
    .Q(Psum_tmp[13]),
    .D(n104_1),
    .G(en_d),
    .CLEAR(n6_6),
    .GE(VCC) 
);
defparam Psum_tmp_13_s0.INIT=1'b0;
  MULTADDALU12X12 add_13_s0 (
    .DOUT({DOUT[47:14],n89_1,n90_1,n91_1,n92_1,n93_1,n94_1,n95_1,n96_1,n97_1,n98_1,n99_1,n100_1,n101_1,n102_1}),
    .CASO(CASO[47:0]),
    .A0({GND,GND,GND,GND,Ifmap_in_0[7:0]}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[22] [3:0]}),
    .A1({GND,GND,GND,GND,Ifmap_in_1[7:0]}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,\Filtr_out_0[22] [7:4]}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,GND}),
    .CE({VCC,VCC}),
    .RESET({GND,GND}) 
);
defparam add_13_s0.MULT_RESET_MODE="SYNC";
defparam add_13_s0.A0REG_CLK="BYPASS";
defparam add_13_s0.A0REG_CE="CE0";
defparam add_13_s0.A0REG_RESET="RESET0";
defparam add_13_s0.A1REG_CLK="BYPASS";
defparam add_13_s0.A1REG_CE="CE0";
defparam add_13_s0.A1REG_RESET="RESET0";
defparam add_13_s0.B0REG_CLK="BYPASS";
defparam add_13_s0.B0REG_CE="CE0";
defparam add_13_s0.B0REG_RESET="RESET0";
defparam add_13_s0.B1REG_CLK="BYPASS";
defparam add_13_s0.B1REG_CE="CE0";
defparam add_13_s0.B1REG_RESET="RESET0";
defparam add_13_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_IREG_CE="CE0";
defparam add_13_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_IREG_CE="CE0";
defparam add_13_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_IREG_CE="CE0";
defparam add_13_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_13_s0.PREG0_CLK="BYPASS";
defparam add_13_s0.PREG0_CE="CE0";
defparam add_13_s0.PREG0_RESET="RESET0";
defparam add_13_s0.PREG1_CLK="BYPASS";
defparam add_13_s0.PREG1_CE="CE0";
defparam add_13_s0.PREG1_RESET="RESET0";
defparam add_13_s0.FB_PREG_EN="FALSE";
defparam add_13_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_13_s0.ACCSEL_PREG_CE="CE0";
defparam add_13_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB0_PREG_CE="CE0";
defparam add_13_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_13_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_13_s0.ADDSUB1_PREG_CE="CE0";
defparam add_13_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_13_s0.OREG_CLK="BYPASS";
defparam add_13_s0.OREG_CE="CE0";
defparam add_13_s0.OREG_RESET="RESET0";
defparam add_13_s0.PRE_LOAD=48'h000000000000;
defparam add_13_s0.CASI_SEL=1'b0;
defparam add_13_s0.ACC_SEL=1'b0;
defparam add_13_s0.ADD_SUB_0=1'b0;
defparam add_13_s0.ADD_SUB_1=1'b0;
defparam add_13_s0.CASISEL_IREG_CE="CE0";
defparam add_13_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_IREG_RESET="RESET0";
defparam add_13_s0.CASISEL_PREG_CE="CE0";
defparam add_13_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_13_s0.CASISEL_PREG_RESET="RESET0";
defparam add_13_s0.DYN_ACC_SEL="FALSE";
defparam add_13_s0.DYN_ADD_SUB_0="FALSE";
defparam add_13_s0.DYN_ADD_SUB_1="FALSE";
defparam add_13_s0.DYN_CASI_SEL="FALSE";
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(n102_1),
    .I1(result_2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(n101_1),
    .I1(result_2[1]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(n100_1),
    .I1(result_2[2]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(n99_1),
    .I1(result_2[3]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(n98_1),
    .I1(result_2[4]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(n97_1),
    .I1(result_2[5]),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(n96_1),
    .I1(result_2[6]),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(n95_1),
    .I1(result_2[7]),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(n94_1),
    .I1(result_2[8]),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(n93_1),
    .I1(result_2[9]),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(n92_1),
    .I1(result_2[10]),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(n91_1),
    .I1(result_2[11]),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(n90_1),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_0_COUT),
    .I0(n89_1),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  shift_register_70 shift_register_0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[7:0]),
    .Ifmap_in_0(Ifmap_in_0[7:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0])
);
  mult_ip_70 mult_8x4_2 (
    .clk_d(clk_d),
    .en_d(en_d),
    .n6_6(n6_6),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_0[22] (\Filtr_out_0[22] [11:8]),
    .result_2(result_2[11:0])
);
  sirv_gnrl_dfflr_171 Psum_reg (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Psum_tmp(Psum_tmp[13:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* new_PE_Unit_70 */
module middle_new_PE_22 (
  en_d,
  n6_6,
  clk_d,
  Ifmap_in_1,
  \Filtr_out_2[22] ,
  Ifmap_in_1_319,
  \Filtr_out_1[22] ,
  \Filtr_out_0[22] ,
  Ifmap_shift_in_d,
  dout_1_4,
  dout_0_4,
  Ifmap_in_1_320,
  Ifmap_in_1_321,
  Psum_out_d
)
;
input en_d;
input n6_6;
input clk_d;
input [7:0] Ifmap_in_1;
input [11:0] \Filtr_out_2[22] ;
input [7:0] Ifmap_in_1_319;
input [11:0] \Filtr_out_1[22] ;
input [11:0] \Filtr_out_0[22] ;
input [7:0] Ifmap_shift_in_d;
output dout_1_4;
output dout_0_4;
output [7:0] Ifmap_in_1_320;
output [7:0] Ifmap_in_1_321;
output [7:2] Psum_out_d;
wire [13:0] Psum_out_tmp;
wire [13:0] Psum_1;
wire [13:0] Psum_0;
wire VCC;
wire GND;
  CustomActivation_22 CustomActivation_inst (
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .Psum_out_d(Psum_out_d[7:2])
);
  new_PE_Unit_68 new_PE_Unit_2 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_2[22] (\Filtr_out_2[22] [11:0]),
    .Psum_1(Psum_1[13:0]),
    .Psum_out_tmp(Psum_out_tmp[13:0]),
    .Ifmap_in_1_315(Ifmap_in_1_320[7:0])
);
  new_PE_Unit_69 new_PE_Unit_1 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .Ifmap_in_1(Ifmap_in_1_319[7:0]),
    .\Filtr_out_1[22] (\Filtr_out_1[22] [11:0]),
    .Psum_0(Psum_0[13:0]),
    .Psum_1(Psum_1[13:0]),
    .Ifmap_in_1_318(Ifmap_in_1_321[7:0])
);
  new_PE_Unit_70 new_PE_Unit_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_0[22] (\Filtr_out_0[22] [11:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[7:0]),
    .Psum_0(Psum_0[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* middle_new_PE_22 */
module middle_new_PEx24 (
  clk,
  rst_n,
  en,
  Ifmap_shift_in,
  Filtr_in_2,
  Filtr_in_1,
  Filtr_in_0,
  Psum_out
)
;
input clk;
input rst_n;
input en;
input [207:0] Ifmap_shift_in;
input [11:0] Filtr_in_2;
input [11:0] Filtr_in_1;
input [11:0] Filtr_in_0;
output [191:0] Psum_out;
wire clk_d;
wire rst_n_d;
wire en_d;
wire n6_6;
wire dout_1_4;
wire dout_0_4;
wire dout_1_4_322;
wire dout_0_4_323;
wire dout_1_4_324;
wire dout_0_4_325;
wire dout_1_4_326;
wire dout_0_4_327;
wire dout_1_4_328;
wire dout_0_4_329;
wire dout_1_4_330;
wire dout_0_4_331;
wire dout_1_4_332;
wire dout_0_4_333;
wire dout_1_4_334;
wire dout_0_4_335;
wire dout_1_4_336;
wire dout_0_4_337;
wire dout_1_4_338;
wire dout_0_4_339;
wire dout_1_4_340;
wire dout_0_4_341;
wire dout_1_4_342;
wire dout_0_4_343;
wire dout_1_4_344;
wire dout_0_4_345;
wire dout_1_4_346;
wire dout_0_4_347;
wire dout_1_4_348;
wire dout_0_4_349;
wire dout_1_4_350;
wire dout_0_4_351;
wire dout_1_4_352;
wire dout_0_4_353;
wire dout_1_4_354;
wire dout_0_4_355;
wire dout_1_4_356;
wire dout_0_4_357;
wire dout_1_4_358;
wire dout_0_4_359;
wire dout_1_4_360;
wire dout_0_4_361;
wire dout_1_4_362;
wire dout_0_4_363;
wire dout_1_4_364;
wire dout_0_4_365;
wire dout_1_4_366;
wire dout_0_4_367;
wire [207:0] Ifmap_shift_in_d;
wire [11:0] Filtr_in_2_d;
wire [11:0] Filtr_in_1_d;
wire [11:0] Filtr_in_0_d;
wire [7:0] reg0_out;
wire [7:0] Ifmap_shift_in_0_2;
wire [7:0] Ifmap_shift_in_0_1;
wire [11:0] \Filtr_out_2[0] ;
wire [11:0] \Filtr_out_1[0] ;
wire [7:0] Ifmap_in_1;
wire [11:0] \Filtr_out_0[0] ;
wire [7:0] Ifmap_in_1_368;
wire [191:186] Psum_out_d;
wire [11:0] \Filtr_out_2[1] ;
wire [7:0] Ifmap_in_1_369;
wire [11:0] \Filtr_out_1[1] ;
wire [7:0] Ifmap_in_1_370;
wire [11:0] \Filtr_out_0[1] ;
wire [7:0] Ifmap_in_1_371;
wire [183:178] Psum_out_d_368;
wire [11:0] \Filtr_out_2[2] ;
wire [7:0] Ifmap_in_1_372;
wire [11:0] \Filtr_out_1[2] ;
wire [7:0] Ifmap_in_1_373;
wire [11:0] \Filtr_out_0[2] ;
wire [7:0] Ifmap_in_1_374;
wire [175:170] Psum_out_d_369;
wire [11:0] \Filtr_out_2[3] ;
wire [7:0] Ifmap_in_1_375;
wire [11:0] \Filtr_out_1[3] ;
wire [7:0] Ifmap_in_1_376;
wire [11:0] \Filtr_out_0[3] ;
wire [7:0] Ifmap_in_1_377;
wire [167:162] Psum_out_d_370;
wire [11:0] \Filtr_out_2[4] ;
wire [7:0] Ifmap_in_1_378;
wire [11:0] \Filtr_out_1[4] ;
wire [7:0] Ifmap_in_1_379;
wire [11:0] \Filtr_out_0[4] ;
wire [7:0] Ifmap_in_1_380;
wire [159:154] Psum_out_d_371;
wire [11:0] \Filtr_out_2[5] ;
wire [7:0] Ifmap_in_1_381;
wire [11:0] \Filtr_out_1[5] ;
wire [7:0] Ifmap_in_1_382;
wire [11:0] \Filtr_out_0[5] ;
wire [7:0] Ifmap_in_1_383;
wire [151:146] Psum_out_d_372;
wire [11:0] \Filtr_out_2[6] ;
wire [7:0] Ifmap_in_1_384;
wire [11:0] \Filtr_out_1[6] ;
wire [7:0] Ifmap_in_1_385;
wire [11:0] \Filtr_out_0[6] ;
wire [7:0] Ifmap_in_1_386;
wire [143:138] Psum_out_d_373;
wire [11:0] \Filtr_out_2[7] ;
wire [7:0] Ifmap_in_1_387;
wire [11:0] \Filtr_out_1[7] ;
wire [7:0] Ifmap_in_1_388;
wire [11:0] \Filtr_out_0[7] ;
wire [7:0] Ifmap_in_1_389;
wire [135:130] Psum_out_d_374;
wire [11:0] \Filtr_out_2[8] ;
wire [7:0] Ifmap_in_1_390;
wire [11:0] \Filtr_out_1[8] ;
wire [7:0] Ifmap_in_1_391;
wire [11:0] \Filtr_out_0[8] ;
wire [7:0] Ifmap_in_1_392;
wire [127:122] Psum_out_d_375;
wire [11:0] \Filtr_out_2[9] ;
wire [7:0] Ifmap_in_1_393;
wire [11:0] \Filtr_out_1[9] ;
wire [7:0] Ifmap_in_1_394;
wire [11:0] \Filtr_out_0[9] ;
wire [7:0] Ifmap_in_1_395;
wire [119:114] Psum_out_d_376;
wire [11:0] \Filtr_out_2[10] ;
wire [7:0] Ifmap_in_1_396;
wire [11:0] \Filtr_out_1[10] ;
wire [7:0] Ifmap_in_1_397;
wire [11:0] \Filtr_out_0[10] ;
wire [7:0] Ifmap_in_1_398;
wire [111:106] Psum_out_d_377;
wire [11:0] \Filtr_out_2[11] ;
wire [7:0] Ifmap_in_1_399;
wire [11:0] \Filtr_out_1[11] ;
wire [7:0] Ifmap_in_1_400;
wire [11:0] \Filtr_out_0[11] ;
wire [7:0] Ifmap_in_1_401;
wire [103:98] Psum_out_d_378;
wire [11:0] \Filtr_out_2[12] ;
wire [7:0] Ifmap_in_1_402;
wire [11:0] \Filtr_out_1[12] ;
wire [7:0] Ifmap_in_1_403;
wire [11:0] \Filtr_out_0[12] ;
wire [7:0] Ifmap_in_1_404;
wire [95:90] Psum_out_d_379;
wire [11:0] \Filtr_out_2[13] ;
wire [7:0] Ifmap_in_1_405;
wire [11:0] \Filtr_out_1[13] ;
wire [7:0] Ifmap_in_1_406;
wire [11:0] \Filtr_out_0[13] ;
wire [7:0] Ifmap_in_1_407;
wire [87:82] Psum_out_d_380;
wire [11:0] \Filtr_out_2[14] ;
wire [7:0] Ifmap_in_1_408;
wire [11:0] \Filtr_out_1[14] ;
wire [7:0] Ifmap_in_1_409;
wire [11:0] \Filtr_out_0[14] ;
wire [7:0] Ifmap_in_1_410;
wire [79:74] Psum_out_d_381;
wire [11:0] \Filtr_out_2[15] ;
wire [7:0] Ifmap_in_1_411;
wire [11:0] \Filtr_out_1[15] ;
wire [7:0] Ifmap_in_1_412;
wire [11:0] \Filtr_out_0[15] ;
wire [7:0] Ifmap_in_1_413;
wire [71:66] Psum_out_d_382;
wire [11:0] \Filtr_out_2[16] ;
wire [7:0] Ifmap_in_1_414;
wire [11:0] \Filtr_out_1[16] ;
wire [7:0] Ifmap_in_1_415;
wire [11:0] \Filtr_out_0[16] ;
wire [7:0] Ifmap_in_1_416;
wire [63:58] Psum_out_d_383;
wire [11:0] \Filtr_out_2[17] ;
wire [7:0] Ifmap_in_1_417;
wire [11:0] \Filtr_out_1[17] ;
wire [7:0] Ifmap_in_1_418;
wire [11:0] \Filtr_out_0[17] ;
wire [7:0] Ifmap_in_1_419;
wire [55:50] Psum_out_d_384;
wire [11:0] \Filtr_out_2[18] ;
wire [7:0] Ifmap_in_1_420;
wire [11:0] \Filtr_out_1[18] ;
wire [7:0] Ifmap_in_1_421;
wire [11:0] \Filtr_out_0[18] ;
wire [7:0] Ifmap_in_1_422;
wire [47:42] Psum_out_d_385;
wire [11:0] \Filtr_out_2[19] ;
wire [7:0] Ifmap_in_1_423;
wire [11:0] \Filtr_out_1[19] ;
wire [7:0] Ifmap_in_1_424;
wire [11:0] \Filtr_out_0[19] ;
wire [7:0] Ifmap_in_1_425;
wire [39:34] Psum_out_d_386;
wire [11:0] \Filtr_out_2[20] ;
wire [7:0] Ifmap_in_1_426;
wire [11:0] \Filtr_out_1[20] ;
wire [7:0] Ifmap_in_1_427;
wire [11:0] \Filtr_out_0[20] ;
wire [7:0] Ifmap_in_1_428;
wire [31:26] Psum_out_d_387;
wire [11:0] \Filtr_out_2[21] ;
wire [7:0] Ifmap_in_1_429;
wire [11:0] \Filtr_out_1[21] ;
wire [7:0] Ifmap_in_1_430;
wire [11:0] \Filtr_out_0[21] ;
wire [7:0] Ifmap_in_1_431;
wire [23:18] Psum_out_d_388;
wire [11:0] \Filtr_out_2[22] ;
wire [7:0] Ifmap_in_1_432;
wire [11:0] \Filtr_out_1[22] ;
wire [7:0] Ifmap_in_1_433;
wire [11:0] \Filtr_out_0[22] ;
wire [7:0] Ifmap_in_1_434;
wire [15:10] Psum_out_d_389;
wire [7:0] Ifmap_in_1_435;
wire [7:0] Ifmap_in_1_436;
wire [7:2] Psum_out_d_390;
wire VCC;
wire GND;
  IBUF clk_ibuf (
    .O(clk_d),
    .I(clk) 
);
  IBUF rst_n_ibuf (
    .O(rst_n_d),
    .I(rst_n) 
);
  IBUF en_ibuf (
    .O(en_d),
    .I(en) 
);
  IBUF Ifmap_shift_in_0_ibuf (
    .O(Ifmap_shift_in_d[0]),
    .I(Ifmap_shift_in[0]) 
);
  IBUF Ifmap_shift_in_1_ibuf (
    .O(Ifmap_shift_in_d[1]),
    .I(Ifmap_shift_in[1]) 
);
  IBUF Ifmap_shift_in_2_ibuf (
    .O(Ifmap_shift_in_d[2]),
    .I(Ifmap_shift_in[2]) 
);
  IBUF Ifmap_shift_in_3_ibuf (
    .O(Ifmap_shift_in_d[3]),
    .I(Ifmap_shift_in[3]) 
);
  IBUF Ifmap_shift_in_4_ibuf (
    .O(Ifmap_shift_in_d[4]),
    .I(Ifmap_shift_in[4]) 
);
  IBUF Ifmap_shift_in_5_ibuf (
    .O(Ifmap_shift_in_d[5]),
    .I(Ifmap_shift_in[5]) 
);
  IBUF Ifmap_shift_in_6_ibuf (
    .O(Ifmap_shift_in_d[6]),
    .I(Ifmap_shift_in[6]) 
);
  IBUF Ifmap_shift_in_7_ibuf (
    .O(Ifmap_shift_in_d[7]),
    .I(Ifmap_shift_in[7]) 
);
  IBUF Ifmap_shift_in_8_ibuf (
    .O(Ifmap_shift_in_d[8]),
    .I(Ifmap_shift_in[8]) 
);
  IBUF Ifmap_shift_in_9_ibuf (
    .O(Ifmap_shift_in_d[9]),
    .I(Ifmap_shift_in[9]) 
);
  IBUF Ifmap_shift_in_10_ibuf (
    .O(Ifmap_shift_in_d[10]),
    .I(Ifmap_shift_in[10]) 
);
  IBUF Ifmap_shift_in_11_ibuf (
    .O(Ifmap_shift_in_d[11]),
    .I(Ifmap_shift_in[11]) 
);
  IBUF Ifmap_shift_in_12_ibuf (
    .O(Ifmap_shift_in_d[12]),
    .I(Ifmap_shift_in[12]) 
);
  IBUF Ifmap_shift_in_13_ibuf (
    .O(Ifmap_shift_in_d[13]),
    .I(Ifmap_shift_in[13]) 
);
  IBUF Ifmap_shift_in_14_ibuf (
    .O(Ifmap_shift_in_d[14]),
    .I(Ifmap_shift_in[14]) 
);
  IBUF Ifmap_shift_in_15_ibuf (
    .O(Ifmap_shift_in_d[15]),
    .I(Ifmap_shift_in[15]) 
);
  IBUF Ifmap_shift_in_16_ibuf (
    .O(Ifmap_shift_in_d[16]),
    .I(Ifmap_shift_in[16]) 
);
  IBUF Ifmap_shift_in_17_ibuf (
    .O(Ifmap_shift_in_d[17]),
    .I(Ifmap_shift_in[17]) 
);
  IBUF Ifmap_shift_in_18_ibuf (
    .O(Ifmap_shift_in_d[18]),
    .I(Ifmap_shift_in[18]) 
);
  IBUF Ifmap_shift_in_19_ibuf (
    .O(Ifmap_shift_in_d[19]),
    .I(Ifmap_shift_in[19]) 
);
  IBUF Ifmap_shift_in_20_ibuf (
    .O(Ifmap_shift_in_d[20]),
    .I(Ifmap_shift_in[20]) 
);
  IBUF Ifmap_shift_in_21_ibuf (
    .O(Ifmap_shift_in_d[21]),
    .I(Ifmap_shift_in[21]) 
);
  IBUF Ifmap_shift_in_22_ibuf (
    .O(Ifmap_shift_in_d[22]),
    .I(Ifmap_shift_in[22]) 
);
  IBUF Ifmap_shift_in_23_ibuf (
    .O(Ifmap_shift_in_d[23]),
    .I(Ifmap_shift_in[23]) 
);
  IBUF Ifmap_shift_in_24_ibuf (
    .O(Ifmap_shift_in_d[24]),
    .I(Ifmap_shift_in[24]) 
);
  IBUF Ifmap_shift_in_25_ibuf (
    .O(Ifmap_shift_in_d[25]),
    .I(Ifmap_shift_in[25]) 
);
  IBUF Ifmap_shift_in_26_ibuf (
    .O(Ifmap_shift_in_d[26]),
    .I(Ifmap_shift_in[26]) 
);
  IBUF Ifmap_shift_in_27_ibuf (
    .O(Ifmap_shift_in_d[27]),
    .I(Ifmap_shift_in[27]) 
);
  IBUF Ifmap_shift_in_28_ibuf (
    .O(Ifmap_shift_in_d[28]),
    .I(Ifmap_shift_in[28]) 
);
  IBUF Ifmap_shift_in_29_ibuf (
    .O(Ifmap_shift_in_d[29]),
    .I(Ifmap_shift_in[29]) 
);
  IBUF Ifmap_shift_in_30_ibuf (
    .O(Ifmap_shift_in_d[30]),
    .I(Ifmap_shift_in[30]) 
);
  IBUF Ifmap_shift_in_31_ibuf (
    .O(Ifmap_shift_in_d[31]),
    .I(Ifmap_shift_in[31]) 
);
  IBUF Ifmap_shift_in_32_ibuf (
    .O(Ifmap_shift_in_d[32]),
    .I(Ifmap_shift_in[32]) 
);
  IBUF Ifmap_shift_in_33_ibuf (
    .O(Ifmap_shift_in_d[33]),
    .I(Ifmap_shift_in[33]) 
);
  IBUF Ifmap_shift_in_34_ibuf (
    .O(Ifmap_shift_in_d[34]),
    .I(Ifmap_shift_in[34]) 
);
  IBUF Ifmap_shift_in_35_ibuf (
    .O(Ifmap_shift_in_d[35]),
    .I(Ifmap_shift_in[35]) 
);
  IBUF Ifmap_shift_in_36_ibuf (
    .O(Ifmap_shift_in_d[36]),
    .I(Ifmap_shift_in[36]) 
);
  IBUF Ifmap_shift_in_37_ibuf (
    .O(Ifmap_shift_in_d[37]),
    .I(Ifmap_shift_in[37]) 
);
  IBUF Ifmap_shift_in_38_ibuf (
    .O(Ifmap_shift_in_d[38]),
    .I(Ifmap_shift_in[38]) 
);
  IBUF Ifmap_shift_in_39_ibuf (
    .O(Ifmap_shift_in_d[39]),
    .I(Ifmap_shift_in[39]) 
);
  IBUF Ifmap_shift_in_40_ibuf (
    .O(Ifmap_shift_in_d[40]),
    .I(Ifmap_shift_in[40]) 
);
  IBUF Ifmap_shift_in_41_ibuf (
    .O(Ifmap_shift_in_d[41]),
    .I(Ifmap_shift_in[41]) 
);
  IBUF Ifmap_shift_in_42_ibuf (
    .O(Ifmap_shift_in_d[42]),
    .I(Ifmap_shift_in[42]) 
);
  IBUF Ifmap_shift_in_43_ibuf (
    .O(Ifmap_shift_in_d[43]),
    .I(Ifmap_shift_in[43]) 
);
  IBUF Ifmap_shift_in_44_ibuf (
    .O(Ifmap_shift_in_d[44]),
    .I(Ifmap_shift_in[44]) 
);
  IBUF Ifmap_shift_in_45_ibuf (
    .O(Ifmap_shift_in_d[45]),
    .I(Ifmap_shift_in[45]) 
);
  IBUF Ifmap_shift_in_46_ibuf (
    .O(Ifmap_shift_in_d[46]),
    .I(Ifmap_shift_in[46]) 
);
  IBUF Ifmap_shift_in_47_ibuf (
    .O(Ifmap_shift_in_d[47]),
    .I(Ifmap_shift_in[47]) 
);
  IBUF Ifmap_shift_in_48_ibuf (
    .O(Ifmap_shift_in_d[48]),
    .I(Ifmap_shift_in[48]) 
);
  IBUF Ifmap_shift_in_49_ibuf (
    .O(Ifmap_shift_in_d[49]),
    .I(Ifmap_shift_in[49]) 
);
  IBUF Ifmap_shift_in_50_ibuf (
    .O(Ifmap_shift_in_d[50]),
    .I(Ifmap_shift_in[50]) 
);
  IBUF Ifmap_shift_in_51_ibuf (
    .O(Ifmap_shift_in_d[51]),
    .I(Ifmap_shift_in[51]) 
);
  IBUF Ifmap_shift_in_52_ibuf (
    .O(Ifmap_shift_in_d[52]),
    .I(Ifmap_shift_in[52]) 
);
  IBUF Ifmap_shift_in_53_ibuf (
    .O(Ifmap_shift_in_d[53]),
    .I(Ifmap_shift_in[53]) 
);
  IBUF Ifmap_shift_in_54_ibuf (
    .O(Ifmap_shift_in_d[54]),
    .I(Ifmap_shift_in[54]) 
);
  IBUF Ifmap_shift_in_55_ibuf (
    .O(Ifmap_shift_in_d[55]),
    .I(Ifmap_shift_in[55]) 
);
  IBUF Ifmap_shift_in_56_ibuf (
    .O(Ifmap_shift_in_d[56]),
    .I(Ifmap_shift_in[56]) 
);
  IBUF Ifmap_shift_in_57_ibuf (
    .O(Ifmap_shift_in_d[57]),
    .I(Ifmap_shift_in[57]) 
);
  IBUF Ifmap_shift_in_58_ibuf (
    .O(Ifmap_shift_in_d[58]),
    .I(Ifmap_shift_in[58]) 
);
  IBUF Ifmap_shift_in_59_ibuf (
    .O(Ifmap_shift_in_d[59]),
    .I(Ifmap_shift_in[59]) 
);
  IBUF Ifmap_shift_in_60_ibuf (
    .O(Ifmap_shift_in_d[60]),
    .I(Ifmap_shift_in[60]) 
);
  IBUF Ifmap_shift_in_61_ibuf (
    .O(Ifmap_shift_in_d[61]),
    .I(Ifmap_shift_in[61]) 
);
  IBUF Ifmap_shift_in_62_ibuf (
    .O(Ifmap_shift_in_d[62]),
    .I(Ifmap_shift_in[62]) 
);
  IBUF Ifmap_shift_in_63_ibuf (
    .O(Ifmap_shift_in_d[63]),
    .I(Ifmap_shift_in[63]) 
);
  IBUF Ifmap_shift_in_64_ibuf (
    .O(Ifmap_shift_in_d[64]),
    .I(Ifmap_shift_in[64]) 
);
  IBUF Ifmap_shift_in_65_ibuf (
    .O(Ifmap_shift_in_d[65]),
    .I(Ifmap_shift_in[65]) 
);
  IBUF Ifmap_shift_in_66_ibuf (
    .O(Ifmap_shift_in_d[66]),
    .I(Ifmap_shift_in[66]) 
);
  IBUF Ifmap_shift_in_67_ibuf (
    .O(Ifmap_shift_in_d[67]),
    .I(Ifmap_shift_in[67]) 
);
  IBUF Ifmap_shift_in_68_ibuf (
    .O(Ifmap_shift_in_d[68]),
    .I(Ifmap_shift_in[68]) 
);
  IBUF Ifmap_shift_in_69_ibuf (
    .O(Ifmap_shift_in_d[69]),
    .I(Ifmap_shift_in[69]) 
);
  IBUF Ifmap_shift_in_70_ibuf (
    .O(Ifmap_shift_in_d[70]),
    .I(Ifmap_shift_in[70]) 
);
  IBUF Ifmap_shift_in_71_ibuf (
    .O(Ifmap_shift_in_d[71]),
    .I(Ifmap_shift_in[71]) 
);
  IBUF Ifmap_shift_in_72_ibuf (
    .O(Ifmap_shift_in_d[72]),
    .I(Ifmap_shift_in[72]) 
);
  IBUF Ifmap_shift_in_73_ibuf (
    .O(Ifmap_shift_in_d[73]),
    .I(Ifmap_shift_in[73]) 
);
  IBUF Ifmap_shift_in_74_ibuf (
    .O(Ifmap_shift_in_d[74]),
    .I(Ifmap_shift_in[74]) 
);
  IBUF Ifmap_shift_in_75_ibuf (
    .O(Ifmap_shift_in_d[75]),
    .I(Ifmap_shift_in[75]) 
);
  IBUF Ifmap_shift_in_76_ibuf (
    .O(Ifmap_shift_in_d[76]),
    .I(Ifmap_shift_in[76]) 
);
  IBUF Ifmap_shift_in_77_ibuf (
    .O(Ifmap_shift_in_d[77]),
    .I(Ifmap_shift_in[77]) 
);
  IBUF Ifmap_shift_in_78_ibuf (
    .O(Ifmap_shift_in_d[78]),
    .I(Ifmap_shift_in[78]) 
);
  IBUF Ifmap_shift_in_79_ibuf (
    .O(Ifmap_shift_in_d[79]),
    .I(Ifmap_shift_in[79]) 
);
  IBUF Ifmap_shift_in_80_ibuf (
    .O(Ifmap_shift_in_d[80]),
    .I(Ifmap_shift_in[80]) 
);
  IBUF Ifmap_shift_in_81_ibuf (
    .O(Ifmap_shift_in_d[81]),
    .I(Ifmap_shift_in[81]) 
);
  IBUF Ifmap_shift_in_82_ibuf (
    .O(Ifmap_shift_in_d[82]),
    .I(Ifmap_shift_in[82]) 
);
  IBUF Ifmap_shift_in_83_ibuf (
    .O(Ifmap_shift_in_d[83]),
    .I(Ifmap_shift_in[83]) 
);
  IBUF Ifmap_shift_in_84_ibuf (
    .O(Ifmap_shift_in_d[84]),
    .I(Ifmap_shift_in[84]) 
);
  IBUF Ifmap_shift_in_85_ibuf (
    .O(Ifmap_shift_in_d[85]),
    .I(Ifmap_shift_in[85]) 
);
  IBUF Ifmap_shift_in_86_ibuf (
    .O(Ifmap_shift_in_d[86]),
    .I(Ifmap_shift_in[86]) 
);
  IBUF Ifmap_shift_in_87_ibuf (
    .O(Ifmap_shift_in_d[87]),
    .I(Ifmap_shift_in[87]) 
);
  IBUF Ifmap_shift_in_88_ibuf (
    .O(Ifmap_shift_in_d[88]),
    .I(Ifmap_shift_in[88]) 
);
  IBUF Ifmap_shift_in_89_ibuf (
    .O(Ifmap_shift_in_d[89]),
    .I(Ifmap_shift_in[89]) 
);
  IBUF Ifmap_shift_in_90_ibuf (
    .O(Ifmap_shift_in_d[90]),
    .I(Ifmap_shift_in[90]) 
);
  IBUF Ifmap_shift_in_91_ibuf (
    .O(Ifmap_shift_in_d[91]),
    .I(Ifmap_shift_in[91]) 
);
  IBUF Ifmap_shift_in_92_ibuf (
    .O(Ifmap_shift_in_d[92]),
    .I(Ifmap_shift_in[92]) 
);
  IBUF Ifmap_shift_in_93_ibuf (
    .O(Ifmap_shift_in_d[93]),
    .I(Ifmap_shift_in[93]) 
);
  IBUF Ifmap_shift_in_94_ibuf (
    .O(Ifmap_shift_in_d[94]),
    .I(Ifmap_shift_in[94]) 
);
  IBUF Ifmap_shift_in_95_ibuf (
    .O(Ifmap_shift_in_d[95]),
    .I(Ifmap_shift_in[95]) 
);
  IBUF Ifmap_shift_in_96_ibuf (
    .O(Ifmap_shift_in_d[96]),
    .I(Ifmap_shift_in[96]) 
);
  IBUF Ifmap_shift_in_97_ibuf (
    .O(Ifmap_shift_in_d[97]),
    .I(Ifmap_shift_in[97]) 
);
  IBUF Ifmap_shift_in_98_ibuf (
    .O(Ifmap_shift_in_d[98]),
    .I(Ifmap_shift_in[98]) 
);
  IBUF Ifmap_shift_in_99_ibuf (
    .O(Ifmap_shift_in_d[99]),
    .I(Ifmap_shift_in[99]) 
);
  IBUF Ifmap_shift_in_100_ibuf (
    .O(Ifmap_shift_in_d[100]),
    .I(Ifmap_shift_in[100]) 
);
  IBUF Ifmap_shift_in_101_ibuf (
    .O(Ifmap_shift_in_d[101]),
    .I(Ifmap_shift_in[101]) 
);
  IBUF Ifmap_shift_in_102_ibuf (
    .O(Ifmap_shift_in_d[102]),
    .I(Ifmap_shift_in[102]) 
);
  IBUF Ifmap_shift_in_103_ibuf (
    .O(Ifmap_shift_in_d[103]),
    .I(Ifmap_shift_in[103]) 
);
  IBUF Ifmap_shift_in_104_ibuf (
    .O(Ifmap_shift_in_d[104]),
    .I(Ifmap_shift_in[104]) 
);
  IBUF Ifmap_shift_in_105_ibuf (
    .O(Ifmap_shift_in_d[105]),
    .I(Ifmap_shift_in[105]) 
);
  IBUF Ifmap_shift_in_106_ibuf (
    .O(Ifmap_shift_in_d[106]),
    .I(Ifmap_shift_in[106]) 
);
  IBUF Ifmap_shift_in_107_ibuf (
    .O(Ifmap_shift_in_d[107]),
    .I(Ifmap_shift_in[107]) 
);
  IBUF Ifmap_shift_in_108_ibuf (
    .O(Ifmap_shift_in_d[108]),
    .I(Ifmap_shift_in[108]) 
);
  IBUF Ifmap_shift_in_109_ibuf (
    .O(Ifmap_shift_in_d[109]),
    .I(Ifmap_shift_in[109]) 
);
  IBUF Ifmap_shift_in_110_ibuf (
    .O(Ifmap_shift_in_d[110]),
    .I(Ifmap_shift_in[110]) 
);
  IBUF Ifmap_shift_in_111_ibuf (
    .O(Ifmap_shift_in_d[111]),
    .I(Ifmap_shift_in[111]) 
);
  IBUF Ifmap_shift_in_112_ibuf (
    .O(Ifmap_shift_in_d[112]),
    .I(Ifmap_shift_in[112]) 
);
  IBUF Ifmap_shift_in_113_ibuf (
    .O(Ifmap_shift_in_d[113]),
    .I(Ifmap_shift_in[113]) 
);
  IBUF Ifmap_shift_in_114_ibuf (
    .O(Ifmap_shift_in_d[114]),
    .I(Ifmap_shift_in[114]) 
);
  IBUF Ifmap_shift_in_115_ibuf (
    .O(Ifmap_shift_in_d[115]),
    .I(Ifmap_shift_in[115]) 
);
  IBUF Ifmap_shift_in_116_ibuf (
    .O(Ifmap_shift_in_d[116]),
    .I(Ifmap_shift_in[116]) 
);
  IBUF Ifmap_shift_in_117_ibuf (
    .O(Ifmap_shift_in_d[117]),
    .I(Ifmap_shift_in[117]) 
);
  IBUF Ifmap_shift_in_118_ibuf (
    .O(Ifmap_shift_in_d[118]),
    .I(Ifmap_shift_in[118]) 
);
  IBUF Ifmap_shift_in_119_ibuf (
    .O(Ifmap_shift_in_d[119]),
    .I(Ifmap_shift_in[119]) 
);
  IBUF Ifmap_shift_in_120_ibuf (
    .O(Ifmap_shift_in_d[120]),
    .I(Ifmap_shift_in[120]) 
);
  IBUF Ifmap_shift_in_121_ibuf (
    .O(Ifmap_shift_in_d[121]),
    .I(Ifmap_shift_in[121]) 
);
  IBUF Ifmap_shift_in_122_ibuf (
    .O(Ifmap_shift_in_d[122]),
    .I(Ifmap_shift_in[122]) 
);
  IBUF Ifmap_shift_in_123_ibuf (
    .O(Ifmap_shift_in_d[123]),
    .I(Ifmap_shift_in[123]) 
);
  IBUF Ifmap_shift_in_124_ibuf (
    .O(Ifmap_shift_in_d[124]),
    .I(Ifmap_shift_in[124]) 
);
  IBUF Ifmap_shift_in_125_ibuf (
    .O(Ifmap_shift_in_d[125]),
    .I(Ifmap_shift_in[125]) 
);
  IBUF Ifmap_shift_in_126_ibuf (
    .O(Ifmap_shift_in_d[126]),
    .I(Ifmap_shift_in[126]) 
);
  IBUF Ifmap_shift_in_127_ibuf (
    .O(Ifmap_shift_in_d[127]),
    .I(Ifmap_shift_in[127]) 
);
  IBUF Ifmap_shift_in_128_ibuf (
    .O(Ifmap_shift_in_d[128]),
    .I(Ifmap_shift_in[128]) 
);
  IBUF Ifmap_shift_in_129_ibuf (
    .O(Ifmap_shift_in_d[129]),
    .I(Ifmap_shift_in[129]) 
);
  IBUF Ifmap_shift_in_130_ibuf (
    .O(Ifmap_shift_in_d[130]),
    .I(Ifmap_shift_in[130]) 
);
  IBUF Ifmap_shift_in_131_ibuf (
    .O(Ifmap_shift_in_d[131]),
    .I(Ifmap_shift_in[131]) 
);
  IBUF Ifmap_shift_in_132_ibuf (
    .O(Ifmap_shift_in_d[132]),
    .I(Ifmap_shift_in[132]) 
);
  IBUF Ifmap_shift_in_133_ibuf (
    .O(Ifmap_shift_in_d[133]),
    .I(Ifmap_shift_in[133]) 
);
  IBUF Ifmap_shift_in_134_ibuf (
    .O(Ifmap_shift_in_d[134]),
    .I(Ifmap_shift_in[134]) 
);
  IBUF Ifmap_shift_in_135_ibuf (
    .O(Ifmap_shift_in_d[135]),
    .I(Ifmap_shift_in[135]) 
);
  IBUF Ifmap_shift_in_136_ibuf (
    .O(Ifmap_shift_in_d[136]),
    .I(Ifmap_shift_in[136]) 
);
  IBUF Ifmap_shift_in_137_ibuf (
    .O(Ifmap_shift_in_d[137]),
    .I(Ifmap_shift_in[137]) 
);
  IBUF Ifmap_shift_in_138_ibuf (
    .O(Ifmap_shift_in_d[138]),
    .I(Ifmap_shift_in[138]) 
);
  IBUF Ifmap_shift_in_139_ibuf (
    .O(Ifmap_shift_in_d[139]),
    .I(Ifmap_shift_in[139]) 
);
  IBUF Ifmap_shift_in_140_ibuf (
    .O(Ifmap_shift_in_d[140]),
    .I(Ifmap_shift_in[140]) 
);
  IBUF Ifmap_shift_in_141_ibuf (
    .O(Ifmap_shift_in_d[141]),
    .I(Ifmap_shift_in[141]) 
);
  IBUF Ifmap_shift_in_142_ibuf (
    .O(Ifmap_shift_in_d[142]),
    .I(Ifmap_shift_in[142]) 
);
  IBUF Ifmap_shift_in_143_ibuf (
    .O(Ifmap_shift_in_d[143]),
    .I(Ifmap_shift_in[143]) 
);
  IBUF Ifmap_shift_in_144_ibuf (
    .O(Ifmap_shift_in_d[144]),
    .I(Ifmap_shift_in[144]) 
);
  IBUF Ifmap_shift_in_145_ibuf (
    .O(Ifmap_shift_in_d[145]),
    .I(Ifmap_shift_in[145]) 
);
  IBUF Ifmap_shift_in_146_ibuf (
    .O(Ifmap_shift_in_d[146]),
    .I(Ifmap_shift_in[146]) 
);
  IBUF Ifmap_shift_in_147_ibuf (
    .O(Ifmap_shift_in_d[147]),
    .I(Ifmap_shift_in[147]) 
);
  IBUF Ifmap_shift_in_148_ibuf (
    .O(Ifmap_shift_in_d[148]),
    .I(Ifmap_shift_in[148]) 
);
  IBUF Ifmap_shift_in_149_ibuf (
    .O(Ifmap_shift_in_d[149]),
    .I(Ifmap_shift_in[149]) 
);
  IBUF Ifmap_shift_in_150_ibuf (
    .O(Ifmap_shift_in_d[150]),
    .I(Ifmap_shift_in[150]) 
);
  IBUF Ifmap_shift_in_151_ibuf (
    .O(Ifmap_shift_in_d[151]),
    .I(Ifmap_shift_in[151]) 
);
  IBUF Ifmap_shift_in_152_ibuf (
    .O(Ifmap_shift_in_d[152]),
    .I(Ifmap_shift_in[152]) 
);
  IBUF Ifmap_shift_in_153_ibuf (
    .O(Ifmap_shift_in_d[153]),
    .I(Ifmap_shift_in[153]) 
);
  IBUF Ifmap_shift_in_154_ibuf (
    .O(Ifmap_shift_in_d[154]),
    .I(Ifmap_shift_in[154]) 
);
  IBUF Ifmap_shift_in_155_ibuf (
    .O(Ifmap_shift_in_d[155]),
    .I(Ifmap_shift_in[155]) 
);
  IBUF Ifmap_shift_in_156_ibuf (
    .O(Ifmap_shift_in_d[156]),
    .I(Ifmap_shift_in[156]) 
);
  IBUF Ifmap_shift_in_157_ibuf (
    .O(Ifmap_shift_in_d[157]),
    .I(Ifmap_shift_in[157]) 
);
  IBUF Ifmap_shift_in_158_ibuf (
    .O(Ifmap_shift_in_d[158]),
    .I(Ifmap_shift_in[158]) 
);
  IBUF Ifmap_shift_in_159_ibuf (
    .O(Ifmap_shift_in_d[159]),
    .I(Ifmap_shift_in[159]) 
);
  IBUF Ifmap_shift_in_160_ibuf (
    .O(Ifmap_shift_in_d[160]),
    .I(Ifmap_shift_in[160]) 
);
  IBUF Ifmap_shift_in_161_ibuf (
    .O(Ifmap_shift_in_d[161]),
    .I(Ifmap_shift_in[161]) 
);
  IBUF Ifmap_shift_in_162_ibuf (
    .O(Ifmap_shift_in_d[162]),
    .I(Ifmap_shift_in[162]) 
);
  IBUF Ifmap_shift_in_163_ibuf (
    .O(Ifmap_shift_in_d[163]),
    .I(Ifmap_shift_in[163]) 
);
  IBUF Ifmap_shift_in_164_ibuf (
    .O(Ifmap_shift_in_d[164]),
    .I(Ifmap_shift_in[164]) 
);
  IBUF Ifmap_shift_in_165_ibuf (
    .O(Ifmap_shift_in_d[165]),
    .I(Ifmap_shift_in[165]) 
);
  IBUF Ifmap_shift_in_166_ibuf (
    .O(Ifmap_shift_in_d[166]),
    .I(Ifmap_shift_in[166]) 
);
  IBUF Ifmap_shift_in_167_ibuf (
    .O(Ifmap_shift_in_d[167]),
    .I(Ifmap_shift_in[167]) 
);
  IBUF Ifmap_shift_in_168_ibuf (
    .O(Ifmap_shift_in_d[168]),
    .I(Ifmap_shift_in[168]) 
);
  IBUF Ifmap_shift_in_169_ibuf (
    .O(Ifmap_shift_in_d[169]),
    .I(Ifmap_shift_in[169]) 
);
  IBUF Ifmap_shift_in_170_ibuf (
    .O(Ifmap_shift_in_d[170]),
    .I(Ifmap_shift_in[170]) 
);
  IBUF Ifmap_shift_in_171_ibuf (
    .O(Ifmap_shift_in_d[171]),
    .I(Ifmap_shift_in[171]) 
);
  IBUF Ifmap_shift_in_172_ibuf (
    .O(Ifmap_shift_in_d[172]),
    .I(Ifmap_shift_in[172]) 
);
  IBUF Ifmap_shift_in_173_ibuf (
    .O(Ifmap_shift_in_d[173]),
    .I(Ifmap_shift_in[173]) 
);
  IBUF Ifmap_shift_in_174_ibuf (
    .O(Ifmap_shift_in_d[174]),
    .I(Ifmap_shift_in[174]) 
);
  IBUF Ifmap_shift_in_175_ibuf (
    .O(Ifmap_shift_in_d[175]),
    .I(Ifmap_shift_in[175]) 
);
  IBUF Ifmap_shift_in_176_ibuf (
    .O(Ifmap_shift_in_d[176]),
    .I(Ifmap_shift_in[176]) 
);
  IBUF Ifmap_shift_in_177_ibuf (
    .O(Ifmap_shift_in_d[177]),
    .I(Ifmap_shift_in[177]) 
);
  IBUF Ifmap_shift_in_178_ibuf (
    .O(Ifmap_shift_in_d[178]),
    .I(Ifmap_shift_in[178]) 
);
  IBUF Ifmap_shift_in_179_ibuf (
    .O(Ifmap_shift_in_d[179]),
    .I(Ifmap_shift_in[179]) 
);
  IBUF Ifmap_shift_in_180_ibuf (
    .O(Ifmap_shift_in_d[180]),
    .I(Ifmap_shift_in[180]) 
);
  IBUF Ifmap_shift_in_181_ibuf (
    .O(Ifmap_shift_in_d[181]),
    .I(Ifmap_shift_in[181]) 
);
  IBUF Ifmap_shift_in_182_ibuf (
    .O(Ifmap_shift_in_d[182]),
    .I(Ifmap_shift_in[182]) 
);
  IBUF Ifmap_shift_in_183_ibuf (
    .O(Ifmap_shift_in_d[183]),
    .I(Ifmap_shift_in[183]) 
);
  IBUF Ifmap_shift_in_184_ibuf (
    .O(Ifmap_shift_in_d[184]),
    .I(Ifmap_shift_in[184]) 
);
  IBUF Ifmap_shift_in_185_ibuf (
    .O(Ifmap_shift_in_d[185]),
    .I(Ifmap_shift_in[185]) 
);
  IBUF Ifmap_shift_in_186_ibuf (
    .O(Ifmap_shift_in_d[186]),
    .I(Ifmap_shift_in[186]) 
);
  IBUF Ifmap_shift_in_187_ibuf (
    .O(Ifmap_shift_in_d[187]),
    .I(Ifmap_shift_in[187]) 
);
  IBUF Ifmap_shift_in_188_ibuf (
    .O(Ifmap_shift_in_d[188]),
    .I(Ifmap_shift_in[188]) 
);
  IBUF Ifmap_shift_in_189_ibuf (
    .O(Ifmap_shift_in_d[189]),
    .I(Ifmap_shift_in[189]) 
);
  IBUF Ifmap_shift_in_190_ibuf (
    .O(Ifmap_shift_in_d[190]),
    .I(Ifmap_shift_in[190]) 
);
  IBUF Ifmap_shift_in_191_ibuf (
    .O(Ifmap_shift_in_d[191]),
    .I(Ifmap_shift_in[191]) 
);
  IBUF Ifmap_shift_in_192_ibuf (
    .O(Ifmap_shift_in_d[192]),
    .I(Ifmap_shift_in[192]) 
);
  IBUF Ifmap_shift_in_193_ibuf (
    .O(Ifmap_shift_in_d[193]),
    .I(Ifmap_shift_in[193]) 
);
  IBUF Ifmap_shift_in_194_ibuf (
    .O(Ifmap_shift_in_d[194]),
    .I(Ifmap_shift_in[194]) 
);
  IBUF Ifmap_shift_in_195_ibuf (
    .O(Ifmap_shift_in_d[195]),
    .I(Ifmap_shift_in[195]) 
);
  IBUF Ifmap_shift_in_196_ibuf (
    .O(Ifmap_shift_in_d[196]),
    .I(Ifmap_shift_in[196]) 
);
  IBUF Ifmap_shift_in_197_ibuf (
    .O(Ifmap_shift_in_d[197]),
    .I(Ifmap_shift_in[197]) 
);
  IBUF Ifmap_shift_in_198_ibuf (
    .O(Ifmap_shift_in_d[198]),
    .I(Ifmap_shift_in[198]) 
);
  IBUF Ifmap_shift_in_199_ibuf (
    .O(Ifmap_shift_in_d[199]),
    .I(Ifmap_shift_in[199]) 
);
  IBUF Ifmap_shift_in_200_ibuf (
    .O(Ifmap_shift_in_d[200]),
    .I(Ifmap_shift_in[200]) 
);
  IBUF Ifmap_shift_in_201_ibuf (
    .O(Ifmap_shift_in_d[201]),
    .I(Ifmap_shift_in[201]) 
);
  IBUF Ifmap_shift_in_202_ibuf (
    .O(Ifmap_shift_in_d[202]),
    .I(Ifmap_shift_in[202]) 
);
  IBUF Ifmap_shift_in_203_ibuf (
    .O(Ifmap_shift_in_d[203]),
    .I(Ifmap_shift_in[203]) 
);
  IBUF Ifmap_shift_in_204_ibuf (
    .O(Ifmap_shift_in_d[204]),
    .I(Ifmap_shift_in[204]) 
);
  IBUF Ifmap_shift_in_205_ibuf (
    .O(Ifmap_shift_in_d[205]),
    .I(Ifmap_shift_in[205]) 
);
  IBUF Ifmap_shift_in_206_ibuf (
    .O(Ifmap_shift_in_d[206]),
    .I(Ifmap_shift_in[206]) 
);
  IBUF Ifmap_shift_in_207_ibuf (
    .O(Ifmap_shift_in_d[207]),
    .I(Ifmap_shift_in[207]) 
);
  IBUF Filtr_in_2_0_ibuf (
    .O(Filtr_in_2_d[0]),
    .I(Filtr_in_2[0]) 
);
  IBUF Filtr_in_2_1_ibuf (
    .O(Filtr_in_2_d[1]),
    .I(Filtr_in_2[1]) 
);
  IBUF Filtr_in_2_2_ibuf (
    .O(Filtr_in_2_d[2]),
    .I(Filtr_in_2[2]) 
);
  IBUF Filtr_in_2_3_ibuf (
    .O(Filtr_in_2_d[3]),
    .I(Filtr_in_2[3]) 
);
  IBUF Filtr_in_2_4_ibuf (
    .O(Filtr_in_2_d[4]),
    .I(Filtr_in_2[4]) 
);
  IBUF Filtr_in_2_5_ibuf (
    .O(Filtr_in_2_d[5]),
    .I(Filtr_in_2[5]) 
);
  IBUF Filtr_in_2_6_ibuf (
    .O(Filtr_in_2_d[6]),
    .I(Filtr_in_2[6]) 
);
  IBUF Filtr_in_2_7_ibuf (
    .O(Filtr_in_2_d[7]),
    .I(Filtr_in_2[7]) 
);
  IBUF Filtr_in_2_8_ibuf (
    .O(Filtr_in_2_d[8]),
    .I(Filtr_in_2[8]) 
);
  IBUF Filtr_in_2_9_ibuf (
    .O(Filtr_in_2_d[9]),
    .I(Filtr_in_2[9]) 
);
  IBUF Filtr_in_2_10_ibuf (
    .O(Filtr_in_2_d[10]),
    .I(Filtr_in_2[10]) 
);
  IBUF Filtr_in_2_11_ibuf (
    .O(Filtr_in_2_d[11]),
    .I(Filtr_in_2[11]) 
);
  IBUF Filtr_in_1_0_ibuf (
    .O(Filtr_in_1_d[0]),
    .I(Filtr_in_1[0]) 
);
  IBUF Filtr_in_1_1_ibuf (
    .O(Filtr_in_1_d[1]),
    .I(Filtr_in_1[1]) 
);
  IBUF Filtr_in_1_2_ibuf (
    .O(Filtr_in_1_d[2]),
    .I(Filtr_in_1[2]) 
);
  IBUF Filtr_in_1_3_ibuf (
    .O(Filtr_in_1_d[3]),
    .I(Filtr_in_1[3]) 
);
  IBUF Filtr_in_1_4_ibuf (
    .O(Filtr_in_1_d[4]),
    .I(Filtr_in_1[4]) 
);
  IBUF Filtr_in_1_5_ibuf (
    .O(Filtr_in_1_d[5]),
    .I(Filtr_in_1[5]) 
);
  IBUF Filtr_in_1_6_ibuf (
    .O(Filtr_in_1_d[6]),
    .I(Filtr_in_1[6]) 
);
  IBUF Filtr_in_1_7_ibuf (
    .O(Filtr_in_1_d[7]),
    .I(Filtr_in_1[7]) 
);
  IBUF Filtr_in_1_8_ibuf (
    .O(Filtr_in_1_d[8]),
    .I(Filtr_in_1[8]) 
);
  IBUF Filtr_in_1_9_ibuf (
    .O(Filtr_in_1_d[9]),
    .I(Filtr_in_1[9]) 
);
  IBUF Filtr_in_1_10_ibuf (
    .O(Filtr_in_1_d[10]),
    .I(Filtr_in_1[10]) 
);
  IBUF Filtr_in_1_11_ibuf (
    .O(Filtr_in_1_d[11]),
    .I(Filtr_in_1[11]) 
);
  IBUF Filtr_in_0_0_ibuf (
    .O(Filtr_in_0_d[0]),
    .I(Filtr_in_0[0]) 
);
  IBUF Filtr_in_0_1_ibuf (
    .O(Filtr_in_0_d[1]),
    .I(Filtr_in_0[1]) 
);
  IBUF Filtr_in_0_2_ibuf (
    .O(Filtr_in_0_d[2]),
    .I(Filtr_in_0[2]) 
);
  IBUF Filtr_in_0_3_ibuf (
    .O(Filtr_in_0_d[3]),
    .I(Filtr_in_0[3]) 
);
  IBUF Filtr_in_0_4_ibuf (
    .O(Filtr_in_0_d[4]),
    .I(Filtr_in_0[4]) 
);
  IBUF Filtr_in_0_5_ibuf (
    .O(Filtr_in_0_d[5]),
    .I(Filtr_in_0[5]) 
);
  IBUF Filtr_in_0_6_ibuf (
    .O(Filtr_in_0_d[6]),
    .I(Filtr_in_0[6]) 
);
  IBUF Filtr_in_0_7_ibuf (
    .O(Filtr_in_0_d[7]),
    .I(Filtr_in_0[7]) 
);
  IBUF Filtr_in_0_8_ibuf (
    .O(Filtr_in_0_d[8]),
    .I(Filtr_in_0[8]) 
);
  IBUF Filtr_in_0_9_ibuf (
    .O(Filtr_in_0_d[9]),
    .I(Filtr_in_0[9]) 
);
  IBUF Filtr_in_0_10_ibuf (
    .O(Filtr_in_0_d[10]),
    .I(Filtr_in_0[10]) 
);
  IBUF Filtr_in_0_11_ibuf (
    .O(Filtr_in_0_d[11]),
    .I(Filtr_in_0[11]) 
);
  OBUF Psum_out_0_obuf (
    .O(Psum_out[0]),
    .I(dout_0_4_367) 
);
  OBUF Psum_out_1_obuf (
    .O(Psum_out[1]),
    .I(dout_1_4_366) 
);
  OBUF Psum_out_2_obuf (
    .O(Psum_out[2]),
    .I(Psum_out_d_390[2]) 
);
  OBUF Psum_out_3_obuf (
    .O(Psum_out[3]),
    .I(Psum_out_d_390[3]) 
);
  OBUF Psum_out_4_obuf (
    .O(Psum_out[4]),
    .I(Psum_out_d_390[4]) 
);
  OBUF Psum_out_5_obuf (
    .O(Psum_out[5]),
    .I(Psum_out_d_390[5]) 
);
  OBUF Psum_out_6_obuf (
    .O(Psum_out[6]),
    .I(Psum_out_d_390[6]) 
);
  OBUF Psum_out_7_obuf (
    .O(Psum_out[7]),
    .I(Psum_out_d_390[7]) 
);
  OBUF Psum_out_8_obuf (
    .O(Psum_out[8]),
    .I(dout_0_4_365) 
);
  OBUF Psum_out_9_obuf (
    .O(Psum_out[9]),
    .I(dout_1_4_364) 
);
  OBUF Psum_out_10_obuf (
    .O(Psum_out[10]),
    .I(Psum_out_d_389[10]) 
);
  OBUF Psum_out_11_obuf (
    .O(Psum_out[11]),
    .I(Psum_out_d_389[11]) 
);
  OBUF Psum_out_12_obuf (
    .O(Psum_out[12]),
    .I(Psum_out_d_389[12]) 
);
  OBUF Psum_out_13_obuf (
    .O(Psum_out[13]),
    .I(Psum_out_d_389[13]) 
);
  OBUF Psum_out_14_obuf (
    .O(Psum_out[14]),
    .I(Psum_out_d_389[14]) 
);
  OBUF Psum_out_15_obuf (
    .O(Psum_out[15]),
    .I(Psum_out_d_389[15]) 
);
  OBUF Psum_out_16_obuf (
    .O(Psum_out[16]),
    .I(dout_0_4_363) 
);
  OBUF Psum_out_17_obuf (
    .O(Psum_out[17]),
    .I(dout_1_4_362) 
);
  OBUF Psum_out_18_obuf (
    .O(Psum_out[18]),
    .I(Psum_out_d_388[18]) 
);
  OBUF Psum_out_19_obuf (
    .O(Psum_out[19]),
    .I(Psum_out_d_388[19]) 
);
  OBUF Psum_out_20_obuf (
    .O(Psum_out[20]),
    .I(Psum_out_d_388[20]) 
);
  OBUF Psum_out_21_obuf (
    .O(Psum_out[21]),
    .I(Psum_out_d_388[21]) 
);
  OBUF Psum_out_22_obuf (
    .O(Psum_out[22]),
    .I(Psum_out_d_388[22]) 
);
  OBUF Psum_out_23_obuf (
    .O(Psum_out[23]),
    .I(Psum_out_d_388[23]) 
);
  OBUF Psum_out_24_obuf (
    .O(Psum_out[24]),
    .I(dout_0_4_361) 
);
  OBUF Psum_out_25_obuf (
    .O(Psum_out[25]),
    .I(dout_1_4_360) 
);
  OBUF Psum_out_26_obuf (
    .O(Psum_out[26]),
    .I(Psum_out_d_387[26]) 
);
  OBUF Psum_out_27_obuf (
    .O(Psum_out[27]),
    .I(Psum_out_d_387[27]) 
);
  OBUF Psum_out_28_obuf (
    .O(Psum_out[28]),
    .I(Psum_out_d_387[28]) 
);
  OBUF Psum_out_29_obuf (
    .O(Psum_out[29]),
    .I(Psum_out_d_387[29]) 
);
  OBUF Psum_out_30_obuf (
    .O(Psum_out[30]),
    .I(Psum_out_d_387[30]) 
);
  OBUF Psum_out_31_obuf (
    .O(Psum_out[31]),
    .I(Psum_out_d_387[31]) 
);
  OBUF Psum_out_32_obuf (
    .O(Psum_out[32]),
    .I(dout_0_4_359) 
);
  OBUF Psum_out_33_obuf (
    .O(Psum_out[33]),
    .I(dout_1_4_358) 
);
  OBUF Psum_out_34_obuf (
    .O(Psum_out[34]),
    .I(Psum_out_d_386[34]) 
);
  OBUF Psum_out_35_obuf (
    .O(Psum_out[35]),
    .I(Psum_out_d_386[35]) 
);
  OBUF Psum_out_36_obuf (
    .O(Psum_out[36]),
    .I(Psum_out_d_386[36]) 
);
  OBUF Psum_out_37_obuf (
    .O(Psum_out[37]),
    .I(Psum_out_d_386[37]) 
);
  OBUF Psum_out_38_obuf (
    .O(Psum_out[38]),
    .I(Psum_out_d_386[38]) 
);
  OBUF Psum_out_39_obuf (
    .O(Psum_out[39]),
    .I(Psum_out_d_386[39]) 
);
  OBUF Psum_out_40_obuf (
    .O(Psum_out[40]),
    .I(dout_0_4_357) 
);
  OBUF Psum_out_41_obuf (
    .O(Psum_out[41]),
    .I(dout_1_4_356) 
);
  OBUF Psum_out_42_obuf (
    .O(Psum_out[42]),
    .I(Psum_out_d_385[42]) 
);
  OBUF Psum_out_43_obuf (
    .O(Psum_out[43]),
    .I(Psum_out_d_385[43]) 
);
  OBUF Psum_out_44_obuf (
    .O(Psum_out[44]),
    .I(Psum_out_d_385[44]) 
);
  OBUF Psum_out_45_obuf (
    .O(Psum_out[45]),
    .I(Psum_out_d_385[45]) 
);
  OBUF Psum_out_46_obuf (
    .O(Psum_out[46]),
    .I(Psum_out_d_385[46]) 
);
  OBUF Psum_out_47_obuf (
    .O(Psum_out[47]),
    .I(Psum_out_d_385[47]) 
);
  OBUF Psum_out_48_obuf (
    .O(Psum_out[48]),
    .I(dout_0_4_355) 
);
  OBUF Psum_out_49_obuf (
    .O(Psum_out[49]),
    .I(dout_1_4_354) 
);
  OBUF Psum_out_50_obuf (
    .O(Psum_out[50]),
    .I(Psum_out_d_384[50]) 
);
  OBUF Psum_out_51_obuf (
    .O(Psum_out[51]),
    .I(Psum_out_d_384[51]) 
);
  OBUF Psum_out_52_obuf (
    .O(Psum_out[52]),
    .I(Psum_out_d_384[52]) 
);
  OBUF Psum_out_53_obuf (
    .O(Psum_out[53]),
    .I(Psum_out_d_384[53]) 
);
  OBUF Psum_out_54_obuf (
    .O(Psum_out[54]),
    .I(Psum_out_d_384[54]) 
);
  OBUF Psum_out_55_obuf (
    .O(Psum_out[55]),
    .I(Psum_out_d_384[55]) 
);
  OBUF Psum_out_56_obuf (
    .O(Psum_out[56]),
    .I(dout_0_4_353) 
);
  OBUF Psum_out_57_obuf (
    .O(Psum_out[57]),
    .I(dout_1_4_352) 
);
  OBUF Psum_out_58_obuf (
    .O(Psum_out[58]),
    .I(Psum_out_d_383[58]) 
);
  OBUF Psum_out_59_obuf (
    .O(Psum_out[59]),
    .I(Psum_out_d_383[59]) 
);
  OBUF Psum_out_60_obuf (
    .O(Psum_out[60]),
    .I(Psum_out_d_383[60]) 
);
  OBUF Psum_out_61_obuf (
    .O(Psum_out[61]),
    .I(Psum_out_d_383[61]) 
);
  OBUF Psum_out_62_obuf (
    .O(Psum_out[62]),
    .I(Psum_out_d_383[62]) 
);
  OBUF Psum_out_63_obuf (
    .O(Psum_out[63]),
    .I(Psum_out_d_383[63]) 
);
  OBUF Psum_out_64_obuf (
    .O(Psum_out[64]),
    .I(dout_0_4_351) 
);
  OBUF Psum_out_65_obuf (
    .O(Psum_out[65]),
    .I(dout_1_4_350) 
);
  OBUF Psum_out_66_obuf (
    .O(Psum_out[66]),
    .I(Psum_out_d_382[66]) 
);
  OBUF Psum_out_67_obuf (
    .O(Psum_out[67]),
    .I(Psum_out_d_382[67]) 
);
  OBUF Psum_out_68_obuf (
    .O(Psum_out[68]),
    .I(Psum_out_d_382[68]) 
);
  OBUF Psum_out_69_obuf (
    .O(Psum_out[69]),
    .I(Psum_out_d_382[69]) 
);
  OBUF Psum_out_70_obuf (
    .O(Psum_out[70]),
    .I(Psum_out_d_382[70]) 
);
  OBUF Psum_out_71_obuf (
    .O(Psum_out[71]),
    .I(Psum_out_d_382[71]) 
);
  OBUF Psum_out_72_obuf (
    .O(Psum_out[72]),
    .I(dout_0_4_349) 
);
  OBUF Psum_out_73_obuf (
    .O(Psum_out[73]),
    .I(dout_1_4_348) 
);
  OBUF Psum_out_74_obuf (
    .O(Psum_out[74]),
    .I(Psum_out_d_381[74]) 
);
  OBUF Psum_out_75_obuf (
    .O(Psum_out[75]),
    .I(Psum_out_d_381[75]) 
);
  OBUF Psum_out_76_obuf (
    .O(Psum_out[76]),
    .I(Psum_out_d_381[76]) 
);
  OBUF Psum_out_77_obuf (
    .O(Psum_out[77]),
    .I(Psum_out_d_381[77]) 
);
  OBUF Psum_out_78_obuf (
    .O(Psum_out[78]),
    .I(Psum_out_d_381[78]) 
);
  OBUF Psum_out_79_obuf (
    .O(Psum_out[79]),
    .I(Psum_out_d_381[79]) 
);
  OBUF Psum_out_80_obuf (
    .O(Psum_out[80]),
    .I(dout_0_4_347) 
);
  OBUF Psum_out_81_obuf (
    .O(Psum_out[81]),
    .I(dout_1_4_346) 
);
  OBUF Psum_out_82_obuf (
    .O(Psum_out[82]),
    .I(Psum_out_d_380[82]) 
);
  OBUF Psum_out_83_obuf (
    .O(Psum_out[83]),
    .I(Psum_out_d_380[83]) 
);
  OBUF Psum_out_84_obuf (
    .O(Psum_out[84]),
    .I(Psum_out_d_380[84]) 
);
  OBUF Psum_out_85_obuf (
    .O(Psum_out[85]),
    .I(Psum_out_d_380[85]) 
);
  OBUF Psum_out_86_obuf (
    .O(Psum_out[86]),
    .I(Psum_out_d_380[86]) 
);
  OBUF Psum_out_87_obuf (
    .O(Psum_out[87]),
    .I(Psum_out_d_380[87]) 
);
  OBUF Psum_out_88_obuf (
    .O(Psum_out[88]),
    .I(dout_0_4_345) 
);
  OBUF Psum_out_89_obuf (
    .O(Psum_out[89]),
    .I(dout_1_4_344) 
);
  OBUF Psum_out_90_obuf (
    .O(Psum_out[90]),
    .I(Psum_out_d_379[90]) 
);
  OBUF Psum_out_91_obuf (
    .O(Psum_out[91]),
    .I(Psum_out_d_379[91]) 
);
  OBUF Psum_out_92_obuf (
    .O(Psum_out[92]),
    .I(Psum_out_d_379[92]) 
);
  OBUF Psum_out_93_obuf (
    .O(Psum_out[93]),
    .I(Psum_out_d_379[93]) 
);
  OBUF Psum_out_94_obuf (
    .O(Psum_out[94]),
    .I(Psum_out_d_379[94]) 
);
  OBUF Psum_out_95_obuf (
    .O(Psum_out[95]),
    .I(Psum_out_d_379[95]) 
);
  OBUF Psum_out_96_obuf (
    .O(Psum_out[96]),
    .I(dout_0_4_343) 
);
  OBUF Psum_out_97_obuf (
    .O(Psum_out[97]),
    .I(dout_1_4_342) 
);
  OBUF Psum_out_98_obuf (
    .O(Psum_out[98]),
    .I(Psum_out_d_378[98]) 
);
  OBUF Psum_out_99_obuf (
    .O(Psum_out[99]),
    .I(Psum_out_d_378[99]) 
);
  OBUF Psum_out_100_obuf (
    .O(Psum_out[100]),
    .I(Psum_out_d_378[100]) 
);
  OBUF Psum_out_101_obuf (
    .O(Psum_out[101]),
    .I(Psum_out_d_378[101]) 
);
  OBUF Psum_out_102_obuf (
    .O(Psum_out[102]),
    .I(Psum_out_d_378[102]) 
);
  OBUF Psum_out_103_obuf (
    .O(Psum_out[103]),
    .I(Psum_out_d_378[103]) 
);
  OBUF Psum_out_104_obuf (
    .O(Psum_out[104]),
    .I(dout_0_4_341) 
);
  OBUF Psum_out_105_obuf (
    .O(Psum_out[105]),
    .I(dout_1_4_340) 
);
  OBUF Psum_out_106_obuf (
    .O(Psum_out[106]),
    .I(Psum_out_d_377[106]) 
);
  OBUF Psum_out_107_obuf (
    .O(Psum_out[107]),
    .I(Psum_out_d_377[107]) 
);
  OBUF Psum_out_108_obuf (
    .O(Psum_out[108]),
    .I(Psum_out_d_377[108]) 
);
  OBUF Psum_out_109_obuf (
    .O(Psum_out[109]),
    .I(Psum_out_d_377[109]) 
);
  OBUF Psum_out_110_obuf (
    .O(Psum_out[110]),
    .I(Psum_out_d_377[110]) 
);
  OBUF Psum_out_111_obuf (
    .O(Psum_out[111]),
    .I(Psum_out_d_377[111]) 
);
  OBUF Psum_out_112_obuf (
    .O(Psum_out[112]),
    .I(dout_0_4_339) 
);
  OBUF Psum_out_113_obuf (
    .O(Psum_out[113]),
    .I(dout_1_4_338) 
);
  OBUF Psum_out_114_obuf (
    .O(Psum_out[114]),
    .I(Psum_out_d_376[114]) 
);
  OBUF Psum_out_115_obuf (
    .O(Psum_out[115]),
    .I(Psum_out_d_376[115]) 
);
  OBUF Psum_out_116_obuf (
    .O(Psum_out[116]),
    .I(Psum_out_d_376[116]) 
);
  OBUF Psum_out_117_obuf (
    .O(Psum_out[117]),
    .I(Psum_out_d_376[117]) 
);
  OBUF Psum_out_118_obuf (
    .O(Psum_out[118]),
    .I(Psum_out_d_376[118]) 
);
  OBUF Psum_out_119_obuf (
    .O(Psum_out[119]),
    .I(Psum_out_d_376[119]) 
);
  OBUF Psum_out_120_obuf (
    .O(Psum_out[120]),
    .I(dout_0_4_337) 
);
  OBUF Psum_out_121_obuf (
    .O(Psum_out[121]),
    .I(dout_1_4_336) 
);
  OBUF Psum_out_122_obuf (
    .O(Psum_out[122]),
    .I(Psum_out_d_375[122]) 
);
  OBUF Psum_out_123_obuf (
    .O(Psum_out[123]),
    .I(Psum_out_d_375[123]) 
);
  OBUF Psum_out_124_obuf (
    .O(Psum_out[124]),
    .I(Psum_out_d_375[124]) 
);
  OBUF Psum_out_125_obuf (
    .O(Psum_out[125]),
    .I(Psum_out_d_375[125]) 
);
  OBUF Psum_out_126_obuf (
    .O(Psum_out[126]),
    .I(Psum_out_d_375[126]) 
);
  OBUF Psum_out_127_obuf (
    .O(Psum_out[127]),
    .I(Psum_out_d_375[127]) 
);
  OBUF Psum_out_128_obuf (
    .O(Psum_out[128]),
    .I(dout_0_4_335) 
);
  OBUF Psum_out_129_obuf (
    .O(Psum_out[129]),
    .I(dout_1_4_334) 
);
  OBUF Psum_out_130_obuf (
    .O(Psum_out[130]),
    .I(Psum_out_d_374[130]) 
);
  OBUF Psum_out_131_obuf (
    .O(Psum_out[131]),
    .I(Psum_out_d_374[131]) 
);
  OBUF Psum_out_132_obuf (
    .O(Psum_out[132]),
    .I(Psum_out_d_374[132]) 
);
  OBUF Psum_out_133_obuf (
    .O(Psum_out[133]),
    .I(Psum_out_d_374[133]) 
);
  OBUF Psum_out_134_obuf (
    .O(Psum_out[134]),
    .I(Psum_out_d_374[134]) 
);
  OBUF Psum_out_135_obuf (
    .O(Psum_out[135]),
    .I(Psum_out_d_374[135]) 
);
  OBUF Psum_out_136_obuf (
    .O(Psum_out[136]),
    .I(dout_0_4_333) 
);
  OBUF Psum_out_137_obuf (
    .O(Psum_out[137]),
    .I(dout_1_4_332) 
);
  OBUF Psum_out_138_obuf (
    .O(Psum_out[138]),
    .I(Psum_out_d_373[138]) 
);
  OBUF Psum_out_139_obuf (
    .O(Psum_out[139]),
    .I(Psum_out_d_373[139]) 
);
  OBUF Psum_out_140_obuf (
    .O(Psum_out[140]),
    .I(Psum_out_d_373[140]) 
);
  OBUF Psum_out_141_obuf (
    .O(Psum_out[141]),
    .I(Psum_out_d_373[141]) 
);
  OBUF Psum_out_142_obuf (
    .O(Psum_out[142]),
    .I(Psum_out_d_373[142]) 
);
  OBUF Psum_out_143_obuf (
    .O(Psum_out[143]),
    .I(Psum_out_d_373[143]) 
);
  OBUF Psum_out_144_obuf (
    .O(Psum_out[144]),
    .I(dout_0_4_331) 
);
  OBUF Psum_out_145_obuf (
    .O(Psum_out[145]),
    .I(dout_1_4_330) 
);
  OBUF Psum_out_146_obuf (
    .O(Psum_out[146]),
    .I(Psum_out_d_372[146]) 
);
  OBUF Psum_out_147_obuf (
    .O(Psum_out[147]),
    .I(Psum_out_d_372[147]) 
);
  OBUF Psum_out_148_obuf (
    .O(Psum_out[148]),
    .I(Psum_out_d_372[148]) 
);
  OBUF Psum_out_149_obuf (
    .O(Psum_out[149]),
    .I(Psum_out_d_372[149]) 
);
  OBUF Psum_out_150_obuf (
    .O(Psum_out[150]),
    .I(Psum_out_d_372[150]) 
);
  OBUF Psum_out_151_obuf (
    .O(Psum_out[151]),
    .I(Psum_out_d_372[151]) 
);
  OBUF Psum_out_152_obuf (
    .O(Psum_out[152]),
    .I(dout_0_4_329) 
);
  OBUF Psum_out_153_obuf (
    .O(Psum_out[153]),
    .I(dout_1_4_328) 
);
  OBUF Psum_out_154_obuf (
    .O(Psum_out[154]),
    .I(Psum_out_d_371[154]) 
);
  OBUF Psum_out_155_obuf (
    .O(Psum_out[155]),
    .I(Psum_out_d_371[155]) 
);
  OBUF Psum_out_156_obuf (
    .O(Psum_out[156]),
    .I(Psum_out_d_371[156]) 
);
  OBUF Psum_out_157_obuf (
    .O(Psum_out[157]),
    .I(Psum_out_d_371[157]) 
);
  OBUF Psum_out_158_obuf (
    .O(Psum_out[158]),
    .I(Psum_out_d_371[158]) 
);
  OBUF Psum_out_159_obuf (
    .O(Psum_out[159]),
    .I(Psum_out_d_371[159]) 
);
  OBUF Psum_out_160_obuf (
    .O(Psum_out[160]),
    .I(dout_0_4_327) 
);
  OBUF Psum_out_161_obuf (
    .O(Psum_out[161]),
    .I(dout_1_4_326) 
);
  OBUF Psum_out_162_obuf (
    .O(Psum_out[162]),
    .I(Psum_out_d_370[162]) 
);
  OBUF Psum_out_163_obuf (
    .O(Psum_out[163]),
    .I(Psum_out_d_370[163]) 
);
  OBUF Psum_out_164_obuf (
    .O(Psum_out[164]),
    .I(Psum_out_d_370[164]) 
);
  OBUF Psum_out_165_obuf (
    .O(Psum_out[165]),
    .I(Psum_out_d_370[165]) 
);
  OBUF Psum_out_166_obuf (
    .O(Psum_out[166]),
    .I(Psum_out_d_370[166]) 
);
  OBUF Psum_out_167_obuf (
    .O(Psum_out[167]),
    .I(Psum_out_d_370[167]) 
);
  OBUF Psum_out_168_obuf (
    .O(Psum_out[168]),
    .I(dout_0_4_325) 
);
  OBUF Psum_out_169_obuf (
    .O(Psum_out[169]),
    .I(dout_1_4_324) 
);
  OBUF Psum_out_170_obuf (
    .O(Psum_out[170]),
    .I(Psum_out_d_369[170]) 
);
  OBUF Psum_out_171_obuf (
    .O(Psum_out[171]),
    .I(Psum_out_d_369[171]) 
);
  OBUF Psum_out_172_obuf (
    .O(Psum_out[172]),
    .I(Psum_out_d_369[172]) 
);
  OBUF Psum_out_173_obuf (
    .O(Psum_out[173]),
    .I(Psum_out_d_369[173]) 
);
  OBUF Psum_out_174_obuf (
    .O(Psum_out[174]),
    .I(Psum_out_d_369[174]) 
);
  OBUF Psum_out_175_obuf (
    .O(Psum_out[175]),
    .I(Psum_out_d_369[175]) 
);
  OBUF Psum_out_176_obuf (
    .O(Psum_out[176]),
    .I(dout_0_4_323) 
);
  OBUF Psum_out_177_obuf (
    .O(Psum_out[177]),
    .I(dout_1_4_322) 
);
  OBUF Psum_out_178_obuf (
    .O(Psum_out[178]),
    .I(Psum_out_d_368[178]) 
);
  OBUF Psum_out_179_obuf (
    .O(Psum_out[179]),
    .I(Psum_out_d_368[179]) 
);
  OBUF Psum_out_180_obuf (
    .O(Psum_out[180]),
    .I(Psum_out_d_368[180]) 
);
  OBUF Psum_out_181_obuf (
    .O(Psum_out[181]),
    .I(Psum_out_d_368[181]) 
);
  OBUF Psum_out_182_obuf (
    .O(Psum_out[182]),
    .I(Psum_out_d_368[182]) 
);
  OBUF Psum_out_183_obuf (
    .O(Psum_out[183]),
    .I(Psum_out_d_368[183]) 
);
  OBUF Psum_out_184_obuf (
    .O(Psum_out[184]),
    .I(dout_0_4) 
);
  OBUF Psum_out_185_obuf (
    .O(Psum_out[185]),
    .I(dout_1_4) 
);
  OBUF Psum_out_186_obuf (
    .O(Psum_out[186]),
    .I(Psum_out_d[186]) 
);
  OBUF Psum_out_187_obuf (
    .O(Psum_out[187]),
    .I(Psum_out_d[187]) 
);
  OBUF Psum_out_188_obuf (
    .O(Psum_out[188]),
    .I(Psum_out_d[188]) 
);
  OBUF Psum_out_189_obuf (
    .O(Psum_out[189]),
    .I(Psum_out_d[189]) 
);
  OBUF Psum_out_190_obuf (
    .O(Psum_out[190]),
    .I(Psum_out_d[190]) 
);
  OBUF Psum_out_191_obuf (
    .O(Psum_out[191]),
    .I(Psum_out_d[191]) 
);
  sirv_gnrl_dfflr Ifmap_shift_in_0_2_reg0 (
    .clk_d(clk_d),
    .en_d(en_d),
    .rst_n_d(rst_n_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[207:200]),
    .n6_6(n6_6),
    .reg0_out(reg0_out[7:0])
);
  sirv_gnrl_dfflr_0 Ifmap_shift_in_0_2_reg1 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .reg0_out(reg0_out[7:0]),
    .Ifmap_shift_in_0_2(Ifmap_shift_in_0_2[7:0])
);
  sirv_gnrl_dfflr_1 Ifmap_shift_in_0_1_reg0 (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .en_d(en_d),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[199:192]),
    .Ifmap_shift_in_0_1(Ifmap_shift_in_0_1[7:0])
);
  middle_new_PE PE_0 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .Filtr_in_2_d(Filtr_in_2_d[11:0]),
    .Ifmap_shift_in_0_2(Ifmap_shift_in_0_2[7:0]),
    .Filtr_in_1_d(Filtr_in_1_d[11:0]),
    .Ifmap_in_1(Ifmap_in_1_369[7:0]),
    .Ifmap_shift_in_0_1(Ifmap_shift_in_0_1[7:0]),
    .Filtr_in_0_d(Filtr_in_0_d[11:0]),
    .Ifmap_in_1_2(Ifmap_in_1_370[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[191:184]),
    .dout_1_4(dout_1_4),
    .dout_0_4(dout_0_4),
    .\Filtr_out_2[0] (\Filtr_out_2[0] [11:0]),
    .\Filtr_out_1[0] (\Filtr_out_1[0] [11:0]),
    .Ifmap_in_1_3(Ifmap_in_1[7:0]),
    .\Filtr_out_0[0] (\Filtr_out_0[0] [11:0]),
    .Ifmap_in_1_4(Ifmap_in_1_368[7:0]),
    .Psum_out_d(Psum_out_d[191:186])
);
  middle_new_PE_0 \BLOCK1[1].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[0] (\Filtr_out_2[0] [11:0]),
    .Ifmap_in_1(Ifmap_in_1[7:0]),
    .\Filtr_out_1[0] (\Filtr_out_1[0] [11:0]),
    .Ifmap_in_1_13(Ifmap_in_1_368[7:0]),
    .Ifmap_in_1_14(Ifmap_in_1_372[7:0]),
    .\Filtr_out_0[0] (\Filtr_out_0[0] [11:0]),
    .Ifmap_in_1_15(Ifmap_in_1_373[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[183:176]),
    .dout_1_4(dout_1_4_322),
    .dout_0_4(dout_0_4_323),
    .\Filtr_out_2[1] (\Filtr_out_2[1] [11:0]),
    .Ifmap_in_1_16(Ifmap_in_1_369[7:0]),
    .\Filtr_out_1[1] (\Filtr_out_1[1] [11:0]),
    .Ifmap_in_1_17(Ifmap_in_1_370[7:0]),
    .\Filtr_out_0[1] (\Filtr_out_0[1] [11:0]),
    .Ifmap_in_1_18(Ifmap_in_1_371[7:0]),
    .Psum_out_d(Psum_out_d_368[183:178])
);
  middle_new_PE_1 \BLOCK1[2].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[1] (\Filtr_out_2[1] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_370[7:0]),
    .\Filtr_out_1[1] (\Filtr_out_1[1] [11:0]),
    .Ifmap_in_1_27(Ifmap_in_1_371[7:0]),
    .Ifmap_in_1_28(Ifmap_in_1_375[7:0]),
    .\Filtr_out_0[1] (\Filtr_out_0[1] [11:0]),
    .Ifmap_in_1_29(Ifmap_in_1_376[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[175:168]),
    .dout_1_4(dout_1_4_324),
    .dout_0_4(dout_0_4_325),
    .\Filtr_out_2[2] (\Filtr_out_2[2] [11:0]),
    .Ifmap_in_1_30(Ifmap_in_1_372[7:0]),
    .\Filtr_out_1[2] (\Filtr_out_1[2] [11:0]),
    .Ifmap_in_1_31(Ifmap_in_1_373[7:0]),
    .\Filtr_out_0[2] (\Filtr_out_0[2] [11:0]),
    .Ifmap_in_1_32(Ifmap_in_1_374[7:0]),
    .Psum_out_d(Psum_out_d_369[175:170])
);
  middle_new_PE_2 \BLOCK1[3].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[2] (\Filtr_out_2[2] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_373[7:0]),
    .\Filtr_out_1[2] (\Filtr_out_1[2] [11:0]),
    .Ifmap_in_1_41(Ifmap_in_1_374[7:0]),
    .Ifmap_in_1_42(Ifmap_in_1_378[7:0]),
    .\Filtr_out_0[2] (\Filtr_out_0[2] [11:0]),
    .Ifmap_in_1_43(Ifmap_in_1_379[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[167:160]),
    .dout_1_4(dout_1_4_326),
    .dout_0_4(dout_0_4_327),
    .\Filtr_out_2[3] (\Filtr_out_2[3] [11:0]),
    .Ifmap_in_1_44(Ifmap_in_1_375[7:0]),
    .\Filtr_out_1[3] (\Filtr_out_1[3] [11:0]),
    .Ifmap_in_1_45(Ifmap_in_1_376[7:0]),
    .\Filtr_out_0[3] (\Filtr_out_0[3] [11:0]),
    .Ifmap_in_1_46(Ifmap_in_1_377[7:0]),
    .Psum_out_d(Psum_out_d_370[167:162])
);
  middle_new_PE_3 \BLOCK1[4].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[3] (\Filtr_out_2[3] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_376[7:0]),
    .\Filtr_out_1[3] (\Filtr_out_1[3] [11:0]),
    .Ifmap_in_1_55(Ifmap_in_1_377[7:0]),
    .Ifmap_in_1_56(Ifmap_in_1_381[7:0]),
    .\Filtr_out_0[3] (\Filtr_out_0[3] [11:0]),
    .Ifmap_in_1_57(Ifmap_in_1_382[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[159:152]),
    .dout_1_4(dout_1_4_328),
    .dout_0_4(dout_0_4_329),
    .\Filtr_out_2[4] (\Filtr_out_2[4] [11:0]),
    .Ifmap_in_1_58(Ifmap_in_1_378[7:0]),
    .\Filtr_out_1[4] (\Filtr_out_1[4] [11:0]),
    .Ifmap_in_1_59(Ifmap_in_1_379[7:0]),
    .\Filtr_out_0[4] (\Filtr_out_0[4] [11:0]),
    .Ifmap_in_1_60(Ifmap_in_1_380[7:0]),
    .Psum_out_d(Psum_out_d_371[159:154])
);
  middle_new_PE_4 \BLOCK1[5].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[4] (\Filtr_out_2[4] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_379[7:0]),
    .\Filtr_out_1[4] (\Filtr_out_1[4] [11:0]),
    .Ifmap_in_1_69(Ifmap_in_1_380[7:0]),
    .Ifmap_in_1_70(Ifmap_in_1_384[7:0]),
    .\Filtr_out_0[4] (\Filtr_out_0[4] [11:0]),
    .Ifmap_in_1_71(Ifmap_in_1_385[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[151:144]),
    .dout_1_4(dout_1_4_330),
    .dout_0_4(dout_0_4_331),
    .\Filtr_out_2[5] (\Filtr_out_2[5] [11:0]),
    .Ifmap_in_1_72(Ifmap_in_1_381[7:0]),
    .\Filtr_out_1[5] (\Filtr_out_1[5] [11:0]),
    .Ifmap_in_1_73(Ifmap_in_1_382[7:0]),
    .\Filtr_out_0[5] (\Filtr_out_0[5] [11:0]),
    .Ifmap_in_1_74(Ifmap_in_1_383[7:0]),
    .Psum_out_d(Psum_out_d_372[151:146])
);
  middle_new_PE_5 \BLOCK1[6].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[5] (\Filtr_out_2[5] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_382[7:0]),
    .\Filtr_out_1[5] (\Filtr_out_1[5] [11:0]),
    .Ifmap_in_1_83(Ifmap_in_1_383[7:0]),
    .Ifmap_in_1_84(Ifmap_in_1_387[7:0]),
    .\Filtr_out_0[5] (\Filtr_out_0[5] [11:0]),
    .Ifmap_in_1_85(Ifmap_in_1_388[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[143:136]),
    .dout_1_4(dout_1_4_332),
    .dout_0_4(dout_0_4_333),
    .\Filtr_out_2[6] (\Filtr_out_2[6] [11:0]),
    .Ifmap_in_1_86(Ifmap_in_1_384[7:0]),
    .\Filtr_out_1[6] (\Filtr_out_1[6] [11:0]),
    .Ifmap_in_1_87(Ifmap_in_1_385[7:0]),
    .\Filtr_out_0[6] (\Filtr_out_0[6] [11:0]),
    .Ifmap_in_1_88(Ifmap_in_1_386[7:0]),
    .Psum_out_d(Psum_out_d_373[143:138])
);
  middle_new_PE_6 \BLOCK1[7].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[6] (\Filtr_out_2[6] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_385[7:0]),
    .\Filtr_out_1[6] (\Filtr_out_1[6] [11:0]),
    .Ifmap_in_1_97(Ifmap_in_1_386[7:0]),
    .Ifmap_in_1_98(Ifmap_in_1_390[7:0]),
    .\Filtr_out_0[6] (\Filtr_out_0[6] [11:0]),
    .Ifmap_in_1_99(Ifmap_in_1_391[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[135:128]),
    .dout_1_4(dout_1_4_334),
    .dout_0_4(dout_0_4_335),
    .\Filtr_out_2[7] (\Filtr_out_2[7] [11:0]),
    .Ifmap_in_1_100(Ifmap_in_1_387[7:0]),
    .\Filtr_out_1[7] (\Filtr_out_1[7] [11:0]),
    .Ifmap_in_1_101(Ifmap_in_1_388[7:0]),
    .\Filtr_out_0[7] (\Filtr_out_0[7] [11:0]),
    .Ifmap_in_1_102(Ifmap_in_1_389[7:0]),
    .Psum_out_d(Psum_out_d_374[135:130])
);
  middle_new_PE_7 \BLOCK1[8].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[7] (\Filtr_out_2[7] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_388[7:0]),
    .\Filtr_out_1[7] (\Filtr_out_1[7] [11:0]),
    .Ifmap_in_1_111(Ifmap_in_1_389[7:0]),
    .Ifmap_in_1_112(Ifmap_in_1_393[7:0]),
    .\Filtr_out_0[7] (\Filtr_out_0[7] [11:0]),
    .Ifmap_in_1_113(Ifmap_in_1_394[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[127:120]),
    .dout_1_4(dout_1_4_336),
    .dout_0_4(dout_0_4_337),
    .\Filtr_out_2[8] (\Filtr_out_2[8] [11:0]),
    .Ifmap_in_1_114(Ifmap_in_1_390[7:0]),
    .\Filtr_out_1[8] (\Filtr_out_1[8] [11:0]),
    .Ifmap_in_1_115(Ifmap_in_1_391[7:0]),
    .\Filtr_out_0[8] (\Filtr_out_0[8] [11:0]),
    .Ifmap_in_1_116(Ifmap_in_1_392[7:0]),
    .Psum_out_d(Psum_out_d_375[127:122])
);
  middle_new_PE_8 \BLOCK1[9].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[8] (\Filtr_out_2[8] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_391[7:0]),
    .\Filtr_out_1[8] (\Filtr_out_1[8] [11:0]),
    .Ifmap_in_1_125(Ifmap_in_1_392[7:0]),
    .Ifmap_in_1_126(Ifmap_in_1_396[7:0]),
    .\Filtr_out_0[8] (\Filtr_out_0[8] [11:0]),
    .Ifmap_in_1_127(Ifmap_in_1_397[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[119:112]),
    .dout_1_4(dout_1_4_338),
    .dout_0_4(dout_0_4_339),
    .\Filtr_out_2[9] (\Filtr_out_2[9] [11:0]),
    .Ifmap_in_1_128(Ifmap_in_1_393[7:0]),
    .\Filtr_out_1[9] (\Filtr_out_1[9] [11:0]),
    .Ifmap_in_1_129(Ifmap_in_1_394[7:0]),
    .\Filtr_out_0[9] (\Filtr_out_0[9] [11:0]),
    .Ifmap_in_1_130(Ifmap_in_1_395[7:0]),
    .Psum_out_d(Psum_out_d_376[119:114])
);
  middle_new_PE_9 \BLOCK1[10].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[9] (\Filtr_out_2[9] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_394[7:0]),
    .\Filtr_out_1[9] (\Filtr_out_1[9] [11:0]),
    .Ifmap_in_1_139(Ifmap_in_1_395[7:0]),
    .Ifmap_in_1_140(Ifmap_in_1_399[7:0]),
    .\Filtr_out_0[9] (\Filtr_out_0[9] [11:0]),
    .Ifmap_in_1_141(Ifmap_in_1_400[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[111:104]),
    .dout_1_4(dout_1_4_340),
    .dout_0_4(dout_0_4_341),
    .\Filtr_out_2[10] (\Filtr_out_2[10] [11:0]),
    .Ifmap_in_1_142(Ifmap_in_1_396[7:0]),
    .\Filtr_out_1[10] (\Filtr_out_1[10] [11:0]),
    .Ifmap_in_1_143(Ifmap_in_1_397[7:0]),
    .\Filtr_out_0[10] (\Filtr_out_0[10] [11:0]),
    .Ifmap_in_1_144(Ifmap_in_1_398[7:0]),
    .Psum_out_d(Psum_out_d_377[111:106])
);
  middle_new_PE_10 \BLOCK1[11].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[10] (\Filtr_out_2[10] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_397[7:0]),
    .\Filtr_out_1[10] (\Filtr_out_1[10] [11:0]),
    .Ifmap_in_1_153(Ifmap_in_1_398[7:0]),
    .Ifmap_in_1_154(Ifmap_in_1_402[7:0]),
    .\Filtr_out_0[10] (\Filtr_out_0[10] [11:0]),
    .Ifmap_in_1_155(Ifmap_in_1_403[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[103:96]),
    .dout_1_4(dout_1_4_342),
    .dout_0_4(dout_0_4_343),
    .\Filtr_out_2[11] (\Filtr_out_2[11] [11:0]),
    .Ifmap_in_1_156(Ifmap_in_1_399[7:0]),
    .\Filtr_out_1[11] (\Filtr_out_1[11] [11:0]),
    .Ifmap_in_1_157(Ifmap_in_1_400[7:0]),
    .\Filtr_out_0[11] (\Filtr_out_0[11] [11:0]),
    .Ifmap_in_1_158(Ifmap_in_1_401[7:0]),
    .Psum_out_d(Psum_out_d_378[103:98])
);
  middle_new_PE_11 \BLOCK1[12].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[11] (\Filtr_out_2[11] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_400[7:0]),
    .\Filtr_out_1[11] (\Filtr_out_1[11] [11:0]),
    .Ifmap_in_1_167(Ifmap_in_1_401[7:0]),
    .Ifmap_in_1_168(Ifmap_in_1_405[7:0]),
    .\Filtr_out_0[11] (\Filtr_out_0[11] [11:0]),
    .Ifmap_in_1_169(Ifmap_in_1_406[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[95:88]),
    .dout_1_4(dout_1_4_344),
    .dout_0_4(dout_0_4_345),
    .\Filtr_out_2[12] (\Filtr_out_2[12] [11:0]),
    .Ifmap_in_1_170(Ifmap_in_1_402[7:0]),
    .\Filtr_out_1[12] (\Filtr_out_1[12] [11:0]),
    .Ifmap_in_1_171(Ifmap_in_1_403[7:0]),
    .\Filtr_out_0[12] (\Filtr_out_0[12] [11:0]),
    .Ifmap_in_1_172(Ifmap_in_1_404[7:0]),
    .Psum_out_d(Psum_out_d_379[95:90])
);
  middle_new_PE_12 \BLOCK1[13].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[12] (\Filtr_out_2[12] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_403[7:0]),
    .\Filtr_out_1[12] (\Filtr_out_1[12] [11:0]),
    .Ifmap_in_1_181(Ifmap_in_1_404[7:0]),
    .Ifmap_in_1_182(Ifmap_in_1_408[7:0]),
    .\Filtr_out_0[12] (\Filtr_out_0[12] [11:0]),
    .Ifmap_in_1_183(Ifmap_in_1_409[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[87:80]),
    .dout_1_4(dout_1_4_346),
    .dout_0_4(dout_0_4_347),
    .\Filtr_out_2[13] (\Filtr_out_2[13] [11:0]),
    .Ifmap_in_1_184(Ifmap_in_1_405[7:0]),
    .\Filtr_out_1[13] (\Filtr_out_1[13] [11:0]),
    .Ifmap_in_1_185(Ifmap_in_1_406[7:0]),
    .\Filtr_out_0[13] (\Filtr_out_0[13] [11:0]),
    .Ifmap_in_1_186(Ifmap_in_1_407[7:0]),
    .Psum_out_d(Psum_out_d_380[87:82])
);
  middle_new_PE_13 \BLOCK1[14].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[13] (\Filtr_out_2[13] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_406[7:0]),
    .\Filtr_out_1[13] (\Filtr_out_1[13] [11:0]),
    .Ifmap_in_1_195(Ifmap_in_1_407[7:0]),
    .Ifmap_in_1_196(Ifmap_in_1_411[7:0]),
    .\Filtr_out_0[13] (\Filtr_out_0[13] [11:0]),
    .Ifmap_in_1_197(Ifmap_in_1_412[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[79:72]),
    .dout_1_4(dout_1_4_348),
    .dout_0_4(dout_0_4_349),
    .\Filtr_out_2[14] (\Filtr_out_2[14] [11:0]),
    .Ifmap_in_1_198(Ifmap_in_1_408[7:0]),
    .\Filtr_out_1[14] (\Filtr_out_1[14] [11:0]),
    .Ifmap_in_1_199(Ifmap_in_1_409[7:0]),
    .\Filtr_out_0[14] (\Filtr_out_0[14] [11:0]),
    .Ifmap_in_1_200(Ifmap_in_1_410[7:0]),
    .Psum_out_d(Psum_out_d_381[79:74])
);
  middle_new_PE_14 \BLOCK1[15].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[14] (\Filtr_out_2[14] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_409[7:0]),
    .\Filtr_out_1[14] (\Filtr_out_1[14] [11:0]),
    .Ifmap_in_1_209(Ifmap_in_1_410[7:0]),
    .Ifmap_in_1_210(Ifmap_in_1_414[7:0]),
    .\Filtr_out_0[14] (\Filtr_out_0[14] [11:0]),
    .Ifmap_in_1_211(Ifmap_in_1_415[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[71:64]),
    .dout_1_4(dout_1_4_350),
    .dout_0_4(dout_0_4_351),
    .\Filtr_out_2[15] (\Filtr_out_2[15] [11:0]),
    .Ifmap_in_1_212(Ifmap_in_1_411[7:0]),
    .\Filtr_out_1[15] (\Filtr_out_1[15] [11:0]),
    .Ifmap_in_1_213(Ifmap_in_1_412[7:0]),
    .\Filtr_out_0[15] (\Filtr_out_0[15] [11:0]),
    .Ifmap_in_1_214(Ifmap_in_1_413[7:0]),
    .Psum_out_d(Psum_out_d_382[71:66])
);
  middle_new_PE_15 \BLOCK1[16].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[15] (\Filtr_out_2[15] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_412[7:0]),
    .\Filtr_out_1[15] (\Filtr_out_1[15] [11:0]),
    .Ifmap_in_1_223(Ifmap_in_1_413[7:0]),
    .Ifmap_in_1_224(Ifmap_in_1_417[7:0]),
    .\Filtr_out_0[15] (\Filtr_out_0[15] [11:0]),
    .Ifmap_in_1_225(Ifmap_in_1_418[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[63:56]),
    .dout_1_4(dout_1_4_352),
    .dout_0_4(dout_0_4_353),
    .\Filtr_out_2[16] (\Filtr_out_2[16] [11:0]),
    .Ifmap_in_1_226(Ifmap_in_1_414[7:0]),
    .\Filtr_out_1[16] (\Filtr_out_1[16] [11:0]),
    .Ifmap_in_1_227(Ifmap_in_1_415[7:0]),
    .\Filtr_out_0[16] (\Filtr_out_0[16] [11:0]),
    .Ifmap_in_1_228(Ifmap_in_1_416[7:0]),
    .Psum_out_d(Psum_out_d_383[63:58])
);
  middle_new_PE_16 \BLOCK1[17].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[16] (\Filtr_out_2[16] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_415[7:0]),
    .\Filtr_out_1[16] (\Filtr_out_1[16] [11:0]),
    .Ifmap_in_1_237(Ifmap_in_1_416[7:0]),
    .Ifmap_in_1_238(Ifmap_in_1_420[7:0]),
    .\Filtr_out_0[16] (\Filtr_out_0[16] [11:0]),
    .Ifmap_in_1_239(Ifmap_in_1_421[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[55:48]),
    .dout_1_4(dout_1_4_354),
    .dout_0_4(dout_0_4_355),
    .\Filtr_out_2[17] (\Filtr_out_2[17] [11:0]),
    .Ifmap_in_1_240(Ifmap_in_1_417[7:0]),
    .\Filtr_out_1[17] (\Filtr_out_1[17] [11:0]),
    .Ifmap_in_1_241(Ifmap_in_1_418[7:0]),
    .\Filtr_out_0[17] (\Filtr_out_0[17] [11:0]),
    .Ifmap_in_1_242(Ifmap_in_1_419[7:0]),
    .Psum_out_d(Psum_out_d_384[55:50])
);
  middle_new_PE_17 \BLOCK1[18].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[17] (\Filtr_out_2[17] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_418[7:0]),
    .\Filtr_out_1[17] (\Filtr_out_1[17] [11:0]),
    .Ifmap_in_1_251(Ifmap_in_1_419[7:0]),
    .Ifmap_in_1_252(Ifmap_in_1_423[7:0]),
    .\Filtr_out_0[17] (\Filtr_out_0[17] [11:0]),
    .Ifmap_in_1_253(Ifmap_in_1_424[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[47:40]),
    .dout_1_4(dout_1_4_356),
    .dout_0_4(dout_0_4_357),
    .\Filtr_out_2[18] (\Filtr_out_2[18] [11:0]),
    .Ifmap_in_1_254(Ifmap_in_1_420[7:0]),
    .\Filtr_out_1[18] (\Filtr_out_1[18] [11:0]),
    .Ifmap_in_1_255(Ifmap_in_1_421[7:0]),
    .\Filtr_out_0[18] (\Filtr_out_0[18] [11:0]),
    .Ifmap_in_1_256(Ifmap_in_1_422[7:0]),
    .Psum_out_d(Psum_out_d_385[47:42])
);
  middle_new_PE_18 \BLOCK1[19].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[18] (\Filtr_out_2[18] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_421[7:0]),
    .\Filtr_out_1[18] (\Filtr_out_1[18] [11:0]),
    .Ifmap_in_1_265(Ifmap_in_1_422[7:0]),
    .Ifmap_in_1_266(Ifmap_in_1_426[7:0]),
    .\Filtr_out_0[18] (\Filtr_out_0[18] [11:0]),
    .Ifmap_in_1_267(Ifmap_in_1_427[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[39:32]),
    .dout_1_4(dout_1_4_358),
    .dout_0_4(dout_0_4_359),
    .\Filtr_out_2[19] (\Filtr_out_2[19] [11:0]),
    .Ifmap_in_1_268(Ifmap_in_1_423[7:0]),
    .\Filtr_out_1[19] (\Filtr_out_1[19] [11:0]),
    .Ifmap_in_1_269(Ifmap_in_1_424[7:0]),
    .\Filtr_out_0[19] (\Filtr_out_0[19] [11:0]),
    .Ifmap_in_1_270(Ifmap_in_1_425[7:0]),
    .Psum_out_d(Psum_out_d_386[39:34])
);
  middle_new_PE_19 \BLOCK1[20].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[19] (\Filtr_out_2[19] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_424[7:0]),
    .\Filtr_out_1[19] (\Filtr_out_1[19] [11:0]),
    .Ifmap_in_1_279(Ifmap_in_1_425[7:0]),
    .Ifmap_in_1_280(Ifmap_in_1_429[7:0]),
    .\Filtr_out_0[19] (\Filtr_out_0[19] [11:0]),
    .Ifmap_in_1_281(Ifmap_in_1_430[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[31:24]),
    .dout_1_4(dout_1_4_360),
    .dout_0_4(dout_0_4_361),
    .\Filtr_out_2[20] (\Filtr_out_2[20] [11:0]),
    .Ifmap_in_1_282(Ifmap_in_1_426[7:0]),
    .\Filtr_out_1[20] (\Filtr_out_1[20] [11:0]),
    .Ifmap_in_1_283(Ifmap_in_1_427[7:0]),
    .\Filtr_out_0[20] (\Filtr_out_0[20] [11:0]),
    .Ifmap_in_1_284(Ifmap_in_1_428[7:0]),
    .Psum_out_d(Psum_out_d_387[31:26])
);
  middle_new_PE_20 \BLOCK1[21].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[20] (\Filtr_out_2[20] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_427[7:0]),
    .\Filtr_out_1[20] (\Filtr_out_1[20] [11:0]),
    .Ifmap_in_1_293(Ifmap_in_1_428[7:0]),
    .Ifmap_in_1_294(Ifmap_in_1_432[7:0]),
    .\Filtr_out_0[20] (\Filtr_out_0[20] [11:0]),
    .Ifmap_in_1_295(Ifmap_in_1_433[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[23:16]),
    .dout_1_4(dout_1_4_362),
    .dout_0_4(dout_0_4_363),
    .\Filtr_out_2[21] (\Filtr_out_2[21] [11:0]),
    .Ifmap_in_1_296(Ifmap_in_1_429[7:0]),
    .\Filtr_out_1[21] (\Filtr_out_1[21] [11:0]),
    .Ifmap_in_1_297(Ifmap_in_1_430[7:0]),
    .\Filtr_out_0[21] (\Filtr_out_0[21] [11:0]),
    .Ifmap_in_1_298(Ifmap_in_1_431[7:0]),
    .Psum_out_d(Psum_out_d_388[23:18])
);
  middle_new_PE_21 \BLOCK1[22].PE_n  (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .\Filtr_out_2[21] (\Filtr_out_2[21] [11:0]),
    .Ifmap_in_1(Ifmap_in_1_430[7:0]),
    .\Filtr_out_1[21] (\Filtr_out_1[21] [11:0]),
    .Ifmap_in_1_307(Ifmap_in_1_431[7:0]),
    .Ifmap_in_1_308(Ifmap_in_1_435[7:0]),
    .\Filtr_out_0[21] (\Filtr_out_0[21] [11:0]),
    .Ifmap_in_1_309(Ifmap_in_1_436[7:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[15:8]),
    .dout_1_4(dout_1_4_364),
    .dout_0_4(dout_0_4_365),
    .\Filtr_out_2[22] (\Filtr_out_2[22] [11:0]),
    .Ifmap_in_1_310(Ifmap_in_1_432[7:0]),
    .\Filtr_out_1[22] (\Filtr_out_1[22] [11:0]),
    .Ifmap_in_1_311(Ifmap_in_1_433[7:0]),
    .\Filtr_out_0[22] (\Filtr_out_0[22] [11:0]),
    .Ifmap_in_1_312(Ifmap_in_1_434[7:0]),
    .Psum_out_d(Psum_out_d_389[15:10])
);
  middle_new_PE_22 PE_23 (
    .en_d(en_d),
    .n6_6(n6_6),
    .clk_d(clk_d),
    .Ifmap_in_1(Ifmap_in_1_433[7:0]),
    .\Filtr_out_2[22] (\Filtr_out_2[22] [11:0]),
    .Ifmap_in_1_319(Ifmap_in_1_434[7:0]),
    .\Filtr_out_1[22] (\Filtr_out_1[22] [11:0]),
    .\Filtr_out_0[22] (\Filtr_out_0[22] [11:0]),
    .Ifmap_shift_in_d(Ifmap_shift_in_d[7:0]),
    .dout_1_4(dout_1_4_366),
    .dout_0_4(dout_0_4_367),
    .Ifmap_in_1_320(Ifmap_in_1_435[7:0]),
    .Ifmap_in_1_321(Ifmap_in_1_436[7:0]),
    .Psum_out_d(Psum_out_d_390[7:2])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* middle_new_PEx24 */
