/*
 *  Copyright (C) 2008-2013 Texas Instruments Incorporated - www.ti.com/
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/

/**
 *  \file   SOC.h
 *
 *  \brief  SOC memory map header file
 *
**/

#ifndef SOC_H_
#define SOC_H_

#ifdef __cplusplus
extern "C"
{
#endif

#define SOC_GPMC_BASE                                                            (0x0U)
#define SOC_EVE_DMEM_BASE                                                        (0x40020000U)
#define SOC_EVE_WBUF_BASE                                                        (0x40040000U)
#define SOC_EVE_IBUF_LA_BASE                                                     (0x40050000U)
#define SOC_EVE_IBUF_HA_BASE                                                     (0x40054000U)
#define SOC_EVE_IBUF_LB_BASE                                                     (0x40070000U)
#define SOC_EVE_IBUF_HB_BASE                                                     (0x40074000U)
#define SOC_EVE_SYSTEM_BASE                                                      (0x40080000U)
#define SOC_EVE_MMU0_BASE                                                        (0x40081000U)
#define SOC_EVE_MMU1_BASE                                                        (0x40082000U)
#define SOC_EVE_T16C_BASE                                                        (0x40083000U)
#define SOC_EVE_VCOP_BASE                                                        (0x40084000U)
#define SOC_EVE_SCTM_BASE                                                        (0x40085000U)
#define SOC_EVE_EDMA_TC0_BASE                                                    (0x40086000U)
#define SOC_EVE_EDMA_TC1_BASE                                                    (0x40087000U)
#define SOC_EVE_SMSET_CFG_BASE                                                   (0x40088000U)
#define SOC_EVE_SMSET_SW_BASE                                                    (0x40089000U)
#define SOC_EVE_NOC_BASE                                                         (0x4008a000U)
#define SOC_EVE1_MBX0_BASE                                                       (0x4008b000U)
#define SOC_EVE1_MBX1_BASE                                                       (0x4008c000U)
#define SOC_EVE1_MBX2_BASE                                                       (0x4008d000U)
#define SOC_EVE1_MBX3_BASE                                                       (0x4008e000U)
#define SOC_EVE1_MBX4_BASE                                                       (0x4008f000U)
#define SOC_EVE_PCACHE_RAW_BASE                                                  (0x40090000U)
#define SOC_EVE_PCACHE_TAGS_BASE                                                 (0x40098000U)
#define SOC_EVE_EDMA_CC_BASE                                                     (0x400a0000U)
#define SOC_OCMC_RAM1_BASE                                                       (0x40300000U)
#define SOC_DSP1_L2_SRAM_BASE                                                    (0x40800000U)
#define SOC_DSP1_SYSTEM_BASE                                                     (0x40d00000U)
#define SOC_DSP1_MMU0CFG_BASE                                                    (0x40d01000U)
#define SOC_DSP1_MMU1CFG_BASE                                                    (0x40d02000U)
#define SOC_DSP1_FW0CFG_BASE                                                     (0x40d03000U)
#define SOC_DSP1_FW1CFG_BASE                                                     (0x40d04000U)
#define SOC_DSP1_EDMA_TC0_BASE                                                   (0x40d05000U)
#define SOC_DSP1_EDMA_TC1_BASE                                                   (0x40d06000U)
#define SOC_DSP1_NOC_BASE                                                        (0x40d07000U)
#define SOC_DSP1_DFT_BASE                                                        (0x40d0f000U)
#define SOC_DSP1_EDMA_CC_BASE                                                    (0x40d10000U)
#define SOC_DSP1_L1P_SRAM_BASE                                                   (0x40e00000U)
#define SOC_DSP1_L1D_SRAM_BASE                                                   (0x40f00000U)
#define SOC_DSP2_L2_SRAM_BASE                                                    (0x41000000U)
#define SOC_DSP2_SYSTEM_BASE                                                     (0x41500000U)
#define SOC_DSP2_MMU0CFG_BASE                                                    (0x41501000U)
#define SOC_DSP2_MMU1CFG_BASE                                                    (0x41502000U)
#define SOC_DSP2_FW0CFG_BASE                                                     (0x41503000U)
#define SOC_DSP2_FW1CFG_BASE                                                     (0x41504000U)
#define SOC_DSP2_EDMA_TC0_BASE                                                   (0x41505000U)
#define SOC_DSP2_EDMA_TC1_BASE                                                   (0x41506000U)
#define SOC_DSP2_NOC_BASE                                                        (0x41507000U)
#define SOC_DSP2_DFT_BASE                                                        (0x4150f000U)
#define SOC_DSP2_EDMA_CC_BASE                                                    (0x41510000U)
#define SOC_DSP2_L1P_SRAM_BASE                                                   (0x41600000U)
#define SOC_DSP2_L1D_SRAM_BASE                                                   (0x41700000U)
#define SOC_OCMC_RAM1_CBUF_BASE                                                  (0x41800000U)
#define SOC_DMEM_BASE                                                            (0x42020000U)
#define SOC_WBUF_BASE                                                            (0x42040000U)
#define SOC_IBUFLA_BASE                                                          (0x42050000U)
#define SOC_IBUFHA_BASE                                                          (0x42054000U)
#define SOC_IBUFLB_BASE                                                          (0x42070000U)
#define SOC_IBUFHB_BASE                                                          (0x42074000U)
#define SOC_EVE_CONTROL_BASE                                                     (0x42080000U)
#define SOC_MMU0_BASE                                                            (0x42081000U)
#define SOC_MMU1_BASE                                                            (0x42082000U)
#define SOC_T16_BASE                                                             (0x42083000U)
#define SOC_VCOP_BASE                                                            (0x42084000U)
#define SOC_CTM_BASE                                                             (0x42085000U)
#define SOC_TPTC0_BASE                                                           (0x42086000U)
#define SOC_TPTC1_BASE                                                           (0x42087000U)
#define SOC_SMSET_CONF_BASE                                                      (0x42088000U)
#define SOC_SMSET_SW_BASE                                                        (0x42089000U)
#define SOC_L2_FNOC_EVE_BASE                                                     (0x4208a000U)
#define SOC_EVE1_L3_MBX0_BASE                                                    (0x4208b000U)
#define SOC_EVE1_L3_MBX1_BASE                                                    (0x4208c000U)
#define SOC_EVE1_L3_MBX2_BASE                                                    (0x4208d000U)
#define SOC_EVE1_L3_MBX3_BASE                                                    (0x4208e000U)
#define SOC_EVE1_L3_MBX4_BASE                                                    (0x4208f000U)
#define SOC_PCACHE_RAW_BASE                                                      (0x42090000U)
#define SOC_PCACHE_TAGS_BASE                                                     (0x42098000U)
#define SOC_TPCC0_BASE                                                           (0x420a0000U)
#define SOC_EDMA_TPCC_BASE                                                       (0x43300000U)
/* Virtual and Physical address for EDMA is same in non-M4 core */
#define SOC_EDMA_TPCC_BASE_VIRT                                                  (SOC_EDMA_TPCC_BASE)
#define SOC_EDMA_TC0_BASE                                                        (0x43400000U)
#define SOC_EDMA_TC1_BASE                                                        (0x43500000U)
#define SOC_L3_MAIN_BASE                                                         (0x44000000U)
#define SOC_MCASP1_BASE                                                          (0x45800000U)
/* MCASP2 and MCASP3 base address is valid for TDA3xx SR2.0 and above */
#define SOC_MCASP2_BASE                                                          (0x48436000U)
#define SOC_MCASP3_BASE                                                          (0x4843A000U)
#define SOC_L4_PER_AP_BASE                                                       (0x48000000U)
#define SOC_UART3_BASE                                                           (0x48020000U)
#define SOC_TIMER2_BASE                                                          (0x48032000U)
#define SOC_TIMER3_BASE                                                          (0x48034000U)
#define SOC_TIMER4_BASE                                                          (0x48036000U)
#define SOC_GPIO2_BASE                                                           (0x48055000U)
#define SOC_GPIO3_BASE                                                           (0x48057000U)
#define SOC_GPIO4_BASE                                                           (0x48059000U)
#define SOC_UART1_BASE                                                           (0x4806a000U)
#define SOC_UART2_BASE                                                           (0x4806c000U)
#define SOC_I2C1_BASE                                                            (0x48070000U)
#define SOC_I2C2_BASE                                                            (0x48072000U)
#define SOC_ELM_BASE                                                             (0x48078000U)
#define SOC_MCSPI1_BASE                                                          (0x48098000U)
#define SOC_MCSPI2_BASE                                                          (0x4809a000U)
#define SOC_MCSPI3_BASE                                                          (0x480b8000U)
#define SOC_MCSPI4_BASE                                                          (0x480ba000U)
#define SOC_MMC4_BASE                                                            (0x480d1000U)
#define SOC_L4_PER2_AP_BASE                                                      (0x48400000U)
#define SOC_L4_PER2_LA_BASE                                                      (0x48400800U)
#define SOC_L4_PER2_IA_IP0_BASE                                                  (0x48401000U)
#define SOC_L4_PER3_AP_BASE                                                      (0x48800000U)
#define SOC_L4_PER3_LA_BASE                                                      (0x48800800U)
#define SOC_L4_PER3_IA_IP1_BASE                                                  (0x48801400U)
#define SOC_L4_PER3_IA_IP2_BASE                                                  (0x48801800U)
#define SOC_L4_CFG_AP_BASE                                                       (0x4A000000U)
#define SOC_L4_CFG_LA_BASE                                                       (0x4A000800U)
#define SOC_L4_CFG_IA_IP0_BASE                                                   (0x4A001000U)
#define SOC_L4_WKUP_AP_BASE                                                      (0x4AE00000U)
#define SOC_L4_WKUP_LA_BASE                                                      (0x4AE00800U)
#define SOC_L4_WKUP_IA_IP0_BASE                                                  (0x4AE01000U)
#define SOC_PWMSS1_IPWMSS_BASE                                                   (0x4843e000U)
#define SOC_PWMSS1_IECAP_BASE                                                    (0x4843e100U)
#define SOC_PWMSS1_IEQEP_BASE                                                    (0x4843e180U)
#define SOC_PWMSS1_IEPWM_BASE                                                    (0x4843e200U)
#define SOC_MCASP1_CFG_BASE                                                      (0x48460000U)
/* SOC_MCASP2_CFG_BASE and SOC_MCASP3_CFG_BASE is valid for TDA3xx SR2.0 and above */
#define SOC_MCASP2_CFG_BASE                                                      (0x4846C000U)
#define SOC_MCASP3_CFG_BASE                                                      (0x48470000U)
/* DCAN 2 base address is valid for TDA3xx SR1.0 only*/
#define SOC_DCAN2_BASE                                                          (0x48480000U)
/* MCAN base address is valid for TDA3xx SR2.0 and above */
#define SOC_MCAN_BASE                                                           (0x48480000U)
#define SOC_GMAC_SS_BASE                                                         (0x48484000U)
#define SOC_GMAC_PORT_BASE                                                       (0x48484100U)
#define SOC_GMAC_CPDMA_BASE                                                      (0x48484800U)
#define SOC_GMAC_STATERAM_BASE                                                   (0x48484a00U)
#define SOC_GMAC_CPTS_BASE                                                       (0x48484c00U)
#define SOC_GMAC_ALE_BASE                                                        (0x48484d00U)
#define SOC_GMAC_SL1_BASE                                                        (0x48484d80U)
#define SOC_GMAC_SL2_BASE                                                        (0x48484dc0U)
#define SOC_GMAC_MDIO_BASE                                                       (0x48485000U)
#define SOC_GMAC_WR_BASE                                                         (0x48485200U)
#define SOC_OCMC_RAM1_CFG_BASE                                                   (0x48804000U)
#define SOC_MMU_BASE                                                             (0x4881c000U)
#define SOC_SPARE_MMU2_BASE                                                      (0x4881e000U)
#define SOC_TIMER5_BASE                                                          (0x48820000U)
#define SOC_TIMER6_BASE                                                          (0x48822000U)
#define SOC_TIMER7_BASE                                                          (0x48824000U)
#define SOC_TIMER8_BASE                                                          (0x48826000U)
#define SOC_MAILBOX2_BASE                                                        (0x4883a000U)
#define SOC_SPARE_MAILBOX3_BASE                                                  (0x4883c000U)
#define SOC_SPARE_MAILBOX4_BASE                                                  (0x4883e000U)
#define SOC_DCC1_BASE                                                            (0x48828000U)
#define SOC_DCC2_BASE                                                            (0x4882A000U)
#define SOC_DCC3_BASE                                                            (0x4882C000U)
#define SOC_DCC4_BASE                                                            (0x4882E000U)
#define SOC_DCC5_BASE                                                            (0x4884E000U)
#define SOC_DCC6_BASE                                                            (0x48852000U)
#define SOC_DCC7_BASE                                                            (0x48854000U)
#define SOC_VIP1_VIP_REGS_BASE                                                   (0x48970000U)
#define SOC_VIP1_VIP_PARSER_SLICE0_REGS_BASE                                     (0x48975500U)
#define SOC_VIP1_VIP_CSC_SLICE0_REGS_BASE                                        (0x48975700U)
#define SOC_VIP1_VIP_SC_SLICE0_REGS_BASE                                         (0x48975800U)
#define SOC_VIP1_VIP_PARSER_SLICE1_REGS_BASE                                     (0x48975a00U)
#define SOC_VIP1_VIP_CSC_SLICE1_REGS_BASE                                        (0x48975c00U)
#define SOC_VIP1_VIP_SC_SLICE1_REGS_BASE                                         (0x48975d00U)
#define SOC_VIP1_VIP_VPDMA_REGS_BASE                                             (0x4897d000U)
#define SOC_IA_IP0_BASE                                                          (0x4a001000U)
#define SOC_CTRL_MODULE_CORE_BASE                                                (0x4a002000U)
#define SOC_CTRL_MODULE_CORE_CORE_REGISTERS_BASE                                 (0x4a002100U)
#define SOC_IRQ_DMARQ_CROSSBAR_REGISTERS_BASE                                    (0x4a0027a0U)
#define SOC_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_BASE                             (0x4a002e04U)
#define SOC_CORE_PAD_IO_REGISTERS_BASE                                           (0x4a003400U)
#define SOC_SEC_EFUSE_REGISTERS_BASE                                             (0x4a003a00U)
#define SOC_OCP_SOCKET_CM_CORE_AON_BASE                                          (0x4a005000U)
#define SOC_CKGEN_CM_CORE_AON_BASE                                               (0x4a005100U)
#define SOC_MPU_CM_CORE_AON_BASE                                                 (0x4a005300U)
#define SOC_DSP1_CM_CORE_AON_BASE                                                (0x4a005400U)
#define SOC_IPU_CM_CORE_AON_BASE                                                 (0x4a005500U)
#define SOC_DSP2_CM_CORE_AON_BASE                                                (0x4a005600U)
#define SOC_EVE1_CM_CORE_AON_BASE                                                (0x4a005640U)
#define SOC_EVE2_CM_CORE_AON_BASE                                                (0x4a005680U)
#define SOC_EVE3_CM_CORE_AON_BASE                                                (0x4a0056c0U)
#define SOC_EVE4_CM_CORE_AON_BASE                                                (0x4a005700U)
#define SOC_RTC_CM_CORE_AON_BASE                                                 (0x4a005740U)
#define SOC_VPE_CM_CORE_AON_BASE                                                 (0x4a005760U)
#define SOC_RESTORE_CM_CORE_AON_BASE                                             (0x4a005e00U)
#define SOC_INSTR_CM_CORE_AON_BASE                                               (0x4a005f00U)
#define SOC_OCP_SOCKET_CM_CORE_BASE                                              (0x4a008000U)
#define SOC_CKGEN_CM_CORE_BASE                                                   (0x4a008100U)
#define SOC_COREAON_CM_CORE_BASE                                                 (0x4a008600U)
#define SOC_CORE_CM_CORE_BASE                                                    (0x4a008700U)
#define SOC_IVA_CM_CORE_BASE                                                     (0x4a008f00U)
#define SOC_CAM_CM_CORE_BASE                                                     (0x4a009000U)
#define SOC_DSS_CM_CORE_BASE                                                     (0x4a009100U)
#define SOC_GPU_CM_CORE_BASE                                                     (0x4a009200U)
#define SOC_L3INIT_CM_CORE_BASE                                                  (0x4a009300U)
#define SOC_CUSTEFUSE_CM_CORE_BASE                                               (0x4a009600U)
#define SOC_L4PER_CM_CORE_BASE                                                   (0x4a009700U)
#define SOC_RESTORE_CM_CORE_BASE                                                 (0x4a009e18U)
#define SOC_SPARE_OCP2SCP1_USB_PHY1_CORE_BASE                                    (0x4a084000U)
#define SOC_SPARE_OCP2SCP1_USB3RX_PHY_USB_BASE                                   (0x4a084400U)
#define SOC_SPARE_OCP2SCP1_USB3TX_PHY_USB_BASE                                   (0x4a084800U)
#define SOC_SPARE_OCP2SCP1_USB_PHY2_CORE_BASE                                    (0x4a085000U)
#define SOC_SMARTREFLEX_CORE_BASE                                                (0x4a0dd000U)
#define SOC_EFUSE_CTRL_CUST_BASE                                                 (0x4a0e0000U)
#define SOC_MAILBOX1_BASE                                                        (0x4a0f4000U)
#define SOC_SPINLOCK_BASE                                                        (0x4a0f6000U)
#define SOC_OCP_WP_NOC_BASE                                                      (0x4a102000U)
#define SOC_IEEE1500_2_OCP_BASE                                                  (0x4a108000U)
#define SOC_SECURITYCORE_EVE1_BASE                                               (0x4a151000U)
#define SOC_SECURITYCORE_IPU1_BASE                                               (0x4a15b000U)
#define SOC_SECURITYCORE_TPCC_BASE                                               (0x4a161000U)
#define SOC_SECURITYCORE_TPTC_BASE                                               (0x4a163000U)
#define SOC_SECURITYCORE_MCASP1_BASE                                             (0x4a167000U)
#define SOC_SECURITYCORE_TSC_ADC_BASE                                            (0x4a16d000U)
#define SOC_SECURITYCORE_DSP1_SDMA_BASE                                          (0x4a171000U)
#define SOC_SECURITYCORE_DSP2_SDMA_BASE                                          (0x4a173000U)
#define SOC_SECURITYCORE_QSPI_BASE                                               (0x4a179000U)
#define SOC_SMARTREFLEX_DSPEVE_BASE                                              (0x4a183000U)
#define SOC_SECURITYCORE_OCMC_ROM_BASE                                           (0x4a200000U)
#define SOC_SECURITYCORE_OCP_FW_EMIF_5430_BASE                                   (0x4a20c000U)
#define SOC_SECURITYCORE_OCMC_RAM2_BASE                                          (0x4a20e000U)
#define SOC_SECURITYCORE_GPMC_BASE                                               (0x4a210000U)
#define SOC_SECURITYCORE_OCMC_RAM1_BASE                                          (0x4a212000U)
#define SOC_SECURITYCORE_DSS_BASE                                                (0x4a21c000U)
#define SOC_SECURITYCORE_DEBUGSS_CT_TBR_BASE                                     (0x4a224000U)
#define SOC_SECURITYCORE_L3_INSTR_BASE                                           (0x4a226000U)
#define SOC_SECURITYCORE_OCMC_RAM3_BASE                                          (0x4a22a000U)
#define SOC_SECURITYCORE_AES1_BASE                                               (0x4a22c000U)
#define SOC_SECURITYCORE_AES2_BASE                                               (0x4a22e000U)
#define SOC_SECURITYCORE_SHA2MD5_P1_BASE                                         (0x4a230000U)
#define SOC_SECURITYCORE_SHA2MD5_P2_BASE                                         (0x4a232000U)
#define SOC_ESM_BASE                                                             (0x4a23c000U)
#define SOC_SECURITYCORE_ISS_BASE                                                (0x4a23e000U)
#define SOC_SECURITYCORE_TESOC_BASE                                              (0x4a240000U)
#define SOC_SECURITYCORE_CRC_BASE                                                (0x4a244000U)
#define SOC_TSC_ADC_BASE                                                         (0x4a264000U)
#define SOC_COUNTER_32K_BASE                                                     (0x4ae04000U)
#define SOC_OCP_SOCKET_PRM_BASE                                                  (0x4ae06000U)
#define SOC_CKGEN_PRM_BASE                                                       (0x4ae06100U)
#define SOC_MPU_PRM_BASE                                                         (0x4ae06300U)
#define SOC_DSP1_PRM_BASE                                                        (0x4ae06400U)
#define SOC_IPU_PRM_BASE                                                         (0x4ae06500U)
#define SOC_COREAON_PRM_BASE                                                     (0x4ae06628U)
#define SOC_CORE_PRM_BASE                                                        (0x4ae06700U)
#define SOC_IVA_PRM_BASE                                                         (0x4ae06f00U)
#define SOC_CAM_PRM_BASE                                                         (0x4ae07000U)
#define SOC_DSS_PRM_BASE                                                         (0x4ae07100U)
#define SOC_GPU_PRM_BASE                                                         (0x4ae07200U)
#define SOC_L3INIT_PRM_BASE                                                      (0x4ae07300U)
#define SOC_L4PER_PRM_BASE                                                       (0x4ae07400U)
#define SOC_CUSTEFUSE_PRM_BASE                                                   (0x4ae07600U)
#define SOC_WKUPAON_PRM_BASE                                                     (0x4ae07724U)
#define SOC_WKUPAON_CM_BASE                                                      (0x4ae07800U)
#define SOC_EMU_PRM_BASE                                                         (0x4ae07900U)
#define SOC_EMU_CM_BASE                                                          (0x4ae07a00U)
#define SOC_DSP2_PRM_BASE                                                        (0x4ae07b00U)
#define SOC_EVE1_PRM_BASE                                                        (0x4ae07b40U)
#define SOC_EVE2_PRM_BASE                                                        (0x4ae07b80U)
#define SOC_EVE3_PRM_BASE                                                        (0x4ae07bc0U)
#define SOC_EVE4_PRM_BASE                                                        (0x4ae07c00U)
#define SOC_RTC_PRM_BASE                                                         (0x4ae07c60U)
#define SOC_VPE_PRM_BASE                                                         (0x4ae07c80U)
#define SOC_DEVICE_PRM_BASE                                                      (0x4ae07d00U)
#define SOC_INSTR_PRM_BASE                                                       (0x4ae07f00U)
#define SOC_CTRL_MODULE_WKUP_BASE                                                (0x4ae0c000U)
#define SOC_CTRL_MODULE_WKUP_CORE_REGISTERS_BASE                                 (0x4ae0c100U)
#define SOC_CTRL_MODULE_WKUP_CORE_PAD_REGISTERS_BASE                             (0x4ae0c5acU)
#define SOC_GPIO1_BASE                                                           (0x4ae10000U)
#define SOC_TIMER1_BASE                                                          (0x4ae18000U)
#define SOC_RTI1_BASE                                                            (0x4ae31000U)
#define SOC_RTI2_BASE                                                            (0x4ae33000U)
#define SOC_RTI3_BASE                                                            (0x4ae35000U)
#define SOC_RTI4_BASE                                                            (0x4ae37000U)
#define SOC_RTI5_BASE                                                            (0x4ae39000U)
#define SOC_DCAN1_BASE                                                           (0x4ae3c000U)
#define SOC_QSPI_ADDRSP0_BASE                                                    (0x4b300000U)
#define SOC_TESOC_BASE                                                           (0x4b800000U)
#define SOC_CRC_BASE                                                             (0x4bc00000U)
#define SOC_EMIF_CONF_REGS_BASE                                                  (0x4c000000U)
#define SOC_GPMC_CONF_REGS_BASE                                                  (0x50000000U)
#define SOC_ISS_REGS_BASE                                                        (0x52000000U)
#define SOC_LVDSRX_BASE                                                          (0x52004000U)
#define SOC_CTSET_BASE                                                           (0x52010000U)
#define SOC_CAL_A_BASE                                                           (0x52012000U)
#define SOC_SIMCOP_REGS_BASE                                                     (0x52020000U)
#define SOC_LDC_BASE                                                             (0x52020100U)
#define SOC_IMX_A_BASE                                                           (0x52020180U)
#define SOC_IMX_B_BASE                                                           (0x520201c0U)
#define SOC_SIMCOP_DMA_BASE                                                      (0x52020200U)
#define SOC_VLCD_BASE                                                            (0x52020600U)
#define SOC_ROT_BASE                                                             (0x52020700U)
#define SOC_NSF2_BASE                                                            (0x52020780U)
#define SOC_DCT_BASE                                                             (0x52020800U)
#define SOC_NSF3_BASE                                                            (0x52020900U)
#define SOC_I_ISP6_SYS1_BASE                                                     (0x52040000U)
#define SOC_I_ISP6_SYS2_BASE                                                     (0x520400a0U)
#define SOC_I_RESIZER_BASE                                                       (0x52040400U)
#define SOC_I_IPIPE_BASE                                                         (0x52040800U)
#define SOC_I_ISIF_BASE                                                          (0x52041000U)
#define SOC_I_IPIPEIF_BASE                                                       (0x52041200U)
#define SOC_I_H3A_BASE                                                           (0x52041400U)
#define SOC_I_ISP6_SYS3_BASE                                                     (0x52050000U)
#define SOC_I_NSF3V_BASE                                                         (0x52050810U)
#define SOC_I_CNF1_BASE                                                          (0x52050c10U)
#define SOC_I_GLBCE_BASE                                                         (0x52051000U)
#define SOC_I_CSCTI_MPU_C0_BASE                                                  (0x54148000U)
#define SOC_I_CSCTI_MPU_C1_BASE                                                  (0x54149000U)
#define SOC_I_CSTF_BASE                                                          (0x54158000U)
#define SOC_I_DAP_PC_BASE                                                        (0x54159000U)
#define SOC_I_CSSTM_BASE                                                         (0x5415ac04U)
#define SOC_I_SGU_BASE                                                           (0x5415b000U)
#define SOC_I_CSCTI_BASE                                                         (0x5415c000U)
#define SOC_I_DRM_BASE                                                           (0x54160000U)
#define SOC_I_MIPI_STM_BASE                                                      (0x54161000U)
#define SOC_I_CSTPIU_BASE                                                        (0x54163000U)
#define SOC_I_CSTF1_BASE                                                         (0x54164000U)
#define SOC_I_DEBUGSS_OMAP5430_CFGBUS_CT_TBR_BASE                                (0x54167004U)
#define SOC_CT_UART_BASE                                                         (0x54168000U)
#define SOC_CSCTI_BASE                                                           (0x54169000U)
#define SOC_OCP2SCP_BASE                                                         (0x54171000U)
#define SOC_PLLCTRL_BASE                                                         (0x54171800U)
#define SOC_CT_TBR_BASE                                                          (0x54800000U)
#define SOC_DSSREG_BASE                                                          (0x58000000U)
#define SOC_VENC_BASE                                                            (0x58005000U)
#define SOC_DISPC_COMMON_BASE                                                    (0x58010000U)
#define SOC_DISPC_GFX1_BASE                                                      (0x58011000U)
#define SOC_DISPC_WB_BASE                                                        (0x58015000U)
#define SOC_DISPC_VID1_BASE                                                      (0x58017000U)
#define SOC_DISPC_VID2_BASE                                                      (0x58018000U)
#define SOC_DISPC_OVR1_BASE                                                      (0x5801a800U)
#define SOC_DISPC_OVR2_BASE                                                      (0x5801a900U)
#define SOC_DISPC_VP1_BASE                                                       (0x5801ac00U)
#define SOC_UNICACHE_MMU_BASE                                                    (0x58880800U)
#define SOC_L2_MMU_BASE                                                          (0x58882000U)
#define SOC_QSPI_ADDRSP1_BASE                                                    (0x5c000000U)
#define SOC_EMIF_SDRAM_CS0_BASE                                                  (0x80000000U)
#define SOC_EMIF_SDRAM_CS1_BASE                                                  (0xc0000000U)

#ifdef __cplusplus
}
#endif
#endif /* SOC_H_ */
