<component name="InspectionProjectProfileManager">
  <profile version="1.0">
    <option name="myName" value="Project Default" />
    <inspection_tool class="PyPep8Inspection" enabled="true" level="WEAK WARNING" enabled_by_default="true">
      <option name="ignoredErrors">
        <list>
          <option value="E722" />
          <option value="E265" />
        </list>
      </option>
    </inspection_tool>
    <inspection_tool class="PyPep8NamingInspection" enabled="true" level="WEAK WARNING" enabled_by_default="true">
      <option name="ignoredErrors">
        <list>
          <option value="N802" />
          <option value="N801" />
        </list>
      </option>
    </inspection_tool>
    <inspection_tool class="PyUnresolvedReferencesInspection" enabled="true" level="WARNING" enabled_by_default="true">
      <option name="ignoredIdentifiers">
        <list>
          <option value="sis3316_eth.addr" />
          <option value="sis3316_eth.VME_READ_LIMIT" />
          <option value="sis3316_eth.SIS3316_INTERFACE_ACCESS_ARBITRATION_CONTROL" />
          <option value="sis3316_eth.usleep" />
          <option value="sis3316_eth.VME_WRITE_LIMIT" />
          <option value="sis3316_eth.FIFO_READ_LIMIT" />
          <option value="sis3316_eth.SIS3316_FPGA_ADC_GRP_MEM_BASE" />
          <option value="sis3316_eth.SIS3316_FPGA_ADC_GRP_MEM_OFFSET" />
          <option value="sis3316_eth.Sis3316._TransferLogicBusyExcept" />
          <option value="sis3316_eth.SIS3316_DATA_TRANSFER_GRP_CTRL_REG" />
          <option value="sis3316_eth.BITBUSY" />
        </list>
      </option>
    </inspection_tool>
  </profile>
</component>