

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
63fd297aa63cb0575298d2a4a3bab031  /root/ispass2009-benchmarks/bin/release/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /root/ispass2009-benchmarks/bin/release/BFS
Running md5sum using "md5sum /root/ispass2009-benchmarks/bin/release/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /root/ispass2009-benchmarks/bin/release/BFS > _cuobjdump_complete_output_xHBxsq"
Parsing file _cuobjdump_complete_output_xHBxsq
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x4039b0, fat_cubin_handle = 1
GPGPU-Sim PTX: Warning %temp1 was declared previous at _1.ptx:58 skipping new declaration
GPGPU-Sim PTX: Warning %temp2 was declared previous at _1.ptx:59 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:52) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:65) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:85) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (_1.ptx:107) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:123) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:129) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_VeZ9pH"
Running: cat _ptx_VeZ9pH | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9gzNnY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9gzNnY --output-file  /dev/null 2> _ptx_VeZ9pHinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_VeZ9pH _ptx2_9gzNnY _ptx_VeZ9pHinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: /root/ispass2009-benchmarks/BFS/data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Fri Mar 19 13:37:58 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(59,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(33,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(56,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(86,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(81,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1542,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1542,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1542,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1543,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1544,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1546,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1547,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1547,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1548,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1548,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1548,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1549,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1550,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1550,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1551,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1554,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1554,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1555,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1556,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1559,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1559,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1559,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1560,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1560,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1560,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1560,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1560,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1560,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1561,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1561,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1562,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1562,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1562,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1563,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1563,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1564,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1565,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1566,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1566,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1566,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1566,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1566,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1567,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1568,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1569,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1570,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1570,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1571,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1571,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1572,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1572,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1572,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1573,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1573,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1573,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1574,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1574,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1575,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1575,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1578,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1578,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1578,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1578,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1579,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1580,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1580,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1580,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1581,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1581,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1582,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1582,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1584,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1584,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1585,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1586,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1590,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1590,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1590,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1590,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1591,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1591,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1592,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1592,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1592,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1592,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1593,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1593,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1593,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1594,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1594,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1594,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1596,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1596,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1597,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1597,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1597,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1597,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1598,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1598,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1599,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1600,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1600,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1601,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1602,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1602,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1602,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1602,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1602,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1603,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1603,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1603,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1604,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1604,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1605,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1605,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1606,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1607,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1608,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1608,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1608,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1608,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1608,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1609,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1610,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1611,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1612,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1612,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1613,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1613,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1614,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1614,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1614,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1614,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1614,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1615,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1615,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1615,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1616,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1616,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1616,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1617,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1617,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1617,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1618,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1619,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1620,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1620,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1620,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1620,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1620,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1621,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1622,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1623,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1624,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1625,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1626,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1626,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1626,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1626,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1627,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1628,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1628,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1629,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1629,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1630,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1633,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1634,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1635,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1636,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1639,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1640,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1643,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1643,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1644,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1645,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1653,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1654,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(144,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(136,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(152,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 934958 (ipc=467.5) sim_rate=467479 (inst/sec) elapsed = 0:0:00:02 / Fri Mar 19 13:37:59 2021
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(154,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2015,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2016,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2030,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2031,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2032,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2033,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2046,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2047,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2051,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2052,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2053,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2054,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2060,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2061,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2066,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2067,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2085,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2086,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2089,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2090,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2090,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2091,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2091,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2092,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2110,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2110,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2111,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2111,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2116,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2117,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2117,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2118,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2118,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2118,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2119,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2119,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2120,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2121,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(111,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2123,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2124,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2133,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2134,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2138,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2139,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2148,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2149,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2151,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2152,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2159,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2160,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2162,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2163,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2163,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2164,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2175,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2175,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2176,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2176,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2182,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2183,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2185,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2186,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2188,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2189,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2198,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2199,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2199,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2200,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2202,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2203,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2220,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2221,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2226,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2227,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2228,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2229,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(189,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2234,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2235,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2237,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2238,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2241,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2242,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2252,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2253,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2263,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2264,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2269,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2270,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2270,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2271,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2272,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2273,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2298,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2299,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2299,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2306,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2307,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2307,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2308,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2308,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2309,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2310,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2311,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2334,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2335,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2338,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2339,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(145,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2340,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2341,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2342,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2343,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2344,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2345,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2363,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2374,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2375,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2384,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2385,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2428,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2429,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2435,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2436,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2436,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2437,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2441,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2442,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2447,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(174,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2463,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2464,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2469,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2470,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2475,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2476,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2492,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(2493,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2504,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(2505,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2509,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2510,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2526,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2527,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2527,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2528,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2552,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2553,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(216,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2589,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2590,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2590,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2591,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2592,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2619,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2619,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2624,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2633,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2638,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2642,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2647,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2653,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2658,0), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(239,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2669,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2669,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2674,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2679,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2709,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2710,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2724,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2725,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2735,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2738,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2742,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2742,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2751,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2760,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2765,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2766,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2776,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2777,0), 4 CTAs running
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(232,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2797,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2798,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2807,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2810,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2810,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2813,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2817,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2828,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2831,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2833,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2834,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2865,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2869,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2875,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2876,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2891,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2891,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2908,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2910,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2913,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2921,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2924,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2927,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2930,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2934,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2940,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2950,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2954,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2959,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2959,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2979,0), 2 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(245,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2986,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2990,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2991,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2991,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1734965 (ipc=578.3) sim_rate=578321 (inst/sec) elapsed = 0:0:00:03 / Fri Mar 19 13:38:00 2021
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3004,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3004,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3005,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3009,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3014,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3019,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3022,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3032,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3042,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3044,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3046,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3056,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3057,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3064,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3069,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3071,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3076,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3081,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3082,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3085,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3092,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3096,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3103,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3112,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3120,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3162,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6109,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6110
gpu_sim_insn = 1769667
gpu_ipc =     289.6345
gpu_tot_sim_cycle = 6110
gpu_tot_sim_insn = 1769667
gpu_tot_ipc =     289.6345
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 326
gpu_stall_icnt2sh    = 552
gpu_total_sim_rate=589889

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32270
	L1I_total_cache_misses = 1441
	L1I_total_cache_miss_rate = 0.0447
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[1]: Access = 204, Miss = 68, Miss_rate = 0.333, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 97, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 546
	L1D_total_cache_miss_rate = 0.2580
	L1D_total_cache_pending_hits = 1465
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30829
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1441
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 56, 56, 56, 56, 56, 56, 56, 56, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 1841600
gpgpu_n_tot_w_icount = 57550
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10985	W0_Idle:16835	W0_Scoreboard:13260	W1:206	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:57344
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 70 
maxdqlatency = 0 
maxmflatency = 347 
averagemflatency = 267 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6109 
mrq_lat_table:409 	24 	24 	32 	22 	36 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	600 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	382 	117 	39 	0 	0 	0 	0 	2 	8 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        20        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2171         0      6091         0         0         0         0         0         0         0      1216      1201      1990      2032         0         0 
dram[1]:      1487         0         0         0         0         0         0         0         0         0      1204      1172      2141      2135         0      4179 
dram[2]:      1460         0         0      3300         0      1804         0         0         0      4504      1251      1197      2001      1490         0         0 
dram[3]:         0         0         0      5293         0      4897         0         0         0         0      1207      1210      1994      2007         0         0 
dram[4]:         0      4100         0         0         0      5688         0         0         0         0      1165      2491      2026      2051      3379         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0      1225      1207      2057      2019      5766         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:  1.000000      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  6.250000 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 549/45 = 12.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         1         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 539
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1048    none         125    none      none      none      none      none      none      none         268       287       273       260    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         281       273       259       260    none         261
dram[2]:          0    none      none         126    none         268    none      none      none         126       278       283       259       248    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         281       301       273       261    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         313       277       260       260       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         288       294       260       261       268    none  
maximum mf latency per bank:
dram[0]:        292         0       251         0         0         0         0         0         0         0       286       321       273       277         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       299       306       269       272         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       320       328       271       273         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       306       322       278       279         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       311       330       272       267       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       341       347       268       281       268         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f7e6c9063a0 :  mf: uid= 58196, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6107), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7869 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04539
n_activity=1072 dram_eff=0.3414
bk0: 8a 7960i bk1: 0a 8059i bk2: 2a 8041i bk3: 0a 8062i bk4: 0a 8062i bk5: 0a 8062i bk6: 0a 8065i bk7: 0a 8065i bk8: 0a 8067i bk9: 0a 8067i bk10: 40a 7949i bk11: 44a 7860i bk12: 44a 7954i bk13: 44a 7928i bk14: 0a 8062i bk15: 0a 8062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0758929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7872 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04613
n_activity=1073 dram_eff=0.3467
bk0: 4a 8039i bk1: 0a 8062i bk2: 0a 8063i bk3: 0a 8063i bk4: 0a 8063i bk5: 0a 8063i bk6: 0a 8063i bk7: 0a 8064i bk8: 0a 8065i bk9: 0a 8066i bk10: 40a 7956i bk11: 44a 7875i bk12: 48a 7951i bk13: 44a 7942i bk14: 0a 8062i bk15: 6a 8039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0124008
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7875 n_act=8 n_pre=0 n_req=92 n_rd=178 n_write=3 bw_util=0.04489
n_activity=1092 dram_eff=0.3315
bk0: 2a 8045i bk1: 0a 8064i bk2: 0a 8065i bk3: 2a 8042i bk4: 0a 8064i bk5: 2a 8048i bk6: 0a 8064i bk7: 0a 8066i bk8: 0a 8066i bk9: 2a 8044i bk10: 40a 7941i bk11: 44a 7855i bk12: 44a 7958i bk13: 42a 7930i bk14: 0a 8061i bk15: 0a 8061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.093998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7884 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04315
n_activity=928 dram_eff=0.375
bk0: 0a 8065i bk1: 0a 8066i bk2: 0a 8066i bk3: 2a 8043i bk4: 0a 8064i bk5: 2a 8042i bk6: 0a 8063i bk7: 0a 8063i bk8: 0a 8064i bk9: 0a 8064i bk10: 40a 7951i bk11: 44a 7861i bk12: 44a 7950i bk13: 40a 7943i bk14: 0a 8063i bk15: 0a 8063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0823413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7859 n_act=11 n_pre=4 n_req=97 n_rd=186 n_write=4 bw_util=0.04712
n_activity=1228 dram_eff=0.3094
bk0: 0a 8062i bk1: 2a 8042i bk2: 0a 8063i bk3: 0a 8063i bk4: 0a 8063i bk5: 2a 8042i bk6: 0a 8066i bk7: 0a 8068i bk8: 0a 8069i bk9: 0a 8069i bk10: 48a 7855i bk11: 46a 7830i bk12: 44a 7946i bk13: 40a 7954i bk14: 4a 8038i bk15: 0a 8059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0656002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8064 n_nop=7885 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04315
n_activity=921 dram_eff=0.3779
bk0: 0a 8060i bk1: 0a 8062i bk2: 0a 8063i bk3: 0a 8063i bk4: 0a 8063i bk5: 0a 8063i bk6: 0a 8064i bk7: 0a 8065i bk8: 0a 8067i bk9: 0a 8068i bk10: 44a 7934i bk11: 44a 7852i bk12: 44a 7955i bk13: 40a 7933i bk14: 2a 8045i bk15: 0a 8060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91, Miss = 47, Miss_rate = 0.516, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 47, Miss = 46, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 57, Miss = 43, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 83
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 611
L2_total_cache_misses = 539
L2_total_cache_miss_rate = 0.8822
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2921
icnt_total_pkts_simt_to_mem=637
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4223
	minimum = 6
	maximum = 44
Network latency average = 9.62193
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 8.27375
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00740741
	minimum = 0.00621931 (at node 0)
	maximum = 0.0148936 (at node 15)
Accepted packet rate average = 0.00740741
	minimum = 0.00621931 (at node 0)
	maximum = 0.0148936 (at node 15)
Injected flit rate average = 0.0215676
	minimum = 0.00621931 (at node 0)
	maximum = 0.0675941 (at node 15)
Accepted flit rate average= 0.0215676
	minimum = 0.00687398 (at node 26)
	maximum = 0.0456628 (at node 1)
Injected packet length average = 2.91162
Accepted packet length average = 2.91162
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4223 (1 samples)
	minimum = 6 (1 samples)
	maximum = 44 (1 samples)
Network latency average = 9.62193 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 8.27375 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00740741 (1 samples)
	minimum = 0.00621931 (1 samples)
	maximum = 0.0148936 (1 samples)
Accepted packet rate average = 0.00740741 (1 samples)
	minimum = 0.00621931 (1 samples)
	maximum = 0.0148936 (1 samples)
Injected flit rate average = 0.0215676 (1 samples)
	minimum = 0.00621931 (1 samples)
	maximum = 0.0675941 (1 samples)
Accepted flit rate average = 0.0215676 (1 samples)
	minimum = 0.00687398 (1 samples)
	maximum = 0.0456628 (1 samples)
Injected packet size average = 2.91162 (1 samples)
Accepted packet size average = 2.91162 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 589889 (inst/sec)
gpgpu_simulation_rate = 2036 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6110)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6110)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6110)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6110)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6110)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6110)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6110)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(32,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (369,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(370,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (372,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(373,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (375,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (375,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(376,6110)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(376,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (378,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(379,6110)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (379,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (379,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(380,6110)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(380,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (381,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(382,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (384,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (384,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(385,6110)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(385,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (387,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(388,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (388,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(389,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,6110)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (442,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (442,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(443,6110)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(443,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (443,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(444,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (444,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(445,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (445,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (445,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (445,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (445,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(446,6110)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(446,6110)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(446,6110)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(446,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (449,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (449,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (449,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(450,6110)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(450,6110)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(450,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (451,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (451,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(452,6110)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(452,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (453,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(454,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (457,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(458,6110)
GPGPU-Sim uArch: cycles simulated: 6610  inst.: 2172067 (ipc=804.8) sim_rate=543016 (inst/sec) elapsed = 0:0:00:04 / Fri Mar 19 13:38:01 2021
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(54,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (562,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(563,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (565,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(566,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (605,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (605,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(606,6110)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(606,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (607,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (607,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(608,6110)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(608,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (608,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (608,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(609,6110)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(609,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (615,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (615,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(616,6110)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(616,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (623,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (623,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(624,6110)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(624,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (629,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(630,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (636,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(637,6110)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(119,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (690,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(691,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (733,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (733,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(734,6110)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(734,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (734,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(735,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (736,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(737,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (742,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(743,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (747,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(748,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (752,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(753,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (756,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(757,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (759,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(760,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (760,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(761,6110)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(106,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (764,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (764,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(765,6110)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(765,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (779,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(780,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (798,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(799,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (801,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(802,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (813,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(814,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (822,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(823,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (826,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(827,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (831,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(832,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (841,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(842,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (846,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(847,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (853,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (853,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(854,6110)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(854,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (857,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(858,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (866,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (866,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(867,6110)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(867,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (868,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(869,6110)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(120,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (876,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(877,6110)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(127,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (988,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(989,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1002,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1003,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1012,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1013,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1024,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1025,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1030,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1031,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1034,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1035,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1038,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1039,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1044,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1045,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1050,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1051,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1062,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1063,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1063,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1064,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1066,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1067,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1075,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1076,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1077,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1078,6110)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(141,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1101,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1102,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1105,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1106,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1155,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1156,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1167,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1168,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1169,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1170,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1175,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1175,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1176,6110)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1176,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1176,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1177,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1184,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1185,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1190,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1191,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1193,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1194,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1196,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1196,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1197,6110)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1197,6110)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(133,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1201,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1202,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1204,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1205,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1205,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1206,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1220,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1221,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1234,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1235,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1237,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1238,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1246,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1247,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1247,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1248,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1250,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1251,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1255,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1256,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1259,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1260,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1266,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1267,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1268,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1269,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1280,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1298,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1299,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1305,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1306,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1309,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,6110)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(141,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1330,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1347,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1348,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1364,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1365,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1368,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1369,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1376,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1377,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1380,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1381,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1385,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1386,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1386,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1387,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1394,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1395,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1401,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1402,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1416,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1417,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1420,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1420,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1421,6110)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1421,6110)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(168,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1435,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1436,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1447,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1448,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1468,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1469,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1475,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1476,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1481,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1482,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1497,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1498,6110)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1498,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1498,6110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1499,6110)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1499,6110)
GPGPU-Sim uArch: cycles simulated: 7610  inst.: 3047681 (ipc=852.0) sim_rate=609536 (inst/sec) elapsed = 0:0:00:05 / Fri Mar 19 13:38:02 2021
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1510,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1511,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1528,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1529,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1536,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1537,6110)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(224,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1541,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1542,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1548,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1549,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1558,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1559,6110)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1562,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1563,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1576,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1577,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1586,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1587,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1594,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1595,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1606,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1607,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1628,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1629,6110)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1634,6110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1635,6110)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1642,6110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1643,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1650,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1650,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1651,6110)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1651,6110)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(220,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1652,6110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1653,6110)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1655,6110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1656,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1662,6110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1663,6110)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1663,6110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1664,6110)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1667,6110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1668,6110)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1669,6110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1670,6110)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1676,6110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1677,6110)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1685,6110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1686,6110)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1690,6110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1691,6110)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1698,6110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1699,6110)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1706,6110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1707,6110)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1707,6110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1708,6110)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1719,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1733,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1735,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1748,6110), 5 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(245,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1766,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1772,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1772,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1783,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1786,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1800,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1803,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1813,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1821,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1824,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1825,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1826,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1836,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1839,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1850,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1852,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1855,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1860,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1862,6110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1873,6110), 5 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(194,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1888,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1895,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1900,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1905,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1908,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1908,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1915,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1916,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1917,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1919,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1920,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1921,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1923,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1941,6110), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1957,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1962,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1962,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1963,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1964,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1969,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1970,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1970,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1973,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1982,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1987,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1990,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1995,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1997,6110), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 8110  inst.: 3455870 (ipc=843.1) sim_rate=575978 (inst/sec) elapsed = 0:0:00:06 / Fri Mar 19 13:38:03 2021
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(244,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2027,6110), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2050,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2053,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2059,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2059,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2064,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2064,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2065,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2070,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2072,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2073,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2077,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2079,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2085,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2096,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2109,6110), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2145,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2154,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2157,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2158,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2159,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2162,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2164,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2166,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2176,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2182,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2187,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2190,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2195,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2282,6110), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3426,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4035,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4447,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4666,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5328,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6175,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6372,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6691,6110), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6692
gpu_sim_insn = 1770792
gpu_ipc =     264.6133
gpu_tot_sim_cycle = 12802
gpu_tot_sim_insn = 3540459
gpu_tot_ipc =     276.5551
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 326
gpu_stall_icnt2sh    = 553
gpu_total_sim_rate=590076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 63748
	L1I_total_cache_misses = 1455
	L1I_total_cache_miss_rate = 0.0228
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 150, Reservation_fails = 0
	L1D_cache_core[1]: Access = 396, Miss = 128, Miss_rate = 0.323, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[2]: Access = 312, Miss = 88, Miss_rate = 0.282, Pending_hits = 154, Reservation_fails = 0
	L1D_cache_core[3]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 152, Reservation_fails = 0
	L1D_cache_core[4]: Access = 280, Miss = 66, Miss_rate = 0.236, Pending_hits = 163, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 148, Reservation_fails = 0
	L1D_cache_core[6]: Access = 344, Miss = 100, Miss_rate = 0.291, Pending_hits = 151, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 158, Reservation_fails = 0
	L1D_cache_core[9]: Access = 304, Miss = 86, Miss_rate = 0.283, Pending_hits = 151, Reservation_fails = 0
	L1D_cache_core[10]: Access = 328, Miss = 96, Miss_rate = 0.293, Pending_hits = 154, Reservation_fails = 0
	L1D_cache_core[11]: Access = 360, Miss = 113, Miss_rate = 0.314, Pending_hits = 159, Reservation_fails = 0
	L1D_cache_core[12]: Access = 328, Miss = 95, Miss_rate = 0.290, Pending_hits = 159, Reservation_fails = 0
	L1D_cache_core[13]: Access = 328, Miss = 91, Miss_rate = 0.277, Pending_hits = 139, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 156, Reservation_fails = 0
	L1D_total_cache_accesses = 4612
	L1D_total_cache_misses = 1263
	L1D_total_cache_miss_rate = 0.2739
	L1D_total_cache_pending_hits = 2317
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1095
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28192
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62293
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1455
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 
gpgpu_n_tot_thrd_icount = 3721152
gpgpu_n_tot_w_icount = 116286
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1095
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131402
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13998	W0_Idle:44157	W0_Scoreboard:36701	W1:1598	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:114688
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8760 {8:1095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148920 {136:1095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 70 
maxdqlatency = 0 
maxmflatency = 347 
averagemflatency = 206 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12801 
mrq_lat_table:533 	24 	44 	43 	22 	36 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	689 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1346 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	935 	136 	39 	0 	0 	0 	0 	2 	8 	31 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         4         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      2171      3476      6091      3888         0         0         0      5594      2631      3865      2953      3286      1990      2032      1447      3766 
dram[1]:      1487         0         0         0      4540      3606         0      2893      1093         0      2006      1172      2141      2135      2769      4179 
dram[2]:      1460      5275      4260      3300         0      3411         0      6157         0      4504      1251      1197      2001      2721      2604      4215 
dram[3]:      1776      3688      2663      5293         0      4897      3013      3081      4882      5279      1207      1210      1994      2007      2741      2751 
dram[4]:      4001      4100         0         0         0      5688      3076         0      5863      2685      1165      2491      2026      2051      3379      2360 
dram[5]:      1982      2672      1926      1809      3066      1162      4091      1457      4565      3857      1319      1207      2057      2019      5766      2407 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:  1.000000  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  5.200000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 704/107 = 6.579439
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         1         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 648
min_bank_accesses = 0!
chip skew: 114/104 = 1.10
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1048       126       160       125    none      none      none         126       176       124       379       429       452       404       261       263
dram[1]:          0    none      none      none         126       126    none         201       273    none         423       422       397       410       268       344
dram[2]:          0       126       126       160    none         176    none         125    none         152       421       446       372       413       411       268
dram[3]:        267       127       124       160    none         197       125       124       126       268       437       463       441       380       260       260
dram[4]:        126       197    none      none      none         160       124    none         176       125       706       392       403       403       295       309
dram[5]:        272       147       125       268       124       271       126       268       129       129       437       451       416       404       305       261
maximum mf latency per bank:
dram[0]:        292       252       251       251         0         0         0       252       268       252       286       321       273       277       268       268
dram[1]:          0         0         0         0       252       252         0       277       273         0       299       306       269       272       268       268
dram[2]:          0       252       252       252         0       268         0       251         0       277       320       328       277       277       268       268
dram[3]:        267       255       252       252         0       252       251       252       252       268       306       322       278       279       268       267
dram[4]:        252       252         0         0         0       252       252         0       268       251       311       330       272       267       268       268
dram[5]:        272       252       251       268       252       271       252       268       259       259       341       347       268       281       277       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16648 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02651
n_activity=1619 dram_eff=0.2767
bk0: 8a 16792i bk1: 2a 16869i bk2: 4a 16859i bk3: 2a 16874i bk4: 0a 16896i bk5: 0a 16897i bk6: 0a 16901i bk7: 2a 16878i bk8: 4a 16850i bk9: 4a 16861i bk10: 42a 16744i bk11: 46a 16654i bk12: 46a 16781i bk13: 44a 16761i bk14: 6a 16870i bk15: 4a 16872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0410132
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16666 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02533
n_activity=1489 dram_eff=0.2874
bk0: 4a 16873i bk1: 0a 16897i bk2: 0a 16898i bk3: 0a 16899i bk4: 2a 16877i bk5: 2a 16876i bk6: 0a 16897i bk7: 6a 16818i bk8: 2a 16877i bk9: 0a 16895i bk10: 42a 16752i bk11: 44a 16705i bk12: 50a 16778i bk13: 46a 16769i bk14: 2a 16878i bk15: 10a 16863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0089365
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16652 n_act=19 n_pre=6 n_req=116 n_rd=208 n_write=12 bw_util=0.02604
n_activity=1708 dram_eff=0.2576
bk0: 2a 16877i bk1: 2a 16875i bk2: 2a 16876i bk3: 4a 16860i bk4: 0a 16897i bk5: 4a 16848i bk6: 0a 16897i bk7: 2a 16877i bk8: 0a 16899i bk9: 12a 16770i bk10: 40a 16771i bk11: 44a 16687i bk12: 46a 16765i bk13: 46a 16706i bk14: 2a 16875i bk15: 2a 16875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0482334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16648 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02699
n_activity=1565 dram_eff=0.2914
bk0: 2a 16882i bk1: 2a 16872i bk2: 4a 16860i bk3: 4a 16859i bk4: 0a 16896i bk5: 2a 16875i bk6: 2a 16874i bk7: 4a 16842i bk8: 2a 16874i bk9: 2a 16881i bk10: 42a 16755i bk11: 44a 16693i bk12: 46a 16780i bk13: 44a 16721i bk14: 8a 16867i bk15: 10a 16863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0415458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8025ac00, atomic=0 1 entries : 0x7f7e6f498740 :  mf: uid=106552, sid06:w32, part=4, addr=0x8025ac60, load , size=32, unknown  status = IN_PARTITION_DRAM (12798), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16634 n_act=18 n_pre=6 n_req=125 n_rd=228 n_write=11 bw_util=0.02829
n_activity=1721 dram_eff=0.2777
bk0: 2a 16871i bk1: 2a 16874i bk2: 0a 16895i bk3: 0a 16897i bk4: 0a 16899i bk5: 4a 16863i bk6: 4a 16865i bk7: 0a 16902i bk8: 4a 16853i bk9: 2a 16878i bk10: 50a 16657i bk11: 48a 16644i bk12: 44a 16776i bk13: 46a 16773i bk14: 16a 16847i bk15: 6a 16868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0335563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16897 n_nop=16648 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02687
n_activity=1646 dram_eff=0.2758
bk0: 2a 16878i bk1: 6a 16845i bk2: 2a 16874i bk3: 2a 16878i bk4: 4a 16857i bk5: 2a 16879i bk6: 2a 16873i bk7: 2a 16879i bk8: 2a 16867i bk9: 2a 16874i bk10: 46a 16738i bk11: 44a 16683i bk12: 44a 16789i bk13: 42a 16764i bk14: 8a 16818i bk15: 8a 16865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0561046

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 55, Miss_rate = 0.372, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 114, Miss = 51, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 104, Miss = 54, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 46, Miss_rate = 0.465, Pending_hits = 3, Reservation_fails = 83
L2_cache_bank[5]: Access = 112, Miss = 58, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 106, Miss = 53, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 103, Miss = 56, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 164, Miss = 60, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 103, Miss = 54, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1357
L2_total_cache_misses = 648
L2_total_cache_miss_rate = 0.4775
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=6011
icnt_total_pkts_simt_to_mem=1543
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.92493
	minimum = 6
	maximum = 18
Network latency average = 7.83244
	minimum = 6
	maximum = 17
Slowest packet = 2022
Flit latency average = 6.21522
	minimum = 6
	maximum = 13
Slowest flit = 5830
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00825751
	minimum = 0.00448296 (at node 4)
	maximum = 0.0161387 (at node 23)
Accepted packet rate average = 0.00825751
	minimum = 0.00448296 (at node 4)
	maximum = 0.0161387 (at node 23)
Injected flit rate average = 0.022116
	minimum = 0.00448296 (at node 4)
	maximum = 0.0472206 (at node 23)
Accepted flit rate average= 0.022116
	minimum = 0.00672445 (at node 19)
	maximum = 0.0421399 (at node 11)
Injected packet length average = 2.67828
Accepted packet length average = 2.67828
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.1736 (2 samples)
	minimum = 6 (2 samples)
	maximum = 31 (2 samples)
Network latency average = 8.72719 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Flit latency average = 7.24448 (2 samples)
	minimum = 6 (2 samples)
	maximum = 23.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00783246 (2 samples)
	minimum = 0.00535114 (2 samples)
	maximum = 0.0155161 (2 samples)
Accepted packet rate average = 0.00783246 (2 samples)
	minimum = 0.00535114 (2 samples)
	maximum = 0.0155161 (2 samples)
Injected flit rate average = 0.0218418 (2 samples)
	minimum = 0.00535114 (2 samples)
	maximum = 0.0574073 (2 samples)
Accepted flit rate average = 0.0218418 (2 samples)
	minimum = 0.00679921 (2 samples)
	maximum = 0.0439014 (2 samples)
Injected packet size average = 2.78862 (2 samples)
Accepted packet size average = 2.78862 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 590076 (inst/sec)
gpgpu_simulation_rate = 2133 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12802)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12802)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12802)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12802)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12802)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12802)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12802)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(25,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(9,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(59,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (372,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (372,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(373,12802)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(373,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (375,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(376,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,12802)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (382,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (382,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(383,12802)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(383,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (384,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(385,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (386,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(387,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (387,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(388,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (388,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(389,12802)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(38,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (433,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(434,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (436,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(437,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (438,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(439,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (442,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(443,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (443,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(444,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (445,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(446,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (446,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(447,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (449,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (449,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(450,12802)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(450,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (452,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(453,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (453,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(454,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (455,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(456,12802)
GPGPU-Sim uArch: cycles simulated: 13302  inst.: 3940721 (ipc=800.5) sim_rate=562960 (inst/sec) elapsed = 0:0:00:07 / Fri Mar 19 13:38:04 2021
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(48,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (523,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(524,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (531,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(532,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (536,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(537,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (551,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(552,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (582,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(583,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (588,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(589,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (596,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(597,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (600,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(601,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (601,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(602,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (603,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(604,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (608,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(609,12802)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(77,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (616,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(617,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (619,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(620,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (621,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(622,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (656,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(657,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (674,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(675,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (683,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(684,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (686,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(687,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (687,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(688,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (711,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(712,12802)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(96,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (740,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(741,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (741,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(742,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (746,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(747,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (759,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(760,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (770,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(771,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (777,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (777,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(778,12802)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(778,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (781,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(782,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (806,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(807,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (825,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(826,12802)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(84,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (835,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(836,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (841,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(842,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (845,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(846,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (852,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(853,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (853,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(854,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (854,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(855,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (869,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(870,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (887,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(888,12802)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(137,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (956,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(957,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (986,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(987,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (993,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(994,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (999,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (999,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1000,12802)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1000,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1000,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1000,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1001,12802)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1001,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1002,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1003,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1005,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1006,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1007,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1008,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1010,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1011,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1017,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1018,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1026,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1027,12802)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(110,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1056,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1057,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1057,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1058,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1059,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1060,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1060,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1061,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1072,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1073,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1106,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1107,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1124,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1125,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1136,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1136,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1137,12802)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1137,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1152,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1153,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1155,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1156,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1158,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1159,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1161,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1162,12802)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(120,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1191,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1192,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1197,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1198,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1204,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1205,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1207,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1208,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1208,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1209,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1213,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1214,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1223,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1224,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1226,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1227,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1228,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1241,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1242,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1248,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1249,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1257,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1258,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1264,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1278,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1279,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1282,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1283,12802)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(142,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1293,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1294,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1294,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1295,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1299,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1300,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1340,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1341,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1346,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1347,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1347,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1348,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1348,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1349,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1365,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1366,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1369,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1370,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1375,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1376,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1383,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1384,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1386,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1387,12802)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(174,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1400,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1401,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1403,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1404,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1414,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1415,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1415,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1416,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1418,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1419,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1444,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1445,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1445,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1446,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1447,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1448,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1452,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1453,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1460,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1461,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1470,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1471,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1476,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1477,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1483,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1484,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1484,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1485,12802)
GPGPU-Sim uArch: cycles simulated: 14302  inst.: 4803723 (ipc=842.2) sim_rate=600465 (inst/sec) elapsed = 0:0:00:08 / Fri Mar 19 13:38:05 2021
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(212,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1515,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1516,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1519,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1520,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1524,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1525,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1555,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1556,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1558,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1559,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1560,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1561,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1603,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1604,12802)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1607,12802), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1608,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1610,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1611,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1618,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1619,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1620,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1621,12802)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(207,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1631,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1632,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1642,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1643,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1645,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1646,12802)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1655,12802), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1656,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1667,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1668,12802)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1686,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1687,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1701,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1702,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1702,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1703,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1707,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1708,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1717,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1718,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1745,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1746,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1746,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1747,12802)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(215,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1761,12802), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1762,12802)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1768,12802), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1769,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1770,12802), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1771,12802)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1774,12802), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1775,12802)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1776,12802), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1777,12802)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1781,12802), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1782,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1789,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1790,12802)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1806,12802), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1807,12802)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1812,12802), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1813,12802)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1825,12802), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1826,12802)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1839,12802), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1840,12802)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1845,12802), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1846,12802)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1854,12802), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1855,12802)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1861,12802), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1862,12802)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1863,12802), 5 CTAs running
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(239,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1881,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1886,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1888,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1888,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1908,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1940,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1943,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1947,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1957,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1968,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1977,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1989,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2003,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2004,12802), 4 CTAs running
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(237,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2009,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2022,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2025,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2026,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2032,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2049,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2051,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2054,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2060,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2071,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2080,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2086,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2090,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2104,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2106,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2122,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2134,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2152,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2199,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2199,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2199,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2203,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2203,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2214,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2218,12802), 3 CTAs running
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(248,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2277,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2301,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2310,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2325,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2426,12802), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15302  inst.: 5309968 (ipc=707.8) sim_rate=589996 (inst/sec) elapsed = 0:0:00:09 / Fri Mar 19 13:38:06 2021
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2753,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2997,12802), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3233,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3441,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3609,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3667,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3704,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3956,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4093,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4099,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4163,12802), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4214,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4419,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4466,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4532,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4570,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4609,12802), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4631,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4703,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4801,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4946,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5016,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5019,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5133,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5232,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5344,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5347,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5471,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5604,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5703,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5709,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5798,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5800,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5822,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6000,12802), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6200,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6269,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6448,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6534,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6640,12802), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6688,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6838,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7241,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7337,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7632,12802), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7633
gpu_sim_insn = 1778090
gpu_ipc =     232.9477
gpu_tot_sim_cycle = 20435
gpu_tot_sim_insn = 5318549
gpu_tot_ipc =     260.2667
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 326
gpu_stall_icnt2sh    = 561
gpu_total_sim_rate=590949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 99239
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 744, Miss = 271, Miss_rate = 0.364, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 652, Miss = 225, Miss_rate = 0.345, Pending_hits = 219, Reservation_fails = 0
	L1D_cache_core[2]: Access = 584, Miss = 186, Miss_rate = 0.318, Pending_hits = 223, Reservation_fails = 0
	L1D_cache_core[3]: Access = 600, Miss = 198, Miss_rate = 0.330, Pending_hits = 213, Reservation_fails = 0
	L1D_cache_core[4]: Access = 464, Miss = 117, Miss_rate = 0.252, Pending_hits = 218, Reservation_fails = 0
	L1D_cache_core[5]: Access = 688, Miss = 258, Miss_rate = 0.375, Pending_hits = 229, Reservation_fails = 0
	L1D_cache_core[6]: Access = 760, Miss = 271, Miss_rate = 0.357, Pending_hits = 223, Reservation_fails = 0
	L1D_cache_core[7]: Access = 568, Miss = 178, Miss_rate = 0.313, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 648, Miss = 225, Miss_rate = 0.347, Pending_hits = 212, Reservation_fails = 0
	L1D_cache_core[9]: Access = 472, Miss = 132, Miss_rate = 0.280, Pending_hits = 209, Reservation_fails = 0
	L1D_cache_core[10]: Access = 664, Miss = 226, Miss_rate = 0.340, Pending_hits = 219, Reservation_fails = 0
	L1D_cache_core[11]: Access = 728, Miss = 261, Miss_rate = 0.359, Pending_hits = 224, Reservation_fails = 0
	L1D_cache_core[12]: Access = 712, Miss = 256, Miss_rate = 0.360, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 608, Miss = 191, Miss_rate = 0.314, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 672, Miss = 221, Miss_rate = 0.329, Pending_hits = 214, Reservation_fails = 0
	L1D_total_cache_accesses = 9564
	L1D_total_cache_misses = 3216
	L1D_total_cache_miss_rate = 0.3363
	L1D_total_cache_pending_hits = 3225
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0112
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2099
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42528
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1117
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 97766
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
280, 280, 280, 280, 280, 430, 280, 280, 196, 196, 196, 196, 196, 196, 196, 298, 196, 370, 196, 196, 196, 196, 196, 196, 280, 280, 280, 598, 280, 280, 280, 280, 402, 252, 252, 252, 252, 252, 252, 252, 374, 224, 224, 224, 224, 224, 224, 224, 
gpgpu_n_tot_thrd_icount = 5840576
gpgpu_n_tot_w_icount = 182518
gpgpu_n_stall_shd_mem = 3456
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2099
gpgpu_n_mem_write_global = 1225
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198818
gpgpu_n_store_insn = 1234
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17133	W0_Idle:78283	W0_Scoreboard:113632	W1:10290	W2:196	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:172032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16792 {8:2099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49000 {40:1225,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 285464 {136:2099,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9800 {8:1225,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 70 
maxdqlatency = 0 
maxmflatency = 347 
averagemflatency = 188 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 20434 
mrq_lat_table:1289 	34 	63 	103 	46 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2342 	997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3387 	24 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1881 	194 	39 	0 	0 	0 	0 	2 	8 	31 	586 	598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         1         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         9 
dram[2]:         1         0         2         4         1         2         0         2         0         6        20        22        22        22         0         0 
dram[3]:         8         0         4         4         1         2         0         4         2         1        20        22         0        20         0         8 
dram[4]:         0         6         0         1         1         6         0         1         4         0        20        22        22        23        10         3 
dram[5]:         2         6         2         2         4         1         2         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      2171      3476      6091      3888      2829      2722      2079      5594      2631      3865      2953      3286      1990      2032      1447      3766 
dram[1]:      2269      3784      1696      4307      4540      3606      2406      2893      1235      4044      2006      2655      2141      2135      2769      4179 
dram[2]:      1460      5275      4260      3300      2606      3411      2735      6157      2887      4504      2650      1197      2659      2721      2604      4215 
dram[3]:      2000      3688      2663      5293      2544      4897      3013      3081      4882      5279      2300      1275      1994      2007      2741      2751 
dram[4]:      4001      4100      3676      1656      1435      5688      3076      1574      5863      2685      1165      4404      2026      2051      3379      2360 
dram[5]:      1982      2672      1926      1809      3066      1457      4091      1580      4565      3857      1319      1207      2057      2244      5766      2407 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000  5.500000  4.500000  2.666667  6.500000  5.333333 13.000000  6.400000 27.000000 25.000000 18.000000  7.000000 
dram[1]:  3.000000  6.000000  5.000000  2.000000 15.000000 12.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 14.000000  5.000000 
dram[2]:  2.666667  9.000000  4.333333  5.000000  1.500000  3.250000  6.000000  2.600000 14.000000  3.000000 12.000000 11.500000  7.000000  9.000000 14.000000 16.000000 
dram[3]:  2.333333  8.000000  3.000000  3.000000  2.500000  2.333333  8.000000  3.666667  3.400000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000  5.000000 
dram[4]: 14.000000  2.500000  4.000000  4.666667  3.750000  4.500000 14.000000  6.500000  2.250000 10.000000  4.500000  7.250000  4.833333  9.000000  6.666667  6.666667 
dram[5]:  6.000000  4.500000  5.000000  2.000000  3.500000  4.500000  3.666667  6.666667 14.000000  3.000000  9.666667 22.000000 13.000000  8.666667  5.666667  6.333333 
average row locality = 1576/272 = 5.794117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         6         5         5         7         8        23        28        27        25        18        21 
dram[1]:         6         3         5         1         7         6         5        16        10         7        25        25        32        28        14        15 
dram[2]:         5         4         7         8         2         8         3         8         7        16        22        23        28        26        14        16 
dram[3]:         9         4         5         5         3         4         4         6        11        10        25        25        27        30        15        15 
dram[4]:         7         6         2         8         9        10         7         7         6         5        26        26        29        27        20        20 
dram[5]:         7        10        11         7         8         5         6        11         7         5        26        22        26        26        17        19 
total reads: 1236
bank skew: 32/1 = 32.00
chip skew: 215/197 = 1.09
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         8         3         4         0         0         0         0 
dram[1]:         3         3         5         1         8         6         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         5         3         5         7        11         2         0         0         1         0         0 
dram[3]:         5         4         4         4         2         3         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         7         6         3         5         1         3         0         0         0         0 
dram[5]:         5         8         9         3         6         4         5         9         7         4         3         0         0         0         0         0 
total reads: 340
min_bank_accesses = 0!
chip skew: 63/47 = 1.34
average mf latency per bank:
dram[0]:        408       181       168       182       124       151       159       183       157       174       515       554       677       608       372       330
dram[1]:        115       124       153       126       161       136       124       188       188       126       513       592       587       575       321       472
dram[2]:        129       153       148       183       176       170       126       194       133       191       539       680       582       606       333       349
dram[3]:        181       144       175       175       183       169       142       203       178       140       553       628       620       543       369       318
dram[4]:        145       184       128       209       156       165       144       137       191       167      2552       527       539       615       485       372
dram[5]:        149       197       162       184       218       142       179       138       136       175       569       651       566       575       417       314
maximum mf latency per bank:
dram[0]:        292       277       279       277       257       275       278       284       268       298       286       321       273       277       271       282
dram[1]:        277       252       273       252       261       255       252       278       277       283       299       306       278       289       268       287
dram[2]:        277       252       282       279       268       277       261       282       252       295       320       328       277       277       273       268
dram[3]:        279       255       280       277       268       277       251       277       285       272       306       322       278       279       268       282
dram[4]:        252       277       266       283       277       277       260       275       278       255       311       330       284       277       278       282
dram[5]:        272       281       278       277       277       271       290       277       265       281       341       347       283       281       277       277
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26972 n_nop=26429 n_act=42 n_pre=26 n_req=267 n_rd=416 n_write=59 bw_util=0.03522
n_activity=4007 dram_eff=0.2371
bk0: 18a 26796i bk1: 14a 26814i bk2: 16a 26772i bk3: 10a 26843i bk4: 12a 26846i bk5: 12a 26816i bk6: 10a 26850i bk7: 10a 26857i bk8: 14a 26840i bk9: 16a 26769i bk10: 46a 26789i bk11: 56a 26595i bk12: 54a 26834i bk13: 50a 26819i bk14: 36a 26850i bk15: 42a 26828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0413762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26972 n_nop=26439 n_act=41 n_pre=25 n_req=262 n_rd=410 n_write=57 bw_util=0.03463
n_activity=3871 dram_eff=0.2413
bk0: 12a 26848i bk1: 6a 26909i bk2: 10a 26851i bk3: 2a 26950i bk4: 14a 26843i bk5: 12a 26877i bk6: 10a 26879i bk7: 32a 26608i bk8: 20a 26764i bk9: 14a 26829i bk10: 50a 26734i bk11: 50a 26678i bk12: 64a 26763i bk13: 56a 26760i bk14: 28a 26897i bk15: 30a 26834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0193163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26972 n_nop=26448 n_act=45 n_pre=29 n_req=253 n_rd=394 n_write=56 bw_util=0.03337
n_activity=4104 dram_eff=0.2193
bk0: 10a 26864i bk1: 8a 26909i bk2: 14a 26835i bk3: 16a 26781i bk4: 4a 26922i bk5: 16a 26803i bk6: 6a 26908i bk7: 16a 26770i bk8: 14a 26859i bk9: 32a 26592i bk10: 44a 26762i bk11: 46a 26728i bk12: 56a 26755i bk13: 52a 26761i bk14: 28a 26875i bk15: 32a 26894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0403011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26972 n_nop=26449 n_act=48 n_pre=32 n_req=245 n_rd=396 n_write=47 bw_util=0.03285
n_activity=3783 dram_eff=0.2342
bk0: 18a 26724i bk1: 8a 26900i bk2: 10a 26849i bk3: 10a 26843i bk4: 6a 26902i bk5: 8a 26866i bk6: 8a 26898i bk7: 12a 26828i bk8: 22a 26747i bk9: 20a 26794i bk10: 50a 26748i bk11: 50a 26675i bk12: 54a 26831i bk13: 60a 26690i bk14: 30a 26894i bk15: 30a 26845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0367789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26972 n_nop=26400 n_act=50 n_pre=34 n_req=273 n_rd=430 n_write=58 bw_util=0.03619
n_activity=4256 dram_eff=0.2293
bk0: 14a 26855i bk1: 12a 26833i bk2: 4a 26917i bk3: 16a 26798i bk4: 18a 26769i bk5: 20a 26766i bk6: 14a 26834i bk7: 14a 26813i bk8: 12a 26835i bk9: 10a 26876i bk10: 52a 26704i bk11: 52a 26659i bk12: 58a 26688i bk13: 54a 26779i bk14: 40a 26813i bk15: 40a 26813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0305502
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8024e780, atomic=0 1 entries : 0x7f7e6e0aa4a0 :  mf: uid=161615, sid00:w27, part=5, addr=0x8024e7e0, load , size=32, unknown  status = IN_PARTITION_DRAM (20432), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26972 n_nop=26407 n_act=46 n_pre=30 n_req=276 n_rd=426 n_write=63 bw_util=0.03626
n_activity=4198 dram_eff=0.233
bk0: 14a 26845i bk1: 20a 26754i bk2: 22a 26719i bk3: 14a 26801i bk4: 16a 26788i bk5: 10a 26857i bk6: 12a 26819i bk7: 22a 26765i bk8: 14a 26799i bk9: 10a 26848i bk10: 52a 26734i bk11: 44a 26756i bk12: 52a 26819i bk13: 52a 26761i bk14: 34a 26822i bk15: 38a 26821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.04716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 296, Miss = 103, Miss_rate = 0.348, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 256, Miss = 105, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 104, Miss_rate = 0.378, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 247, Miss = 101, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 222, Miss = 88, Miss_rate = 0.396, Pending_hits = 3, Reservation_fails = 83
L2_cache_bank[5]: Access = 267, Miss = 109, Miss_rate = 0.408, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 237, Miss = 99, Miss_rate = 0.418, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 233, Miss = 99, Miss_rate = 0.425, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 630, Miss = 106, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 260, Miss = 109, Miss_rate = 0.419, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 258, Miss = 108, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 233, Miss = 105, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3414
L2_total_cache_misses = 1236
L2_total_cache_miss_rate = 0.3620
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 897
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 333
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=12140
icnt_total_pkts_simt_to_mem=4639
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78148
	minimum = 6
	maximum = 23
Network latency average = 7.62591
	minimum = 6
	maximum = 20
Slowest packet = 3914
Flit latency average = 6.4142
	minimum = 6
	maximum = 16
Slowest flit = 10841
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0199621
	minimum = 0.00628848 (at node 9)
	maximum = 0.0610507 (at node 23)
Accepted packet rate average = 0.0199621
	minimum = 0.00628848 (at node 9)
	maximum = 0.0610507 (at node 23)
Injected flit rate average = 0.0447618
	minimum = 0.00733656 (at node 9)
	maximum = 0.109786 (at node 23)
Accepted flit rate average= 0.0447618
	minimum = 0.0233198 (at node 19)
	maximum = 0.109917 (at node 23)
Injected packet length average = 2.24234
Accepted packet length average = 2.24234
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.70956 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.3333 (3 samples)
Network latency average = 8.36009 (3 samples)
	minimum = 6 (3 samples)
	maximum = 23.6667 (3 samples)
Flit latency average = 6.96772 (3 samples)
	minimum = 6 (3 samples)
	maximum = 21 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0118757 (3 samples)
	minimum = 0.00566359 (3 samples)
	maximum = 0.0306943 (3 samples)
Accepted packet rate average = 0.0118757 (3 samples)
	minimum = 0.00566359 (3 samples)
	maximum = 0.0306943 (3 samples)
Injected flit rate average = 0.0294818 (3 samples)
	minimum = 0.00601295 (3 samples)
	maximum = 0.074867 (3 samples)
Accepted flit rate average = 0.0294818 (3 samples)
	minimum = 0.0123061 (3 samples)
	maximum = 0.0659067 (3 samples)
Injected packet size average = 2.48254 (3 samples)
Accepted packet size average = 2.48254 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 590949 (inst/sec)
gpgpu_simulation_rate = 2270 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,20435)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,20435)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,20435)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,20435)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,20435)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,20435)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,20435)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(7,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(27,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (375,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(376,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (388,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(389,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (433,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(434,20435)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (438,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(439,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (439,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(440,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (444,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(445,20435)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(35,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 20935  inst.: 5709961 (ipc=782.8) sim_rate=570996 (inst/sec) elapsed = 0:0:00:10 / Fri Mar 19 13:38:07 2021
GPGPU-Sim uArch: Shader 12 finished CTA #2 (513,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(514,20435)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (516,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(517,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (534,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(535,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (545,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(546,20435)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(55,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (643,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(644,20435)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (644,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(645,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (645,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(646,20435)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (657,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(658,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (692,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(693,20435)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(104,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (758,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(759,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (776,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(777,20435)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (778,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(779,20435)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (782,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(783,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (788,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(789,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (798,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(799,20435)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(107,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (861,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(862,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (886,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(887,20435)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (911,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(912,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (919,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(920,20435)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (922,20435), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(923,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (926,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(927,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (992,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (992,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(993,20435)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(993,20435)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(112,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1011,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1012,20435)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1014,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1015,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1068,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1069,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1250,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1251,20435)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1256,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1257,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1278,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1279,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1292,20435)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1305,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,20435)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1329,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1330,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1399,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1399,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1400,20435)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1400,20435)
GPGPU-Sim uArch: cycles simulated: 21935  inst.: 6203138 (ipc=589.7) sim_rate=563921 (inst/sec) elapsed = 0:0:00:11 / Fri Mar 19 13:38:08 2021
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1598,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1599,20435)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1622,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1623,20435)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1955,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1956,20435)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2093,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2094,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2281,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2282,20435)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2310,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2311,20435)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(136,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2666,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2667,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3022,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3023,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3040,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3041,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3081,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3082,20435)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3115,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3116,20435)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3141,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(3142,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3157,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3158,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3159,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3160,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3163,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3164,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3183,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3184,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3216,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(3217,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3233,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3234,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3251,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3252,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3371,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3372,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3382,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3383,20435)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3453,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3454,20435)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(150,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3486,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3487,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3500,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3501,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3512,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3513,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3562,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3563,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3609,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3610,20435)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3660,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3661,20435)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3787,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3788,20435)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3916,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3917,20435)
GPGPU-Sim uArch: cycles simulated: 24435  inst.: 6436387 (ipc=279.5) sim_rate=536365 (inst/sec) elapsed = 0:0:00:12 / Fri Mar 19 13:38:09 2021
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4100,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4101,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4120,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4121,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4124,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4125,20435)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4186,20435), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4187,20435)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(164,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4263,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4264,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4380,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4381,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4389,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4390,20435)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4402,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4403,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4447,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4448,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4454,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4455,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4529,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4530,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4773,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4774,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4809,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4810,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4900,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4901,20435)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4902,20435), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4903,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4903,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4904,20435)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5027,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5028,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5048,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5049,20435)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(149,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5117,20435), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5118,20435)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5169,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5170,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5260,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5261,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5276,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5277,20435)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5317,20435), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5318,20435)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5385,20435), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5386,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5403,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5404,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5405,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5406,20435)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5454,20435), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5455,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5530,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5531,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5580,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5581,20435)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5582,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5583,20435)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5583,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5584,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5615,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5616,20435)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5711,20435), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5712,20435)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(185,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5720,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5721,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5816,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5817,20435)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5824,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5825,20435)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5963,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5964,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6038,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6039,20435)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6050,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6051,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6262,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6263,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6273,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6274,20435)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6281,20435), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6282,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6368,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6369,20435)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6483,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6484,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6489,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6490,20435)
GPGPU-Sim uArch: cycles simulated: 26935  inst.: 6729007 (ipc=217.0) sim_rate=517615 (inst/sec) elapsed = 0:0:00:13 / Fri Mar 19 13:38:10 2021
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6523,20435), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6524,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6539,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6540,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6570,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6571,20435)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(200,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6596,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6597,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6624,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6625,20435)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6748,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6749,20435)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6750,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6751,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7070,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7071,20435)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7138,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(7139,20435)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7212,20435), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7213,20435)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7242,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7243,20435)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7327,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7328,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7454,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7455,20435)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7699,20435), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7700,20435)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7733,20435), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7734,20435)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(218,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7928,20435), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7929,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7995,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7996,20435)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8047,20435), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8048,20435)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8078,20435), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(8079,20435)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8142,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8143,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8302,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(8303,20435)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8642,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8643,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8938,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8939,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9303,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9304,20435)
GPGPU-Sim uArch: cycles simulated: 29935  inst.: 6935756 (ipc=170.2) sim_rate=495411 (inst/sec) elapsed = 0:0:00:14 / Fri Mar 19 13:38:11 2021
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(208,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9616,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9617,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9896,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9897,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9910,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9911,20435)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10032,20435), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10033,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10147,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(10148,20435)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10369,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(10370,20435)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10402,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10403,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10645,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(10646,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11097,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11098,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (11684,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(11685,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11989,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11990,20435)
GPGPU-Sim uArch: cycles simulated: 32435  inst.: 7029012 (ipc=142.5) sim_rate=468600 (inst/sec) elapsed = 0:0:00:15 / Fri Mar 19 13:38:12 2021
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(171,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12491,20435), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12492,20435)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12495,20435), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12496,20435)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12589,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12590,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12640,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12641,20435)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13352,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13353,20435)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13594,20435), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13595,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13638,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13639,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13893,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13894,20435)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14231,20435), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14232,20435)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14348,20435), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14349,20435)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14496,20435), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(14497,20435)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14557,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14558,20435)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14991,20435), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14992,20435)
GPGPU-Sim uArch: cycles simulated: 35435  inst.: 7122215 (ipc=120.2) sim_rate=445138 (inst/sec) elapsed = 0:0:00:16 / Fri Mar 19 13:38:13 2021
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(251,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15791,20435), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15792,20435)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15845,20435), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15846,20435)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16106,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16198,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16290,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16992,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17059,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17081,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17126,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17216,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17387,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17389,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17653,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17655,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17772,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17946,20435), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 38435  inst.: 7181470 (ipc=103.5) sim_rate=422439 (inst/sec) elapsed = 0:0:00:17 / Fri Mar 19 13:38:14 2021
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18020,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18026,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18118,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18146,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18471,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18484,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18614,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18727,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18922,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19037,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19144,20435), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19557,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19654,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19746,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19773,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19775,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19858,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20398,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20477,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (20487,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20537,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20883,20435), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 41435  inst.: 7205884 (ipc=89.9) sim_rate=400326 (inst/sec) elapsed = 0:0:00:18 / Fri Mar 19 13:38:15 2021
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21102,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21235,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21244,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (21448,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21450,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21660,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21786,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21951,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22004,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22008,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22108,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22109,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (22348,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22512,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22671,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22696,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22842,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22903,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22965,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23127,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23132,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23151,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23597,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23677,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23690,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23837,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24174,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24185,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24217,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24530,20435), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24783,20435), 2 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(254,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25019,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25116,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (25406,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25429,20435), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 45935  inst.: 7232540 (ipc=75.1) sim_rate=380660 (inst/sec) elapsed = 0:0:00:19 / Fri Mar 19 13:38:16 2021
GPGPU-Sim uArch: Shader 3 finished CTA #5 (25605,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25636,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25810,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25812,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26354,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26987,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (27077,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27115,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27277,20435), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27447,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27469,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27476,20435), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27611,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27686,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (28186,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28245,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28451,20435), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28580,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28690,20435), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 28691
gpu_sim_insn = 1922624
gpu_ipc =      67.0114
gpu_tot_sim_cycle = 49126
gpu_tot_sim_insn = 7241173
gpu_tot_ipc =     147.4000
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8505
gpu_stall_icnt2sh    = 27435
gpu_total_sim_rate=381114

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 195633
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0075
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 4367, Miss = 2287, Miss_rate = 0.524, Pending_hits = 424, Reservation_fails = 12863
	L1D_cache_core[1]: Access = 4066, Miss = 2045, Miss_rate = 0.503, Pending_hits = 398, Reservation_fails = 10399
	L1D_cache_core[2]: Access = 3344, Miss = 1752, Miss_rate = 0.524, Pending_hits = 382, Reservation_fails = 9655
	L1D_cache_core[3]: Access = 3860, Miss = 1938, Miss_rate = 0.502, Pending_hits = 397, Reservation_fails = 11490
	L1D_cache_core[4]: Access = 4449, Miss = 2374, Miss_rate = 0.534, Pending_hits = 457, Reservation_fails = 14594
	L1D_cache_core[5]: Access = 3057, Miss = 1549, Miss_rate = 0.507, Pending_hits = 398, Reservation_fails = 8954
	L1D_cache_core[6]: Access = 5037, Miss = 2772, Miss_rate = 0.550, Pending_hits = 488, Reservation_fails = 15076
	L1D_cache_core[7]: Access = 3306, Miss = 1803, Miss_rate = 0.545, Pending_hits = 404, Reservation_fails = 12033
	L1D_cache_core[8]: Access = 3878, Miss = 2005, Miss_rate = 0.517, Pending_hits = 391, Reservation_fails = 13837
	L1D_cache_core[9]: Access = 3478, Miss = 1758, Miss_rate = 0.505, Pending_hits = 372, Reservation_fails = 10015
	L1D_cache_core[10]: Access = 3463, Miss = 1714, Miss_rate = 0.495, Pending_hits = 380, Reservation_fails = 11135
	L1D_cache_core[11]: Access = 4188, Miss = 2233, Miss_rate = 0.533, Pending_hits = 442, Reservation_fails = 13642
	L1D_cache_core[12]: Access = 3806, Miss = 2036, Miss_rate = 0.535, Pending_hits = 407, Reservation_fails = 12209
	L1D_cache_core[13]: Access = 4806, Miss = 2610, Miss_rate = 0.543, Pending_hits = 434, Reservation_fails = 14282
	L1D_cache_core[14]: Access = 3265, Miss = 1635, Miss_rate = 0.501, Pending_hits = 401, Reservation_fails = 9698
	L1D_total_cache_accesses = 58370
	L1D_total_cache_misses = 30511
	L1D_total_cache_miss_rate = 0.5227
	L1D_total_cache_pending_hits = 6175
	L1D_total_cache_reservation_fails = 179882
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 113324
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56864
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 66558
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 194160
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
336, 510, 336, 336, 510, 660, 638, 630, 382, 708, 430, 280, 502, 280, 382, 556, 390, 778, 430, 638, 430, 526, 280, 486, 470, 566, 662, 1138, 392, 614, 892, 566, 514, 576, 610, 618, 942, 760, 562, 632, 652, 430, 486, 280, 724, 676, 280, 280, 
gpgpu_n_tot_thrd_icount = 11609600
gpgpu_n_tot_w_icount = 362800
gpgpu_n_stall_shd_mem = 190276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13119
gpgpu_n_mem_write_global = 17974
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 297797
gpgpu_n_store_insn = 19699
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 186856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:308885	W0_Idle:101656	W0_Scoreboard:375603	W1:103334	W2:22888	W3:5880	W4:1236	W5:86	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:229376
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104952 {8:13119,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 719056 {40:17973,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1784184 {136:13119,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143792 {8:17974,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 120 
maxdqlatency = 0 
maxmflatency = 890 
averagemflatency = 328 
max_icnt2mem_latency = 701 
max_icnt2sh_latency = 49125 
mrq_lat_table:5252 	147 	200 	629 	466 	102 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9400 	18376 	3332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7389 	1003 	1391 	4728 	9441 	7176 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5841 	4797 	2337 	159 	0 	0 	0 	2 	8 	31 	586 	8114 	9233 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        10        14        16        24        20        22        28        28        29        20        22        27        25        18        18 
dram[1]:        12         8        21        16        20        16        22        14        20        22        20        22        25        23        16         9 
dram[2]:        20        18        20        18        20        14        20        12        22        16        20        22        22        22        14        16 
dram[3]:        20        25        18        18        20        20        24        16        26        18        20        22        27        20        15         8 
dram[4]:        14        12        18        18        18        16        14        16        26        21        20        22        22        23        12        16 
dram[5]:        10        12        15        21        20        22        16        20        18        16        22        22        25        21        17        14 
maximum service time to same row:
dram[0]:      3837      3476      6091      4810      4696      3838      4609      5594      5238      7099      7882      7817      6329      4412      6485      3766 
dram[1]:      4781      3784      4385      9465      4540      3835      3878      5568      5625      4503      8681      4760      3775      6450      6405      4179 
dram[2]:      5707      6457      4260      3837      3783      5319      4724      6157      4583      5477      8597      6505      7639      2721      3260      6008 
dram[3]:      4459      4794      4306      5293      5209      4897      4415      5242      4882      5279      5613      8239      2576      6306      8731      3209 
dram[4]:      5174      8030      7505      7513      6610      7795      4193      4772      5863      9953      6283      6161      6036      3209      3880      2721 
dram[5]:      2532      2672      4764      3739      8137      4742      4091      5653      4943      3857      6294      7084      3599      2747      5896      4038 
average row accesses per activate:
dram[0]:  5.538462  4.600000  4.105263  3.071429  3.772727  4.090909  3.400000  4.000000  4.250000  5.058824  4.545455  3.105263  5.500000  4.500000  3.384615  4.000000 
dram[1]:  3.789474  4.533333  4.277778  3.260870  3.791667  3.695652  3.000000  2.705882  3.321429  3.750000  4.266667  3.529412  5.571429  4.750000  4.777778  3.214286 
dram[2]:  6.076923  4.800000  3.625000  3.500000  3.590909  3.259259  3.230769  3.035714  3.826087  3.172414  5.800000  4.500000  2.875000  4.545455  5.111111  7.166667 
dram[3]:  6.153846  4.166667  3.440000  4.833333  5.000000  4.428571  5.000000  3.600000  3.266667  3.290323  4.833333  4.142857  3.900000  2.882353  3.916667  2.733333 
dram[4]:  3.800000  3.739130  4.210526  3.772727  3.541667  4.529412  3.875000  3.608696  3.413793  4.090909  3.777778  4.076923  3.133333  3.666667  4.666667  4.000000 
dram[5]:  3.500000  4.052631  3.560000  4.000000  4.105263  4.250000  3.666667  4.631579  3.560000  2.933333  4.000000  5.200000  3.818182  4.666667  4.500000  3.142857 
average row locality = 6800/1764 = 3.854875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        42        40        48        57        53        58        55        59        57        53        40        51        44        45        44        48 
dram[1]:        42        40        46        47        59        54        55        62        61        62        52        50        39        38        43        45 
dram[2]:        47        41        54        53        49        58        52        55        56        61        46        47        46        49        46        43 
dram[3]:        47        43        55        56        40        61        51        59        67        72        48        49        39        49        47        41 
dram[4]:        45        56        46        53        56        48        61        52        68        60        57        43        46        44        42        36 
dram[5]:        47        49        55        49        49        53        66        57        59        60        53        44        42        42        45        44 
total reads: 4843
bank skew: 72/36 = 2.00
chip skew: 824/794 = 1.04
number of total write accesses:
dram[0]:        30        29        30        29        30        32        30        29        28        33        10         8         0         0         0         0 
dram[1]:        30        28        31        28        32        31        32        30        32        28        12        10         0         0         0         0 
dram[2]:        32        31        33        31        30        30        32        30        32        31        12         7         0         1         0         0 
dram[3]:        33        32        31        31        30        32        29        31        31        30        10         9         0         0         0         0 
dram[4]:        31        30        34        30        29        29        32        31        31        30        11        10         1         0         0         0 
dram[5]:        30        28        34        31        29        32        33        31        30        28        11         8         0         0         0         0 
total reads: 1957
min_bank_accesses = 0!
chip skew: 332/318 = 1.04
average mf latency per bank:
dram[0]:        514       529       542       597       689       606       578       697       758       793      1989      2177      3080      3453      3319      2981
dram[1]:        532       450       586       534       609       602       601       681       825       828      1883      1963      4090      3965      2988      3142
dram[2]:        554       548       587       580       576       559       724       682       742       659      1992      2010      3494      3513      2875      3343
dram[3]:        546       477       629       523       558       613       682       658       794       713      1788      2099      3821      2915      3029      3318
dram[4]:        746       544       734       617       751       616       824       686      1106       732     29953      2041      4072      3468      4502      3925
dram[5]:        479       529       532       523       650       577       776       790       914       811      1877      2232      3469      3843      3274      3302
maximum mf latency per bank:
dram[0]:        636       722       682       702       711       664       632       704       680       701       789       748       649       730       668       711
dram[1]:        649       650       668       684       704       731       651       773       726       719       626       675       614       646       669       747
dram[2]:        770       673       685       701       646       708       782       761       680       717       650       648       683       767       631       715
dram[3]:        844       634       733       705       765       627       751       757       721       743       691       689       612       765       741       753
dram[4]:        862       761       824       777       756       709       890       744       819       777       841       667       768       605       752       617
dram[5]:        682       658       740       655       678       734       778       732       696       690       675       623       622       711       743       670
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64843 n_nop=62401 n_act=276 n_pre=260 n_req=1112 n_rd=1588 n_write=318 bw_util=0.05879
n_activity=16174 dram_eff=0.2357
bk0: 84a 63911i bk1: 80a 63853i bk2: 96a 63759i bk3: 114a 63481i bk4: 106a 63616i bk5: 116a 63427i bk6: 110a 63376i bk7: 118a 63417i bk8: 114a 63613i bk9: 106a 63619i bk10: 80a 64172i bk11: 102a 63921i bk12: 88a 64364i bk13: 90a 64287i bk14: 88a 64288i bk15: 96a 64280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0832935
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64843 n_nop=62331 n_act=307 n_pre=291 n_req=1119 n_rd=1590 n_write=324 bw_util=0.05903
n_activity=17571 dram_eff=0.2179
bk0: 84a 63788i bk1: 80a 63896i bk2: 92a 63798i bk3: 94a 63725i bk4: 118a 63558i bk5: 108a 63535i bk6: 110a 63336i bk7: 124a 63199i bk8: 122a 63291i bk9: 124a 63429i bk10: 104a 64012i bk11: 100a 63918i bk12: 78a 64471i bk13: 76a 64471i bk14: 86a 64411i bk15: 90a 64309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0677945
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64843 n_nop=62331 n_act=295 n_pre=279 n_req=1135 n_rd=1606 n_write=332 bw_util=0.05978
n_activity=17102 dram_eff=0.2266
bk0: 94a 63876i bk1: 82a 63906i bk2: 108a 63601i bk3: 106a 63527i bk4: 98a 63453i bk5: 116a 63435i bk6: 104a 63432i bk7: 110a 63362i bk8: 112a 63418i bk9: 122a 63402i bk10: 92a 64064i bk11: 94a 64082i bk12: 92a 64218i bk13: 98a 64315i bk14: 92a 64355i bk15: 86a 64540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0862545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64843 n_nop=62300 n_act=291 n_pre=275 n_req=1153 n_rd=1648 n_write=329 bw_util=0.06098
n_activity=17387 dram_eff=0.2274
bk0: 94a 63733i bk1: 86a 63737i bk2: 110a 63468i bk3: 112a 63638i bk4: 80a 63869i bk5: 122a 63394i bk6: 102a 63796i bk7: 118a 63509i bk8: 134a 63322i bk9: 144a 63288i bk10: 96a 64121i bk11: 98a 64058i bk12: 78a 64372i bk13: 98a 64175i bk14: 94a 64320i bk15: 82a 64281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0822602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64843 n_nop=62304 n_act=299 n_pre=283 n_req=1142 n_rd=1626 n_write=331 bw_util=0.06036
n_activity=17904 dram_eff=0.2186
bk0: 90a 63796i bk1: 112a 63621i bk2: 92a 63661i bk3: 106a 63625i bk4: 112a 63500i bk5: 96a 63771i bk6: 122a 63512i bk7: 104a 63560i bk8: 136a 63382i bk9: 120a 63549i bk10: 114a 63856i bk11: 86a 64091i bk12: 92a 64208i bk13: 88a 64277i bk14: 84a 64385i bk15: 72a 64461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0740095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64843 n_nop=62313 n_act=296 n_pre=280 n_req=1139 n_rd=1628 n_write=326 bw_util=0.06027
n_activity=17466 dram_eff=0.2237
bk0: 94a 63688i bk1: 98a 63745i bk2: 110a 63552i bk3: 98a 63659i bk4: 98a 63725i bk5: 106a 63634i bk6: 132a 63420i bk7: 114a 63721i bk8: 118a 63499i bk9: 120a 63366i bk10: 106a 64007i bk11: 88a 64123i bk12: 84a 64337i bk13: 84a 64372i bk14: 90a 64328i bk15: 88a 64271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0788366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2146, Miss = 383, Miss_rate = 0.178, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2286, Miss = 411, Miss_rate = 0.180, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 2211, Miss = 397, Miss_rate = 0.180, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 2146, Miss = 398, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 2210, Miss = 396, Miss_rate = 0.179, Pending_hits = 5, Reservation_fails = 83
L2_cache_bank[5]: Access = 2183, Miss = 407, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2138, Miss = 394, Miss_rate = 0.184, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 2149, Miss = 430, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 7027, Miss = 421, Miss_rate = 0.060, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2196, Miss = 392, Miss_rate = 0.179, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 2288, Miss = 416, Miss_rate = 0.182, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 2203, Miss = 398, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 31183
L2_total_cache_misses = 4843
L2_total_cache_miss_rate = 0.1553
L2_total_cache_pending_hits = 58
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10190
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2909
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1928
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=83989
icnt_total_pkts_simt_to_mem=49160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4144
	minimum = 6
	maximum = 486
Network latency average = 36.9862
	minimum = 6
	maximum = 398
Slowest packet = 10245
Flit latency average = 29.7022
	minimum = 6
	maximum = 397
Slowest flit = 53339
Fragmentation average = 0.0587526
	minimum = 0
	maximum = 236
Injected packet rate average = 0.0716937
	minimum = 0.0458332 (at node 5)
	maximum = 0.222962 (at node 23)
Accepted packet rate average = 0.0716937
	minimum = 0.0458332 (at node 5)
	maximum = 0.222962 (at node 23)
Injected flit rate average = 0.150221
	minimum = 0.0737514 (at node 5)
	maximum = 0.353595 (at node 23)
Accepted flit rate average= 0.150221
	minimum = 0.0985326 (at node 15)
	maximum = 0.413265 (at node 23)
Injected packet length average = 2.09532
Accepted packet length average = 2.09532
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6358 (4 samples)
	minimum = 6 (4 samples)
	maximum = 142.75 (4 samples)
Network latency average = 15.5166 (4 samples)
	minimum = 6 (4 samples)
	maximum = 117.25 (4 samples)
Flit latency average = 12.6513 (4 samples)
	minimum = 6 (4 samples)
	maximum = 115 (4 samples)
Fragmentation average = 0.0146881 (4 samples)
	minimum = 0 (4 samples)
	maximum = 59 (4 samples)
Injected packet rate average = 0.0268302 (4 samples)
	minimum = 0.015706 (4 samples)
	maximum = 0.0787612 (4 samples)
Accepted packet rate average = 0.0268302 (4 samples)
	minimum = 0.015706 (4 samples)
	maximum = 0.0787612 (4 samples)
Injected flit rate average = 0.0596667 (4 samples)
	minimum = 0.0229475 (4 samples)
	maximum = 0.144549 (4 samples)
Accepted flit rate average = 0.0596667 (4 samples)
	minimum = 0.0338627 (4 samples)
	maximum = 0.152746 (4 samples)
Injected packet size average = 2.22387 (4 samples)
Accepted packet size average = 2.22387 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 381114 (inst/sec)
gpgpu_simulation_rate = 2585 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,49126)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,49126)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,49126)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,49126)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,49126)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,49126)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,49126)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(21,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(23,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(8,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(50,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 50126  inst.: 7674994 (ipc=433.8) sim_rate=383749 (inst/sec) elapsed = 0:0:00:20 / Fri Mar 19 13:38:17 2021
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(71,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 53126  inst.: 7730705 (ipc=122.4) sim_rate=368128 (inst/sec) elapsed = 0:0:00:21 / Fri Mar 19 13:38:18 2021
GPGPU-Sim uArch: cycles simulated: 55626  inst.: 7748169 (ipc=78.0) sim_rate=352189 (inst/sec) elapsed = 0:0:00:22 / Fri Mar 19 13:38:19 2021
GPGPU-Sim uArch: cycles simulated: 58126  inst.: 7765699 (ipc=58.3) sim_rate=337639 (inst/sec) elapsed = 0:0:00:23 / Fri Mar 19 13:38:20 2021
GPGPU-Sim uArch: cycles simulated: 60626  inst.: 7786433 (ipc=47.4) sim_rate=324434 (inst/sec) elapsed = 0:0:00:24 / Fri Mar 19 13:38:21 2021
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(72,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 63626  inst.: 7811054 (ipc=39.3) sim_rate=312442 (inst/sec) elapsed = 0:0:00:25 / Fri Mar 19 13:38:22 2021
GPGPU-Sim uArch: cycles simulated: 66126  inst.: 7837054 (ipc=35.1) sim_rate=301425 (inst/sec) elapsed = 0:0:00:26 / Fri Mar 19 13:38:23 2021
GPGPU-Sim uArch: cycles simulated: 68626  inst.: 7858044 (ipc=31.6) sim_rate=291038 (inst/sec) elapsed = 0:0:00:27 / Fri Mar 19 13:38:24 2021
GPGPU-Sim uArch: cycles simulated: 71626  inst.: 7885984 (ipc=28.7) sim_rate=281642 (inst/sec) elapsed = 0:0:00:28 / Fri Mar 19 13:38:25 2021
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23624,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23625,49126)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(59,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 74126  inst.: 7917895 (ipc=27.1) sim_rate=273030 (inst/sec) elapsed = 0:0:00:29 / Fri Mar 19 13:38:26 2021
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25490,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25491,49126)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27448,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27449,49126)
GPGPU-Sim uArch: cycles simulated: 76626  inst.: 7958474 (ipc=26.1) sim_rate=265282 (inst/sec) elapsed = 0:0:00:30 / Fri Mar 19 13:38:27 2021
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27768,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27769,49126)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28545,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28546,49126)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29263,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29264,49126)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(74,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29547,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29548,49126)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30089,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30090,49126)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30401,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30402,49126)
GPGPU-Sim uArch: cycles simulated: 79626  inst.: 8029276 (ipc=25.8) sim_rate=259008 (inst/sec) elapsed = 0:0:00:31 / Fri Mar 19 13:38:28 2021
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32788,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(32789,49126)
GPGPU-Sim uArch: cycles simulated: 82626  inst.: 8072203 (ipc=24.8) sim_rate=252256 (inst/sec) elapsed = 0:0:00:32 / Fri Mar 19 13:38:29 2021
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33641,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33642,49126)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34129,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34130,49126)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34473,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34474,49126)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34684,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(34685,49126)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(102,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34872,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34873,49126)
GPGPU-Sim uArch: cycles simulated: 85126  inst.: 8119953 (ipc=24.4) sim_rate=246059 (inst/sec) elapsed = 0:0:00:33 / Fri Mar 19 13:38:30 2021
GPGPU-Sim uArch: Shader 7 finished CTA #0 (37319,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(37320,49126)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37513,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37514,49126)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38055,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38056,49126)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38437,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38438,49126)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38590,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38591,49126)
GPGPU-Sim uArch: cycles simulated: 88126  inst.: 8168328 (ipc=23.8) sim_rate=240244 (inst/sec) elapsed = 0:0:00:34 / Fri Mar 19 13:38:31 2021
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(70,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39990,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39991,49126)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40220,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(40221,49126)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40387,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(40388,49126)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41062,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(41063,49126)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41148,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41149,49126)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41247,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(41248,49126)
GPGPU-Sim uArch: cycles simulated: 90626  inst.: 8215535 (ipc=23.5) sim_rate=234729 (inst/sec) elapsed = 0:0:00:35 / Fri Mar 19 13:38:32 2021
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42129,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42130,49126)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42649,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(42650,49126)
GPGPU-Sim uArch: cycles simulated: 93626  inst.: 8260999 (ipc=22.9) sim_rate=229472 (inst/sec) elapsed = 0:0:00:36 / Fri Mar 19 13:38:33 2021
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44883,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44884,49126)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45085,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(45086,49126)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45294,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45295,49126)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45581,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45582,49126)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(119,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (46854,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(46855,49126)
GPGPU-Sim uArch: cycles simulated: 96126  inst.: 8297778 (ipc=22.5) sim_rate=224264 (inst/sec) elapsed = 0:0:00:37 / Fri Mar 19 13:38:34 2021
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48016,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48017,49126)
GPGPU-Sim uArch: cycles simulated: 99126  inst.: 8336050 (ipc=21.9) sim_rate=219369 (inst/sec) elapsed = 0:0:00:38 / Fri Mar 19 13:38:35 2021
GPGPU-Sim uArch: Shader 11 finished CTA #2 (50550,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(50551,49126)
GPGPU-Sim uArch: cycles simulated: 102126  inst.: 8369451 (ipc=21.3) sim_rate=214601 (inst/sec) elapsed = 0:0:00:39 / Fri Mar 19 13:38:36 2021
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53028,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53029,49126)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(78,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 104626  inst.: 8411165 (ipc=21.1) sim_rate=210279 (inst/sec) elapsed = 0:0:00:40 / Fri Mar 19 13:38:37 2021
GPGPU-Sim uArch: Shader 6 finished CTA #1 (56456,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(56457,49126)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57122,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57123,49126)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57851,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57852,49126)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (58324,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(58325,49126)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58328,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58329,49126)
GPGPU-Sim uArch: cycles simulated: 107626  inst.: 8458257 (ipc=20.8) sim_rate=206298 (inst/sec) elapsed = 0:0:00:41 / Fri Mar 19 13:38:38 2021
GPGPU-Sim uArch: Shader 4 finished CTA #3 (58636,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(58637,49126)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(114,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (59371,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(59372,49126)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60453,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(60454,49126)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (60692,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(60693,49126)
GPGPU-Sim uArch: cycles simulated: 110126  inst.: 8501081 (ipc=20.7) sim_rate=202406 (inst/sec) elapsed = 0:0:00:42 / Fri Mar 19 13:38:39 2021
GPGPU-Sim uArch: Shader 9 finished CTA #3 (61194,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(61195,49126)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (61272,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(61273,49126)
GPGPU-Sim uArch: cycles simulated: 113126  inst.: 8548919 (ipc=20.4) sim_rate=198812 (inst/sec) elapsed = 0:0:00:43 / Fri Mar 19 13:38:40 2021
GPGPU-Sim uArch: Shader 8 finished CTA #3 (64082,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(64083,49126)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(66,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 115626  inst.: 8578744 (ipc=20.1) sim_rate=194971 (inst/sec) elapsed = 0:0:00:44 / Fri Mar 19 13:38:41 2021
GPGPU-Sim uArch: Shader 0 finished CTA #3 (66614,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(66615,49126)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (68476,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(68477,49126)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (68558,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(68559,49126)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (68884,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(68885,49126)
GPGPU-Sim uArch: cycles simulated: 118626  inst.: 8637468 (ipc=20.1) sim_rate=191943 (inst/sec) elapsed = 0:0:00:45 / Fri Mar 19 13:38:42 2021
GPGPU-Sim uArch: Shader 2 finished CTA #3 (69725,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(69726,49126)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (69824,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(69825,49126)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (70343,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(70344,49126)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (70349,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(70350,49126)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (70635,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(70636,49126)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(107,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (70784,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(70785,49126)
GPGPU-Sim uArch: cycles simulated: 121126  inst.: 8692685 (ipc=20.2) sim_rate=188971 (inst/sec) elapsed = 0:0:00:46 / Fri Mar 19 13:38:43 2021
GPGPU-Sim uArch: Shader 14 finished CTA #4 (73387,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(73388,49126)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (73416,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(73417,49126)
GPGPU-Sim uArch: cycles simulated: 124126  inst.: 8736716 (ipc=19.9) sim_rate=185887 (inst/sec) elapsed = 0:0:00:47 / Fri Mar 19 13:38:44 2021
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(99,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 126626  inst.: 8770981 (ipc=19.7) sim_rate=182728 (inst/sec) elapsed = 0:0:00:48 / Fri Mar 19 13:38:45 2021
GPGPU-Sim uArch: Shader 1 finished CTA #3 (77798,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(77799,49126)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (77995,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(77996,49126)
GPGPU-Sim uArch: cycles simulated: 129626  inst.: 8816087 (ipc=19.6) sim_rate=179920 (inst/sec) elapsed = 0:0:00:49 / Fri Mar 19 13:38:46 2021
GPGPU-Sim uArch: Shader 7 finished CTA #4 (82004,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(82005,49126)
GPGPU-Sim uArch: cycles simulated: 132126  inst.: 8854335 (ipc=19.4) sim_rate=177086 (inst/sec) elapsed = 0:0:00:50 / Fri Mar 19 13:38:47 2021
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(120,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (83794,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(83795,49126)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (84223,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(84224,49126)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (84652,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(84653,49126)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (85066,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(85067,49126)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (85496,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(85497,49126)
GPGPU-Sim uArch: cycles simulated: 135126  inst.: 8913228 (ipc=19.4) sim_rate=174769 (inst/sec) elapsed = 0:0:00:51 / Fri Mar 19 13:38:48 2021
GPGPU-Sim uArch: Shader 13 finished CTA #4 (88041,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(88042,49126)
GPGPU-Sim uArch: cycles simulated: 137626  inst.: 8949954 (ipc=19.3) sim_rate=172114 (inst/sec) elapsed = 0:0:00:52 / Fri Mar 19 13:38:49 2021
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(147,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (88656,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(88657,49126)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (90528,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(90529,49126)
GPGPU-Sim uArch: cycles simulated: 140626  inst.: 9002865 (ipc=19.3) sim_rate=169865 (inst/sec) elapsed = 0:0:00:53 / Fri Mar 19 13:38:50 2021
GPGPU-Sim uArch: Shader 11 finished CTA #4 (93919,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(93920,49126)
GPGPU-Sim uArch: cycles simulated: 143626  inst.: 9039342 (ipc=19.0) sim_rate=167395 (inst/sec) elapsed = 0:0:00:54 / Fri Mar 19 13:38:51 2021
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(161,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (95031,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(95032,49126)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (95359,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(95360,49126)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (95991,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(95992,49126)
GPGPU-Sim uArch: cycles simulated: 146126  inst.: 9077934 (ipc=18.9) sim_rate=165053 (inst/sec) elapsed = 0:0:00:55 / Fri Mar 19 13:38:52 2021
GPGPU-Sim uArch: Shader 4 finished CTA #5 (97110,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(97111,49126)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (97358,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(97359,49126)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (97879,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(97880,49126)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (98606,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(98607,49126)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (99322,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(99323,49126)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (99604,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(99605,49126)
GPGPU-Sim uArch: cycles simulated: 149126  inst.: 9131715 (ipc=18.9) sim_rate=163066 (inst/sec) elapsed = 0:0:00:56 / Fri Mar 19 13:38:53 2021
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(169,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (102542,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(102543,49126)
GPGPU-Sim uArch: cycles simulated: 152126  inst.: 9174127 (ipc=18.8) sim_rate=160949 (inst/sec) elapsed = 0:0:00:57 / Fri Mar 19 13:38:54 2021
GPGPU-Sim uArch: Shader 2 finished CTA #5 (103584,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(103585,49126)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (103993,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(103994,49126)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (104390,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(104391,49126)
GPGPU-Sim uArch: cycles simulated: 154626  inst.: 9222469 (ipc=18.8) sim_rate=159008 (inst/sec) elapsed = 0:0:00:58 / Fri Mar 19 13:38:55 2021
GPGPU-Sim uArch: Shader 14 finished CTA #0 (105965,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(105966,49126)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (106368,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(106369,49126)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(175,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (106768,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(106769,49126)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (106997,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(106998,49126)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (108018,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(108019,49126)
GPGPU-Sim uArch: cycles simulated: 157626  inst.: 9268759 (ipc=18.7) sim_rate=157097 (inst/sec) elapsed = 0:0:00:59 / Fri Mar 19 13:38:56 2021
GPGPU-Sim uArch: Shader 10 finished CTA #5 (110913,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(110914,49126)
GPGPU-Sim uArch: cycles simulated: 160626  inst.: 9310376 (ipc=18.6) sim_rate=155172 (inst/sec) elapsed = 0:0:01:00 / Fri Mar 19 13:38:57 2021
GPGPU-Sim uArch: Shader 12 finished CTA #5 (112198,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(112199,49126)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(166,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 163626  inst.: 9350444 (ipc=18.4) sim_rate=153285 (inst/sec) elapsed = 0:0:01:01 / Fri Mar 19 13:38:58 2021
GPGPU-Sim uArch: cycles simulated: 166626  inst.: 9383534 (ipc=18.2) sim_rate=151347 (inst/sec) elapsed = 0:0:01:02 / Fri Mar 19 13:38:59 2021
GPGPU-Sim uArch: Shader 8 finished CTA #1 (119578,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(119579,49126)
GPGPU-Sim uArch: cycles simulated: 169126  inst.: 9408629 (ipc=18.1) sim_rate=149343 (inst/sec) elapsed = 0:0:01:03 / Fri Mar 19 13:39:00 2021
GPGPU-Sim uArch: Shader 4 finished CTA #0 (120121,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(120122,49126)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (120642,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(120643,49126)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (120732,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(120733,49126)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(185,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (121800,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(121801,49126)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (122093,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(122094,49126)
GPGPU-Sim uArch: cycles simulated: 172126  inst.: 9461768 (ipc=18.1) sim_rate=147840 (inst/sec) elapsed = 0:0:01:04 / Fri Mar 19 13:39:01 2021
GPGPU-Sim uArch: Shader 6 finished CTA #0 (125281,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(125282,49126)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (125759,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(125760,49126)
GPGPU-Sim uArch: cycles simulated: 175126  inst.: 9500535 (ipc=17.9) sim_rate=146162 (inst/sec) elapsed = 0:0:01:05 / Fri Mar 19 13:39:02 2021
GPGPU-Sim uArch: Shader 11 finished CTA #0 (127028,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(127029,49126)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(134,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (128467,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(128468,49126)
GPGPU-Sim uArch: cycles simulated: 177626  inst.: 9548028 (ipc=18.0) sim_rate=144667 (inst/sec) elapsed = 0:0:01:06 / Fri Mar 19 13:39:03 2021
GPGPU-Sim uArch: cycles simulated: 180626  inst.: 9593938 (ipc=17.9) sim_rate=143193 (inst/sec) elapsed = 0:0:01:07 / Fri Mar 19 13:39:04 2021
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(127,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 183126  inst.: 9621752 (ipc=17.8) sim_rate=141496 (inst/sec) elapsed = 0:0:01:08 / Fri Mar 19 13:39:05 2021
GPGPU-Sim uArch: Shader 3 finished CTA #0 (134238,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(134239,49126)
GPGPU-Sim uArch: cycles simulated: 186126  inst.: 9660340 (ipc=17.7) sim_rate=140004 (inst/sec) elapsed = 0:0:01:09 / Fri Mar 19 13:39:06 2021
GPGPU-Sim uArch: Shader 10 finished CTA #0 (137460,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(137461,49126)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (137905,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(137906,49126)
GPGPU-Sim uArch: cycles simulated: 189126  inst.: 9708149 (ipc=17.6) sim_rate=138687 (inst/sec) elapsed = 0:0:01:10 / Fri Mar 19 13:39:07 2021
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(182,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (140342,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(140343,49126)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (142323,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(142324,49126)
GPGPU-Sim uArch: cycles simulated: 191626  inst.: 9749208 (ipc=17.6) sim_rate=137312 (inst/sec) elapsed = 0:0:01:11 / Fri Mar 19 13:39:08 2021
GPGPU-Sim uArch: cycles simulated: 194626  inst.: 9791178 (ipc=17.5) sim_rate=135988 (inst/sec) elapsed = 0:0:01:12 / Fri Mar 19 13:39:09 2021
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(185,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 197626  inst.: 9837628 (ipc=17.5) sim_rate=134762 (inst/sec) elapsed = 0:0:01:13 / Fri Mar 19 13:39:10 2021
GPGPU-Sim uArch: Shader 5 finished CTA #1 (149057,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(149058,49126)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (150894,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(150895,49126)
GPGPU-Sim uArch: cycles simulated: 200626  inst.: 9879184 (ipc=17.4) sim_rate=133502 (inst/sec) elapsed = 0:0:01:14 / Fri Mar 19 13:39:11 2021
GPGPU-Sim uArch: Shader 9 finished CTA #2 (151761,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(151762,49126)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (152621,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(152622,49126)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(199,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (153833,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(153834,49126)
GPGPU-Sim uArch: cycles simulated: 203126  inst.: 9930906 (ipc=17.5) sim_rate=132412 (inst/sec) elapsed = 0:0:01:15 / Fri Mar 19 13:39:12 2021
GPGPU-Sim uArch: Shader 14 finished CTA #1 (154164,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(154165,49126)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (154976,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(154977,49126)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (156104,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(156105,49126)
GPGPU-Sim uArch: cycles simulated: 206126  inst.: 9983855 (ipc=17.5) sim_rate=131366 (inst/sec) elapsed = 0:0:01:16 / Fri Mar 19 13:39:13 2021
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(202,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (158169,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(158170,49126)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (158969,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(158970,49126)
GPGPU-Sim uArch: cycles simulated: 209126  inst.: 10042678 (ipc=17.5) sim_rate=130424 (inst/sec) elapsed = 0:0:01:17 / Fri Mar 19 13:39:14 2021
GPGPU-Sim uArch: Shader 12 finished CTA #1 (160926,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(160927,49126)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (161347,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(161348,49126)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (161387,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(161388,49126)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (161389,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(161390,49126)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (162452,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(162453,49126)
GPGPU-Sim uArch: cycles simulated: 211626  inst.: 10091692 (ipc=17.5) sim_rate=129380 (inst/sec) elapsed = 0:0:01:18 / Fri Mar 19 13:39:15 2021
GPGPU-Sim uArch: Shader 11 finished CTA #1 (162610,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(162611,49126)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(205,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 214626  inst.: 10138937 (ipc=17.5) sim_rate=128340 (inst/sec) elapsed = 0:0:01:19 / Fri Mar 19 13:39:16 2021
GPGPU-Sim uArch: cycles simulated: 217126  inst.: 10166172 (ipc=17.4) sim_rate=127077 (inst/sec) elapsed = 0:0:01:20 / Fri Mar 19 13:39:17 2021
GPGPU-Sim uArch: Shader 14 finished CTA #2 (169812,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(169813,49126)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (169890,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(169891,49126)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(137,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 220126  inst.: 10206213 (ipc=17.3) sim_rate=126002 (inst/sec) elapsed = 0:0:01:21 / Fri Mar 19 13:39:18 2021
GPGPU-Sim uArch: cycles simulated: 223126  inst.: 10246239 (ipc=17.3) sim_rate=124954 (inst/sec) elapsed = 0:0:01:22 / Fri Mar 19 13:39:19 2021
GPGPU-Sim uArch: cycles simulated: 225626  inst.: 10272917 (ipc=17.2) sim_rate=123770 (inst/sec) elapsed = 0:0:01:23 / Fri Mar 19 13:39:20 2021
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(159,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (179363,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(179364,49126)
GPGPU-Sim uArch: cycles simulated: 228626  inst.: 10306713 (ipc=17.1) sim_rate=122698 (inst/sec) elapsed = 0:0:01:24 / Fri Mar 19 13:39:21 2021
GPGPU-Sim uArch: Shader 13 finished CTA #2 (180296,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(180297,49126)
GPGPU-Sim uArch: cycles simulated: 231626  inst.: 10350206 (ipc=17.0) sim_rate=121767 (inst/sec) elapsed = 0:0:01:25 / Fri Mar 19 13:39:22 2021
GPGPU-Sim uArch: Shader 6 finished CTA #1 (183182,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(183183,49126)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (183327,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(183328,49126)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (184122,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(184123,49126)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (184126,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(184127,49126)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(192,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 234126  inst.: 10400082 (ipc=17.1) sim_rate=120931 (inst/sec) elapsed = 0:0:01:26 / Fri Mar 19 13:39:23 2021
GPGPU-Sim uArch: cycles simulated: 237126  inst.: 10442145 (ipc=17.0) sim_rate=120024 (inst/sec) elapsed = 0:0:01:27 / Fri Mar 19 13:39:24 2021
GPGPU-Sim uArch: Shader 12 finished CTA #2 (189505,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(189506,49126)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(175,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 240126  inst.: 10487309 (ipc=17.0) sim_rate=119173 (inst/sec) elapsed = 0:0:01:28 / Fri Mar 19 13:39:25 2021
GPGPU-Sim uArch: Shader 3 finished CTA #2 (192198,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(192199,49126)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (193252,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(193253,49126)
GPGPU-Sim uArch: cycles simulated: 242626  inst.: 10521638 (ipc=17.0) sim_rate=118220 (inst/sec) elapsed = 0:0:01:29 / Fri Mar 19 13:39:26 2021
GPGPU-Sim uArch: Shader 2 finished CTA #2 (194464,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(194465,49126)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (195430,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(195431,49126)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(174,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 245626  inst.: 10572283 (ipc=17.0) sim_rate=117469 (inst/sec) elapsed = 0:0:01:30 / Fri Mar 19 13:39:27 2021
GPGPU-Sim uArch: Shader 13 finished CTA #3 (197286,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(197287,49126)
GPGPU-Sim uArch: cycles simulated: 248126  inst.: 10612714 (ipc=16.9) sim_rate=116623 (inst/sec) elapsed = 0:0:01:31 / Fri Mar 19 13:39:28 2021
GPGPU-Sim uArch: Shader 5 finished CTA #3 (199995,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(199996,49126)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (200860,49126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(200861,49126)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (201601,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(201602,49126)
GPGPU-Sim uArch: cycles simulated: 251126  inst.: 10653688 (ipc=16.9) sim_rate=115800 (inst/sec) elapsed = 0:0:01:32 / Fri Mar 19 13:39:29 2021
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(206,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 254126  inst.: 10698692 (ipc=16.9) sim_rate=115039 (inst/sec) elapsed = 0:0:01:33 / Fri Mar 19 13:39:30 2021
GPGPU-Sim uArch: Shader 0 finished CTA #3 (205675,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(205676,49126)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (206682,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(206683,49126)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (207456,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(207457,49126)
GPGPU-Sim uArch: cycles simulated: 256626  inst.: 10747747 (ipc=16.9) sim_rate=114337 (inst/sec) elapsed = 0:0:01:34 / Fri Mar 19 13:39:31 2021
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(231,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (209488,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(209489,49126)
GPGPU-Sim uArch: cycles simulated: 259626  inst.: 10795165 (ipc=16.9) sim_rate=113633 (inst/sec) elapsed = 0:0:01:35 / Fri Mar 19 13:39:32 2021
GPGPU-Sim uArch: Shader 1 finished CTA #3 (211977,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(211978,49126)
GPGPU-Sim uArch: cycles simulated: 262126  inst.: 10831781 (ipc=16.9) sim_rate=112831 (inst/sec) elapsed = 0:0:01:36 / Fri Mar 19 13:39:33 2021
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(230,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 265126  inst.: 10877912 (ipc=16.8) sim_rate=112143 (inst/sec) elapsed = 0:0:01:37 / Fri Mar 19 13:39:34 2021
GPGPU-Sim uArch: Shader 5 finished CTA #4 (217165,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(217166,49126)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (217413,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(217414,49126)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (218592,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(218593,49126)
GPGPU-Sim uArch: cycles simulated: 268126  inst.: 10924824 (ipc=16.8) sim_rate=111477 (inst/sec) elapsed = 0:0:01:38 / Fri Mar 19 13:39:35 2021
GPGPU-Sim uArch: Shader 6 finished CTA #3 (220518,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(220519,49126)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(179,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 270626  inst.: 10962282 (ipc=16.8) sim_rate=110730 (inst/sec) elapsed = 0:0:01:39 / Fri Mar 19 13:39:36 2021
GPGPU-Sim uArch: Shader 4 finished CTA #3 (222587,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(222588,49126)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (223516,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(223517,49126)
GPGPU-Sim uArch: cycles simulated: 273626  inst.: 11022269 (ipc=16.8) sim_rate=110222 (inst/sec) elapsed = 0:0:01:40 / Fri Mar 19 13:39:37 2021
GPGPU-Sim uArch: Shader 9 finished CTA #4 (224509,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(224510,49126)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (225239,49126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(225240,49126)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(226,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 276126  inst.: 11057898 (ipc=16.8) sim_rate=109484 (inst/sec) elapsed = 0:0:01:41 / Fri Mar 19 13:39:38 2021
GPGPU-Sim uArch: Shader 0 finished CTA #4 (228587,49126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(228588,49126)
GPGPU-Sim uArch: cycles simulated: 279126  inst.: 11104866 (ipc=16.8) sim_rate=108871 (inst/sec) elapsed = 0:0:01:42 / Fri Mar 19 13:39:39 2021
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(177,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 282126  inst.: 11151744 (ipc=16.8) sim_rate=108269 (inst/sec) elapsed = 0:0:01:43 / Fri Mar 19 13:39:40 2021
GPGPU-Sim uArch: Shader 7 finished CTA #4 (233960,49126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(233961,49126)
GPGPU-Sim uArch: cycles simulated: 284626  inst.: 11183070 (ipc=16.7) sim_rate=107529 (inst/sec) elapsed = 0:0:01:44 / Fri Mar 19 13:39:41 2021
GPGPU-Sim uArch: Shader 6 finished CTA #4 (235620,49126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(235621,49126)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (236485,49126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(236486,49126)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (237409,49126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(237410,49126)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(164,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 287626  inst.: 11246438 (ipc=16.8) sim_rate=107108 (inst/sec) elapsed = 0:0:01:45 / Fri Mar 19 13:39:42 2021
GPGPU-Sim uArch: cycles simulated: 290126  inst.: 11290109 (ipc=16.8) sim_rate=106510 (inst/sec) elapsed = 0:0:01:46 / Fri Mar 19 13:39:43 2021
GPGPU-Sim uArch: Shader 12 finished CTA #3 (241661,49126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(241662,49126)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (242258,49126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(242259,49126)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (242773,49126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(242774,49126)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(244,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 293126  inst.: 11342449 (ipc=16.8) sim_rate=106004 (inst/sec) elapsed = 0:0:01:47 / Fri Mar 19 13:39:44 2021
GPGPU-Sim uArch: Shader 11 finished CTA #4 (245475,49126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(245476,49126)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (246423,49126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(246424,49126)
GPGPU-Sim uArch: cycles simulated: 296126  inst.: 11393350 (ipc=16.8) sim_rate=105493 (inst/sec) elapsed = 0:0:01:48 / Fri Mar 19 13:39:45 2021
GPGPU-Sim uArch: Shader 13 finished CTA #4 (247316,49126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(247317,49126)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (248485,49126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(248486,49126)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(248,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 298626  inst.: 11438607 (ipc=16.8) sim_rate=104941 (inst/sec) elapsed = 0:0:01:49 / Fri Mar 19 13:39:46 2021
GPGPU-Sim uArch: cycles simulated: 301626  inst.: 11478415 (ipc=16.8) sim_rate=104349 (inst/sec) elapsed = 0:0:01:50 / Fri Mar 19 13:39:47 2021
GPGPU-Sim uArch: Shader 10 finished CTA #4 (253769,49126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(253770,49126)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (253817,49126), 5 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(248,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 304626  inst.: 11527479 (ipc=16.8) sim_rate=103851 (inst/sec) elapsed = 0:0:01:51 / Fri Mar 19 13:39:48 2021
GPGPU-Sim uArch: Shader 0 finished CTA #5 (255843,49126), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 307126  inst.: 11565189 (ipc=16.8) sim_rate=103260 (inst/sec) elapsed = 0:0:01:52 / Fri Mar 19 13:39:49 2021
GPGPU-Sim uArch: Shader 7 finished CTA #5 (258442,49126), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (259642,49126), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (260436,49126), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 310126  inst.: 11608170 (ipc=16.7) sim_rate=102727 (inst/sec) elapsed = 0:0:01:53 / Fri Mar 19 13:39:50 2021
GPGPU-Sim uArch: Shader 3 finished CTA #5 (261755,49126), 4 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(196,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 313126  inst.: 11659270 (ipc=16.7) sim_rate=102274 (inst/sec) elapsed = 0:0:01:54 / Fri Mar 19 13:39:51 2021
GPGPU-Sim uArch: Shader 14 finished CTA #5 (266124,49126), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 316126  inst.: 11708823 (ipc=16.7) sim_rate=101815 (inst/sec) elapsed = 0:0:01:55 / Fri Mar 19 13:39:52 2021
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(213,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (267530,49126), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (267671,49126), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 318626  inst.: 11754237 (ipc=16.7) sim_rate=101329 (inst/sec) elapsed = 0:0:01:56 / Fri Mar 19 13:39:53 2021
GPGPU-Sim uArch: cycles simulated: 321626  inst.: 11804271 (ipc=16.7) sim_rate=100891 (inst/sec) elapsed = 0:0:01:57 / Fri Mar 19 13:39:54 2021
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(210,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (274373,49126), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (274810,49126), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 324626  inst.: 11847585 (ipc=16.7) sim_rate=100403 (inst/sec) elapsed = 0:0:01:58 / Fri Mar 19 13:39:55 2021
GPGPU-Sim uArch: Shader 4 finished CTA #5 (275890,49126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (275941,49126), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (276955,49126), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (277595,49126), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (277725,49126), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 327626  inst.: 11897183 (ipc=16.7) sim_rate=99976 (inst/sec) elapsed = 0:0:01:59 / Fri Mar 19 13:39:56 2021
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(250,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (280884,49126), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 330626  inst.: 11941310 (ipc=16.7) sim_rate=99510 (inst/sec) elapsed = 0:0:02:00 / Fri Mar 19 13:39:57 2021
GPGPU-Sim uArch: cycles simulated: 334126  inst.: 12001426 (ipc=16.7) sim_rate=99185 (inst/sec) elapsed = 0:0:02:01 / Fri Mar 19 13:39:58 2021
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(205,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (286620,49126), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 337126  inst.: 12059871 (ipc=16.7) sim_rate=98851 (inst/sec) elapsed = 0:0:02:02 / Fri Mar 19 13:39:59 2021
GPGPU-Sim uArch: Shader 13 finished CTA #0 (289409,49126), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (289414,49126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (290396,49126), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (290488,49126), 4 CTAs running
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(213,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (290722,49126), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (290889,49126), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 340126  inst.: 12103852 (ipc=16.7) sim_rate=98405 (inst/sec) elapsed = 0:0:02:03 / Fri Mar 19 13:40:00 2021
GPGPU-Sim uArch: Shader 1 finished CTA #0 (291356,49126), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (293867,49126), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 343126  inst.: 12145655 (ipc=16.7) sim_rate=97948 (inst/sec) elapsed = 0:0:02:04 / Fri Mar 19 13:40:01 2021
GPGPU-Sim uArch: Shader 10 finished CTA #0 (294885,49126), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (295410,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (296143,49126), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 346126  inst.: 12189155 (ipc=16.7) sim_rate=97513 (inst/sec) elapsed = 0:0:02:05 / Fri Mar 19 13:40:02 2021
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(212,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (297753,49126), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (299374,49126), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 349126  inst.: 12231987 (ipc=16.6) sim_rate=97079 (inst/sec) elapsed = 0:0:02:06 / Fri Mar 19 13:40:03 2021
GPGPU-Sim uArch: Shader 3 finished CTA #2 (302852,49126), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 352626  inst.: 12275183 (ipc=16.6) sim_rate=96654 (inst/sec) elapsed = 0:0:02:07 / Fri Mar 19 13:40:04 2021
GPGPU-Sim uArch: Shader 1 finished CTA #2 (303899,49126), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (304301,49126), 4 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(228,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (304734,49126), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (305376,49126), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 355626  inst.: 12318524 (ipc=16.6) sim_rate=96238 (inst/sec) elapsed = 0:0:02:08 / Fri Mar 19 13:40:05 2021
GPGPU-Sim uArch: Shader 3 finished CTA #3 (307340,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (308120,49126), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 359126  inst.: 12364045 (ipc=16.5) sim_rate=95845 (inst/sec) elapsed = 0:0:02:09 / Fri Mar 19 13:40:06 2021
GPGPU-Sim uArch: Shader 6 finished CTA #2 (310015,49126), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (310602,49126), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (310609,49126), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (311475,49126), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(223,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (312437,49126), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (313397,49126), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 362626  inst.: 12412177 (ipc=16.5) sim_rate=95478 (inst/sec) elapsed = 0:0:02:10 / Fri Mar 19 13:40:07 2021
GPGPU-Sim uArch: cycles simulated: 366126  inst.: 12455388 (ipc=16.4) sim_rate=95079 (inst/sec) elapsed = 0:0:02:11 / Fri Mar 19 13:40:08 2021
GPGPU-Sim uArch: Shader 4 finished CTA #1 (318086,49126), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (318174,49126), 3 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(238,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (319346,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (319722,49126), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 369626  inst.: 12497760 (ipc=16.4) sim_rate=94680 (inst/sec) elapsed = 0:0:02:12 / Fri Mar 19 13:40:09 2021
GPGPU-Sim uArch: Shader 14 finished CTA #2 (320618,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (320715,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (322004,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (322604,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (322824,49126), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 373126  inst.: 12538779 (ipc=16.4) sim_rate=94276 (inst/sec) elapsed = 0:0:02:13 / Fri Mar 19 13:40:10 2021
GPGPU-Sim uArch: Shader 7 finished CTA #2 (324033,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (324889,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (325164,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (325891,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (325963,49126), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (326213,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (326276,49126), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (326310,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (326755,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (327227,49126), 1 CTAs running
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(253,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (327776,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (328238,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (328323,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (328344,49126), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 377626  inst.: 12586661 (ipc=16.3) sim_rate=93930 (inst/sec) elapsed = 0:0:02:14 / Fri Mar 19 13:40:11 2021
GPGPU-Sim uArch: Shader 6 finished CTA #4 (328650,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (328663,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (328966,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (330438,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (330462,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (331142,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (331548,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (331826,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (332305,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (332833,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (333316,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (333753,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (333854,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (333975,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 383126  inst.: 12631746 (ipc=16.1) sim_rate=93568 (inst/sec) elapsed = 0:0:02:15 / Fri Mar 19 13:40:12 2021
GPGPU-Sim uArch: Shader 9 finished CTA #3 (335029,49126), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (335317,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (335457,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (336513,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (337059,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (337436,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (337888,49126), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (338011,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (339472,49126), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 339473
gpu_sim_insn = 5402910
gpu_ipc =      15.9156
gpu_tot_sim_cycle = 388599
gpu_tot_sim_insn = 12644083
gpu_tot_ipc =      32.5376
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 799138
gpu_stall_icnt2sh    = 2063509
gpu_total_sim_rate=93659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 510165
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 43206, Miss = 34743, Miss_rate = 0.804, Pending_hits = 2608, Reservation_fails = 291113
	L1D_cache_core[1]: Access = 43200, Miss = 34819, Miss_rate = 0.806, Pending_hits = 2535, Reservation_fails = 293862
	L1D_cache_core[2]: Access = 43570, Miss = 35750, Miss_rate = 0.821, Pending_hits = 2694, Reservation_fails = 299287
	L1D_cache_core[3]: Access = 40042, Miss = 32288, Miss_rate = 0.806, Pending_hits = 2377, Reservation_fails = 274120
	L1D_cache_core[4]: Access = 44613, Miss = 36260, Miss_rate = 0.813, Pending_hits = 2708, Reservation_fails = 301405
	L1D_cache_core[5]: Access = 44161, Miss = 36091, Miss_rate = 0.817, Pending_hits = 2750, Reservation_fails = 299868
	L1D_cache_core[6]: Access = 44253, Miss = 35863, Miss_rate = 0.810, Pending_hits = 2728, Reservation_fails = 297589
	L1D_cache_core[7]: Access = 43901, Miss = 36137, Miss_rate = 0.823, Pending_hits = 2676, Reservation_fails = 294747
	L1D_cache_core[8]: Access = 42727, Miss = 34735, Miss_rate = 0.813, Pending_hits = 2574, Reservation_fails = 291424
	L1D_cache_core[9]: Access = 45341, Miss = 37138, Miss_rate = 0.819, Pending_hits = 2751, Reservation_fails = 301115
	L1D_cache_core[10]: Access = 43981, Miss = 36032, Miss_rate = 0.819, Pending_hits = 2669, Reservation_fails = 298872
	L1D_cache_core[11]: Access = 43375, Miss = 35049, Miss_rate = 0.808, Pending_hits = 2584, Reservation_fails = 300132
	L1D_cache_core[12]: Access = 43453, Miss = 35382, Miss_rate = 0.814, Pending_hits = 2631, Reservation_fails = 297899
	L1D_cache_core[13]: Access = 44905, Miss = 36336, Miss_rate = 0.809, Pending_hits = 2695, Reservation_fails = 301855
	L1D_cache_core[14]: Access = 41388, Miss = 33705, Miss_rate = 0.814, Pending_hits = 2468, Reservation_fails = 290779
	L1D_total_cache_accesses = 652116
	L1D_total_cache_misses = 530328
	L1D_total_cache_miss_rate = 0.8132
	L1D_total_cache_pending_hits = 39448
	L1D_total_cache_reservation_fails = 4434067
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0067
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 264195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2724011
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 266133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1710056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 508692
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1590, 1516, 1126, 1062, 1268, 1514, 1540, 1724, 1244, 1476, 1196, 1390, 1364, 1118, 1164, 1522, 1116, 1520, 1380, 1484, 1068, 1268, 1078, 1332, 1316, 1404, 1604, 1992, 1008, 1452, 1778, 1548, 1082, 1582, 1448, 1576, 1988, 1646, 1456, 1566, 1168, 986, 1098, 884, 1288, 1312, 764, 1044, 
gpgpu_n_tot_thrd_icount = 30429248
gpgpu_n_tot_w_icount = 950914
gpgpu_n_stall_shd_mem = 4862083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 264195
gpgpu_n_mem_write_global = 268093
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1168407
gpgpu_n_store_insn = 408337
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4858663
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7621161	W0_Idle:873036	W0_Scoreboard:1625495	W1:210570	W2:89732	W3:58570	W4:40412	W5:28678	W6:24862	W7:21100	W8:19068	W9:18518	W10:16244	W11:14328	W12:13684	W13:12110	W14:11318	W15:10174	W16:9702	W17:8394	W18:7138	W19:7906	W20:5642	W21:5598	W22:6632	W23:5188	W24:4842	W25:4564	W26:3892	W27:2282	W28:1656	W29:822	W30:506	W31:62	W32:286720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2113560 {8:264195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10738760 {40:267903,72:50,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35930520 {136:264195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2144744 {8:268093,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 253 
maxdqlatency = 0 
maxmflatency = 1135 
averagemflatency = 386 
max_icnt2mem_latency = 851 
max_icnt2sh_latency = 388598 
mrq_lat_table:19532 	1735 	512 	1609 	2051 	326 	111 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	67934 	384807 	79552 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26698 	11862 	35115 	188216 	126294 	142756 	1437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21258 	112845 	120395 	9656 	56 	0 	0 	2 	8 	31 	586 	8114 	18617 	44730 	101106 	94899 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	714 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24        29        17        30        28        25        28        28        29        20        28        27        30        20        30 
dram[1]:        31        32        21        20        20        16        22        14        29        22        24        26        25        23        19        22 
dram[2]:        29        25        20        19        31        32        32        28        22        20        26        25        22        22        21        19 
dram[3]:        20        25        37        23        34        26        30        23        26        26        20        22        34        35        22        22 
dram[4]:        32        30        18        18        22        33        21        21        32        32        23        22        35        30        32        29 
dram[5]:        22        20        24        21        20        22        20        29        26        26        22        22        25        23        32        30 
maximum service time to same row:
dram[0]:     62356     70806     52250     82718     54285     51732     34722     45060     72312     73675     56752     51980     64265     91659     84500     89086 
dram[1]:     67401     66119     35616     37594     33258     44694     40104     60383     89985     81224     53340     44974     44747     64413     27150     66085 
dram[2]:     70672     52975     73749     74573     68388     22921     43467     32040     69828     69823     60038     97433     66191     41303     53156     64139 
dram[3]:     36380     22428    122470     27093     61350     60346     50723     59494     48512     46384     45902     45144     81213    127779     67186     59959 
dram[4]:     63076     63184     43310     52512     39049     94335     35013     35791     48797     67279     95568     42100     87696     65950     86612     45064 
dram[5]:     31713     56860     50981     48528     26602     21870     76927     43050     33369     45327     41883     42454     66594     85066     55806     24913 
average row accesses per activate:
dram[0]:  4.140625  3.178571  4.153846  3.390244  4.348485  3.935065  3.585106  4.142857  4.155844  4.953846  3.655738  3.671875  5.965517  5.250000  6.206897  5.833333 
dram[1]:  4.470588  4.617647  3.138889  3.379310  3.380000  3.689655  3.119658  3.091667  3.870000  3.688679  3.746667  4.178571  3.897959  3.875000  4.470588  5.236842 
dram[2]:  4.158730  3.458823  3.467532  3.475610  3.943662  3.281250  4.025974  4.338028  3.548387  3.153153  3.932203  3.896552  4.707317  6.413793  6.161290  5.606061 
dram[3]:  3.537500  3.953125  3.370370  4.279412  5.150943  4.833333  5.400000  3.872093  3.930233  3.310000  3.414286  2.622642  5.055555  5.055555  5.571429  4.295455 
dram[4]:  5.270833  4.076923  3.444444  3.828947  4.084507  3.725000  4.048780  3.769231  4.914286  5.192983  4.568627  4.053571  4.833333  5.312500  4.923077  6.629630 
dram[5]:  3.363636  3.268817  3.000000  2.810811  3.935065  3.629214  3.885057  4.303797  3.650486  2.922414  3.772727  3.200000  4.272727  6.392857  7.739130  4.000000 
average row locality = 25924/6601 = 3.927284
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       197       201       218       222       227       230       264       250       251       247       194       201       173       166       179       175 
dram[1]:       215       222       245       222       252       248       277       283       279       287       228       205       191       183       226       199 
dram[2]:       210       222       208       210       219       240       245       245       256       268       206       202       192       181       190       183 
dram[3]:       206       198       213       225       202       225       235       253       267       263       216       238       178       178       193       189 
dram[4]:       199       206       225       225       230       227       256       234       262       240       214       201       173       168       191       178 
dram[5]:       221       224       242       232       232       241       255       262       283       269       222       212       188       179       178       181 
total reads: 21163
bank skew: 287/166 = 1.73
chip skew: 3762/3395 = 1.11
number of total write accesses:
dram[0]:        68        66        52        56        60        73        73        69        69        75        29        34         0         2         1         0 
dram[1]:        89        92        94        72        86        73        88        88       108       104        53        29         0         3         2         0 
dram[2]:        52        72        59        75        61        75        65        63        74        82        26        24         1         5         1         2 
dram[3]:        77        55        60        66        71        65        62        80        71        68        23        40         4         4         2         0 
dram[4]:        54        59        85        66        60        71        76        60        82        56        19        26         1         2         1         1 
dram[5]:        75        80        79        80        71        82        83        78        93        70        27        28         0         0         0         3 
total reads: 4761
min_bank_accesses = 0!
chip skew: 981/719 = 1.36
average mf latency per bank:
dram[0]:       4510      4607      4751      4473      4206      3805      3483      3622      3740      3748     11609     11096     17289     18123     20345     20549
dram[1]:       4104      4166      3827      4514      3750      4061      3554      3502      3271      3391      9519     12040     16745     17882     16822     19413
dram[2]:       4689      4184      4482      4254      4196      3723      3689      3715      3773      3499     11233     12058     16343     16967     19084     19795
dram[3]:       4414      4913      4706      4373      4322      4044      4141      3489      3816      3624     11373      9976     17378     17264     19319     19936
dram[4]:       6142      4613      5140      4370      5371      4074      4620      3920      4650      4053     66066     11993     23121     18222     24913     20548
dram[5]:       4202      4278      4094      4306      4002      3970      3602      3629      3334      3842     11281     11923     16871     18722     20708     20753
maximum mf latency per bank:
dram[0]:        780       917       904       842       903       910       862       827       800      1020       855       998       829       889      1039      1082
dram[1]:        892       915       920       796      1034       800      1025       827       802       842       942       844       842       791       937       859
dram[2]:        923       879       924       905       867       828       832       927       809       910       876       835       815       842       813       794
dram[3]:        844       923       917       828       878       781       871       929       862       868       890       879       852       924       968       780
dram[4]:        985       851       933       847       977       901       999       953      1094       851      1135       847       978       835      1085       817
dram[5]:        896       821       804       853       791       770       778       914       802       937       872       780       820       898       957      1070
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512947 n_nop=503264 n_act=996 n_pre=980 n_req=4122 n_rd=6790 n_write=917 bw_util=0.03005
n_activity=66022 dram_eff=0.2335
bk0: 394a 509560i bk1: 402a 508883i bk2: 436a 509513i bk3: 444a 509196i bk4: 454a 509458i bk5: 460a 508455i bk6: 528a 508102i bk7: 500a 508206i bk8: 502a 508706i bk9: 494a 508976i bk10: 388a 509817i bk11: 402a 509730i bk12: 346a 510994i bk13: 332a 511202i bk14: 358a 511213i bk15: 350a 511162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0441352
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512947 n_nop=501595 n_act=1278 n_pre=1262 n_req=4743 n_rd=7524 n_write=1288 bw_util=0.03436
n_activity=79577 dram_eff=0.2215
bk0: 430a 509337i bk1: 444a 508966i bk2: 490a 507933i bk3: 444a 508583i bk4: 504a 508056i bk5: 496a 508470i bk6: 554a 507483i bk7: 566a 507106i bk8: 558a 507567i bk9: 574a 507271i bk10: 456a 508810i bk11: 410a 509877i bk12: 382a 510600i bk13: 366a 510613i bk14: 452a 510373i bk15: 398a 510768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0463615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512947 n_nop=502927 n_act=1077 n_pre=1061 n_req=4214 n_rd=6954 n_write=928 bw_util=0.03073
n_activity=68160 dram_eff=0.2313
bk0: 420a 509842i bk1: 444a 509040i bk2: 416a 509347i bk3: 420a 508882i bk4: 438a 509032i bk5: 480a 507931i bk6: 490a 508276i bk7: 490a 508663i bk8: 512a 508279i bk9: 536a 507518i bk10: 412a 509894i bk11: 404a 509952i bk12: 384a 510690i bk13: 362a 511046i bk14: 380a 511041i bk15: 366a 511169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0501319
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512947 n_nop=502940 n_act=1060 n_pre=1044 n_req=4227 n_rd=6958 n_write=945 bw_util=0.03081
n_activity=70616 dram_eff=0.2238
bk0: 412a 508886i bk1: 396a 509731i bk2: 426a 509163i bk3: 450a 509244i bk4: 404a 509721i bk5: 450a 509361i bk6: 470a 509672i bk7: 506a 508470i bk8: 534a 508548i bk9: 526a 508433i bk10: 432a 509769i bk11: 476a 508641i bk12: 356a 510872i bk13: 356a 510966i bk14: 386a 510957i bk15: 378a 510944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0345786
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512947 n_nop=503283 n_act=958 n_pre=942 n_req=4148 n_rd=6858 n_write=906 bw_util=0.03027
n_activity=69162 dram_eff=0.2245
bk0: 398a 510363i bk1: 412a 509612i bk2: 450a 508718i bk3: 450a 509263i bk4: 460a 509270i bk5: 454a 508790i bk6: 512a 508556i bk7: 468a 508775i bk8: 524a 508891i bk9: 480a 509434i bk10: 428a 510142i bk11: 402a 509970i bk12: 346a 510927i bk13: 336a 511171i bk14: 382a 510765i bk15: 356a 511138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0353233
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512947 n_nop=502162 n_act=1232 n_pre=1216 n_req=4470 n_rd=7242 n_write=1095 bw_util=0.03251
n_activity=76271 dram_eff=0.2186
bk0: 442a 509048i bk1: 448a 508350i bk2: 484a 508251i bk3: 464a 508153i bk4: 464a 509058i bk5: 482a 508457i bk6: 510a 508419i bk7: 524a 508602i bk8: 566a 507922i bk9: 538a 507641i bk10: 444a 509679i bk11: 424a 509335i bk12: 376a 510694i bk13: 358a 511093i bk14: 356a 511276i bk15: 362a 510852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0423923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41740, Miss = 1703, Miss_rate = 0.041, Pending_hits = 13, Reservation_fails = 348
L2_cache_bank[1]: Access = 41867, Miss = 1692, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 42286, Miss = 1913, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[3]: Access = 42995, Miss = 1849, Miss_rate = 0.043, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 41741, Miss = 1726, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 83
L2_cache_bank[5]: Access = 41967, Miss = 1751, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 63
L2_cache_bank[6]: Access = 42470, Miss = 1710, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 42309, Miss = 1769, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 66976, Miss = 1750, Miss_rate = 0.026, Pending_hits = 6, Reservation_fails = 123
L2_cache_bank[9]: Access = 42200, Miss = 1679, Miss_rate = 0.040, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 42959, Miss = 1821, Miss_rate = 0.042, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 42868, Miss = 1800, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 532378
L2_total_cache_misses = 21163
L2_total_cache_miss_rate = 0.0398
L2_total_cache_pending_hits = 98
L2_total_cache_reservation_fails = 617
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 246397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1589488
icnt_total_pkts_simt_to_mem=800941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.3587
	minimum = 6
	maximum = 668
Network latency average = 38.3635
	minimum = 6
	maximum = 550
Slowest packet = 93661
Flit latency average = 29.1678
	minimum = 6
	maximum = 549
Slowest flit = 204817
Fragmentation average = 0.107123
	minimum = 0
	maximum = 344
Injected packet rate average = 0.109362
	minimum = 0.0896861 (at node 3)
	maximum = 0.176594 (at node 23)
Accepted packet rate average = 0.109362
	minimum = 0.0896861 (at node 3)
	maximum = 0.176594 (at node 23)
Injected flit rate average = 0.246273
	minimum = 0.134877 (at node 3)
	maximum = 0.41798 (at node 23)
Accepted flit rate average= 0.246273
	minimum = 0.172514 (at node 19)
	maximum = 0.313869 (at node 9)
Injected packet length average = 2.2519
Accepted packet length average = 2.2519
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5804 (5 samples)
	minimum = 6 (5 samples)
	maximum = 247.8 (5 samples)
Network latency average = 20.086 (5 samples)
	minimum = 6 (5 samples)
	maximum = 203.8 (5 samples)
Flit latency average = 15.9546 (5 samples)
	minimum = 6 (5 samples)
	maximum = 201.8 (5 samples)
Fragmentation average = 0.0331751 (5 samples)
	minimum = 0 (5 samples)
	maximum = 116 (5 samples)
Injected packet rate average = 0.0433366 (5 samples)
	minimum = 0.030502 (5 samples)
	maximum = 0.0983278 (5 samples)
Accepted packet rate average = 0.0433366 (5 samples)
	minimum = 0.030502 (5 samples)
	maximum = 0.0983278 (5 samples)
Injected flit rate average = 0.0969879 (5 samples)
	minimum = 0.0453334 (5 samples)
	maximum = 0.199235 (5 samples)
Accepted flit rate average = 0.0969879 (5 samples)
	minimum = 0.0615931 (5 samples)
	maximum = 0.184971 (5 samples)
Injected packet size average = 2.23801 (5 samples)
Accepted packet size average = 2.23801 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 93659 (inst/sec)
gpgpu_simulation_rate = 2878 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,388599)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,388599)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,388599)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,388599)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,388599)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,388599)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,388599)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(35,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(8,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(52,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(4,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 389599  inst.: 13059117 (ipc=415.0) sim_rate=96022 (inst/sec) elapsed = 0:0:02:16 / Fri Mar 19 13:40:13 2021
GPGPU-Sim uArch: cycles simulated: 392099  inst.: 13117504 (ipc=135.3) sim_rate=95748 (inst/sec) elapsed = 0:0:02:17 / Fri Mar 19 13:40:14 2021
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(43,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 395099  inst.: 13159625 (ipc=79.3) sim_rate=95359 (inst/sec) elapsed = 0:0:02:18 / Fri Mar 19 13:40:15 2021
GPGPU-Sim uArch: cycles simulated: 397599  inst.: 13190154 (ipc=60.7) sim_rate=94893 (inst/sec) elapsed = 0:0:02:19 / Fri Mar 19 13:40:16 2021
GPGPU-Sim uArch: cycles simulated: 400099  inst.: 13225096 (ipc=50.5) sim_rate=94464 (inst/sec) elapsed = 0:0:02:20 / Fri Mar 19 13:40:17 2021
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(7,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 402599  inst.: 13255617 (ipc=43.7) sim_rate=94011 (inst/sec) elapsed = 0:0:02:21 / Fri Mar 19 13:40:18 2021
GPGPU-Sim uArch: cycles simulated: 405599  inst.: 13297538 (ipc=38.4) sim_rate=93644 (inst/sec) elapsed = 0:0:02:22 / Fri Mar 19 13:40:19 2021
GPGPU-Sim uArch: cycles simulated: 408099  inst.: 13328976 (ipc=35.1) sim_rate=93209 (inst/sec) elapsed = 0:0:02:23 / Fri Mar 19 13:40:20 2021
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(40,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 410599  inst.: 13363749 (ipc=32.7) sim_rate=92803 (inst/sec) elapsed = 0:0:02:24 / Fri Mar 19 13:40:21 2021
GPGPU-Sim uArch: cycles simulated: 413599  inst.: 13397285 (ipc=30.1) sim_rate=92395 (inst/sec) elapsed = 0:0:02:25 / Fri Mar 19 13:40:22 2021
GPGPU-Sim uArch: cycles simulated: 416099  inst.: 13427563 (ipc=28.5) sim_rate=91969 (inst/sec) elapsed = 0:0:02:26 / Fri Mar 19 13:40:23 2021
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(37,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 419099  inst.: 13461829 (ipc=26.8) sim_rate=91577 (inst/sec) elapsed = 0:0:02:27 / Fri Mar 19 13:40:24 2021
GPGPU-Sim uArch: cycles simulated: 421599  inst.: 13489799 (ipc=25.6) sim_rate=91147 (inst/sec) elapsed = 0:0:02:28 / Fri Mar 19 13:40:25 2021
GPGPU-Sim uArch: cycles simulated: 424099  inst.: 13518126 (ipc=24.6) sim_rate=90725 (inst/sec) elapsed = 0:0:02:29 / Fri Mar 19 13:40:26 2021
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 427099  inst.: 13549702 (ipc=23.5) sim_rate=90331 (inst/sec) elapsed = 0:0:02:30 / Fri Mar 19 13:40:27 2021
GPGPU-Sim uArch: cycles simulated: 429599  inst.: 13582855 (ipc=22.9) sim_rate=89952 (inst/sec) elapsed = 0:0:02:31 / Fri Mar 19 13:40:28 2021
GPGPU-Sim uArch: cycles simulated: 432099  inst.: 13613261 (ipc=22.3) sim_rate=89560 (inst/sec) elapsed = 0:0:02:32 / Fri Mar 19 13:40:29 2021
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(27,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 434599  inst.: 13647732 (ipc=21.8) sim_rate=89200 (inst/sec) elapsed = 0:0:02:33 / Fri Mar 19 13:40:30 2021
GPGPU-Sim uArch: cycles simulated: 437099  inst.: 13681868 (ipc=21.4) sim_rate=88843 (inst/sec) elapsed = 0:0:02:34 / Fri Mar 19 13:40:31 2021
GPGPU-Sim uArch: cycles simulated: 439599  inst.: 13721628 (ipc=21.1) sim_rate=88526 (inst/sec) elapsed = 0:0:02:35 / Fri Mar 19 13:40:32 2021
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(44,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 442099  inst.: 13762811 (ipc=20.9) sim_rate=88223 (inst/sec) elapsed = 0:0:02:36 / Fri Mar 19 13:40:33 2021
GPGPU-Sim uArch: cycles simulated: 444599  inst.: 13806498 (ipc=20.8) sim_rate=87939 (inst/sec) elapsed = 0:0:02:37 / Fri Mar 19 13:40:34 2021
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(35,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 447099  inst.: 13851396 (ipc=20.6) sim_rate=87667 (inst/sec) elapsed = 0:0:02:38 / Fri Mar 19 13:40:35 2021
GPGPU-Sim uArch: cycles simulated: 450099  inst.: 13900885 (ipc=20.4) sim_rate=87426 (inst/sec) elapsed = 0:0:02:39 / Fri Mar 19 13:40:36 2021
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(49,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 452599  inst.: 13938252 (ipc=20.2) sim_rate=87114 (inst/sec) elapsed = 0:0:02:40 / Fri Mar 19 13:40:37 2021
GPGPU-Sim uArch: cycles simulated: 455099  inst.: 13983431 (ipc=20.1) sim_rate=86853 (inst/sec) elapsed = 0:0:02:41 / Fri Mar 19 13:40:38 2021
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(72,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 458099  inst.: 14031278 (ipc=20.0) sim_rate=86612 (inst/sec) elapsed = 0:0:02:42 / Fri Mar 19 13:40:39 2021
GPGPU-Sim uArch: cycles simulated: 460599  inst.: 14070907 (ipc=19.8) sim_rate=86324 (inst/sec) elapsed = 0:0:02:43 / Fri Mar 19 13:40:40 2021
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(72,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 463099  inst.: 14111130 (ipc=19.7) sim_rate=86043 (inst/sec) elapsed = 0:0:02:44 / Fri Mar 19 13:40:41 2021
GPGPU-Sim uArch: cycles simulated: 466099  inst.: 14151570 (ipc=19.5) sim_rate=85767 (inst/sec) elapsed = 0:0:02:45 / Fri Mar 19 13:40:42 2021
GPGPU-Sim uArch: cycles simulated: 469099  inst.: 14194507 (ipc=19.3) sim_rate=85509 (inst/sec) elapsed = 0:0:02:46 / Fri Mar 19 13:40:43 2021
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(89,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 471599  inst.: 14230863 (ipc=19.1) sim_rate=85214 (inst/sec) elapsed = 0:0:02:47 / Fri Mar 19 13:40:44 2021
GPGPU-Sim uArch: cycles simulated: 474599  inst.: 14269207 (ipc=18.9) sim_rate=84935 (inst/sec) elapsed = 0:0:02:48 / Fri Mar 19 13:40:45 2021
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(86,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 477599  inst.: 14306457 (ipc=18.7) sim_rate=84653 (inst/sec) elapsed = 0:0:02:49 / Fri Mar 19 13:40:46 2021
GPGPU-Sim uArch: cycles simulated: 480099  inst.: 14338437 (ipc=18.5) sim_rate=84343 (inst/sec) elapsed = 0:0:02:50 / Fri Mar 19 13:40:47 2021
GPGPU-Sim uArch: cycles simulated: 483099  inst.: 14374350 (ipc=18.3) sim_rate=84060 (inst/sec) elapsed = 0:0:02:51 / Fri Mar 19 13:40:48 2021
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(86,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 486099  inst.: 14412260 (ipc=18.1) sim_rate=83792 (inst/sec) elapsed = 0:0:02:52 / Fri Mar 19 13:40:49 2021
GPGPU-Sim uArch: cycles simulated: 489099  inst.: 14454662 (ipc=18.0) sim_rate=83552 (inst/sec) elapsed = 0:0:02:53 / Fri Mar 19 13:40:50 2021
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(81,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 492099  inst.: 14496439 (ipc=17.9) sim_rate=83312 (inst/sec) elapsed = 0:0:02:54 / Fri Mar 19 13:40:51 2021
GPGPU-Sim uArch: cycles simulated: 494599  inst.: 14528740 (ipc=17.8) sim_rate=83021 (inst/sec) elapsed = 0:0:02:55 / Fri Mar 19 13:40:52 2021
GPGPU-Sim uArch: cycles simulated: 497599  inst.: 14576517 (ipc=17.7) sim_rate=82821 (inst/sec) elapsed = 0:0:02:56 / Fri Mar 19 13:40:53 2021
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 500599  inst.: 14621280 (ipc=17.7) sim_rate=82606 (inst/sec) elapsed = 0:0:02:57 / Fri Mar 19 13:40:54 2021
GPGPU-Sim uArch: cycles simulated: 503099  inst.: 14671966 (ipc=17.7) sim_rate=82426 (inst/sec) elapsed = 0:0:02:58 / Fri Mar 19 13:40:55 2021
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(51,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 506099  inst.: 14732008 (ipc=17.8) sim_rate=82301 (inst/sec) elapsed = 0:0:02:59 / Fri Mar 19 13:40:56 2021
GPGPU-Sim uArch: Shader 8 finished CTA #0 (117788,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(117789,388599)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(15,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 509099  inst.: 14796582 (ipc=17.9) sim_rate=82203 (inst/sec) elapsed = 0:0:03:00 / Fri Mar 19 13:40:57 2021
GPGPU-Sim uArch: Shader 2 finished CTA #0 (121912,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(121913,388599)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (122555,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(122556,388599)
GPGPU-Sim uArch: cycles simulated: 511599  inst.: 14848322 (ipc=17.9) sim_rate=82034 (inst/sec) elapsed = 0:0:03:01 / Fri Mar 19 13:40:58 2021
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(52,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 514599  inst.: 14901021 (ipc=17.9) sim_rate=81873 (inst/sec) elapsed = 0:0:03:02 / Fri Mar 19 13:40:59 2021
GPGPU-Sim uArch: Shader 7 finished CTA #0 (126582,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(126583,388599)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (126886,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(126887,388599)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (127026,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(127027,388599)
GPGPU-Sim uArch: cycles simulated: 517599  inst.: 14959360 (ipc=17.9) sim_rate=81745 (inst/sec) elapsed = 0:0:03:03 / Fri Mar 19 13:41:00 2021
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (129657,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(129658,388599)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (130187,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(130188,388599)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (130304,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(130305,388599)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (130452,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(130453,388599)
GPGPU-Sim uArch: cycles simulated: 520099  inst.: 15012230 (ipc=18.0) sim_rate=81588 (inst/sec) elapsed = 0:0:03:04 / Fri Mar 19 13:41:01 2021
GPGPU-Sim uArch: Shader 10 finished CTA #0 (131993,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(131994,388599)
GPGPU-Sim uArch: cycles simulated: 523099  inst.: 15061741 (ipc=18.0) sim_rate=81414 (inst/sec) elapsed = 0:0:03:05 / Fri Mar 19 13:41:02 2021
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(97,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (135549,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(135550,388599)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (135982,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(135983,388599)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (136906,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(136907,388599)
GPGPU-Sim uArch: cycles simulated: 526099  inst.: 15111080 (ipc=17.9) sim_rate=81242 (inst/sec) elapsed = 0:0:03:06 / Fri Mar 19 13:41:03 2021
GPGPU-Sim uArch: cycles simulated: 529099  inst.: 15155292 (ipc=17.9) sim_rate=81044 (inst/sec) elapsed = 0:0:03:07 / Fri Mar 19 13:41:04 2021
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(25,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 531599  inst.: 15187698 (ipc=17.8) sim_rate=80785 (inst/sec) elapsed = 0:0:03:08 / Fri Mar 19 13:41:05 2021
GPGPU-Sim uArch: Shader 2 finished CTA #1 (143592,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(143593,388599)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (145599,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(145600,388599)
GPGPU-Sim uArch: cycles simulated: 534599  inst.: 15232865 (ipc=17.7) sim_rate=80597 (inst/sec) elapsed = 0:0:03:09 / Fri Mar 19 13:41:06 2021
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(95,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (147719,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(147720,388599)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (147829,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(147830,388599)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (148484,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(148485,388599)
GPGPU-Sim uArch: cycles simulated: 537599  inst.: 15288868 (ipc=17.8) sim_rate=80467 (inst/sec) elapsed = 0:0:03:10 / Fri Mar 19 13:41:07 2021
GPGPU-Sim uArch: Shader 11 finished CTA #1 (150071,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(150072,388599)
GPGPU-Sim uArch: cycles simulated: 540599  inst.: 15335627 (ipc=17.7) sim_rate=80291 (inst/sec) elapsed = 0:0:03:11 / Fri Mar 19 13:41:08 2021
GPGPU-Sim uArch: Shader 14 finished CTA #1 (153375,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(153376,388599)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(43,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (153563,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(153564,388599)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (154930,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(154931,388599)
GPGPU-Sim uArch: cycles simulated: 543599  inst.: 15381076 (ipc=17.7) sim_rate=80109 (inst/sec) elapsed = 0:0:03:12 / Fri Mar 19 13:41:09 2021
GPGPU-Sim uArch: cycles simulated: 546099  inst.: 15430293 (ipc=17.7) sim_rate=79949 (inst/sec) elapsed = 0:0:03:13 / Fri Mar 19 13:41:10 2021
GPGPU-Sim uArch: Shader 0 finished CTA #1 (158684,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(158685,388599)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(68,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 549099  inst.: 15474967 (ipc=17.6) sim_rate=79767 (inst/sec) elapsed = 0:0:03:14 / Fri Mar 19 13:41:11 2021
GPGPU-Sim uArch: Shader 13 finished CTA #1 (160600,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(160601,388599)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (160777,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(160778,388599)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (161038,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(161039,388599)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (163135,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(163136,388599)
GPGPU-Sim uArch: cycles simulated: 552099  inst.: 15531655 (ipc=17.7) sim_rate=79649 (inst/sec) elapsed = 0:0:03:15 / Fri Mar 19 13:41:12 2021
GPGPU-Sim uArch: Shader 6 finished CTA #1 (164160,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(164161,388599)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(118,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (165500,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(165501,388599)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (165913,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(165914,388599)
GPGPU-Sim uArch: cycles simulated: 554599  inst.: 15569984 (ipc=17.6) sim_rate=79438 (inst/sec) elapsed = 0:0:03:16 / Fri Mar 19 13:41:13 2021
GPGPU-Sim uArch: Shader 3 finished CTA #1 (166795,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(166796,388599)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (168427,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(168428,388599)
GPGPU-Sim uArch: cycles simulated: 557599  inst.: 15628048 (ipc=17.7) sim_rate=79330 (inst/sec) elapsed = 0:0:03:17 / Fri Mar 19 13:41:14 2021
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(119,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (170974,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(170975,388599)
GPGPU-Sim uArch: cycles simulated: 560099  inst.: 15673465 (ipc=17.7) sim_rate=79158 (inst/sec) elapsed = 0:0:03:18 / Fri Mar 19 13:41:15 2021
GPGPU-Sim uArch: Shader 12 finished CTA #2 (173992,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(173993,388599)
GPGPU-Sim uArch: cycles simulated: 563099  inst.: 15720534 (ipc=17.6) sim_rate=78997 (inst/sec) elapsed = 0:0:03:19 / Fri Mar 19 13:41:16 2021
GPGPU-Sim uArch: Shader 1 finished CTA #2 (175081,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(175082,388599)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(112,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (175854,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(175855,388599)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (176398,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(176399,388599)
GPGPU-Sim uArch: cycles simulated: 566099  inst.: 15778198 (ipc=17.7) sim_rate=78890 (inst/sec) elapsed = 0:0:03:20 / Fri Mar 19 13:41:17 2021
GPGPU-Sim uArch: Shader 8 finished CTA #2 (177800,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(177801,388599)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (178262,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(178263,388599)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (178891,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(178892,388599)
GPGPU-Sim uArch: cycles simulated: 568599  inst.: 15834983 (ipc=17.7) sim_rate=78781 (inst/sec) elapsed = 0:0:03:21 / Fri Mar 19 13:41:18 2021
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(87,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (180368,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(180369,388599)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (182709,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(182710,388599)
GPGPU-Sim uArch: cycles simulated: 571599  inst.: 15880184 (ipc=17.7) sim_rate=78614 (inst/sec) elapsed = 0:0:03:22 / Fri Mar 19 13:41:19 2021
GPGPU-Sim uArch: cycles simulated: 574099  inst.: 15919119 (ipc=17.7) sim_rate=78419 (inst/sec) elapsed = 0:0:03:23 / Fri Mar 19 13:41:20 2021
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(122,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (187418,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(187419,388599)
GPGPU-Sim uArch: cycles simulated: 577099  inst.: 15969908 (ipc=17.6) sim_rate=78283 (inst/sec) elapsed = 0:0:03:24 / Fri Mar 19 13:41:21 2021
GPGPU-Sim uArch: Shader 14 finished CTA #3 (189298,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(189299,388599)
GPGPU-Sim uArch: cycles simulated: 579599  inst.: 16010158 (ipc=17.6) sim_rate=78098 (inst/sec) elapsed = 0:0:03:25 / Fri Mar 19 13:41:22 2021
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(65,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (193419,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(193420,388599)
GPGPU-Sim uArch: cycles simulated: 582599  inst.: 16064218 (ipc=17.6) sim_rate=77981 (inst/sec) elapsed = 0:0:03:26 / Fri Mar 19 13:41:23 2021
GPGPU-Sim uArch: Shader 13 finished CTA #3 (194350,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(194351,388599)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (194632,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(194633,388599)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(136,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 585099  inst.: 16136230 (ipc=17.8) sim_rate=77952 (inst/sec) elapsed = 0:0:03:27 / Fri Mar 19 13:41:24 2021
GPGPU-Sim uArch: Shader 3 finished CTA #3 (196572,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(196573,388599)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (198880,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(198881,388599)
GPGPU-Sim uArch: cycles simulated: 588099  inst.: 16192806 (ipc=17.8) sim_rate=77850 (inst/sec) elapsed = 0:0:03:28 / Fri Mar 19 13:41:25 2021
GPGPU-Sim uArch: Shader 12 finished CTA #3 (199728,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(199729,388599)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(131,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (201918,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(201919,388599)
GPGPU-Sim uArch: cycles simulated: 590599  inst.: 16234243 (ipc=17.8) sim_rate=77675 (inst/sec) elapsed = 0:0:03:29 / Fri Mar 19 13:41:26 2021
GPGPU-Sim uArch: Shader 7 finished CTA #3 (202598,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(202599,388599)
GPGPU-Sim uArch: cycles simulated: 593599  inst.: 16286892 (ipc=17.8) sim_rate=77556 (inst/sec) elapsed = 0:0:03:30 / Fri Mar 19 13:41:27 2021
GPGPU-Sim uArch: Shader 0 finished CTA #3 (206366,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(206367,388599)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (206523,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(206524,388599)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(138,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (207110,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(207111,388599)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (207473,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(207474,388599)
GPGPU-Sim uArch: cycles simulated: 596099  inst.: 16333984 (ipc=17.8) sim_rate=77412 (inst/sec) elapsed = 0:0:03:31 / Fri Mar 19 13:41:28 2021
GPGPU-Sim uArch: Shader 11 finished CTA #3 (208910,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(208911,388599)
GPGPU-Sim uArch: cycles simulated: 599099  inst.: 16397714 (ipc=17.8) sim_rate=77347 (inst/sec) elapsed = 0:0:03:32 / Fri Mar 19 13:41:29 2021
GPGPU-Sim uArch: Shader 9 finished CTA #3 (211153,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(211154,388599)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(139,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 601599  inst.: 16436741 (ipc=17.8) sim_rate=77167 (inst/sec) elapsed = 0:0:03:33 / Fri Mar 19 13:41:30 2021
GPGPU-Sim uArch: cycles simulated: 604599  inst.: 16486684 (ipc=17.8) sim_rate=77040 (inst/sec) elapsed = 0:0:03:34 / Fri Mar 19 13:41:31 2021
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(100,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 607099  inst.: 16540401 (ipc=17.8) sim_rate=76932 (inst/sec) elapsed = 0:0:03:35 / Fri Mar 19 13:41:32 2021
GPGPU-Sim uArch: Shader 3 finished CTA #4 (218839,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(218840,388599)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (219578,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(219579,388599)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (219930,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(219931,388599)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (220844,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(220845,388599)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (220940,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(220941,388599)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (221277,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(221278,388599)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(113,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 610099  inst.: 16609789 (ipc=17.9) sim_rate=76897 (inst/sec) elapsed = 0:0:03:36 / Fri Mar 19 13:41:33 2021
GPGPU-Sim uArch: Shader 13 finished CTA #4 (222832,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(222833,388599)
GPGPU-Sim uArch: cycles simulated: 612599  inst.: 16655789 (ipc=17.9) sim_rate=76754 (inst/sec) elapsed = 0:0:03:37 / Fri Mar 19 13:41:34 2021
GPGPU-Sim uArch: Shader 6 finished CTA #3 (224304,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(224305,388599)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (225830,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(225831,388599)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(114,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (226673,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(226674,388599)
GPGPU-Sim uArch: cycles simulated: 615599  inst.: 16711809 (ipc=17.9) sim_rate=76659 (inst/sec) elapsed = 0:0:03:38 / Fri Mar 19 13:41:35 2021
GPGPU-Sim uArch: Shader 7 finished CTA #4 (227055,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(227056,388599)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (227658,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(227659,388599)
GPGPU-Sim uArch: cycles simulated: 618099  inst.: 16761022 (ipc=17.9) sim_rate=76534 (inst/sec) elapsed = 0:0:03:39 / Fri Mar 19 13:41:36 2021
GPGPU-Sim uArch: Shader 9 finished CTA #4 (231783,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(231784,388599)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (232103,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(232104,388599)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(153,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 621099  inst.: 16807765 (ipc=17.9) sim_rate=76398 (inst/sec) elapsed = 0:0:03:40 / Fri Mar 19 13:41:37 2021
GPGPU-Sim uArch: Shader 6 finished CTA #4 (235282,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(235283,388599)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (235473,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(235474,388599)
GPGPU-Sim uArch: cycles simulated: 624099  inst.: 16858554 (ipc=17.9) sim_rate=76283 (inst/sec) elapsed = 0:0:03:41 / Fri Mar 19 13:41:38 2021
GPGPU-Sim uArch: Shader 5 finished CTA #5 (236614,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(236615,388599)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (236916,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(236917,388599)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(165,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (237904,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(237905,388599)
GPGPU-Sim uArch: cycles simulated: 626599  inst.: 16910149 (ipc=17.9) sim_rate=76171 (inst/sec) elapsed = 0:0:03:42 / Fri Mar 19 13:41:39 2021
GPGPU-Sim uArch: Shader 7 finished CTA #5 (239680,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(239681,388599)
GPGPU-Sim uArch: cycles simulated: 629599  inst.: 16973670 (ipc=18.0) sim_rate=76115 (inst/sec) elapsed = 0:0:03:43 / Fri Mar 19 13:41:40 2021
GPGPU-Sim uArch: Shader 2 finished CTA #5 (241087,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(241088,388599)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(169,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 632599  inst.: 17025155 (ipc=18.0) sim_rate=76005 (inst/sec) elapsed = 0:0:03:44 / Fri Mar 19 13:41:41 2021
GPGPU-Sim uArch: Shader 4 finished CTA #5 (244791,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(244792,388599)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (245553,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(245554,388599)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (245973,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(245974,388599)
GPGPU-Sim uArch: cycles simulated: 635099  inst.: 17088396 (ipc=18.0) sim_rate=75948 (inst/sec) elapsed = 0:0:03:45 / Fri Mar 19 13:41:42 2021
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(171,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (246997,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(246998,388599)
GPGPU-Sim uArch: cycles simulated: 638099  inst.: 17138372 (ipc=18.0) sim_rate=75833 (inst/sec) elapsed = 0:0:03:46 / Fri Mar 19 13:41:43 2021
GPGPU-Sim uArch: Shader 10 finished CTA #5 (250070,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(250071,388599)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (250246,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(250247,388599)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (250432,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(250433,388599)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(163,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (252416,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(252417,388599)
GPGPU-Sim uArch: cycles simulated: 641099  inst.: 17190748 (ipc=18.0) sim_rate=75730 (inst/sec) elapsed = 0:0:03:47 / Fri Mar 19 13:41:44 2021
GPGPU-Sim uArch: Shader 3 finished CTA #5 (252795,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(252796,388599)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (253194,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(253195,388599)
GPGPU-Sim uArch: cycles simulated: 643599  inst.: 17238420 (ipc=18.0) sim_rate=75607 (inst/sec) elapsed = 0:0:03:48 / Fri Mar 19 13:41:45 2021
GPGPU-Sim uArch: Shader 14 finished CTA #0 (256306,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(256307,388599)
GPGPU-Sim uArch: cycles simulated: 646599  inst.: 17279932 (ipc=18.0) sim_rate=75458 (inst/sec) elapsed = 0:0:03:49 / Fri Mar 19 13:41:46 2021
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(109,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (258808,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(258809,388599)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (259942,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(259943,388599)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (260034,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(260035,388599)
GPGPU-Sim uArch: cycles simulated: 649099  inst.: 17324726 (ipc=18.0) sim_rate=75324 (inst/sec) elapsed = 0:0:03:50 / Fri Mar 19 13:41:47 2021
GPGPU-Sim uArch: Shader 11 finished CTA #0 (261785,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(261786,388599)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (262240,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(262241,388599)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(164,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 652099  inst.: 17395231 (ipc=18.0) sim_rate=75304 (inst/sec) elapsed = 0:0:03:51 / Fri Mar 19 13:41:48 2021
GPGPU-Sim uArch: Shader 12 finished CTA #0 (263560,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(263561,388599)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (265332,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(265333,388599)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (265427,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(265428,388599)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (265884,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(265885,388599)
GPGPU-Sim uArch: cycles simulated: 654599  inst.: 17437321 (ipc=18.0) sim_rate=75160 (inst/sec) elapsed = 0:0:03:52 / Fri Mar 19 13:41:49 2021
GPGPU-Sim uArch: Shader 2 finished CTA #0 (266359,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(266360,388599)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (266724,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(266725,388599)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(118,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 657599  inst.: 17494133 (ipc=18.0) sim_rate=75082 (inst/sec) elapsed = 0:0:03:53 / Fri Mar 19 13:41:50 2021
GPGPU-Sim uArch: Shader 3 finished CTA #0 (270544,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(270545,388599)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (271128,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(271129,388599)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (271422,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(271423,388599)
GPGPU-Sim uArch: cycles simulated: 660099  inst.: 17526634 (ipc=18.0) sim_rate=74900 (inst/sec) elapsed = 0:0:03:54 / Fri Mar 19 13:41:51 2021
GPGPU-Sim uArch: Shader 10 finished CTA #0 (273590,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(273591,388599)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(122,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 663099  inst.: 17573859 (ipc=18.0) sim_rate=74782 (inst/sec) elapsed = 0:0:03:55 / Fri Mar 19 13:41:52 2021
GPGPU-Sim uArch: Shader 8 finished CTA #1 (276969,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(276970,388599)
GPGPU-Sim uArch: cycles simulated: 666099  inst.: 17623612 (ipc=17.9) sim_rate=74676 (inst/sec) elapsed = 0:0:03:56 / Fri Mar 19 13:41:53 2021
GPGPU-Sim uArch: Shader 6 finished CTA #0 (277627,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(277628,388599)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (277885,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(277886,388599)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (278473,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(278474,388599)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(140,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 668599  inst.: 17671666 (ipc=18.0) sim_rate=74563 (inst/sec) elapsed = 0:0:03:57 / Fri Mar 19 13:41:54 2021
GPGPU-Sim uArch: Shader 0 finished CTA #1 (280073,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(280074,388599)
GPGPU-Sim uArch: cycles simulated: 671599  inst.: 17721686 (ipc=17.9) sim_rate=74460 (inst/sec) elapsed = 0:0:03:58 / Fri Mar 19 13:41:55 2021
GPGPU-Sim uArch: Shader 2 finished CTA #1 (284136,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(284137,388599)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (285239,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(285240,388599)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (285258,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(285259,388599)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(167,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 674099  inst.: 17766800 (ipc=17.9) sim_rate=74338 (inst/sec) elapsed = 0:0:03:59 / Fri Mar 19 13:41:56 2021
GPGPU-Sim uArch: Shader 10 finished CTA #1 (286596,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(286597,388599)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (286668,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(286669,388599)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (287232,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(287233,388599)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (288431,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(288432,388599)
GPGPU-Sim uArch: cycles simulated: 677099  inst.: 17836515 (ipc=18.0) sim_rate=74318 (inst/sec) elapsed = 0:0:04:00 / Fri Mar 19 13:41:57 2021
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(204,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (290724,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(290725,388599)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (290999,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(291000,388599)
GPGPU-Sim uArch: cycles simulated: 679599  inst.: 17885821 (ipc=18.0) sim_rate=74215 (inst/sec) elapsed = 0:0:04:01 / Fri Mar 19 13:41:58 2021
GPGPU-Sim uArch: Shader 1 finished CTA #1 (293790,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(293791,388599)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (293894,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(293895,388599)
GPGPU-Sim uArch: cycles simulated: 682599  inst.: 17938687 (ipc=18.0) sim_rate=74126 (inst/sec) elapsed = 0:0:04:02 / Fri Mar 19 13:41:59 2021
GPGPU-Sim uArch: Shader 6 finished CTA #1 (294152,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(294153,388599)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (294832,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(294833,388599)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (294856,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(294857,388599)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(196,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (295674,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(295675,388599)
GPGPU-Sim uArch: cycles simulated: 685099  inst.: 17991331 (ipc=18.0) sim_rate=74038 (inst/sec) elapsed = 0:0:04:03 / Fri Mar 19 13:42:00 2021
GPGPU-Sim uArch: Shader 11 finished CTA #2 (296725,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(296726,388599)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (296753,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(296754,388599)
GPGPU-Sim uArch: cycles simulated: 688099  inst.: 18039867 (ipc=18.0) sim_rate=73933 (inst/sec) elapsed = 0:0:04:04 / Fri Mar 19 13:42:01 2021
GPGPU-Sim uArch: Shader 5 finished CTA #2 (300145,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(300146,388599)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(183,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (301479,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(301480,388599)
GPGPU-Sim uArch: cycles simulated: 690599  inst.: 18085222 (ipc=18.0) sim_rate=73817 (inst/sec) elapsed = 0:0:04:05 / Fri Mar 19 13:42:02 2021
GPGPU-Sim uArch: Shader 9 finished CTA #2 (302590,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(302591,388599)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (303462,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(303463,388599)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (303541,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(303542,388599)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (304751,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(304752,388599)
GPGPU-Sim uArch: cycles simulated: 693599  inst.: 18137278 (ipc=18.0) sim_rate=73728 (inst/sec) elapsed = 0:0:04:06 / Fri Mar 19 13:42:03 2021
GPGPU-Sim uArch: Shader 0 finished CTA #3 (305307,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(305308,388599)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (305647,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(305648,388599)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(224,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (306905,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(306906,388599)
GPGPU-Sim uArch: cycles simulated: 696099  inst.: 18188566 (ipc=18.0) sim_rate=73637 (inst/sec) elapsed = 0:0:04:07 / Fri Mar 19 13:42:04 2021
GPGPU-Sim uArch: Shader 14 finished CTA #3 (307501,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(307502,388599)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (307812,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(307813,388599)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (308632,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(308633,388599)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (309926,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(309927,388599)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(221,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 699099  inst.: 18250722 (ipc=18.1) sim_rate=73591 (inst/sec) elapsed = 0:0:04:08 / Fri Mar 19 13:42:05 2021
GPGPU-Sim uArch: Shader 5 finished CTA #4 (310587,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(310588,388599)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (310627,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(310628,388599)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (310817,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(310818,388599)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (312460,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(312461,388599)
GPGPU-Sim uArch: cycles simulated: 701599  inst.: 18302554 (ipc=18.1) sim_rate=73504 (inst/sec) elapsed = 0:0:04:09 / Fri Mar 19 13:42:06 2021
GPGPU-Sim uArch: Shader 13 finished CTA #3 (313092,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(313093,388599)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (313422,388599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(313423,388599)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (314362,388599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(314363,388599)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(209,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (315396,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(315397,388599)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (315695,388599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(315696,388599)
GPGPU-Sim uArch: cycles simulated: 704599  inst.: 18378273 (ipc=18.1) sim_rate=73513 (inst/sec) elapsed = 0:0:04:10 / Fri Mar 19 13:42:07 2021
GPGPU-Sim uArch: Shader 9 finished CTA #3 (318403,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(318404,388599)
GPGPU-Sim uArch: cycles simulated: 707099  inst.: 18435269 (ipc=18.2) sim_rate=73447 (inst/sec) elapsed = 0:0:04:11 / Fri Mar 19 13:42:08 2021
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(169,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (319093,388599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(319094,388599)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (319578,388599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(319579,388599)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (319737,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(319738,388599)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (319867,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(319868,388599)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (319881,388599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(319882,388599)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (320215,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(320216,388599)
GPGPU-Sim uArch: cycles simulated: 709599  inst.: 18502233 (ipc=18.2) sim_rate=73421 (inst/sec) elapsed = 0:0:04:12 / Fri Mar 19 13:42:09 2021
GPGPU-Sim uArch: Shader 5 finished CTA #5 (321046,388599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(321047,388599)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (321070,388599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(321071,388599)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (321203,388599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(321204,388599)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (321878,388599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(321879,388599)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(181,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (323219,388599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(323220,388599)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (323554,388599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(323555,388599)
GPGPU-Sim uArch: cycles simulated: 712599  inst.: 18580280 (ipc=18.3) sim_rate=73439 (inst/sec) elapsed = 0:0:04:13 / Fri Mar 19 13:42:10 2021
GPGPU-Sim uArch: Shader 9 finished CTA #4 (324965,388599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(324966,388599)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (325240,388599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(325241,388599)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (325709,388599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(325710,388599)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (325967,388599), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 715099  inst.: 18634716 (ipc=18.3) sim_rate=73365 (inst/sec) elapsed = 0:0:04:14 / Fri Mar 19 13:42:11 2021
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(220,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (326826,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (326918,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (327336,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (328289,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (328536,388599), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 717599  inst.: 18693901 (ipc=18.4) sim_rate=73309 (inst/sec) elapsed = 0:0:04:15 / Fri Mar 19 13:42:12 2021
GPGPU-Sim uArch: Shader 6 finished CTA #4 (329314,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (330557,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (330630,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (330677,388599), 5 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(179,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (330823,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (331430,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (331637,388599), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 720599  inst.: 18768389 (ipc=18.4) sim_rate=73314 (inst/sec) elapsed = 0:0:04:16 / Fri Mar 19 13:42:13 2021
GPGPU-Sim uArch: Shader 11 finished CTA #0 (332248,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (332533,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (332796,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (332891,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (333101,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (333223,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (333302,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (333336,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (333427,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (333554,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (334271,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (334789,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (334868,388599), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 723599  inst.: 18818618 (ipc=18.4) sim_rate=73224 (inst/sec) elapsed = 0:0:04:17 / Fri Mar 19 13:42:14 2021
GPGPU-Sim uArch: Shader 10 finished CTA #1 (335255,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (335256,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (335433,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (335625,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (335648,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (335731,388599), 2 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(224,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (336276,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (336527,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (336670,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (336746,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (336788,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (336845,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (337113,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (337222,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (337369,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (337482,388599), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (337483,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (337545,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (337670,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (337677,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (337765,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (337825,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (337855,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (337936,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (338001,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (338053,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (338374,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (338418,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (338446,388599), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 727099  inst.: 18858751 (ipc=18.4) sim_rate=73095 (inst/sec) elapsed = 0:0:04:18 / Fri Mar 19 13:42:15 2021
GPGPU-Sim uArch: Shader 7 finished CTA #0 (338514,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (338603,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (338622,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (338628,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (338708,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (338717,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (338826,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (339023,388599), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (339086,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (339162,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (339431,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (339479,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (339502,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (339536,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (339539,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (339777,388599), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (339800,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (339907,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (339989,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (340078,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (340161,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (340180,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (340258,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (340316,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (340316,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (340319,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (340347,388599), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (340739,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (340864,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (340882,388599), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (340965,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (341023,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (341365,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (341436,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (341628,388599), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 341629
gpu_sim_insn = 6227268
gpu_ipc =      18.2282
gpu_tot_sim_cycle = 730228
gpu_tot_sim_insn = 18871351
gpu_tot_ipc =      25.8431
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1943409
gpu_stall_icnt2sh    = 4637820
gpu_total_sim_rate=73144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 800901
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 80582, Miss = 66169, Miss_rate = 0.821, Pending_hits = 5370, Reservation_fails = 586699
	L1D_cache_core[1]: Access = 81102, Miss = 66741, Miss_rate = 0.823, Pending_hits = 5422, Reservation_fails = 593123
	L1D_cache_core[2]: Access = 81660, Miss = 67676, Miss_rate = 0.829, Pending_hits = 5512, Reservation_fails = 597146
	L1D_cache_core[3]: Access = 77016, Miss = 63431, Miss_rate = 0.824, Pending_hits = 5092, Reservation_fails = 569762
	L1D_cache_core[4]: Access = 81908, Miss = 67788, Miss_rate = 0.828, Pending_hits = 5436, Reservation_fails = 594333
	L1D_cache_core[5]: Access = 82696, Miss = 68328, Miss_rate = 0.826, Pending_hits = 5675, Reservation_fails = 597239
	L1D_cache_core[6]: Access = 80503, Miss = 66411, Miss_rate = 0.825, Pending_hits = 5446, Reservation_fails = 595031
	L1D_cache_core[7]: Access = 81208, Miss = 67529, Miss_rate = 0.832, Pending_hits = 5474, Reservation_fails = 593074
	L1D_cache_core[8]: Access = 80664, Miss = 66515, Miss_rate = 0.825, Pending_hits = 5475, Reservation_fails = 586453
	L1D_cache_core[9]: Access = 81897, Miss = 67825, Miss_rate = 0.828, Pending_hits = 5502, Reservation_fails = 597788
	L1D_cache_core[10]: Access = 81019, Miss = 67191, Miss_rate = 0.829, Pending_hits = 5413, Reservation_fails = 594635
	L1D_cache_core[11]: Access = 80706, Miss = 66350, Miss_rate = 0.822, Pending_hits = 5373, Reservation_fails = 597719
	L1D_cache_core[12]: Access = 79664, Miss = 65952, Miss_rate = 0.828, Pending_hits = 5194, Reservation_fails = 593431
	L1D_cache_core[13]: Access = 82203, Miss = 67683, Miss_rate = 0.823, Pending_hits = 5471, Reservation_fails = 595367
	L1D_cache_core[14]: Access = 79541, Miss = 65780, Miss_rate = 0.827, Pending_hits = 5350, Reservation_fails = 587076
	L1D_total_cache_accesses = 1212369
	L1D_total_cache_misses = 1001369
	L1D_total_cache_miss_rate = 0.8260
	L1D_total_cache_pending_hits = 81205
	L1D_total_cache_reservation_fails = 8878876
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 86016
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 81016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 591000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6347783
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 85536
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2531093
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 799428
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2572, 2306, 1924, 1876, 2178, 2336, 2362, 2458, 2074, 2442, 1978, 2052, 2330, 1868, 1858, 2304, 1898, 2174, 2114, 2226, 2010, 2026, 1972, 2130, 2066, 2106, 2434, 2718, 1806, 2162, 2512, 2130, 1936, 2268, 2270, 2206, 2754, 2276, 2310, 2212, 1812, 1534, 1646, 1368, 1788, 1804, 1312, 1592, 
gpgpu_n_tot_thrd_icount = 47346752
gpgpu_n_tot_w_icount = 1479586
gpgpu_n_stall_shd_mem = 9719357
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 591000
gpgpu_n_mem_write_global = 413411
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2271166
gpgpu_n_store_insn = 678322
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9715937
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15777640	W0_Idle:995155	W0_Scoreboard:3012413	W1:289936	W2:135262	W3:90650	W4:66652	W5:51730	W6:45374	W7:40170	W8:36300	W9:34544	W10:31540	W11:27390	W12:26598	W13:22896	W14:21638	W15:19340	W16:17850	W17:15536	W18:14398	W19:16264	W20:14090	W21:13742	W22:15448	W23:15932	W24:14270	W25:14878	W26:13664	W27:11450	W28:8618	W29:4896	W30:3356	W31:956	W32:344218
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4728000 {8:591000,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16559960 {40:413108,72:87,136:216,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80376000 {136:591000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3307288 {8:413411,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 539 
maxdqlatency = 0 
maxmflatency = 1153 
averagemflatency = 397 
max_icnt2mem_latency = 940 
max_icnt2sh_latency = 728861 
mrq_lat_table:37920 	3502 	991 	3234 	4336 	694 	407 	162 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119951 	702921 	181522 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	73592 	28814 	72584 	323620 	243269 	259102 	3520 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33530 	276389 	263320 	17708 	68 	0 	0 	2 	8 	31 	586 	8114 	18617 	44730 	101106 	175197 	65020 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	1385 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        26        29        17        30        28        32        43        40        29        31        32        38        34        35        35 
dram[1]:        31        32        24        27        22        16        28        24        30        22        24        26        37        33        41        42 
dram[2]:        29        29        32        26        31        32        32        32        38        24        26        25        37        42        42        34 
dram[3]:        27        33        37        30        34        26        30        23        26        26        20        22        34        35        33        32 
dram[4]:        32        33        30        31        30        33        32        33        32        34        23        22        35        36        33        33 
dram[5]:        22        24        25        29        20        23        31        29        32        26        22        30        31        27        32        32 
maximum service time to same row:
dram[0]:     62356     70806     52250     82718     72192     58304     41551     59309     72312     73675     56752     51980     81511     91659     85048     89086 
dram[1]:     67994     66119     97852     62027     58972     57145     55482     60383     89985     81224     53340     44974    114812    123605     80025     96615 
dram[2]:     70672     52975     73749     74573     68388     45542     48012     64597     69828     69823     60038     97433     66191     66273    144967     91023 
dram[3]:     68931     41546    122470     98807     61350     60346     50723     59494     48512     46384     45902     52458     81213    127779     73509     71829 
dram[4]:     63076     63184     54578     63655     88541     94335     81259     68509     49855     67279     95568     42100     87978     68802     86612     81183 
dram[5]:     44373     66718     81495    112623     63003     30998     76927     57364     54471     48934     55969     42454     96300    106565    137215    132086 
average row accesses per activate:
dram[0]:  3.620482  3.201031  3.587097  3.245509  4.048000  3.794326  3.644068  4.158940  4.706767  4.748148  3.308219  3.363057  6.070176  5.223881  8.500000  7.804348 
dram[1]:  3.975460  4.130435  3.463542  3.705479  3.263736  3.512500  3.220588  3.229268  3.656716  3.585492  3.352601  3.583333  4.452381  4.614458  5.690141  7.055555 
dram[2]:  4.006494  3.198980  4.475410  3.769737  3.969231  3.836735  4.656250  4.503876  3.697802  3.232323  3.005435  3.056180  5.277778  6.203390  8.950000  7.120000 
dram[3]:  3.353933  3.354497  3.624161  4.400000  4.283333  4.560976  4.548148  3.695402  3.408163  3.201970  2.860000  2.740566  4.506173  4.986301  7.591837  6.703704 
dram[4]:  4.734513  4.240310  3.479532  3.590604  3.820144  3.736486  4.309352  3.726667  4.557823  4.295302  4.155039  3.588652  4.783784  5.983051  6.648148  9.941176 
dram[5]:  3.635838  3.497207  3.103825  2.983607  3.691781  3.349398  4.066667  4.746154  3.477157  3.644809  3.384146  2.994535  4.597561  5.553846  8.921053  6.142857 
average row locality = 51259/13065 = 3.923383
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       427       445       419       419       398       411       491       474       477       478       407       423       340       336       355       359 
dram[1]:       445       453       466       404       444       439       509       516       533       509       445       411       362       362       402       381 
dram[2]:       452       450       409       415       404       431       468       463       503       491       449       439       370       352       357       352 
dram[3]:       423       445       407       424       391       430       477       490       500       498       453       453       349       353       370       362 
dram[4]:       395       403       421       404       414       421       468       442       499       488       434       405       339       340       357       337 
dram[5]:       443       436       421       408       416       423       469       477       510       502       444       438       364       349       339       341 
total reads: 40717
bank skew: 533/336 = 1.59
chip skew: 7081/6567 = 1.08
number of total write accesses:
dram[0]:       174       176       137       123       108       124       154       154       149       163        76       105         6        14         2         0 
dram[1]:       203       212       199       137       150       123       148       146       202       183       135       105        12        21         2         0 
dram[2]:       165       177       137       158       112       133       128       118       170       149       104       105        10        14         1         4 
dram[3]:       174       189       133       148       123       131       137       153       168       152       119       128        16        11         2         0 
dram[4]:       140       144       174       131       117       132       131       117       171       152       102       101        15        13         2         1 
dram[5]:       186       190       147       138       123       133       141       140       175       165       111       110        13        12         0         3 
total reads: 10542
min_bank_accesses = 0!
chip skew: 1978/1643 = 1.20
average mf latency per bank:
dram[0]:       3437      3377      4028      4249      4637      4269      3679      3586      3407      3258      8834      8029     18035     17846     24348     24290
dram[1]:       3209      3314      3442      4537      4169      4482      3812      3815      3075      3237      7327      8790     17230     17456     22420     24338
dram[2]:       3372      3351      3982      4015      4635      4244      3892      4063      3177      3468      7720      8316     16448     18052     23700     25143
dram[3]:       3561      3287      4210      3977      4562      4226      3878      3755      3215      3294      7456      7671     16894     17891     23382     24964
dram[4]:       4837      3669      4858      4292      5859      4383      5135      4100      4238      3340     46025      8847     23064     18383     31514     26026
dram[5]:       3334      3467      4005      4308      4273      4357      3749      3823      3128      3369      7936      8508     16432     18491     25365     26226
maximum mf latency per bank:
dram[0]:        871       983       904       843       904       910       899       847       800      1020       870       998       879       939      1039      1082
dram[1]:       1043      1062      1009       918      1034      1020      1025      1012       955       946       998       919       911       932      1006       968
dram[2]:        923       928       933      1002       867      1020       861       932       827       910       946       953      1020       910       992       895
dram[3]:        846       941       920       933       878       949       871       930       908      1066       890       956      1004       924       968       962
dram[4]:       1064       940      1018      1025      1012      1036      1015       953      1124       959      1135       963      1071       992      1153       925
dram[5]:        943      1024       907       916       899       902       930       980       849       960       973       872       904       958       957      1070
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963896 n_nop=944087 n_act=2059 n_pre=2043 n_req=8324 n_rd=13318 n_write=2389 bw_util=0.03259
n_activity=135465 dram_eff=0.2319
bk0: 854a 955855i bk1: 890a 954797i bk2: 838a 956078i bk3: 838a 956177i bk4: 796a 957360i bk5: 822a 956180i bk6: 982a 954622i bk7: 948a 954717i bk8: 954a 956059i bk9: 956a 955792i bk10: 814a 956333i bk11: 846a 956182i bk12: 680a 960011i bk13: 672a 959936i bk14: 710a 960492i bk15: 718a 960409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.059329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963896 n_nop=942074 n_act=2416 n_pre=2400 n_req=9059 n_rd=14162 n_write=2844 bw_util=0.03529
n_activity=151553 dram_eff=0.2244
bk0: 890a 955464i bk1: 906a 955202i bk2: 932a 954510i bk3: 808a 956331i bk4: 888a 955324i bk5: 878a 955783i bk6: 1018a 954350i bk7: 1032a 954083i bk8: 1066a 953581i bk9: 1018a 953834i bk10: 890a 955118i bk11: 822a 956316i bk12: 724a 959361i bk13: 724a 959511i bk14: 804a 959873i bk15: 762a 960431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.046254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963896 n_nop=943655 n_act=2121 n_pre=2105 n_req=8490 n_rd=13610 n_write=2405 bw_util=0.03323
n_activity=137745 dram_eff=0.2325
bk0: 904a 956235i bk1: 900a 954942i bk2: 818a 957016i bk3: 830a 956142i bk4: 808a 956790i bk5: 862a 955834i bk6: 936a 955923i bk7: 926a 956189i bk8: 1006a 954297i bk9: 982a 954248i bk10: 898a 955516i bk11: 878a 955602i bk12: 740a 959398i bk13: 704a 959892i bk14: 714a 960784i bk15: 704a 960831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0540401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963896 n_nop=943171 n_act=2266 n_pre=2250 n_req=8609 n_rd=13650 n_write=2559 bw_util=0.03363
n_activity=142741 dram_eff=0.2271
bk0: 846a 955509i bk1: 890a 954807i bk2: 814a 956435i bk3: 848a 956524i bk4: 782a 957500i bk5: 860a 956466i bk6: 954a 956285i bk7: 980a 954886i bk8: 1000a 953635i bk9: 996a 954348i bk10: 906a 954865i bk11: 906a 954639i bk12: 698a 959185i bk13: 706a 959686i bk14: 740a 960475i bk15: 724a 960751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0429901
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963896 n_nop=944570 n_act=1925 n_pre=1909 n_req=8210 n_rd=13134 n_write=2358 bw_util=0.03214
n_activity=134874 dram_eff=0.2297
bk0: 790a 957699i bk1: 806a 956523i bk2: 842a 955107i bk3: 808a 956663i bk4: 828a 956551i bk5: 842a 955831i bk6: 936a 955025i bk7: 884a 955262i bk8: 998a 954405i bk9: 976a 954623i bk10: 868a 956587i bk11: 810a 956305i bk12: 678a 959006i bk13: 680a 959894i bk14: 714a 959832i bk15: 674a 960625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0646792
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963896 n_nop=943223 n_act=2278 n_pre=2262 n_req=8567 n_rd=13560 n_write=2573 bw_util=0.03347
n_activity=141986 dram_eff=0.2272
bk0: 886a 955070i bk1: 872a 954290i bk2: 842a 955511i bk3: 816a 955585i bk4: 832a 956314i bk5: 846a 955691i bk6: 938a 955215i bk7: 954a 955952i bk8: 1020a 954083i bk9: 1004a 953992i bk10: 888a 955475i bk11: 876a 955360i bk12: 728a 959246i bk13: 698a 959685i bk14: 678a 960559i bk15: 682a 960194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.057361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80118, Miss = 3314, Miss_rate = 0.041, Pending_hits = 15, Reservation_fails = 480
L2_cache_bank[1]: Access = 80113, Miss = 3345, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 408
L2_cache_bank[2]: Access = 80287, Miss = 3606, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[3]: Access = 81377, Miss = 3475, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[4]: Access = 79676, Miss = 3412, Miss_rate = 0.043, Pending_hits = 8, Reservation_fails = 83
L2_cache_bank[5]: Access = 80478, Miss = 3393, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 202
L2_cache_bank[6]: Access = 80171, Miss = 3370, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 1
L2_cache_bank[7]: Access = 80840, Miss = 3455, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 1
L2_cache_bank[8]: Access = 118292, Miss = 3327, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 321
L2_cache_bank[9]: Access = 80856, Miss = 3240, Miss_rate = 0.040, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[10]: Access = 80814, Miss = 3406, Miss_rate = 0.042, Pending_hits = 17, Reservation_fails = 75
L2_cache_bank[11]: Access = 81479, Miss = 3374, Miss_rate = 0.041, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 1004501
L2_total_cache_misses = 40717
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 128
L2_total_cache_reservation_fails = 1899
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 556131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1467
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5868
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3368831
icnt_total_pkts_simt_to_mem=1418647
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.8292
	minimum = 6
	maximum = 721
Network latency average = 40.607
	minimum = 6
	maximum = 620
Slowest packet = 1072371
Flit latency average = 27.219
	minimum = 6
	maximum = 620
Slowest flit = 4513277
Fragmentation average = 0.0926676
	minimum = 0
	maximum = 420
Injected packet rate average = 0.102369
	minimum = 0.0895796 (at node 6)
	maximum = 0.15021 (at node 23)
Accepted packet rate average = 0.102369
	minimum = 0.0895796 (at node 6)
	maximum = 0.15021 (at node 23)
Injected flit rate average = 0.259871
	minimum = 0.117186 (at node 6)
	maximum = 0.46215 (at node 23)
Accepted flit rate average= 0.259871
	minimum = 0.142072 (at node 21)
	maximum = 0.357162 (at node 5)
Injected packet length average = 2.53859
Accepted packet length average = 2.53859
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6218 (6 samples)
	minimum = 6 (6 samples)
	maximum = 326.667 (6 samples)
Network latency average = 23.5062 (6 samples)
	minimum = 6 (6 samples)
	maximum = 273.167 (6 samples)
Flit latency average = 17.832 (6 samples)
	minimum = 6 (6 samples)
	maximum = 271.5 (6 samples)
Fragmentation average = 0.0430905 (6 samples)
	minimum = 0 (6 samples)
	maximum = 166.667 (6 samples)
Injected packet rate average = 0.0531753 (6 samples)
	minimum = 0.0403483 (6 samples)
	maximum = 0.106975 (6 samples)
Accepted packet rate average = 0.0531753 (6 samples)
	minimum = 0.0403483 (6 samples)
	maximum = 0.106975 (6 samples)
Injected flit rate average = 0.124135 (6 samples)
	minimum = 0.0573088 (6 samples)
	maximum = 0.243055 (6 samples)
Accepted flit rate average = 0.124135 (6 samples)
	minimum = 0.0750063 (6 samples)
	maximum = 0.213669 (6 samples)
Injected packet size average = 2.33445 (6 samples)
Accepted packet size average = 2.33445 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 18 sec (258 sec)
gpgpu_simulation_rate = 73144 (inst/sec)
gpgpu_simulation_rate = 2830 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,730228)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,730228)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,730228)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,730228)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,730228)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,730228)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,730228)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(7,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(34,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(55,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(66,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 731228  inst.: 19260828 (ipc=389.5) sim_rate=74366 (inst/sec) elapsed = 0:0:04:19 / Fri Mar 19 13:42:16 2021
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(67,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 733228  inst.: 19312847 (ipc=147.2) sim_rate=74280 (inst/sec) elapsed = 0:0:04:20 / Fri Mar 19 13:42:17 2021
GPGPU-Sim uArch: cycles simulated: 736228  inst.: 19377420 (ipc=84.3) sim_rate=74242 (inst/sec) elapsed = 0:0:04:21 / Fri Mar 19 13:42:18 2021
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(15,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 738228  inst.: 19433765 (ipc=70.3) sim_rate=74174 (inst/sec) elapsed = 0:0:04:22 / Fri Mar 19 13:42:19 2021
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(73,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10459,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10460,730228)
GPGPU-Sim uArch: cycles simulated: 740728  inst.: 19530888 (ipc=62.8) sim_rate=74261 (inst/sec) elapsed = 0:0:04:23 / Fri Mar 19 13:42:20 2021
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10741,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10742,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10751,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10752,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10778,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10779,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11006,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11007,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11111,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11112,730228)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(84,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11663,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11664,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11669,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11670,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11834,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11835,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11928,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11929,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11987,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11988,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12021,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12022,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12204,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12205,730228)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(47,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12745,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12746,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12799,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12800,730228)
GPGPU-Sim uArch: cycles simulated: 743228  inst.: 19720559 (ipc=65.3) sim_rate=74699 (inst/sec) elapsed = 0:0:04:24 / Fri Mar 19 13:42:21 2021
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13069,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13070,730228)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13116,730228), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13117,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13192,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13193,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13259,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13260,730228)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13347,730228), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13348,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13389,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13390,730228)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13557,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13558,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13590,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13591,730228)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(97,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14071,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14072,730228)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14120,730228), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14121,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14418,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14419,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14425,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14426,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14547,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14548,730228)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14734,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14735,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14735,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14736,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14818,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14819,730228)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15122,730228), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15123,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15146,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15147,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15236,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15237,730228)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(118,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 745728  inst.: 19891218 (ipc=65.8) sim_rate=75061 (inst/sec) elapsed = 0:0:04:25 / Fri Mar 19 13:42:22 2021
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15533,730228), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15534,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15550,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15551,730228)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16186,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(16187,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16644,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(16645,730228)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16796,730228), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16797,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16815,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(16816,730228)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16879,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(16880,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17163,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17164,730228)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17189,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17190,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17219,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17220,730228)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17318,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(17319,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17343,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17344,730228)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(134,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17384,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(17385,730228)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17448,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17449,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17482,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17483,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17653,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17654,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17660,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17661,730228)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17739,730228), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17740,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17904,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(17905,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17975,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(17976,730228)
GPGPU-Sim uArch: cycles simulated: 748228  inst.: 20055792 (ipc=65.8) sim_rate=75397 (inst/sec) elapsed = 0:0:04:26 / Fri Mar 19 13:42:23 2021
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18008,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18009,730228)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18184,730228), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18185,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18186,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18187,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18198,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18199,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18203,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(18204,730228)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18243,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18244,730228)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(146,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18379,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(18380,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18384,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18385,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18414,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18415,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18447,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(18448,730228)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18496,730228), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18497,730228)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18544,730228), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(18545,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18552,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(18553,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18579,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18580,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18613,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(18614,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18647,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18648,730228)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18763,730228), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18764,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18767,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18768,730228)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18792,730228), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18793,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18797,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(18798,730228)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18811,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(18812,730228)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(155,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18841,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(18842,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18934,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18935,730228)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (18954,730228), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(18955,730228)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18955,730228), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18956,730228)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18956,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18957,730228)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18966,730228), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(18967,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18996,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18997,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19000,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(19001,730228)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19136,730228), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19137,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19147,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(19148,730228)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19195,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(19196,730228)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(164,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19239,730228), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(19240,730228)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19278,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19279,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (19330,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(19331,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19342,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19343,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19381,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(19382,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19399,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(19400,730228)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19417,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(19418,730228)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19465,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19466,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19481,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(19482,730228)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19567,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19568,730228)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19571,730228), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19572,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19619,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(19620,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19623,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19624,730228)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19639,730228), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19640,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19644,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(19645,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19652,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19653,730228)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (19659,730228), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(19660,730228)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(186,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19670,730228), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19671,730228)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19700,730228), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19701,730228)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19710,730228), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19711,730228)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19717,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(19718,730228)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19772,730228), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(19773,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19888,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(19889,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19897,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19898,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19901,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19902,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19906,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19907,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19987,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19988,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19992,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(19993,730228)
GPGPU-Sim uArch: cycles simulated: 750228  inst.: 20458611 (ipc=79.4) sim_rate=76624 (inst/sec) elapsed = 0:0:04:27 / Fri Mar 19 13:42:24 2021
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20021,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20022,730228)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(188,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (20071,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(20072,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20345,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20346,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20371,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20372,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20398,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(20399,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20492,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(20493,730228)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20504,730228), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(20505,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20511,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(20512,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20516,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(20517,730228)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20590,730228), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20591,730228)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(212,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20744,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20745,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20779,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20780,730228)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20802,730228), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20803,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20810,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20811,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20894,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(20895,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20905,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(20906,730228)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21000,730228), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(21001,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21016,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21017,730228)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21109,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21110,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21133,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(21134,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21219,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21220,730228)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21220,730228), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21221,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21233,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21234,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21244,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21245,730228)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21277,730228), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(21278,730228)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21284,730228), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21285,730228)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(224,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (21290,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(21291,730228)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21340,730228), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21341,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21353,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21354,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (21387,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(21388,730228)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21422,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(21423,730228)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21430,730228), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21431,730228)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21433,730228), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21434,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21445,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21446,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21497,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21498,730228)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21521,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21522,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21562,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(21563,730228)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21564,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21565,730228)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(240,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (21650,730228), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(21651,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21757,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(21758,730228)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21758,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21759,730228)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21793,730228), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21794,730228)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21797,730228), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21798,730228)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21903,730228), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(21904,730228)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21960,730228), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21961,730228)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21967,730228), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(21968,730228)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21984,730228), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(21985,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21988,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21989,730228)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21991,730228), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(21992,730228)
GPGPU-Sim uArch: cycles simulated: 752228  inst.: 20829761 (ipc=89.0) sim_rate=77722 (inst/sec) elapsed = 0:0:04:28 / Fri Mar 19 13:42:25 2021
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22063,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22063,730228), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(22064,730228)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22064,730228)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22089,730228), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(22090,730228)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(253,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22108,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22125,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22143,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22144,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22167,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22201,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22243,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22244,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22255,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22273,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22298,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22309,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22371,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22381,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22387,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22387,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22409,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22430,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22478,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22479,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22503,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22525,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22540,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22555,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22569,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22700,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22708,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22710,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22716,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22747,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22756,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22785,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22810,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22816,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22854,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22896,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22910,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22995,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22995,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22996,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23004,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23004,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23020,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23021,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23039,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23065,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23077,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23181,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23186,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23188,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23193,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23342,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23369,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23377,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23400,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23471,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23518,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23522,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23529,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23541,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23551,730228), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23571,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23584,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23584,730228), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23659,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23677,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23677,730228), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23691,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23702,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23732,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23740,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23762,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23810,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23841,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23865,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23873,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23889,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23896,730228), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23901,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23906,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23912,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23953,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24016,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24017,730228), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24023,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24045,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24173,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24282,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24308,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24903,730228), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 24904
gpu_sim_insn = 2036852
gpu_ipc =      81.7881
gpu_tot_sim_cycle = 755132
gpu_tot_sim_insn = 20908203
gpu_tot_ipc =      27.6881
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1997647
gpu_stall_icnt2sh    = 4793672
gpu_total_sim_rate=78015

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 908276
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 84063, Miss = 67940, Miss_rate = 0.808, Pending_hits = 5800, Reservation_fails = 597430
	L1D_cache_core[1]: Access = 84975, Miss = 68547, Miss_rate = 0.807, Pending_hits = 5884, Reservation_fails = 600615
	L1D_cache_core[2]: Access = 85063, Miss = 69429, Miss_rate = 0.816, Pending_hits = 5952, Reservation_fails = 607958
	L1D_cache_core[3]: Access = 80752, Miss = 65346, Miss_rate = 0.809, Pending_hits = 5615, Reservation_fails = 581367
	L1D_cache_core[4]: Access = 85200, Miss = 69630, Miss_rate = 0.817, Pending_hits = 5858, Reservation_fails = 607811
	L1D_cache_core[5]: Access = 86370, Miss = 70086, Miss_rate = 0.811, Pending_hits = 6136, Reservation_fails = 605883
	L1D_cache_core[6]: Access = 84062, Miss = 68358, Miss_rate = 0.813, Pending_hits = 5880, Reservation_fails = 607238
	L1D_cache_core[7]: Access = 84746, Miss = 69375, Miss_rate = 0.819, Pending_hits = 5878, Reservation_fails = 604032
	L1D_cache_core[8]: Access = 83860, Miss = 68245, Miss_rate = 0.814, Pending_hits = 5901, Reservation_fails = 597644
	L1D_cache_core[9]: Access = 85275, Miss = 69618, Miss_rate = 0.816, Pending_hits = 5958, Reservation_fails = 610110
	L1D_cache_core[10]: Access = 84833, Miss = 69044, Miss_rate = 0.814, Pending_hits = 5917, Reservation_fails = 603933
	L1D_cache_core[11]: Access = 84494, Miss = 68198, Miss_rate = 0.807, Pending_hits = 5881, Reservation_fails = 608435
	L1D_cache_core[12]: Access = 83050, Miss = 67837, Miss_rate = 0.817, Pending_hits = 5629, Reservation_fails = 606041
	L1D_cache_core[13]: Access = 85906, Miss = 69530, Miss_rate = 0.809, Pending_hits = 5932, Reservation_fails = 606315
	L1D_cache_core[14]: Access = 83037, Miss = 67614, Miss_rate = 0.814, Pending_hits = 5780, Reservation_fails = 599487
	L1D_total_cache_accesses = 1265686
	L1D_total_cache_misses = 1028797
	L1D_total_cache_miss_rate = 0.8128
	L1D_total_cache_pending_hits = 88001
	L1D_total_cache_reservation_fails = 9044299
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 100352
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 145434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 616510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6511446
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99872
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 412287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2532853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 906803
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2794, 2782, 2304, 2098, 2446, 2772, 2694, 2806, 2330, 2714, 2180, 2482, 2588, 2094, 2274, 2514, 2202, 2446, 2490, 2484, 2266, 2298, 2118, 2324, 2374, 2208, 2712, 2774, 1972, 2264, 2660, 2360, 2228, 2434, 2404, 2452, 2872, 2480, 2634, 2410, 2088, 1732, 1858, 1614, 2002, 2018, 1478, 1790, 
gpgpu_n_tot_thrd_icount = 53337728
gpgpu_n_tot_w_icount = 1666804
gpgpu_n_stall_shd_mem = 9902857
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 616510
gpgpu_n_mem_write_global = 415957
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2401243
gpgpu_n_store_insn = 684537
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3211264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9899437
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16063072	W0_Idle:1004742	W0_Scoreboard:3249668	W1:359726	W2:163376	W3:105834	W4:74358	W5:55456	W6:47260	W7:41038	W8:36750	W9:34702	W10:31728	W11:27626	W12:26662	W13:23068	W14:21748	W15:19436	W16:17930	W17:15664	W18:14524	W19:16466	W20:14230	W21:13928	W22:15496	W23:16008	W24:14286	W25:15002	W26:13664	W27:11450	W28:8618	W29:4896	W30:3356	W31:956	W32:401562
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4932080 {8:616510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16661800 {40:415654,72:87,136:216,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83845360 {136:616510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3327656 {8:415957,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 539 
maxdqlatency = 0 
maxmflatency = 1153 
averagemflatency = 395 
max_icnt2mem_latency = 940 
max_icnt2sh_latency = 752794 
mrq_lat_table:41624 	3756 	1123 	3464 	4719 	986 	709 	255 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130460 	717540 	184450 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	87830 	30712 	74848 	327669 	247277 	260680 	3541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35971 	291022 	271545 	17919 	68 	0 	0 	2 	8 	31 	586 	8114 	18617 	44730 	101106 	175197 	67566 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	1418 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        26        29        17        30        28        32        43        40        29        31        32        38        34        35        35 
dram[1]:        31        32        31        27        22        16        28        24        30        22        24        26        37        33        41        42 
dram[2]:        29        29        32        26        31        32        32        32        38        24        26        25        37        42        42        34 
dram[3]:        27        33        37        30        34        26        30        23        26        26        20        22        34        35        33        32 
dram[4]:        32        33        30        31        30        33        32        33        32        34        23        22        35        36        33        33 
dram[5]:        22        24        25        29        20        23        31        29        32        26        22        30        31        27        32        32 
maximum service time to same row:
dram[0]:     62356     70806     52250     82718     72192     58304     41551     59309     72312     73675     56752     51980     81511     91659     85048     89086 
dram[1]:     67994     66119     97852     62027     58972     57145     55482     60383     89985     81224     53340     44974    114812    123605     80025     96615 
dram[2]:     70672     52975     73749     74573     68388     45542     48012     64597     69828     69823     60038     97433     66191     66273    144967     91023 
dram[3]:     68931     41546    122470     98807     61350     60346     50723     59494     48512     46384     45902     52458     81213    127779     73509     71829 
dram[4]:     63076     63184     54578     63655     88541     94335     81259     68509     49855     67279     95568     42100     87978     68802     86612     81183 
dram[5]:     44373     66718     81495    112623     63003     30998     76927     57364     54471     48934     55969     42454     96300    106565    137215    132086 
average row accesses per activate:
dram[0]:  3.540984  3.251208  3.491228  3.194595  4.058824  3.803921  3.623711  4.113772  4.371069  4.593548  3.118644  3.170213  5.000000  4.395833  8.404255  7.490566 
dram[1]:  3.965909  4.085714  3.446079  3.704402  3.352941  3.578947  3.216216  3.225664  3.480349  3.521327  3.309645  3.360000  3.955357  4.148148  5.753247  6.934426 
dram[2]:  4.074074  3.140845  4.416667  3.757576  4.022059  3.795031  4.643357  4.635714  3.562500  3.253394  2.883721  2.947115  4.339622  4.844444  8.200000  6.964286 
dram[3]:  3.371728  3.344828  3.548193  4.379562  4.126866  4.466667  4.383117  3.734043  3.315068  3.140969  2.751073  2.719665  4.045045  4.211538  7.410714  7.017241 
dram[4]:  4.522727  4.314286  3.314433  3.509091  3.803921  3.621302  4.219355  3.692308  4.485030  4.116279  3.875817  3.411765  4.165049  4.910112  6.655738  9.170732 
dram[5]:  3.629630  3.446154  3.166667  2.958974  3.681250  3.351955  4.012048  4.527027  3.366516  3.492823  3.219895  2.840909  4.062500  4.418367  8.413043  6.344262 
average row locality = 56649/14823 = 3.821696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       466       492       454       459       438       453       539       526       525       530       467       480       411       399       393       397 
dram[1]:       490       497       500       446       476       486       556       571       575       543       508       471       423       418       441       423 
dram[2]:       492       483       442       451       435       476       517       519       550       546       505       495       441       411       409       386 
dram[3]:       465       481       450       452       425       469       527       542       543       547       510       510       420       413       413       407 
dram[4]:       442       450       460       443       460       472       513       495       557       533       484       467       405       412       404       375 
dram[5]:       488       474       458       437       463       464       517       521       551       545       495       503       429       411       387       384 
total reads: 45284
bank skew: 575/375 = 1.53
chip skew: 7824/7372 = 1.06
number of total write accesses:
dram[0]:       182       181       143       132       114       129       164       161       170       182        85       116        19        23         2         0 
dram[1]:       208       218       203       143       151       126       158       158       222       200       144       117        20        30         2         0 
dram[2]:       168       186       141       169       112       135       147       130       191       173       115       118        19        25         1         4 
dram[3]:       179       198       139       148       128       134       148       160       183       166       131       140        29        25         2         0 
dram[4]:       155       154       183       136       122       140       141       129       192       175       109       113        24        25         2         1 
dram[5]:       198       198       150       140       126       136       149       149       193       185       120       122        26        22         0         3 
total reads: 11365
min_bank_accesses = 0!
chip skew: 2100/1801 = 1.17
average mf latency per bank:
dram[0]:       3244      3167      3804      3949      4316      3982      3452      3360      3149      3012      7923      7250     14890     15104     22690     22520
dram[1]:       3033      3136      3282      4222      3999      4187      3576      3562      2879      3062      6633      7850     14846     15234     20919     22520
dram[2]:       3217      3189      3789      3767      4431      3981      3575      3746      2982      3200      7089      7533     14046     15559     21590     23570
dram[3]:       3345      3108      3919      3832      4291      3992      3615      3517      3024      3081      6769      6970     14060     15247     21601     22856
dram[4]:       4422      3384      4569      4013      5454      4026      4813      3768      3938      3100     41884      7875     19520     15247     28773     24033
dram[5]:       3105      3269      3800      4116      3989      4088      3511      3594      2939      3134      7279      7603     13940     15794     22911     23951
maximum mf latency per bank:
dram[0]:        871       983       904       843       904       910       899       847       800      1020       870       998       879       939      1039      1082
dram[1]:       1043      1062      1009       918      1034      1020      1025      1012       955       946       998       919       911       932      1006       968
dram[2]:        923       928       933      1002       867      1020       861       932       827       910       946       953      1020       910       992       904
dram[3]:        846       941       920       933       878       949       871       930       908      1066       890       956      1004       924       968       962
dram[4]:       1064       940      1018      1025      1012      1036      1015       953      1124       959      1135       963      1071       992      1153       925
dram[5]:        943      1024       907       916       899       902       930       980       849       960       973       872       904       958       957      1070
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996768 n_nop=974559 n_act=2357 n_pre=2341 n_req=9232 n_rd=14858 n_write=2653 bw_util=0.03514
n_activity=148716 dram_eff=0.2355
bk0: 932a 987666i bk1: 984a 986926i bk2: 908a 988221i bk3: 918a 987776i bk4: 876a 989280i bk5: 906a 988110i bk6: 1078a 986296i bk7: 1052a 986319i bk8: 1050a 987387i bk9: 1060a 986880i bk10: 934a 987584i bk11: 960a 987299i bk12: 822a 991152i bk13: 798a 991117i bk14: 786a 992744i bk15: 794a 992675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0772246
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996768 n_nop=972678 n_act=2690 n_pre=2674 n_req=9924 n_rd=15648 n_write=3078 bw_util=0.03757
n_activity=163962 dram_eff=0.2284
bk0: 980a 987656i bk1: 994a 987159i bk2: 1000a 986600i bk3: 892a 988565i bk4: 952a 987746i bk5: 972a 988080i bk6: 1112a 985955i bk7: 1142a 985452i bk8: 1150a 985007i bk9: 1086a 985270i bk10: 1016a 986512i bk11: 942a 987641i bk12: 846a 990734i bk13: 836a 990976i bk14: 882a 992208i bk15: 846a 992610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0552807
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996768 n_nop=974160 n_act=2406 n_pre=2390 n_req=9392 n_rd=15116 n_write=2696 bw_util=0.03574
n_activity=150542 dram_eff=0.2366
bk0: 984a 988393i bk1: 966a 986798i bk2: 884a 989205i bk3: 902a 987955i bk4: 870a 989337i bk5: 952a 987856i bk6: 1034a 987447i bk7: 1038a 987631i bk8: 1100a 985455i bk9: 1092a 985316i bk10: 1010a 986474i bk11: 990a 986638i bk12: 882a 990640i bk13: 822a 990999i bk14: 818a 992853i bk15: 772a 992933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0710185
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996768 n_nop=973732 n_act=2555 n_pre=2539 n_req=9484 n_rd=15148 n_write=2794 bw_util=0.036
n_activity=155752 dram_eff=0.2304
bk0: 930a 987738i bk1: 962a 986821i bk2: 900a 988574i bk3: 904a 989085i bk4: 850a 989668i bk5: 938a 988748i bk6: 1054a 988115i bk7: 1084a 986826i bk8: 1086a 985264i bk9: 1094a 985824i bk10: 1020a 986339i bk11: 1020a 986348i bk12: 840a 990644i bk13: 826a 990967i bk14: 826a 992767i bk15: 814a 992970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0484175
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996768 n_nop=974912 n_act=2233 n_pre=2217 n_req=9173 n_rd=14744 n_write=2662 bw_util=0.03492
n_activity=148652 dram_eff=0.2342
bk0: 884a 989074i bk1: 900a 988294i bk2: 920a 986785i bk3: 886a 988645i bk4: 920a 988651i bk5: 944a 987411i bk6: 1026a 986712i bk7: 990a 986676i bk8: 1114a 985824i bk9: 1066a 985822i bk10: 968a 987883i bk11: 934a 987461i bk12: 810a 990403i bk13: 824a 991056i bk14: 808a 992020i bk15: 750a 992842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.085079
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996768 n_nop=973741 n_act=2582 n_pre=2566 n_req=9444 n_rd=15054 n_write=2825 bw_util=0.03587
n_activity=155501 dram_eff=0.23
bk0: 976a 986846i bk1: 948a 986300i bk2: 916a 987864i bk3: 874a 988005i bk4: 926a 988317i bk5: 928a 987875i bk6: 1034a 987138i bk7: 1042a 987439i bk8: 1102a 985379i bk9: 1090a 985550i bk10: 990a 987120i bk11: 1006a 986731i bk12: 858a 990531i bk13: 822a 990953i bk14: 774a 992773i bk15: 768a 992610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0661167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82431, Miss = 3693, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 480
L2_cache_bank[1]: Access = 82365, Miss = 3736, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 483
L2_cache_bank[2]: Access = 82544, Miss = 3969, Miss_rate = 0.048, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[3]: Access = 83713, Miss = 3855, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 1
L2_cache_bank[4]: Access = 82092, Miss = 3791, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 96
L2_cache_bank[5]: Access = 82779, Miss = 3767, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 236
L2_cache_bank[6]: Access = 82471, Miss = 3753, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 1
L2_cache_bank[7]: Access = 83178, Miss = 3821, Miss_rate = 0.046, Pending_hits = 5, Reservation_fails = 1
L2_cache_bank[8]: Access = 120862, Miss = 3725, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 321
L2_cache_bank[9]: Access = 83249, Miss = 3647, Miss_rate = 0.044, Pending_hits = 9, Reservation_fails = 573
L2_cache_bank[10]: Access = 83086, Miss = 3788, Miss_rate = 0.046, Pending_hits = 17, Reservation_fails = 75
L2_cache_bank[11]: Access = 83787, Miss = 3739, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 1032557
L2_total_cache_misses = 45284
L2_total_cache_miss_rate = 0.0439
L2_total_cache_pending_hits = 129
L2_total_cache_reservation_fails = 2268
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1836
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409933
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5934
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3498927
icnt_total_pkts_simt_to_mem=1449249
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.5665
	minimum = 6
	maximum = 519
Network latency average = 25.2139
	minimum = 6
	maximum = 431
Slowest packet = 2013891
Flit latency average = 17.5073
	minimum = 6
	maximum = 431
Slowest flit = 4809826
Fragmentation average = 0.0159859
	minimum = 0
	maximum = 248
Injected packet rate average = 0.0834493
	minimum = 0.0707918 (at node 8)
	maximum = 0.103196 (at node 23)
Accepted packet rate average = 0.0834493
	minimum = 0.0707918 (at node 8)
	maximum = 0.103196 (at node 23)
Injected flit rate average = 0.238989
	minimum = 0.0760922 (at node 8)
	maximum = 0.470527 (at node 23)
Accepted flit rate average= 0.238989
	minimum = 0.0984982 (at node 17)
	maximum = 0.371667 (at node 6)
Injected packet length average = 2.86388
Accepted packet length average = 2.86388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.1854 (7 samples)
	minimum = 6 (7 samples)
	maximum = 354.143 (7 samples)
Network latency average = 23.7501 (7 samples)
	minimum = 6 (7 samples)
	maximum = 295.714 (7 samples)
Flit latency average = 17.7856 (7 samples)
	minimum = 6 (7 samples)
	maximum = 294.286 (7 samples)
Fragmentation average = 0.0392184 (7 samples)
	minimum = 0 (7 samples)
	maximum = 178.286 (7 samples)
Injected packet rate average = 0.0575001 (7 samples)
	minimum = 0.0446974 (7 samples)
	maximum = 0.106435 (7 samples)
Accepted packet rate average = 0.0575001 (7 samples)
	minimum = 0.0446974 (7 samples)
	maximum = 0.106435 (7 samples)
Injected flit rate average = 0.140543 (7 samples)
	minimum = 0.0599921 (7 samples)
	maximum = 0.275551 (7 samples)
Accepted flit rate average = 0.140543 (7 samples)
	minimum = 0.0783623 (7 samples)
	maximum = 0.236241 (7 samples)
Injected packet size average = 2.44422 (7 samples)
Accepted packet size average = 2.44422 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 28 sec (268 sec)
gpgpu_simulation_rate = 78015 (inst/sec)
gpgpu_simulation_rate = 2817 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,755132)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,755132)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,755132)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,755132)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,755132)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,755132)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,755132)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(14,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(27,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(35,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (364,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(365,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (370,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(371,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (374,755132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(375,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (375,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (375,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(376,755132)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(376,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,755132)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (383,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (383,755132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(384,755132)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(384,755132)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (385,755132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(386,755132)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(66,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (442,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(443,755132)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (448,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(449,755132)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (450,755132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(451,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (466,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(467,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (497,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(498,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (498,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(499,755132)
GPGPU-Sim uArch: cycles simulated: 755632  inst.: 21304343 (ipc=792.3) sim_rate=79198 (inst/sec) elapsed = 0:0:04:29 / Fri Mar 19 13:42:26 2021
GPGPU-Sim uArch: Shader 13 finished CTA #0 (512,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(513,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (516,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(517,755132)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(73,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (530,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(531,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (533,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(534,755132)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (534,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (534,755132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(535,755132)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(535,755132)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (536,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(537,755132)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (539,755132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(540,755132)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (551,755132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(552,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (554,755132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(555,755132)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (555,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(556,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (557,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(558,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (562,755132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(563,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (573,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(574,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (592,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(593,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (594,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(595,755132)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (601,755132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(602,755132)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (603,755132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(604,755132)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (605,755132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(606,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (609,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(610,755132)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (620,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(621,755132)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (624,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(625,755132)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(51,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (645,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(646,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (650,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(651,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (658,755132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(659,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (661,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(662,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (663,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(664,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (667,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(668,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (668,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(669,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (674,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(675,755132)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (685,755132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(686,755132)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (690,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (690,755132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(691,755132)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(691,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (703,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (703,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(704,755132)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(704,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (720,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(721,755132)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (747,755132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(748,755132)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(78,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (768,755132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(769,755132)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (784,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(785,755132)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (797,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(798,755132)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (856,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (856,755132), 5 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(89,0,0) tid=(220,0,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(857,755132)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(857,755132)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (864,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(865,755132)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (867,755132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(868,755132)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (884,755132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(885,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (893,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(894,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (897,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(898,755132)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (904,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(905,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (906,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(907,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (930,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(931,755132)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (946,755132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(947,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (958,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(959,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (964,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(965,755132)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(83,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (980,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(981,755132)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (984,755132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(985,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (988,755132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(989,755132)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (990,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(991,755132)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (996,755132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(997,755132)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1005,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1006,755132)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1009,755132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1010,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1012,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1013,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1015,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1016,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1018,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1019,755132)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1046,755132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1047,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1050,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1051,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1056,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1057,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1068,755132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1069,755132)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1071,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1071,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1072,755132)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1072,755132)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(131,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1082,755132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1083,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1088,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1089,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1132,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1133,755132)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1152,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1153,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1156,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1157,755132)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1160,755132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1161,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1163,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1164,755132)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1186,755132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1187,755132)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1189,755132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1190,755132)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(145,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1210,755132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1211,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1211,755132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1212,755132)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1225,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1225,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1226,755132)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1226,755132)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1232,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1232,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1233,755132)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1233,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1244,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1244,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1244,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1245,755132)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1245,755132)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1245,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1248,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1249,755132)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1266,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1267,755132)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1276,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1277,755132)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1285,755132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1286,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1305,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1306,755132)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(160,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1309,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1310,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1312,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1313,755132)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1321,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1322,755132)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1322,755132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1323,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1327,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1328,755132)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1334,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1335,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1345,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1346,755132)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1346,755132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1347,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1348,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1349,755132)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1356,755132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1357,755132)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1370,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1371,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1376,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1377,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1386,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1387,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1394,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1395,755132)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1400,755132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1401,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1404,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1405,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1405,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1405,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1406,755132)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1406,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1411,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1412,755132)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1419,755132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1420,755132)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(163,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1434,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1435,755132)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1441,755132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1442,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1457,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1458,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1463,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1463,755132), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1464,755132)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1465,755132)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1466,755132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1467,755132)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1482,755132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1483,755132)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1485,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1485,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1486,755132)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1486,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1487,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1488,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1492,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1493,755132)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1499,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1500,755132)
GPGPU-Sim uArch: cycles simulated: 756632  inst.: 22173451 (ipc=843.5) sim_rate=82123 (inst/sec) elapsed = 0:0:04:30 / Fri Mar 19 13:42:27 2021
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1523,755132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1524,755132)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(208,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1564,755132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1565,755132)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1566,755132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1567,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1581,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1582,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1592,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1593,755132)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1593,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1594,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1596,755132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1597,755132)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1602,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1603,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1603,755132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1604,755132)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1607,755132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1608,755132)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1617,755132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1618,755132)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1629,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1629,755132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1630,755132)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1630,755132)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1639,755132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1640,755132)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(220,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1653,755132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1654,755132)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1679,755132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1680,755132)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1684,755132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1685,755132)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1694,755132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1695,755132)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1708,755132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1709,755132)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1710,755132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1711,755132)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1719,755132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1720,755132)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1726,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1726,755132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1727,755132)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1727,755132)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1733,755132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1734,755132)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1734,755132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1735,755132)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1742,755132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1743,755132)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1744,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1744,755132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1745,755132)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1748,755132), 5 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(228,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1778,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1801,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1802,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1803,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1808,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1809,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1832,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1840,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1843,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1843,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1845,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1858,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1859,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1872,755132), 5 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(207,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1889,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1897,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1902,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1906,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1907,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1909,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1918,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1920,755132), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1921,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1923,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1939,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1940,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1942,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1957,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1958,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1969,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1983,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1987,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1988,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1991,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1991,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1991,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1997,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1997,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1999,755132), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 757132  inst.: 22581459 (ipc=836.6) sim_rate=83326 (inst/sec) elapsed = 0:0:04:31 / Fri Mar 19 13:42:28 2021
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2006,755132), 3 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(224,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2012,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2015,755132), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2029,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2034,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2035,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2046,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2046,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2046,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2060,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2072,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2073,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2078,755132), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2081,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2091,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2097,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2109,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2113,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2113,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2124,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2150,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2150,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2155,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2161,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2169,755132), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2172,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2174,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2177,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2178,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2184,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2193,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2205,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2209,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2214,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2221,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2237,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2276,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2292,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2300,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2313,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2318,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2367,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2432,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2580,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2769,755132), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2853,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3182,755132), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3183
gpu_sim_insn = 1770389
gpu_ipc =     556.2014
gpu_tot_sim_cycle = 758315
gpu_tot_sim_insn = 22678592
gpu_tot_ipc =      29.9066
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1997647
gpu_stall_icnt2sh    = 4793672
gpu_total_sim_rate=83684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 939541
	L1I_total_cache_misses = 1473
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6044
L1D_cache:
	L1D_cache_core[0]: Access = 84207, Miss = 67978, Miss_rate = 0.807, Pending_hits = 5861, Reservation_fails = 597430
	L1D_cache_core[1]: Access = 85111, Miss = 68581, Miss_rate = 0.806, Pending_hits = 5939, Reservation_fails = 600615
	L1D_cache_core[2]: Access = 85207, Miss = 69467, Miss_rate = 0.815, Pending_hits = 6010, Reservation_fails = 607958
	L1D_cache_core[3]: Access = 80908, Miss = 65386, Miss_rate = 0.808, Pending_hits = 5691, Reservation_fails = 581367
	L1D_cache_core[4]: Access = 85360, Miss = 69671, Miss_rate = 0.816, Pending_hits = 5910, Reservation_fails = 607811
	L1D_cache_core[5]: Access = 86526, Miss = 70125, Miss_rate = 0.810, Pending_hits = 6196, Reservation_fails = 605883
	L1D_cache_core[6]: Access = 84222, Miss = 68399, Miss_rate = 0.812, Pending_hits = 5940, Reservation_fails = 607238
	L1D_cache_core[7]: Access = 84882, Miss = 69409, Miss_rate = 0.818, Pending_hits = 5937, Reservation_fails = 604032
	L1D_cache_core[8]: Access = 84004, Miss = 68280, Miss_rate = 0.813, Pending_hits = 5959, Reservation_fails = 597644
	L1D_cache_core[9]: Access = 85431, Miss = 69661, Miss_rate = 0.815, Pending_hits = 6034, Reservation_fails = 610110
	L1D_cache_core[10]: Access = 85033, Miss = 69103, Miss_rate = 0.813, Pending_hits = 5966, Reservation_fails = 603933
	L1D_cache_core[11]: Access = 84646, Miss = 68239, Miss_rate = 0.806, Pending_hits = 5934, Reservation_fails = 608435
	L1D_cache_core[12]: Access = 83206, Miss = 67879, Miss_rate = 0.816, Pending_hits = 5687, Reservation_fails = 606041
	L1D_cache_core[13]: Access = 86042, Miss = 69564, Miss_rate = 0.808, Pending_hits = 5992, Reservation_fails = 606315
	L1D_cache_core[14]: Access = 83197, Miss = 67657, Miss_rate = 0.813, Pending_hits = 5851, Reservation_fails = 599487
	L1D_total_cache_accesses = 1267982
	L1D_total_cache_misses = 1029399
	L1D_total_cache_miss_rate = 0.8118
	L1D_total_cache_pending_hits = 88907
	L1D_total_cache_reservation_fails = 9044299
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 617097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6511446
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 412302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2532853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 938068
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2878, 2866, 2388, 2182, 2530, 2856, 2778, 2890, 2414, 2798, 2264, 2566, 2672, 2178, 2358, 2598, 2286, 2530, 2574, 2568, 2350, 2382, 2202, 2408, 2430, 2264, 2768, 2830, 2028, 2320, 2716, 2446, 2312, 2518, 2488, 2536, 2956, 2564, 2718, 2494, 2172, 1816, 1942, 1698, 2086, 2102, 1562, 1874, 
gpgpu_n_tot_thrd_icount = 55203520
gpgpu_n_tot_w_icount = 1725110
gpgpu_n_stall_shd_mem = 9902857
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 617097
gpgpu_n_mem_write_global = 415987
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2466997
gpgpu_n_store_insn = 684567
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9899437
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16066227	W0_Idle:1007998	W0_Scoreboard:3256525	W1:360688	W2:163376	W3:105834	W4:74358	W5:55456	W6:47260	W7:41038	W8:36750	W9:34702	W10:31728	W11:27626	W12:26662	W13:23068	W14:21748	W15:19436	W16:17930	W17:15664	W18:14524	W19:16466	W20:14230	W21:13928	W22:15496	W23:16008	W24:14286	W25:15002	W26:13664	W27:11450	W28:8618	W29:4896	W30:3356	W31:956	W32:458906
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4936776 {8:617097,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16663000 {40:415684,72:87,136:216,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83925192 {136:617097,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3327896 {8:415987,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 539 
maxdqlatency = 0 
maxmflatency = 1153 
averagemflatency = 395 
max_icnt2mem_latency = 940 
max_icnt2sh_latency = 756774 
mrq_lat_table:41670 	3756 	1125 	3464 	4719 	986 	709 	255 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131031 	717586 	184450 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	88447 	30712 	74848 	327669 	247277 	260680 	3541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36535 	291045 	271545 	17919 	68 	0 	0 	2 	8 	31 	586 	8114 	18617 	44730 	101106 	175197 	67596 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	1418 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        26        29        17        30        28        32        43        40        29        31        32        38        34        35        35 
dram[1]:        31        32        31        27        22        16        28        24        30        22        24        26        37        33        41        42 
dram[2]:        29        29        32        26        31        32        32        32        38        24        26        25        37        42        42        34 
dram[3]:        27        33        37        30        34        26        30        23        26        26        20        22        34        35        33        32 
dram[4]:        32        33        30        31        30        33        32        33        32        34        23        22        35        36        33        33 
dram[5]:        22        24        25        29        20        23        31        29        32        26        22        30        31        27        32        32 
maximum service time to same row:
dram[0]:     62356     70806     52250     82718     72192     58304     41551     59309     72312     73675     56752     51980     81511     91659     85048     89086 
dram[1]:     67994     66119     97852     62027     58972     57145     55482     60383     89985     81224     53340     44974    114812    123605     80025     96615 
dram[2]:     70672     52975     73749     74573     68388     45542     48012     64597     69828     69823     60038     97433     66191     66273    144967     91023 
dram[3]:     68931     41546    122470     98807     61350     60346     50723     59494     48512     46384     45902     52458     81213    127779     73509     71829 
dram[4]:     63076     63184     54578     63655     88541     94335     81259     68509     49855     67279     95568     42100     87978     68802     86612     81183 
dram[5]:     44373     66718     81495    112623     63003     30998     76927     57364     54471     48934     55969     42454     96300    106565    137215    132086 
average row accesses per activate:
dram[0]:  3.540984  3.251208  3.491228  3.194595  4.058824  3.785714  3.623711  4.113772  4.371069  4.593548  3.112360  3.169312  5.000000  4.395833  8.404255  7.490566 
dram[1]:  3.965909  4.085714  3.446079  3.704402  3.352941  3.578947  3.216216  3.225664  3.480349  3.521327  3.329949  3.388572  3.955357  4.148148  5.753247  6.934426 
dram[2]:  4.074074  3.140845  4.416667  3.740964  4.022059  3.795031  4.643357  4.635714  3.562500  3.253394  2.902326  2.947368  4.339622  4.844444  8.200000  6.859649 
dram[3]:  3.371728  3.344828  3.532934  4.379562  4.126866  4.466667  4.383117  3.734043  3.315068  3.140969  2.752137  2.713693  4.045045  4.211538  7.410714  7.017241 
dram[4]:  4.522727  4.314286  3.314433  3.509091  3.803921  3.621302  4.219355  3.692308  4.485030  4.116279  3.870130  3.415205  4.134615  4.910112  6.655738  9.170732 
dram[5]:  3.629630  3.446154  3.166667  2.958974  3.681250  3.351955  4.012048  4.527027  3.366516  3.492823  3.235602  2.863636  4.062500  4.418367  8.413043  6.344262 
average row locality = 56697/14836 = 3.821583
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       466       492       454       459       438       454       539       526       525       530       469       483       411       399       393       397 
dram[1]:       490       497       500       446       476       486       556       571       575       543       512       476       423       418       441       423 
dram[2]:       492       483       442       451       435       476       517       519       550       546       509       498       441       411       409       387 
dram[3]:       465       481       450       452       425       469       527       542       543       547       513       514       420       413       413       407 
dram[4]:       442       450       460       443       460       472       513       495       557       533       487       471       406       412       404       375 
dram[5]:       488       474       458       437       463       464       517       521       551       545       498       508       429       411       387       384 
total reads: 45330
bank skew: 575/375 = 1.53
chip skew: 7833/7380 = 1.06
number of total write accesses:
dram[0]:       182       181       143       132       114       129       164       161       170       182        85       116        19        23         2         0 
dram[1]:       208       218       203       143       151       126       158       158       222       200       144       117        20        30         2         0 
dram[2]:       168       186       141       170       112       135       147       130       191       173       115       118        19        25         1         4 
dram[3]:       179       198       140       148       128       134       148       160       183       166       131       140        29        25         2         0 
dram[4]:       155       154       183       136       122       140       141       129       192       175       109       113        24        25         2         1 
dram[5]:       198       198       150       140       126       136       149       149       193       185       120       122        26        22         0         3 
total reads: 11367
min_bank_accesses = 0!
chip skew: 2100/1801 = 1.17
average mf latency per bank:
dram[0]:       3244      3167      3804      3949      4316      3977      3452      3360      3149      3012      7901      7220     14898     15112     22691     22522
dram[1]:       3033      3136      3282      4222      3999      4187      3576      3562      2879      3063      6597      7790     14854     15241     20920     22520
dram[2]:       3217      3189      3789      3761      4431      3981      3575      3746      2982      3200      7050      7503     14054     15567     21590     23511
dram[3]:       3345      3108      3912      3832      4291      3992      3615      3517      3024      3081      6742      6933     14068     15255     21602     22857
dram[4]:       4422      3384      4569      4013      5454      4026      4813      3768      3938      3100     41680      7828     19484     15255     28775     24036
dram[5]:       3105      3269      3800      4116      3989      4088      3511      3594      2939      3134      7250      7549     13947     15801     22912     23951
maximum mf latency per bank:
dram[0]:        871       983       904       843       904       910       899       847       800      1020       870       998       879       939      1039      1082
dram[1]:       1043      1062      1009       918      1034      1020      1025      1012       955       946       998       919       911       932      1006       968
dram[2]:        923       928       933      1002       867      1020       861       932       827       910       946       953      1020       910       992       904
dram[3]:        846       941       920       933       878       949       871       930       908      1066       890       956      1004       924       968       962
dram[4]:       1064       940      1018      1025      1012      1036      1015       953      1124       959      1135       963      1071       992      1153       925
dram[5]:        943      1024       907       916       899       902       930       980       849       960       973       872       904       958       957      1070
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000969 n_nop=978742 n_act=2360 n_pre=2344 n_req=9238 n_rd=14870 n_write=2653 bw_util=0.03501
n_activity=148871 dram_eff=0.2354
bk0: 932a 991867i bk1: 984a 991127i bk2: 908a 992423i bk3: 918a 991978i bk4: 876a 993483i bk5: 908a 992284i bk6: 1078a 990497i bk7: 1052a 990520i bk8: 1050a 991588i bk9: 1060a 991081i bk10: 938a 991752i bk11: 966a 991462i bk12: 822a 995351i bk13: 798a 995317i bk14: 786a 996944i bk15: 794a 996875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0769005
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000969 n_nop=976861 n_act=2690 n_pre=2674 n_req=9933 n_rd=15666 n_write=3078 bw_util=0.03745
n_activity=164061 dram_eff=0.2285
bk0: 980a 991857i bk1: 994a 991360i bk2: 1000a 990801i bk3: 892a 992766i bk4: 952a 991947i bk5: 972a 992281i bk6: 1112a 990156i bk7: 1142a 989653i bk8: 1150a 989208i bk9: 1086a 989471i bk10: 1024a 990697i bk11: 952a 991802i bk12: 846a 994935i bk13: 836a 995177i bk14: 882a 996409i bk15: 846a 996811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0550487
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000969 n_nop=978337 n_act=2409 n_pre=2393 n_req=9401 n_rd=15132 n_write=2698 bw_util=0.03563
n_activity=150724 dram_eff=0.2366
bk0: 984a 992593i bk1: 966a 990998i bk2: 884a 993406i bk3: 902a 992114i bk4: 870a 993537i bk5: 952a 992056i bk6: 1034a 991648i bk7: 1038a 991832i bk8: 1100a 989656i bk9: 1092a 989517i bk10: 1018a 990655i bk11: 996a 990797i bk12: 882a 994840i bk13: 822a 995201i bk14: 818a 997055i bk15: 774a 997106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0707205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000969 n_nop=977909 n_act=2559 n_pre=2543 n_req=9492 n_rd=15162 n_write=2796 bw_util=0.03588
n_activity=155937 dram_eff=0.2303
bk0: 930a 991938i bk1: 962a 991022i bk2: 900a 992751i bk3: 904a 993284i bk4: 850a 993869i bk5: 938a 992950i bk6: 1054a 992318i bk7: 1084a 991029i bk8: 1086a 989467i bk9: 1094a 990027i bk10: 1026a 990505i bk11: 1028a 990476i bk12: 840a 994843i bk13: 826a 995166i bk14: 826a 996966i bk15: 814a 997169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0482203
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000969 n_nop=979091 n_act=2236 n_pre=2220 n_req=9181 n_rd=14760 n_write=2662 bw_util=0.03481
n_activity=148862 dram_eff=0.2341
bk0: 884a 993274i bk1: 900a 992494i bk2: 920a 990985i bk3: 886a 992846i bk4: 920a 992852i bk5: 944a 991613i bk6: 1026a 990914i bk7: 990a 990879i bk8: 1114a 990027i bk9: 1066a 990025i bk10: 974a 992049i bk11: 942a 991620i bk12: 812a 994574i bk13: 824a 995254i bk14: 808a 996218i bk15: 750a 997042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0847289
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000969 n_nop=977926 n_act=2582 n_pre=2566 n_req=9452 n_rd=15070 n_write=2825 bw_util=0.03576
n_activity=155612 dram_eff=0.23
bk0: 976a 991047i bk1: 948a 990501i bk2: 916a 992065i bk3: 874a 992206i bk4: 926a 992518i bk5: 928a 992076i bk6: 1034a 991339i bk7: 1042a 991640i bk8: 1102a 989580i bk9: 1090a 989751i bk10: 996a 991307i bk11: 1016a 990906i bk12: 858a 994732i bk13: 822a 995154i bk14: 774a 996974i bk15: 768a 996811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0658392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82480, Miss = 3695, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 480
L2_cache_bank[1]: Access = 82419, Miss = 3740, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 483
L2_cache_bank[2]: Access = 82592, Miss = 3973, Miss_rate = 0.048, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[3]: Access = 83764, Miss = 3860, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 1
L2_cache_bank[4]: Access = 82143, Miss = 3795, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 96
L2_cache_bank[5]: Access = 82830, Miss = 3771, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 236
L2_cache_bank[6]: Access = 82522, Miss = 3756, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 1
L2_cache_bank[7]: Access = 83228, Miss = 3825, Miss_rate = 0.046, Pending_hits = 5, Reservation_fails = 1
L2_cache_bank[8]: Access = 120920, Miss = 3729, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 321
L2_cache_bank[9]: Access = 83306, Miss = 3651, Miss_rate = 0.044, Pending_hits = 9, Reservation_fails = 573
L2_cache_bank[10]: Access = 83140, Miss = 3791, Miss_rate = 0.046, Pending_hits = 17, Reservation_fails = 75
L2_cache_bank[11]: Access = 83830, Miss = 3744, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 1033174
L2_total_cache_misses = 45330
L2_total_cache_miss_rate = 0.0439
L2_total_cache_pending_hits = 129
L2_total_cache_reservation_fails = 2268
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1836
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409963
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5934
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 316
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3501892
icnt_total_pkts_simt_to_mem=1449896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.20259
	minimum = 6
	maximum = 18
Network latency average = 8.12723
	minimum = 6
	maximum = 18
Slowest packet = 2065339
Flit latency average = 6.27685
	minimum = 6
	maximum = 14
Slowest flit = 4948762
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0143587
	minimum = 0.0106817 (at node 1)
	maximum = 0.0191643 (at node 10)
Accepted packet rate average = 0.0143587
	minimum = 0.0106817 (at node 1)
	maximum = 0.0191643 (at node 10)
Injected flit rate average = 0.0420288
	minimum = 0.0106817 (at node 1)
	maximum = 0.0860823 (at node 23)
Accepted flit rate average= 0.0420288
	minimum = 0.0138234 (at node 26)
	maximum = 0.0882815 (at node 10)
Injected packet length average = 2.92707
Accepted packet length average = 2.92707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.5625 (8 samples)
	minimum = 6 (8 samples)
	maximum = 312.125 (8 samples)
Network latency average = 21.7973 (8 samples)
	minimum = 6 (8 samples)
	maximum = 261 (8 samples)
Flit latency average = 16.347 (8 samples)
	minimum = 6 (8 samples)
	maximum = 259.25 (8 samples)
Fragmentation average = 0.0343161 (8 samples)
	minimum = 0 (8 samples)
	maximum = 156 (8 samples)
Injected packet rate average = 0.0521074 (8 samples)
	minimum = 0.0404454 (8 samples)
	maximum = 0.0955262 (8 samples)
Accepted packet rate average = 0.0521074 (8 samples)
	minimum = 0.0404454 (8 samples)
	maximum = 0.0955262 (8 samples)
Injected flit rate average = 0.128229 (8 samples)
	minimum = 0.0538283 (8 samples)
	maximum = 0.251867 (8 samples)
Accepted flit rate average = 0.128229 (8 samples)
	minimum = 0.0702949 (8 samples)
	maximum = 0.217746 (8 samples)
Injected packet size average = 2.46085 (8 samples)
Accepted packet size average = 2.46085 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 31 sec (271 sec)
gpgpu_simulation_rate = 83684 (inst/sec)
gpgpu_simulation_rate = 2798 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 270241.218750 (ms)
Result stored in result.txt
