{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634242181377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634242181378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 15:09:41 2021 " "Processing started: Thu Oct 14 15:09:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634242181378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634242181378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634242181379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634242182679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634242182679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s Lab5.v(46) " "Verilog HDL Declaration information at Lab5.v(46): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "Lab5.v" "" { Text "C:/Projects/Practica5-Lab4/output_files/Lab5.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634242206963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "U u Lab5.v(46) " "Verilog HDL Declaration information at Lab5.v(46): object \"U\" differs only in case from object \"u\" in the same scope" {  } { { "Lab5.v" "" { Text "C:/Projects/Practica5-Lab4/output_files/Lab5.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634242206964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V v Lab5.v(46) " "Verilog HDL Declaration information at Lab5.v(46): object \"V\" differs only in case from object \"v\" in the same scope" {  } { { "Lab5.v" "" { Text "C:/Projects/Practica5-Lab4/output_files/Lab5.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634242206964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w Lab5.v(46) " "Verilog HDL Declaration information at Lab5.v(46): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "Lab5.v" "" { Text "C:/Projects/Practica5-Lab4/output_files/Lab5.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634242206964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X x Lab5.v(46) " "Verilog HDL Declaration information at Lab5.v(46): object \"X\" differs only in case from object \"x\" in the same scope" {  } { { "Lab5.v" "" { Text "C:/Projects/Practica5-Lab4/output_files/Lab5.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634242206965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m Lab5.v(47) " "Verilog HDL Declaration information at Lab5.v(47): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "Lab5.v" "" { Text "C:/Projects/Practica5-Lab4/output_files/Lab5.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634242206965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 3 3 " "Found 3 design units, including 3 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Lab5.v" "" { Text "C:/Projects/Practica5-Lab4/output_files/Lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634242206971 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2bit_4to1 " "Found entity 2: mux2bit_4to1" {  } { { "Lab5.v" "" { Text "C:/Projects/Practica5-Lab4/output_files/Lab5.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634242206971 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEG7 " "Found entity 3: SEG7" {  } { { "Lab5.v" "" { Text "C:/Projects/Practica5-Lab4/output_files/Lab5.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634242206971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634242206971 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Lab5 " "Top-level design entity \"Lab5\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1634242207127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/Practica5-Lab4/output_files/output_files/Lab5.map.smsg " "Generated suppressed messages file C:/Projects/Practica5-Lab4/output_files/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634242207233 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634242207395 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 14 15:10:07 2021 " "Processing ended: Thu Oct 14 15:10:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634242207395 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634242207395 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634242207395 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634242207395 ""}
