\hypertarget{group__gpio__addresses}{}\doxysection{GPIO Addresses}
\label{group__gpio__addresses}\index{GPIO Addresses@{GPIO Addresses}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__gpio__addresses_ga034245d27ea38f0c5b26e72f78b18d8c}{GPIOA\+\_\+\+BASE\+\_\+\+ADDRESS}}~(0x40020000)
\item 
\#define \mbox{\hyperlink{group__gpio__addresses_gabbde468c4be08bb6288f992d2ba4b0b2}{GPIOB\+\_\+\+BASE\+\_\+\+ADDRESS}}~(0x40020400)
\item 
\#define \mbox{\hyperlink{group__gpio__addresses_gacc0899208f96ee70b8f7bdab8d9045a4}{GPIOC\+\_\+\+BASE\+\_\+\+ADDRESS}}~(0x40020800)
\item 
\#define \mbox{\hyperlink{group__gpio__addresses_ga1cb6265e66aa849a2e04e04a89c04789}{CLK\+\_\+\+SOURCE}}~\mbox{\hyperlink{group__systick__clock__sources_gadd5f66ff13156c11c580ea1ecbe4d56e}{AHB\+\_\+\+Divided\+By8}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__gpio__addresses_ga034245d27ea38f0c5b26e72f78b18d8c}\label{group__gpio__addresses_ga034245d27ea38f0c5b26e72f78b18d8c}} 
\index{GPIO Addresses@{GPIO Addresses}!GPIOA\_BASE\_ADDRESS@{GPIOA\_BASE\_ADDRESS}}
\index{GPIOA\_BASE\_ADDRESS@{GPIOA\_BASE\_ADDRESS}!GPIO Addresses@{GPIO Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOA\_BASE\_ADDRESS}{GPIOA\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define GPIOA\+\_\+\+BASE\+\_\+\+ADDRESS~(0x40020000)}



{\ttfamily \#include $<$\mbox{\hyperlink{_g_p_i_o__private_8h}{COTS/\+MCAL/\+GPIO/\+GPIO\+\_\+private.\+h}}$>$}

Port A Base address \mbox{\Hypertarget{group__gpio__addresses_gabbde468c4be08bb6288f992d2ba4b0b2}\label{group__gpio__addresses_gabbde468c4be08bb6288f992d2ba4b0b2}} 
\index{GPIO Addresses@{GPIO Addresses}!GPIOB\_BASE\_ADDRESS@{GPIOB\_BASE\_ADDRESS}}
\index{GPIOB\_BASE\_ADDRESS@{GPIOB\_BASE\_ADDRESS}!GPIO Addresses@{GPIO Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOB\_BASE\_ADDRESS}{GPIOB\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define GPIOB\+\_\+\+BASE\+\_\+\+ADDRESS~(0x40020400)}



{\ttfamily \#include $<$\mbox{\hyperlink{_g_p_i_o__private_8h}{COTS/\+MCAL/\+GPIO/\+GPIO\+\_\+private.\+h}}$>$}

Port B Base address 

Definition at line \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00090}{90}} of file \mbox{\hyperlink{_g_p_i_o__private_8h_source}{GPIO\+\_\+private.\+h}}.

\mbox{\Hypertarget{group__gpio__addresses_gacc0899208f96ee70b8f7bdab8d9045a4}\label{group__gpio__addresses_gacc0899208f96ee70b8f7bdab8d9045a4}} 
\index{GPIO Addresses@{GPIO Addresses}!GPIOC\_BASE\_ADDRESS@{GPIOC\_BASE\_ADDRESS}}
\index{GPIOC\_BASE\_ADDRESS@{GPIOC\_BASE\_ADDRESS}!GPIO Addresses@{GPIO Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOC\_BASE\_ADDRESS}{GPIOC\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define GPIOC\+\_\+\+BASE\+\_\+\+ADDRESS~(0x40020800)}



{\ttfamily \#include $<$\mbox{\hyperlink{_g_p_i_o__private_8h}{COTS/\+MCAL/\+GPIO/\+GPIO\+\_\+private.\+h}}$>$}

Port C Base address 

Definition at line \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00097}{97}} of file \mbox{\hyperlink{_g_p_i_o__private_8h_source}{GPIO\+\_\+private.\+h}}.

\mbox{\Hypertarget{group__gpio__addresses_ga1cb6265e66aa849a2e04e04a89c04789}\label{group__gpio__addresses_ga1cb6265e66aa849a2e04e04a89c04789}} 
\index{GPIO Addresses@{GPIO Addresses}!CLK\_SOURCE@{CLK\_SOURCE}}
\index{CLK\_SOURCE@{CLK\_SOURCE}!GPIO Addresses@{GPIO Addresses}}
\doxysubsubsection{\texorpdfstring{CLK\_SOURCE}{CLK\_SOURCE}}
{\footnotesize\ttfamily \#define CLK\+\_\+\+SOURCE~\mbox{\hyperlink{group__systick__clock__sources_gadd5f66ff13156c11c580ea1ecbe4d56e}{AHB\+\_\+\+Divided\+By8}}}



{\ttfamily \#include $<$COTS/\+MCAL/\+Sys\+Tick/\+Sys\+Tick\+\_\+config.\+h$>$}



Definition at line \mbox{\hyperlink{_sys_tick__config_8h_source_l00028}{28}} of file \mbox{\hyperlink{_sys_tick__config_8h_source}{Sys\+Tick\+\_\+config.\+h}}.

