Classic Timing Analyzer report for ALU16
Mon Mar 16 03:28:27 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.102 ns   ; SEL[2] ; F[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 15.102 ns       ; SEL[2] ; F[2]     ;
; N/A   ; None              ; 14.744 ns       ; SEL[2] ; F[1]     ;
; N/A   ; None              ; 14.204 ns       ; SEL[2] ; F[0]     ;
; N/A   ; None              ; 14.048 ns       ; SEL[2] ; ZERO     ;
; N/A   ; None              ; 13.703 ns       ; SEL[2] ; SET      ;
; N/A   ; None              ; 13.675 ns       ; SEL[2] ; COUT     ;
; N/A   ; None              ; 13.499 ns       ; CIN    ; F[2]     ;
; N/A   ; None              ; 13.472 ns       ; SEL[2] ; OVERFLOW ;
; N/A   ; None              ; 13.376 ns       ; SEL[2] ; F[3]     ;
; N/A   ; None              ; 13.354 ns       ; A[1]   ; F[2]     ;
; N/A   ; None              ; 13.141 ns       ; CIN    ; F[1]     ;
; N/A   ; None              ; 13.132 ns       ; LESS   ; F[0]     ;
; N/A   ; None              ; 13.075 ns       ; SEL[0] ; F[0]     ;
; N/A   ; None              ; 13.028 ns       ; A[1]   ; F[1]     ;
; N/A   ; None              ; 12.980 ns       ; B[1]   ; F[2]     ;
; N/A   ; None              ; 12.971 ns       ; SEL[0] ; F[1]     ;
; N/A   ; None              ; 12.930 ns       ; SEL[1] ; F[0]     ;
; N/A   ; None              ; 12.862 ns       ; SEL[1] ; F[1]     ;
; N/A   ; None              ; 12.685 ns       ; SEL[1] ; F[2]     ;
; N/A   ; None              ; 12.656 ns       ; B[1]   ; F[1]     ;
; N/A   ; None              ; 12.606 ns       ; CIN    ; F[0]     ;
; N/A   ; None              ; 12.445 ns       ; CIN    ; ZERO     ;
; N/A   ; None              ; 12.300 ns       ; A[1]   ; ZERO     ;
; N/A   ; None              ; 12.106 ns       ; LESS   ; ZERO     ;
; N/A   ; None              ; 12.100 ns       ; CIN    ; SET      ;
; N/A   ; None              ; 12.072 ns       ; CIN    ; COUT     ;
; N/A   ; None              ; 12.049 ns       ; SEL[0] ; ZERO     ;
; N/A   ; None              ; 12.026 ns       ; A[2]   ; F[2]     ;
; N/A   ; None              ; 11.955 ns       ; A[1]   ; SET      ;
; N/A   ; None              ; 11.927 ns       ; A[1]   ; COUT     ;
; N/A   ; None              ; 11.926 ns       ; B[1]   ; ZERO     ;
; N/A   ; None              ; 11.904 ns       ; SEL[1] ; ZERO     ;
; N/A   ; None              ; 11.869 ns       ; CIN    ; OVERFLOW ;
; N/A   ; None              ; 11.813 ns       ; SEL[0] ; F[2]     ;
; N/A   ; None              ; 11.779 ns       ; B[2]   ; F[2]     ;
; N/A   ; None              ; 11.773 ns       ; CIN    ; F[3]     ;
; N/A   ; None              ; 11.724 ns       ; A[1]   ; OVERFLOW ;
; N/A   ; None              ; 11.638 ns       ; A[3]   ; ZERO     ;
; N/A   ; None              ; 11.628 ns       ; A[1]   ; F[3]     ;
; N/A   ; None              ; 11.581 ns       ; B[1]   ; SET      ;
; N/A   ; None              ; 11.553 ns       ; B[1]   ; COUT     ;
; N/A   ; None              ; 11.357 ns       ; B[3]   ; F[3]     ;
; N/A   ; None              ; 11.355 ns       ; A[3]   ; F[3]     ;
; N/A   ; None              ; 11.350 ns       ; B[1]   ; OVERFLOW ;
; N/A   ; None              ; 11.316 ns       ; B[3]   ; ZERO     ;
; N/A   ; None              ; 11.254 ns       ; B[1]   ; F[3]     ;
; N/A   ; None              ; 11.146 ns       ; A[2]   ; ZERO     ;
; N/A   ; None              ; 11.014 ns       ; SEL[1] ; F[3]     ;
; N/A   ; None              ; 10.931 ns       ; A[2]   ; SET      ;
; N/A   ; None              ; 10.903 ns       ; A[2]   ; COUT     ;
; N/A   ; None              ; 10.858 ns       ; B[2]   ; ZERO     ;
; N/A   ; None              ; 10.856 ns       ; SEL[0] ; F[3]     ;
; N/A   ; None              ; 10.700 ns       ; A[2]   ; OVERFLOW ;
; N/A   ; None              ; 10.643 ns       ; B[2]   ; SET      ;
; N/A   ; None              ; 10.615 ns       ; B[2]   ; COUT     ;
; N/A   ; None              ; 10.604 ns       ; A[2]   ; F[3]     ;
; N/A   ; None              ; 10.412 ns       ; B[2]   ; OVERFLOW ;
; N/A   ; None              ; 10.316 ns       ; B[2]   ; F[3]     ;
; N/A   ; None              ; 10.139 ns       ; A[0]   ; F[2]     ;
; N/A   ; None              ; 10.106 ns       ; A[3]   ; SET      ;
; N/A   ; None              ; 10.077 ns       ; A[3]   ; COUT     ;
; N/A   ; None              ; 9.865 ns        ; B[0]   ; F[2]     ;
; N/A   ; None              ; 9.862 ns        ; A[3]   ; OVERFLOW ;
; N/A   ; None              ; 9.785 ns        ; B[3]   ; SET      ;
; N/A   ; None              ; 9.781 ns        ; A[0]   ; F[1]     ;
; N/A   ; None              ; 9.756 ns        ; B[3]   ; COUT     ;
; N/A   ; None              ; 9.538 ns        ; B[3]   ; OVERFLOW ;
; N/A   ; None              ; 9.507 ns        ; B[0]   ; F[1]     ;
; N/A   ; None              ; 9.235 ns        ; A[0]   ; F[0]     ;
; N/A   ; None              ; 9.085 ns        ; A[0]   ; ZERO     ;
; N/A   ; None              ; 8.963 ns        ; B[0]   ; F[0]     ;
; N/A   ; None              ; 8.811 ns        ; B[0]   ; ZERO     ;
; N/A   ; None              ; 8.740 ns        ; A[0]   ; SET      ;
; N/A   ; None              ; 8.712 ns        ; A[0]   ; COUT     ;
; N/A   ; None              ; 8.509 ns        ; A[0]   ; OVERFLOW ;
; N/A   ; None              ; 8.466 ns        ; B[0]   ; SET      ;
; N/A   ; None              ; 8.438 ns        ; B[0]   ; COUT     ;
; N/A   ; None              ; 8.413 ns        ; A[0]   ; F[3]     ;
; N/A   ; None              ; 8.235 ns        ; B[0]   ; OVERFLOW ;
; N/A   ; None              ; 8.139 ns        ; B[0]   ; F[3]     ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Mar 16 03:28:26 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU16 -c ALU16 --timing_analysis_only
Info: Longest tpd from source pin "SEL[2]" to destination pin "F[2]" is 15.102 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD11; Fanout = 11; PIN Node = 'SEL[2]'
    Info: 2: + IC(6.249 ns) + CELL(0.438 ns) = 7.537 ns; Loc. = LCCOMB_X25_Y33_N0; Fanout = 2; COMB Node = 'ADD4:SUBTRACT|carryOut[1]~0'
    Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 8.209 ns; Loc. = LCCOMB_X25_Y33_N8; Fanout = 2; COMB Node = 'ADD4:SUBTRACT|carryOut[2]~1'
    Info: 4: + IC(0.255 ns) + CELL(0.420 ns) = 8.884 ns; Loc. = LCCOMB_X25_Y33_N4; Fanout = 1; COMB Node = 'MUX_4x4to1:selectOutput|output[2]~13'
    Info: 5: + IC(0.257 ns) + CELL(0.275 ns) = 9.416 ns; Loc. = LCCOMB_X25_Y33_N30; Fanout = 2; COMB Node = 'MUX_4x4to1:selectOutput|output[2]~14'
    Info: 6: + IC(3.014 ns) + CELL(2.672 ns) = 15.102 ns; Loc. = PIN_C24; Fanout = 0; PIN Node = 'F[2]'
    Info: Total cell delay = 5.075 ns ( 33.60 % )
    Info: Total interconnect delay = 10.027 ns ( 66.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Mon Mar 16 03:28:29 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


