git clone --depth 1 --no-tags https://github.com/billiegoose/nandland-tutorial-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93755996
git clone --depth 1 --no-tags https://github.com/smartfoxdata/ps2_ascii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94162150
git clone --depth 1 --no-tags https://github.com/MTSavran/Optical-Communication-Protocol--Verilog--MIT-6.111-Semester-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93289430
git clone --depth 1 --no-tags https://github.com/Arlet/stack-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91547417
git clone --depth 1 --no-tags https://github.com/peshwara/Motion-Estimator-ASIC-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90098426
git clone --depth 1 --no-tags https://github.com/amaurilopez90/LEGv8-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89613983
git clone --depth 1 --no-tags https://github.com/Shahmonil1996/Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89841091
git clone --depth 1 --no-tags https://github.com/enhoshen/lpAccel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90029618
git clone --depth 1 --no-tags https://github.com/ZhongziL/canny-advanced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93012817
git clone --depth 1 --no-tags https://github.com/Zman94/FPGA_Metroid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89287330
git clone --depth 1 --no-tags https://github.com/JoeRoumy/MipsProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91012116
git clone --depth 1 --no-tags https://github.com/lidapang/rsa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89560440
git clone --depth 1 --no-tags https://github.com/chingyi071/Basys3_buzzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91888155
git clone --depth 1 --no-tags https://github.com/laiudm/ZAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91334737
git clone --depth 1 --no-tags https://github.com/MileB/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89642357
git clone --depth 1 --no-tags https://github.com/aniprasad/Music-Player-Altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90675610
git clone --depth 1 --no-tags https://github.com/nalexopo/A-pulse-counter-with-modes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87260945
git clone --depth 1 --no-tags https://github.com/yashbhutwala/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89034505
git clone --depth 1 --no-tags https://github.com/CvR42/timber-compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91104694
git clone --depth 1 --no-tags https://github.com/mvssarath/32bit-CPU-simulation-and-formality-Verification-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91368427
git clone --depth 1 --no-tags https://github.com/Gogul09/explore-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90331782
git clone --depth 1 --no-tags https://github.com/deepanrajm/verilog_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89163277
git clone --depth 1 --no-tags https://github.com/altostratous/simpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93848354
git clone --depth 1 --no-tags https://github.com/dsesami/Det.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89891825
git clone --depth 1 --no-tags https://github.com/sriharivenu/HighSpeedArithmetic_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87659217
git clone --depth 1 --no-tags https://github.com/claudioaudio/slotmachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87908509
git clone --depth 1 --no-tags https://github.com/danielthank/VoiceTransformer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89988094
git clone --depth 1 --no-tags https://github.com/derhexenmeister/flunkyfive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89613709
git clone --depth 1 --no-tags https://github.com/qytang18/Lenet_ZEDBOARD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90193296
git clone --depth 1 --no-tags https://github.com/on1arf/vga_bounceball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91915637
git clone --depth 1 --no-tags https://github.com/kralmachine/datapathMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94209992
git clone --depth 1 --no-tags https://github.com/tinnnysu/minsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91402970
git clone --depth 1 --no-tags https://github.com/flotisable/ResourceAwarePatchGeneration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89776172
git clone --depth 1 --no-tags https://github.com/aminrashidbeigi/16bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93231624
git clone --depth 1 --no-tags https://github.com/bbernier10/fpga-brickbreaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87669036
git clone --depth 1 --no-tags https://github.com/lyuyangly/OpenMSP430_SOPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93323178
git clone --depth 1 --no-tags https://github.com/mmenbawy/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90494825
git clone --depth 1 --no-tags https://github.com/bhaveshghantiwala/fpga-space-invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90328884
git clone --depth 1 --no-tags https://github.com/reacherone/Whac-A-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93227236
git clone --depth 1 --no-tags https://github.com/prat-degwekar/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87306609
git clone --depth 1 --no-tags https://github.com/proffK/fpga_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89087448
git clone --depth 1 --no-tags https://github.com/ycyang0508/openmsp430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89198105
git clone --depth 1 --no-tags https://github.com/iquitap/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90357219
git clone --depth 1 --no-tags https://github.com/gposluns/MBImager.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89951587
git clone --depth 1 --no-tags https://github.com/vlsiengineer/SATHardware_multiplevars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90056987
git clone --depth 1 --no-tags https://github.com/BobLee666/computer_architecture_pipelinecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92408815
git clone --depth 1 --no-tags https://github.com/mangakoji/TM1638_LED_KEY_DRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89597737
git clone --depth 1 --no-tags https://github.com/Jackwin/rapidIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93257863
git clone --depth 1 --no-tags https://github.com/JuiHsiu/2017-ICCAD-Input-Sequence-Generator-for-SystemVerilog-Assertion-Checking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93937826
git clone --depth 1 --no-tags https://github.com/aminrashidbeigi/traffic-light-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94091580
git clone --depth 1 --no-tags https://github.com/vilius-v/Neural.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89187996
git clone --depth 1 --no-tags https://github.com/liuspencersjtu/FIR_Filter_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91225943
git clone --depth 1 --no-tags https://github.com/qiaofengmarco/Computer-Organization-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88019826
git clone --depth 1 --no-tags https://github.com/dachdecker2/icoboard_ws2812b_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88658727
git clone --depth 1 --no-tags https://github.com/kkalavantavanich/SD2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92094463
git clone --depth 1 --no-tags https://github.com/noodlefighter/rf_codec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88411984
git clone --depth 1 --no-tags https://github.com/abdelrahmanhosny/abdelrahmanhosny.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87370911
git clone --depth 1 --no-tags https://github.com/skyroger2/PS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89246108
git clone --depth 1 --no-tags https://github.com/nikhilghanathe/HLS-for-EMTF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87970425
git clone --depth 1 --no-tags https://github.com/VenkatKS/VeriSnek.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91870336
git clone --depth 1 --no-tags https://github.com/Alhambra-bits/Lattuino-collection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91301658
git clone --depth 1 --no-tags https://github.com/spesnova717/pci_express.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92521953
git clone --depth 1 --no-tags https://github.com/himingway/Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90349637
git clone --depth 1 --no-tags https://github.com/panjingyu/face-detection-on-basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91189997
git clone --depth 1 --no-tags https://github.com/nalexopo/5bit-base-3bit-exponent-to-16-bit-ouput.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87255379
git clone --depth 1 --no-tags https://github.com/SmartHypercube/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91961330
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/ivtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87856083
git clone --depth 1 --no-tags https://github.com/KoreyChen/LidarFrameView_11.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91971485
git clone --depth 1 --no-tags https://github.com/zhiyb/SVADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88213269
git clone --depth 1 --no-tags https://github.com/liuspencersjtu/MotionEstimation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88354465
git clone --depth 1 --no-tags https://github.com/PHANTOM-Platform/PHANTOM-FPGA-Linux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91684990
git clone --depth 1 --no-tags https://github.com/imichelle97/Computer-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93349348
git clone --depth 1 --no-tags https://github.com/lyuyangly/PlasmaMIPS_SOPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93323304
git clone --depth 1 --no-tags https://github.com/GiovanniScotti/mor1kx-Write-Back-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87336135
git clone --depth 1 --no-tags https://github.com/bobbysikora/mimasv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90560103
git clone --depth 1 --no-tags https://github.com/kmd178/Embedded_Systems_lab4_multiplicator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89954189
git clone --depth 1 --no-tags https://github.com/albert18711/CA_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93825882
git clone --depth 1 --no-tags https://github.com/zurl/MagicTower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93989071
git clone --depth 1 --no-tags https://github.com/andrea4g/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89079459
git clone --depth 1 --no-tags https://github.com/ovalcode/c64verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90480753
git clone --depth 1 --no-tags https://github.com/mattwong949/CSM152A-Winter-2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89207408
git clone --depth 1 --no-tags https://github.com/jless97/UCLA-S17-CSM152A-Introductory-Digital-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90509900
git clone --depth 1 --no-tags https://github.com/slbelden/Basys3_Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88662692
git clone --depth 1 --no-tags https://github.com/KevinUTAT/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89287786
git clone --depth 1 --no-tags https://github.com/ycoroneos/Floating-DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91741189
git clone --depth 1 --no-tags https://github.com/primercuervo/stringless_guitar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89810125
git clone --depth 1 --no-tags https://github.com/hannahvsawiuk/CPEN-211.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90083996
git clone --depth 1 --no-tags https://github.com/hildebrandmw/deductive-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92442205
git clone --depth 1 --no-tags https://github.com/FireFly1566/FPGA_AX301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92561358
git clone --depth 1 --no-tags https://github.com/LogicJake/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92519654
git clone --depth 1 --no-tags https://github.com/ydengxue/CacheControllerDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88423300
git clone --depth 1 --no-tags https://github.com/vadakkodan/Counter_XILINX_FPGA_Seven_Segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87909979
git clone --depth 1 --no-tags https://github.com/homerflander/One-Time-Pad-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94250650
git clone --depth 1 --no-tags https://github.com/ydengxue/SPIMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88428919
git clone --depth 1 --no-tags https://github.com/khrd/verilogHDL_DE0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91569770
git clone --depth 1 --no-tags https://github.com/StevenVentura/ADDFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89087981
git clone --depth 1 --no-tags https://github.com/GorosVi/NetTester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93413349
git clone --depth 1 --no-tags https://github.com/SPAN-WashU/Sitara.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87955568
git clone --depth 1 --no-tags https://github.com/GustavoOS/ARMAria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93316915
