{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665554687764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665554687764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 01:04:47 2022 " "Processing started: Wed Oct 12 01:04:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665554687764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665554687764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topLevel -c topLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off topLevel -c topLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665554687764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1665554688208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-practica " "Found design unit 1: topLevel-practica" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665554688666 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665554688666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665554688666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665554688703 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(20) " "VHDL Process Statement warning at topLevel.vhd(20): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688704 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(21) " "VHDL Process Statement warning at topLevel.vhd(21): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688705 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(24) " "VHDL Process Statement warning at topLevel.vhd(24): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688705 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(25) " "VHDL Process Statement warning at topLevel.vhd(25): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688705 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(28) " "VHDL Process Statement warning at topLevel.vhd(28): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688705 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(29) " "VHDL Process Statement warning at topLevel.vhd(29): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688705 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(32) " "VHDL Process Statement warning at topLevel.vhd(32): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688705 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(33) " "VHDL Process Statement warning at topLevel.vhd(33): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688705 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(36) " "VHDL Process Statement warning at topLevel.vhd(36): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688706 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(37) " "VHDL Process Statement warning at topLevel.vhd(37): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688706 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(39) " "VHDL Process Statement warning at topLevel.vhd(39): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688706 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(40) " "VHDL Process Statement warning at topLevel.vhd(40): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688706 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(43) " "VHDL Process Statement warning at topLevel.vhd(43): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688706 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(44) " "VHDL Process Statement warning at topLevel.vhd(44): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688706 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(45) " "VHDL Process Statement warning at topLevel.vhd(45): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688706 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(48) " "VHDL Process Statement warning at topLevel.vhd(48): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688707 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(49) " "VHDL Process Statement warning at topLevel.vhd(49): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688707 "|topLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inx topLevel.vhd(52) " "VHDL Process Statement warning at topLevel.vhd(52): signal \"inx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665554688707 "|topLevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outx topLevel.vhd(15) " "VHDL Process Statement warning at topLevel.vhd(15): inferring latch(es) for signal or variable \"outx\", which holds its previous value in one or more paths through the process" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1665554688707 "|topLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[2\] topLevel.vhd(15) " "Inferred latch for \"outx\[2\]\" at topLevel.vhd(15)" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665554688708 "|topLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[3\] topLevel.vhd(15) " "Inferred latch for \"outx\[3\]\" at topLevel.vhd(15)" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665554688708 "|topLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[4\] topLevel.vhd(15) " "Inferred latch for \"outx\[4\]\" at topLevel.vhd(15)" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665554688708 "|topLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[5\] topLevel.vhd(15) " "Inferred latch for \"outx\[5\]\" at topLevel.vhd(15)" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665554688708 "|topLevel"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[2\]\$latch " "Latch outx\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665554689109 ""}  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665554689109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[3\]\$latch " "Latch outx\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665554689110 ""}  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665554689110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[4\]\$latch " "Latch outx\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[3\] " "Ports D and ENA on the latch are fed by the same signal mode\[3\]" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665554689110 ""}  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665554689110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[5\]\$latch " "Latch outx\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[3\] " "Ports D and ENA on the latch are fed by the same signal mode\[3\]" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665554689110 ""}  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665554689110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "light GND " "Pin \"light\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665554689131 "|topLevel|light"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665554689131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1665554689229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665554689518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665554689518 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inx\[6\] " "No output dependent on input pin \"inx\[6\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665554689552 "|topLevel|inx[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inx\[7\] " "No output dependent on input pin \"inx\[7\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665554689552 "|topLevel|inx[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inx\[8\] " "No output dependent on input pin \"inx\[8\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica1/topLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665554689552 "|topLevel|inx[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665554689552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665554689552 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665554689552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665554689552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665554689552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665554689586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 01:04:49 2022 " "Processing ended: Wed Oct 12 01:04:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665554689586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665554689586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665554689586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665554689586 ""}
